
acoustic_event_detection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a42c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013ff0  0800a5c0  0800a5c0  0001a5c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801e5b0  0801e5b0  0002e5b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801e5b8  0801e5b8  0002e5b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801e5bc  0801e5bc  0002e5bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f0  20000000  0801e5c0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003fec  200001f0  0801e7b0  000301f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200041dc  0801e7b0  000341dc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000301f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001cc39  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000047bc  00000000  00000000  0004ce59  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00010a62  00000000  00000000  00051615  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000012c0  00000000  00000000  00062078  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001518  00000000  00000000  00063338  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000b002  00000000  00000000  00064850  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000747f  00000000  00000000  0006f852  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      000000ea  00000000  00000000  00076cd1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004654  00000000  00000000  00076dbc  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000084  00000000  00000000  0007b410  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000117  00000000  00000000  0007b494  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a5a4 	.word	0x0800a5a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800a5a4 	.word	0x0800a5a4

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	; 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800047e:	f1a4 0401 	sub.w	r4, r4, #1
 8000482:	d1e9      	bne.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f092 0f00 	teq	r2, #0
 800062a:	bf14      	ite	ne
 800062c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000638:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800063c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000640:	e720      	b.n	8000484 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_ul2d>:
 8000644:	ea50 0201 	orrs.w	r2, r0, r1
 8000648:	bf08      	it	eq
 800064a:	4770      	bxeq	lr
 800064c:	b530      	push	{r4, r5, lr}
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	e00a      	b.n	800066a <__aeabi_l2d+0x16>

08000654 <__aeabi_l2d>:
 8000654:	ea50 0201 	orrs.w	r2, r0, r1
 8000658:	bf08      	it	eq
 800065a:	4770      	bxeq	lr
 800065c:	b530      	push	{r4, r5, lr}
 800065e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000662:	d502      	bpl.n	800066a <__aeabi_l2d+0x16>
 8000664:	4240      	negs	r0, r0
 8000666:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800066a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800066e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000672:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000676:	f43f aedc 	beq.w	8000432 <__adddf3+0xe6>
 800067a:	f04f 0203 	mov.w	r2, #3
 800067e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000682:	bf18      	it	ne
 8000684:	3203      	addne	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000692:	f1c2 0320 	rsb	r3, r2, #32
 8000696:	fa00 fc03 	lsl.w	ip, r0, r3
 800069a:	fa20 f002 	lsr.w	r0, r0, r2
 800069e:	fa01 fe03 	lsl.w	lr, r1, r3
 80006a2:	ea40 000e 	orr.w	r0, r0, lr
 80006a6:	fa21 f102 	lsr.w	r1, r1, r2
 80006aa:	4414      	add	r4, r2
 80006ac:	e6c1      	b.n	8000432 <__adddf3+0xe6>
 80006ae:	bf00      	nop

080006b0 <__aeabi_dmul>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006be:	bf1d      	ittte	ne
 80006c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006c4:	ea94 0f0c 	teqne	r4, ip
 80006c8:	ea95 0f0c 	teqne	r5, ip
 80006cc:	f000 f8de 	bleq	800088c <__aeabi_dmul+0x1dc>
 80006d0:	442c      	add	r4, r5
 80006d2:	ea81 0603 	eor.w	r6, r1, r3
 80006d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006e2:	bf18      	it	ne
 80006e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006f0:	d038      	beq.n	8000764 <__aeabi_dmul+0xb4>
 80006f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000702:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000706:	f04f 0600 	mov.w	r6, #0
 800070a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800070e:	f09c 0f00 	teq	ip, #0
 8000712:	bf18      	it	ne
 8000714:	f04e 0e01 	orrne.w	lr, lr, #1
 8000718:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800071c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000720:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000724:	d204      	bcs.n	8000730 <__aeabi_dmul+0x80>
 8000726:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800072a:	416d      	adcs	r5, r5
 800072c:	eb46 0606 	adc.w	r6, r6, r6
 8000730:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000734:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000738:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800073c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000740:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000744:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000748:	bf88      	it	hi
 800074a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800074e:	d81e      	bhi.n	800078e <__aeabi_dmul+0xde>
 8000750:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000754:	bf08      	it	eq
 8000756:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800075a:	f150 0000 	adcs.w	r0, r0, #0
 800075e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000768:	ea46 0101 	orr.w	r1, r6, r1
 800076c:	ea40 0002 	orr.w	r0, r0, r2
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000778:	bfc2      	ittt	gt
 800077a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800077e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000782:	bd70      	popgt	{r4, r5, r6, pc}
 8000784:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000788:	f04f 0e00 	mov.w	lr, #0
 800078c:	3c01      	subs	r4, #1
 800078e:	f300 80ab 	bgt.w	80008e8 <__aeabi_dmul+0x238>
 8000792:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000796:	bfde      	ittt	le
 8000798:	2000      	movle	r0, #0
 800079a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800079e:	bd70      	pople	{r4, r5, r6, pc}
 80007a0:	f1c4 0400 	rsb	r4, r4, #0
 80007a4:	3c20      	subs	r4, #32
 80007a6:	da35      	bge.n	8000814 <__aeabi_dmul+0x164>
 80007a8:	340c      	adds	r4, #12
 80007aa:	dc1b      	bgt.n	80007e4 <__aeabi_dmul+0x134>
 80007ac:	f104 0414 	add.w	r4, r4, #20
 80007b0:	f1c4 0520 	rsb	r5, r4, #32
 80007b4:	fa00 f305 	lsl.w	r3, r0, r5
 80007b8:	fa20 f004 	lsr.w	r0, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea40 0002 	orr.w	r0, r0, r2
 80007c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d0:	fa21 f604 	lsr.w	r6, r1, r4
 80007d4:	eb42 0106 	adc.w	r1, r2, r6
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f1c4 040c 	rsb	r4, r4, #12
 80007e8:	f1c4 0520 	rsb	r5, r4, #32
 80007ec:	fa00 f304 	lsl.w	r3, r0, r4
 80007f0:	fa20 f005 	lsr.w	r0, r0, r5
 80007f4:	fa01 f204 	lsl.w	r2, r1, r4
 80007f8:	ea40 0002 	orr.w	r0, r0, r2
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000804:	f141 0100 	adc.w	r1, r1, #0
 8000808:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800080c:	bf08      	it	eq
 800080e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000812:	bd70      	pop	{r4, r5, r6, pc}
 8000814:	f1c4 0520 	rsb	r5, r4, #32
 8000818:	fa00 f205 	lsl.w	r2, r0, r5
 800081c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000820:	fa20 f304 	lsr.w	r3, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea43 0302 	orr.w	r3, r3, r2
 800082c:	fa21 f004 	lsr.w	r0, r1, r4
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	fa21 f204 	lsr.w	r2, r1, r4
 8000838:	ea20 0002 	bic.w	r0, r0, r2
 800083c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f094 0f00 	teq	r4, #0
 8000850:	d10f      	bne.n	8000872 <__aeabi_dmul+0x1c2>
 8000852:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000856:	0040      	lsls	r0, r0, #1
 8000858:	eb41 0101 	adc.w	r1, r1, r1
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	bf08      	it	eq
 8000862:	3c01      	subeq	r4, #1
 8000864:	d0f7      	beq.n	8000856 <__aeabi_dmul+0x1a6>
 8000866:	ea41 0106 	orr.w	r1, r1, r6
 800086a:	f095 0f00 	teq	r5, #0
 800086e:	bf18      	it	ne
 8000870:	4770      	bxne	lr
 8000872:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000876:	0052      	lsls	r2, r2, #1
 8000878:	eb43 0303 	adc.w	r3, r3, r3
 800087c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000880:	bf08      	it	eq
 8000882:	3d01      	subeq	r5, #1
 8000884:	d0f7      	beq.n	8000876 <__aeabi_dmul+0x1c6>
 8000886:	ea43 0306 	orr.w	r3, r3, r6
 800088a:	4770      	bx	lr
 800088c:	ea94 0f0c 	teq	r4, ip
 8000890:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000894:	bf18      	it	ne
 8000896:	ea95 0f0c 	teqne	r5, ip
 800089a:	d00c      	beq.n	80008b6 <__aeabi_dmul+0x206>
 800089c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a0:	bf18      	it	ne
 80008a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008a6:	d1d1      	bne.n	800084c <__aeabi_dmul+0x19c>
 80008a8:	ea81 0103 	eor.w	r1, r1, r3
 80008ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008b0:	f04f 0000 	mov.w	r0, #0
 80008b4:	bd70      	pop	{r4, r5, r6, pc}
 80008b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008ba:	bf06      	itte	eq
 80008bc:	4610      	moveq	r0, r2
 80008be:	4619      	moveq	r1, r3
 80008c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008c4:	d019      	beq.n	80008fa <__aeabi_dmul+0x24a>
 80008c6:	ea94 0f0c 	teq	r4, ip
 80008ca:	d102      	bne.n	80008d2 <__aeabi_dmul+0x222>
 80008cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d0:	d113      	bne.n	80008fa <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	d105      	bne.n	80008e4 <__aeabi_dmul+0x234>
 80008d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008dc:	bf1c      	itt	ne
 80008de:	4610      	movne	r0, r2
 80008e0:	4619      	movne	r1, r3
 80008e2:	d10a      	bne.n	80008fa <__aeabi_dmul+0x24a>
 80008e4:	ea81 0103 	eor.w	r1, r1, r3
 80008e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008f4:	f04f 0000 	mov.w	r0, #0
 80008f8:	bd70      	pop	{r4, r5, r6, pc}
 80008fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000902:	bd70      	pop	{r4, r5, r6, pc}

08000904 <__aeabi_ddiv>:
 8000904:	b570      	push	{r4, r5, r6, lr}
 8000906:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800090a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800090e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000912:	bf1d      	ittte	ne
 8000914:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000918:	ea94 0f0c 	teqne	r4, ip
 800091c:	ea95 0f0c 	teqne	r5, ip
 8000920:	f000 f8a7 	bleq	8000a72 <__aeabi_ddiv+0x16e>
 8000924:	eba4 0405 	sub.w	r4, r4, r5
 8000928:	ea81 0e03 	eor.w	lr, r1, r3
 800092c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000930:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000934:	f000 8088 	beq.w	8000a48 <__aeabi_ddiv+0x144>
 8000938:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800093c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000940:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000944:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000948:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800094c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000950:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000954:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000958:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800095c:	429d      	cmp	r5, r3
 800095e:	bf08      	it	eq
 8000960:	4296      	cmpeq	r6, r2
 8000962:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000966:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800096a:	d202      	bcs.n	8000972 <__aeabi_ddiv+0x6e>
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	1ab6      	subs	r6, r6, r2
 8000974:	eb65 0503 	sbc.w	r5, r5, r3
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000982:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 000c 	orrcs.w	r0, r0, ip
 8000998:	085b      	lsrs	r3, r3, #1
 800099a:	ea4f 0232 	mov.w	r2, r2, rrx
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80009e4:	d018      	beq.n	8000a18 <__aeabi_ddiv+0x114>
 80009e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a02:	d1c0      	bne.n	8000986 <__aeabi_ddiv+0x82>
 8000a04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a08:	d10b      	bne.n	8000a22 <__aeabi_ddiv+0x11e>
 8000a0a:	ea41 0100 	orr.w	r1, r1, r0
 8000a0e:	f04f 0000 	mov.w	r0, #0
 8000a12:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a16:	e7b6      	b.n	8000986 <__aeabi_ddiv+0x82>
 8000a18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a1c:	bf04      	itt	eq
 8000a1e:	4301      	orreq	r1, r0
 8000a20:	2000      	moveq	r0, #0
 8000a22:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a26:	bf88      	it	hi
 8000a28:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a2c:	f63f aeaf 	bhi.w	800078e <__aeabi_dmul+0xde>
 8000a30:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a34:	bf04      	itt	eq
 8000a36:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a3e:	f150 0000 	adcs.w	r0, r0, #0
 8000a42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a46:	bd70      	pop	{r4, r5, r6, pc}
 8000a48:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a4c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a50:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a54:	bfc2      	ittt	gt
 8000a56:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a5a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a64:	f04f 0e00 	mov.w	lr, #0
 8000a68:	3c01      	subs	r4, #1
 8000a6a:	e690      	b.n	800078e <__aeabi_dmul+0xde>
 8000a6c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a70:	e68d      	b.n	800078e <__aeabi_dmul+0xde>
 8000a72:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a76:	ea94 0f0c 	teq	r4, ip
 8000a7a:	bf08      	it	eq
 8000a7c:	ea95 0f0c 	teqeq	r5, ip
 8000a80:	f43f af3b 	beq.w	80008fa <__aeabi_dmul+0x24a>
 8000a84:	ea94 0f0c 	teq	r4, ip
 8000a88:	d10a      	bne.n	8000aa0 <__aeabi_ddiv+0x19c>
 8000a8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a8e:	f47f af34 	bne.w	80008fa <__aeabi_dmul+0x24a>
 8000a92:	ea95 0f0c 	teq	r5, ip
 8000a96:	f47f af25 	bne.w	80008e4 <__aeabi_dmul+0x234>
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	e72c      	b.n	80008fa <__aeabi_dmul+0x24a>
 8000aa0:	ea95 0f0c 	teq	r5, ip
 8000aa4:	d106      	bne.n	8000ab4 <__aeabi_ddiv+0x1b0>
 8000aa6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aaa:	f43f aefd 	beq.w	80008a8 <__aeabi_dmul+0x1f8>
 8000aae:	4610      	mov	r0, r2
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	e722      	b.n	80008fa <__aeabi_dmul+0x24a>
 8000ab4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab8:	bf18      	it	ne
 8000aba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000abe:	f47f aec5 	bne.w	800084c <__aeabi_dmul+0x19c>
 8000ac2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ac6:	f47f af0d 	bne.w	80008e4 <__aeabi_dmul+0x234>
 8000aca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ace:	f47f aeeb 	bne.w	80008a8 <__aeabi_dmul+0x1f8>
 8000ad2:	e712      	b.n	80008fa <__aeabi_dmul+0x24a>

08000ad4 <__gedf2>:
 8000ad4:	f04f 3cff 	mov.w	ip, #4294967295
 8000ad8:	e006      	b.n	8000ae8 <__cmpdf2+0x4>
 8000ada:	bf00      	nop

08000adc <__ledf2>:
 8000adc:	f04f 0c01 	mov.w	ip, #1
 8000ae0:	e002      	b.n	8000ae8 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__cmpdf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	bf18      	it	ne
 8000afa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000afe:	d01b      	beq.n	8000b38 <__cmpdf2+0x54>
 8000b00:	b001      	add	sp, #4
 8000b02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b06:	bf0c      	ite	eq
 8000b08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b0c:	ea91 0f03 	teqne	r1, r3
 8000b10:	bf02      	ittt	eq
 8000b12:	ea90 0f02 	teqeq	r0, r2
 8000b16:	2000      	moveq	r0, #0
 8000b18:	4770      	bxeq	lr
 8000b1a:	f110 0f00 	cmn.w	r0, #0
 8000b1e:	ea91 0f03 	teq	r1, r3
 8000b22:	bf58      	it	pl
 8000b24:	4299      	cmppl	r1, r3
 8000b26:	bf08      	it	eq
 8000b28:	4290      	cmpeq	r0, r2
 8000b2a:	bf2c      	ite	cs
 8000b2c:	17d8      	asrcs	r0, r3, #31
 8000b2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b32:	f040 0001 	orr.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b40:	d102      	bne.n	8000b48 <__cmpdf2+0x64>
 8000b42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b46:	d107      	bne.n	8000b58 <__cmpdf2+0x74>
 8000b48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b50:	d1d6      	bne.n	8000b00 <__cmpdf2+0x1c>
 8000b52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b56:	d0d3      	beq.n	8000b00 <__cmpdf2+0x1c>
 8000b58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_cdrcmple>:
 8000b60:	4684      	mov	ip, r0
 8000b62:	4610      	mov	r0, r2
 8000b64:	4662      	mov	r2, ip
 8000b66:	468c      	mov	ip, r1
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4663      	mov	r3, ip
 8000b6c:	e000      	b.n	8000b70 <__aeabi_cdcmpeq>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_cdcmpeq>:
 8000b70:	b501      	push	{r0, lr}
 8000b72:	f7ff ffb7 	bl	8000ae4 <__cmpdf2>
 8000b76:	2800      	cmp	r0, #0
 8000b78:	bf48      	it	mi
 8000b7a:	f110 0f00 	cmnmi.w	r0, #0
 8000b7e:	bd01      	pop	{r0, pc}

08000b80 <__aeabi_dcmpeq>:
 8000b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b84:	f7ff fff4 	bl	8000b70 <__aeabi_cdcmpeq>
 8000b88:	bf0c      	ite	eq
 8000b8a:	2001      	moveq	r0, #1
 8000b8c:	2000      	movne	r0, #0
 8000b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b92:	bf00      	nop

08000b94 <__aeabi_dcmplt>:
 8000b94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b98:	f7ff ffea 	bl	8000b70 <__aeabi_cdcmpeq>
 8000b9c:	bf34      	ite	cc
 8000b9e:	2001      	movcc	r0, #1
 8000ba0:	2000      	movcs	r0, #0
 8000ba2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_dcmple>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff ffe0 	bl	8000b70 <__aeabi_cdcmpeq>
 8000bb0:	bf94      	ite	ls
 8000bb2:	2001      	movls	r0, #1
 8000bb4:	2000      	movhi	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmpge>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffce 	bl	8000b60 <__aeabi_cdrcmple>
 8000bc4:	bf94      	ite	ls
 8000bc6:	2001      	movls	r0, #1
 8000bc8:	2000      	movhi	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmpgt>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffc4 	bl	8000b60 <__aeabi_cdrcmple>
 8000bd8:	bf34      	ite	cc
 8000bda:	2001      	movcc	r0, #1
 8000bdc:	2000      	movcs	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpun>:
 8000be4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000be8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bec:	d102      	bne.n	8000bf4 <__aeabi_dcmpun+0x10>
 8000bee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bf2:	d10a      	bne.n	8000c0a <__aeabi_dcmpun+0x26>
 8000bf4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bfc:	d102      	bne.n	8000c04 <__aeabi_dcmpun+0x20>
 8000bfe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c02:	d102      	bne.n	8000c0a <__aeabi_dcmpun+0x26>
 8000c04:	f04f 0000 	mov.w	r0, #0
 8000c08:	4770      	bx	lr
 8000c0a:	f04f 0001 	mov.w	r0, #1
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_d2iz>:
 8000c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c18:	d215      	bcs.n	8000c46 <__aeabi_d2iz+0x36>
 8000c1a:	d511      	bpl.n	8000c40 <__aeabi_d2iz+0x30>
 8000c1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c24:	d912      	bls.n	8000c4c <__aeabi_d2iz+0x3c>
 8000c26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c36:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	4240      	negne	r0, r0
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d105      	bne.n	8000c58 <__aeabi_d2iz+0x48>
 8000c4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c50:	bf08      	it	eq
 8000c52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c56:	4770      	bx	lr
 8000c58:	f04f 0000 	mov.w	r0, #0
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop

08000c60 <__aeabi_d2f>:
 8000c60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c68:	bf24      	itt	cs
 8000c6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c72:	d90d      	bls.n	8000c90 <__aeabi_d2f+0x30>
 8000c74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c88:	bf08      	it	eq
 8000c8a:	f020 0001 	biceq.w	r0, r0, #1
 8000c8e:	4770      	bx	lr
 8000c90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c94:	d121      	bne.n	8000cda <__aeabi_d2f+0x7a>
 8000c96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c9a:	bfbc      	itt	lt
 8000c9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ca0:	4770      	bxlt	lr
 8000ca2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ca6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000caa:	f1c2 0218 	rsb	r2, r2, #24
 8000cae:	f1c2 0c20 	rsb	ip, r2, #32
 8000cb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000cba:	bf18      	it	ne
 8000cbc:	f040 0001 	orrne.w	r0, r0, #1
 8000cc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ccc:	ea40 000c 	orr.w	r0, r0, ip
 8000cd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000cd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd8:	e7cc      	b.n	8000c74 <__aeabi_d2f+0x14>
 8000cda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cde:	d107      	bne.n	8000cf0 <__aeabi_d2f+0x90>
 8000ce0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ce4:	bf1e      	ittt	ne
 8000ce6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cee:	4770      	bxne	lr
 8000cf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop

08000d00 <__aeabi_uldivmod>:
 8000d00:	b953      	cbnz	r3, 8000d18 <__aeabi_uldivmod+0x18>
 8000d02:	b94a      	cbnz	r2, 8000d18 <__aeabi_uldivmod+0x18>
 8000d04:	2900      	cmp	r1, #0
 8000d06:	bf08      	it	eq
 8000d08:	2800      	cmpeq	r0, #0
 8000d0a:	bf1c      	itt	ne
 8000d0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d10:	f04f 30ff 	movne.w	r0, #4294967295
 8000d14:	f000 b97a 	b.w	800100c <__aeabi_idiv0>
 8000d18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d20:	f000 f806 	bl	8000d30 <__udivmoddi4>
 8000d24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2c:	b004      	add	sp, #16
 8000d2e:	4770      	bx	lr

08000d30 <__udivmoddi4>:
 8000d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d34:	468c      	mov	ip, r1
 8000d36:	460d      	mov	r5, r1
 8000d38:	4604      	mov	r4, r0
 8000d3a:	9e08      	ldr	r6, [sp, #32]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d151      	bne.n	8000de4 <__udivmoddi4+0xb4>
 8000d40:	428a      	cmp	r2, r1
 8000d42:	4617      	mov	r7, r2
 8000d44:	d96d      	bls.n	8000e22 <__udivmoddi4+0xf2>
 8000d46:	fab2 fe82 	clz	lr, r2
 8000d4a:	f1be 0f00 	cmp.w	lr, #0
 8000d4e:	d00b      	beq.n	8000d68 <__udivmoddi4+0x38>
 8000d50:	f1ce 0c20 	rsb	ip, lr, #32
 8000d54:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d58:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d5c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d60:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d64:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d68:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d6c:	0c25      	lsrs	r5, r4, #16
 8000d6e:	fbbc f8fa 	udiv	r8, ip, sl
 8000d72:	fa1f f987 	uxth.w	r9, r7
 8000d76:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d7a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d7e:	fb08 f309 	mul.w	r3, r8, r9
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	d90a      	bls.n	8000d9c <__udivmoddi4+0x6c>
 8000d86:	19ed      	adds	r5, r5, r7
 8000d88:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d8c:	f080 8123 	bcs.w	8000fd6 <__udivmoddi4+0x2a6>
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	f240 8120 	bls.w	8000fd6 <__udivmoddi4+0x2a6>
 8000d96:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9a:	443d      	add	r5, r7
 8000d9c:	1aed      	subs	r5, r5, r3
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000da4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000da8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dac:	fb00 f909 	mul.w	r9, r0, r9
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x98>
 8000db4:	19e4      	adds	r4, r4, r7
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	f080 810a 	bcs.w	8000fd2 <__udivmoddi4+0x2a2>
 8000dbe:	45a1      	cmp	r9, r4
 8000dc0:	f240 8107 	bls.w	8000fd2 <__udivmoddi4+0x2a2>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 0409 	sub.w	r4, r4, r9
 8000dcc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d061      	beq.n	8000e9a <__udivmoddi4+0x16a>
 8000dd6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000dda:	2300      	movs	r3, #0
 8000ddc:	6034      	str	r4, [r6, #0]
 8000dde:	6073      	str	r3, [r6, #4]
 8000de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0xc8>
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d054      	beq.n	8000e96 <__udivmoddi4+0x166>
 8000dec:	2100      	movs	r1, #0
 8000dee:	e886 0021 	stmia.w	r6, {r0, r5}
 8000df2:	4608      	mov	r0, r1
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	fab3 f183 	clz	r1, r3
 8000dfc:	2900      	cmp	r1, #0
 8000dfe:	f040 808e 	bne.w	8000f1e <__udivmoddi4+0x1ee>
 8000e02:	42ab      	cmp	r3, r5
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xdc>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 80fa 	bhi.w	8001000 <__udivmoddi4+0x2d0>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb65 0503 	sbc.w	r5, r5, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	46ac      	mov	ip, r5
 8000e16:	2e00      	cmp	r6, #0
 8000e18:	d03f      	beq.n	8000e9a <__udivmoddi4+0x16a>
 8000e1a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	b912      	cbnz	r2, 8000e2a <__udivmoddi4+0xfa>
 8000e24:	2701      	movs	r7, #1
 8000e26:	fbb7 f7f2 	udiv	r7, r7, r2
 8000e2a:	fab7 fe87 	clz	lr, r7
 8000e2e:	f1be 0f00 	cmp.w	lr, #0
 8000e32:	d134      	bne.n	8000e9e <__udivmoddi4+0x16e>
 8000e34:	1beb      	subs	r3, r5, r7
 8000e36:	0c3a      	lsrs	r2, r7, #16
 8000e38:	fa1f fc87 	uxth.w	ip, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e42:	0c25      	lsrs	r5, r4, #16
 8000e44:	fb02 3318 	mls	r3, r2, r8, r3
 8000e48:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e4c:	fb0c f308 	mul.w	r3, ip, r8
 8000e50:	42ab      	cmp	r3, r5
 8000e52:	d907      	bls.n	8000e64 <__udivmoddi4+0x134>
 8000e54:	19ed      	adds	r5, r5, r7
 8000e56:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e5a:	d202      	bcs.n	8000e62 <__udivmoddi4+0x132>
 8000e5c:	42ab      	cmp	r3, r5
 8000e5e:	f200 80d1 	bhi.w	8001004 <__udivmoddi4+0x2d4>
 8000e62:	4680      	mov	r8, r0
 8000e64:	1aed      	subs	r5, r5, r3
 8000e66:	b2a3      	uxth	r3, r4
 8000e68:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e6c:	fb02 5510 	mls	r5, r2, r0, r5
 8000e70:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e74:	fb0c fc00 	mul.w	ip, ip, r0
 8000e78:	45a4      	cmp	ip, r4
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x15c>
 8000e7c:	19e4      	adds	r4, r4, r7
 8000e7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x15a>
 8000e84:	45a4      	cmp	ip, r4
 8000e86:	f200 80b8 	bhi.w	8000ffa <__udivmoddi4+0x2ca>
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	eba4 040c 	sub.w	r4, r4, ip
 8000e90:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e94:	e79d      	b.n	8000dd2 <__udivmoddi4+0xa2>
 8000e96:	4631      	mov	r1, r6
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	f1ce 0420 	rsb	r4, lr, #32
 8000ea2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000ea6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000eaa:	fa20 f804 	lsr.w	r8, r0, r4
 8000eae:	0c3a      	lsrs	r2, r7, #16
 8000eb0:	fa25 f404 	lsr.w	r4, r5, r4
 8000eb4:	ea48 0803 	orr.w	r8, r8, r3
 8000eb8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000ebc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ec0:	fb02 4411 	mls	r4, r2, r1, r4
 8000ec4:	fa1f fc87 	uxth.w	ip, r7
 8000ec8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000ecc:	fb01 f30c 	mul.w	r3, r1, ip
 8000ed0:	42ab      	cmp	r3, r5
 8000ed2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ed6:	d909      	bls.n	8000eec <__udivmoddi4+0x1bc>
 8000ed8:	19ed      	adds	r5, r5, r7
 8000eda:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ede:	f080 808a 	bcs.w	8000ff6 <__udivmoddi4+0x2c6>
 8000ee2:	42ab      	cmp	r3, r5
 8000ee4:	f240 8087 	bls.w	8000ff6 <__udivmoddi4+0x2c6>
 8000ee8:	3902      	subs	r1, #2
 8000eea:	443d      	add	r5, r7
 8000eec:	1aeb      	subs	r3, r5, r3
 8000eee:	fa1f f588 	uxth.w	r5, r8
 8000ef2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000ef6:	fb02 3310 	mls	r3, r2, r0, r3
 8000efa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000efe:	fb00 f30c 	mul.w	r3, r0, ip
 8000f02:	42ab      	cmp	r3, r5
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x1e6>
 8000f06:	19ed      	adds	r5, r5, r7
 8000f08:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0c:	d26f      	bcs.n	8000fee <__udivmoddi4+0x2be>
 8000f0e:	42ab      	cmp	r3, r5
 8000f10:	d96d      	bls.n	8000fee <__udivmoddi4+0x2be>
 8000f12:	3802      	subs	r0, #2
 8000f14:	443d      	add	r5, r7
 8000f16:	1aeb      	subs	r3, r5, r3
 8000f18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f1c:	e78f      	b.n	8000e3e <__udivmoddi4+0x10e>
 8000f1e:	f1c1 0720 	rsb	r7, r1, #32
 8000f22:	fa22 f807 	lsr.w	r8, r2, r7
 8000f26:	408b      	lsls	r3, r1
 8000f28:	fa05 f401 	lsl.w	r4, r5, r1
 8000f2c:	ea48 0303 	orr.w	r3, r8, r3
 8000f30:	fa20 fe07 	lsr.w	lr, r0, r7
 8000f34:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000f38:	40fd      	lsrs	r5, r7
 8000f3a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000f3e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f42:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f46:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f4a:	fa1f f883 	uxth.w	r8, r3
 8000f4e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f52:	fb09 f408 	mul.w	r4, r9, r8
 8000f56:	42ac      	cmp	r4, r5
 8000f58:	fa02 f201 	lsl.w	r2, r2, r1
 8000f5c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x244>
 8000f62:	18ed      	adds	r5, r5, r3
 8000f64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f68:	d243      	bcs.n	8000ff2 <__udivmoddi4+0x2c2>
 8000f6a:	42ac      	cmp	r4, r5
 8000f6c:	d941      	bls.n	8000ff2 <__udivmoddi4+0x2c2>
 8000f6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f72:	441d      	add	r5, r3
 8000f74:	1b2d      	subs	r5, r5, r4
 8000f76:	fa1f fe8e 	uxth.w	lr, lr
 8000f7a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f7e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f82:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f86:	fb00 f808 	mul.w	r8, r0, r8
 8000f8a:	45a0      	cmp	r8, r4
 8000f8c:	d907      	bls.n	8000f9e <__udivmoddi4+0x26e>
 8000f8e:	18e4      	adds	r4, r4, r3
 8000f90:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f94:	d229      	bcs.n	8000fea <__udivmoddi4+0x2ba>
 8000f96:	45a0      	cmp	r8, r4
 8000f98:	d927      	bls.n	8000fea <__udivmoddi4+0x2ba>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	441c      	add	r4, r3
 8000f9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa2:	eba4 0408 	sub.w	r4, r4, r8
 8000fa6:	fba0 8902 	umull	r8, r9, r0, r2
 8000faa:	454c      	cmp	r4, r9
 8000fac:	46c6      	mov	lr, r8
 8000fae:	464d      	mov	r5, r9
 8000fb0:	d315      	bcc.n	8000fde <__udivmoddi4+0x2ae>
 8000fb2:	d012      	beq.n	8000fda <__udivmoddi4+0x2aa>
 8000fb4:	b156      	cbz	r6, 8000fcc <__udivmoddi4+0x29c>
 8000fb6:	ebba 030e 	subs.w	r3, sl, lr
 8000fba:	eb64 0405 	sbc.w	r4, r4, r5
 8000fbe:	fa04 f707 	lsl.w	r7, r4, r7
 8000fc2:	40cb      	lsrs	r3, r1
 8000fc4:	431f      	orrs	r7, r3
 8000fc6:	40cc      	lsrs	r4, r1
 8000fc8:	6037      	str	r7, [r6, #0]
 8000fca:	6074      	str	r4, [r6, #4]
 8000fcc:	2100      	movs	r1, #0
 8000fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	e6f8      	b.n	8000dc8 <__udivmoddi4+0x98>
 8000fd6:	4690      	mov	r8, r2
 8000fd8:	e6e0      	b.n	8000d9c <__udivmoddi4+0x6c>
 8000fda:	45c2      	cmp	sl, r8
 8000fdc:	d2ea      	bcs.n	8000fb4 <__udivmoddi4+0x284>
 8000fde:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fe2:	eb69 0503 	sbc.w	r5, r9, r3
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e7e4      	b.n	8000fb4 <__udivmoddi4+0x284>
 8000fea:	4628      	mov	r0, r5
 8000fec:	e7d7      	b.n	8000f9e <__udivmoddi4+0x26e>
 8000fee:	4640      	mov	r0, r8
 8000ff0:	e791      	b.n	8000f16 <__udivmoddi4+0x1e6>
 8000ff2:	4681      	mov	r9, r0
 8000ff4:	e7be      	b.n	8000f74 <__udivmoddi4+0x244>
 8000ff6:	4601      	mov	r1, r0
 8000ff8:	e778      	b.n	8000eec <__udivmoddi4+0x1bc>
 8000ffa:	3802      	subs	r0, #2
 8000ffc:	443c      	add	r4, r7
 8000ffe:	e745      	b.n	8000e8c <__udivmoddi4+0x15c>
 8001000:	4608      	mov	r0, r1
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xe6>
 8001004:	f1a8 0802 	sub.w	r8, r8, #2
 8001008:	443d      	add	r5, r7
 800100a:	e72b      	b.n	8000e64 <__udivmoddi4+0x134>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001010:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001012:	4b0a      	ldr	r3, [pc, #40]	; (800103c <HAL_InitTick+0x2c>)
{
 8001014:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001016:	6818      	ldr	r0, [r3, #0]
 8001018:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800101c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001020:	f000 f892 	bl	8001148 <HAL_SYSTICK_Config>
 8001024:	4604      	mov	r4, r0
 8001026:	b938      	cbnz	r0, 8001038 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8001028:	4602      	mov	r2, r0
 800102a:	4629      	mov	r1, r5
 800102c:	f04f 30ff 	mov.w	r0, #4294967295
 8001030:	f000 f84a 	bl	80010c8 <HAL_NVIC_SetPriority>
 8001034:	4620      	mov	r0, r4
 8001036:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8001038:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800103a:	bd38      	pop	{r3, r4, r5, pc}
 800103c:	20000018 	.word	0x20000018

08001040 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001040:	4a09      	ldr	r2, [pc, #36]	; (8001068 <HAL_Init+0x28>)
 8001042:	6813      	ldr	r3, [r2, #0]
 8001044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8001048:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800104a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800104c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800104e:	f000 f829 	bl	80010a4 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001052:	2000      	movs	r0, #0
 8001054:	f7ff ffdc 	bl	8001010 <HAL_InitTick>
 8001058:	4604      	mov	r4, r0
 800105a:	b918      	cbnz	r0, 8001064 <HAL_Init+0x24>
    HAL_MspInit();
 800105c:	f003 fb0e 	bl	800467c <HAL_MspInit>
}
 8001060:	4620      	mov	r0, r4
 8001062:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001064:	2401      	movs	r4, #1
 8001066:	e7fb      	b.n	8001060 <HAL_Init+0x20>
 8001068:	40022000 	.word	0x40022000

0800106c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800106c:	4a02      	ldr	r2, [pc, #8]	; (8001078 <HAL_IncTick+0xc>)
 800106e:	6813      	ldr	r3, [r2, #0]
 8001070:	3301      	adds	r3, #1
 8001072:	6013      	str	r3, [r2, #0]
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	20003e3c 	.word	0x20003e3c

0800107c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800107c:	4b01      	ldr	r3, [pc, #4]	; (8001084 <HAL_GetTick+0x8>)
 800107e:	6818      	ldr	r0, [r3, #0]
}
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	20003e3c 	.word	0x20003e3c

08001088 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001088:	b538      	push	{r3, r4, r5, lr}
 800108a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800108c:	f7ff fff6 	bl	800107c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001090:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001092:	4605      	mov	r5, r0
  {
    wait++;
 8001094:	bf18      	it	ne
 8001096:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001098:	f7ff fff0 	bl	800107c <HAL_GetTick>
 800109c:	1b40      	subs	r0, r0, r5
 800109e:	4284      	cmp	r4, r0
 80010a0:	d8fa      	bhi.n	8001098 <HAL_Delay+0x10>
  {
  }
}
 80010a2:	bd38      	pop	{r3, r4, r5, pc}

080010a4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010a4:	4a07      	ldr	r2, [pc, #28]	; (80010c4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80010a6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010ac:	041b      	lsls	r3, r3, #16
 80010ae:	0c1b      	lsrs	r3, r3, #16
 80010b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80010b4:	0200      	lsls	r0, r0, #8
 80010b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010ba:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80010be:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80010c0:	60d3      	str	r3, [r2, #12]
 80010c2:	4770      	bx	lr
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c8:	4b17      	ldr	r3, [pc, #92]	; (8001128 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010ca:	b530      	push	{r4, r5, lr}
 80010cc:	68dc      	ldr	r4, [r3, #12]
 80010ce:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010d2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010d6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010d8:	2b04      	cmp	r3, #4
 80010da:	bf28      	it	cs
 80010dc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010de:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e0:	f04f 0501 	mov.w	r5, #1
 80010e4:	fa05 f303 	lsl.w	r3, r5, r3
 80010e8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ec:	bf8c      	ite	hi
 80010ee:	3c03      	subhi	r4, #3
 80010f0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f2:	4019      	ands	r1, r3
 80010f4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010f6:	fa05 f404 	lsl.w	r4, r5, r4
 80010fa:	3c01      	subs	r4, #1
 80010fc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80010fe:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001100:	ea42 0201 	orr.w	r2, r2, r1
 8001104:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001108:	bfaf      	iteee	ge
 800110a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110e:	f000 000f 	andlt.w	r0, r0, #15
 8001112:	4b06      	ldrlt	r3, [pc, #24]	; (800112c <HAL_NVIC_SetPriority+0x64>)
 8001114:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001116:	bfa5      	ittet	ge
 8001118:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 800111c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800111e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001120:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001124:	bd30      	pop	{r4, r5, pc}
 8001126:	bf00      	nop
 8001128:	e000ed00 	.word	0xe000ed00
 800112c:	e000ed14 	.word	0xe000ed14

08001130 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001130:	0942      	lsrs	r2, r0, #5
 8001132:	2301      	movs	r3, #1
 8001134:	f000 001f 	and.w	r0, r0, #31
 8001138:	fa03 f000 	lsl.w	r0, r3, r0
 800113c:	4b01      	ldr	r3, [pc, #4]	; (8001144 <HAL_NVIC_EnableIRQ+0x14>)
 800113e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001142:	4770      	bx	lr
 8001144:	e000e100 	.word	0xe000e100

08001148 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001148:	3801      	subs	r0, #1
 800114a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800114e:	d20a      	bcs.n	8001166 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001152:	4a07      	ldr	r2, [pc, #28]	; (8001170 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001154:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001156:	21f0      	movs	r1, #240	; 0xf0
 8001158:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800115c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800115e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001160:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001166:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	e000e010 	.word	0xe000e010
 8001170:	e000ed00 	.word	0xe000ed00

08001174 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8001174:	b510      	push	{r4, lr}
  /* Check DAC handle */
  if(hdac == NULL)
 8001176:	4604      	mov	r4, r0
 8001178:	b168      	cbz	r0, 8001196 <HAL_DAC_Init+0x22>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 800117a:	7903      	ldrb	r3, [r0, #4]
 800117c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001180:	b913      	cbnz	r3, 8001188 <HAL_DAC_Init+0x14>
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001182:	7142      	strb	r2, [r0, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001184:	f002 f956 	bl	8003434 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001188:	2302      	movs	r3, #2
 800118a:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800118c:	2000      	movs	r0, #0

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800118e:	2301      	movs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001190:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8001192:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8001194:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
 8001196:	2001      	movs	r0, #1
}
 8001198:	bd10      	pop	{r4, pc}

0800119a <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800119a:	7943      	ldrb	r3, [r0, #5]
 800119c:	2b01      	cmp	r3, #1
{
 800119e:	b530      	push	{r4, r5, lr}
 80011a0:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hdac);
 80011a4:	d017      	beq.n	80011d6 <HAL_DAC_Start+0x3c>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80011a6:	7103      	strb	r3, [r0, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80011a8:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hdac);
 80011aa:	2201      	movs	r2, #1
  __HAL_DAC_ENABLE(hdac, Channel);
 80011ac:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hdac);
 80011ae:	7142      	strb	r2, [r0, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 80011b0:	f001 0510 	and.w	r5, r1, #16
 80011b4:	40aa      	lsls	r2, r5
 80011b6:	4322      	orrs	r2, r4
 80011b8:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 80011ba:	681a      	ldr	r2, [r3, #0]
  if(Channel == DAC_CHANNEL_1)
 80011bc:	b969      	cbnz	r1, 80011da <HAL_DAC_Start+0x40>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 80011be:	f002 023c 	and.w	r2, r2, #60	; 0x3c
 80011c2:	2a04      	cmp	r2, #4
 80011c4:	d103      	bne.n	80011ce <HAL_DAC_Start+0x34>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80011c6:	685a      	ldr	r2, [r3, #4]
 80011c8:	f042 0201 	orr.w	r2, r2, #1
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80011cc:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80011ce:	2301      	movs	r3, #1
 80011d0:	7103      	strb	r3, [r0, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80011d2:	2300      	movs	r3, #0
 80011d4:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 80011d6:	4618      	mov	r0, r3

  /* Return function status */
  return HAL_OK;
}
 80011d8:	bd30      	pop	{r4, r5, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 80011da:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
 80011de:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80011e2:	d1f4      	bne.n	80011ce <HAL_DAC_Start+0x34>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80011e4:	685a      	ldr	r2, [r3, #4]
 80011e6:	f042 0202 	orr.w	r2, r2, #2
 80011ea:	e7ef      	b.n	80011cc <HAL_DAC_Start+0x32>

080011ec <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 80011ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011ee:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80011f0:	7940      	ldrb	r0, [r0, #5]
 80011f2:	2801      	cmp	r0, #1
{
 80011f4:	460e      	mov	r6, r1
 80011f6:	f04f 0002 	mov.w	r0, #2
 80011fa:	4611      	mov	r1, r2
 80011fc:	9a06      	ldr	r2, [sp, #24]
  __HAL_LOCK(hdac);
 80011fe:	d054      	beq.n	80012aa <HAL_DAC_Start_DMA+0xbe>
 8001200:	2401      	movs	r4, #1
 8001202:	716c      	strb	r4, [r5, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001204:	7128      	strb	r0, [r5, #4]
 8001206:	682c      	ldr	r4, [r5, #0]

  if(Channel == DAC_CHANNEL_1)
 8001208:	b9e6      	cbnz	r6, 8001244 <HAL_DAC_Start_DMA+0x58>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800120a:	68a8      	ldr	r0, [r5, #8]
 800120c:	4f27      	ldr	r7, [pc, #156]	; (80012ac <HAL_DAC_Start_DMA+0xc0>)
 800120e:	62c7      	str	r7, [r0, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001210:	4f27      	ldr	r7, [pc, #156]	; (80012b0 <HAL_DAC_Start_DMA+0xc4>)
 8001212:	6307      	str	r7, [r0, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001214:	4f27      	ldr	r7, [pc, #156]	; (80012b4 <HAL_DAC_Start_DMA+0xc8>)
 8001216:	6347      	str	r7, [r0, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001218:	6827      	ldr	r7, [r4, #0]

    /* Case of use of channel 1 */
    switch(Alignment)
 800121a:	2a04      	cmp	r2, #4
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800121c:	f447 5780 	orr.w	r7, r7, #4096	; 0x1000
 8001220:	6027      	str	r7, [r4, #0]
    switch(Alignment)
 8001222:	d009      	beq.n	8001238 <HAL_DAC_Start_DMA+0x4c>
 8001224:	2a08      	cmp	r2, #8
 8001226:	d00a      	beq.n	800123e <HAL_DAC_Start_DMA+0x52>
 8001228:	2a00      	cmp	r2, #0
 800122a:	d13c      	bne.n	80012a6 <HAL_DAC_Start_DMA+0xba>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800122c:	f104 0208 	add.w	r2, r4, #8

  /* Enable the DMA channel */
  if(Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001230:	6827      	ldr	r7, [r4, #0]
 8001232:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 8001236:	e01a      	b.n	800126e <HAL_DAC_Start_DMA+0x82>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001238:	f104 020c 	add.w	r2, r4, #12
        break;
 800123c:	e7f8      	b.n	8001230 <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800123e:	f104 0210 	add.w	r2, r4, #16
        break;
 8001242:	e7f5      	b.n	8001230 <HAL_DAC_Start_DMA+0x44>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001244:	68e8      	ldr	r0, [r5, #12]
 8001246:	4f1c      	ldr	r7, [pc, #112]	; (80012b8 <HAL_DAC_Start_DMA+0xcc>)
 8001248:	62c7      	str	r7, [r0, #44]	; 0x2c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800124a:	4f1c      	ldr	r7, [pc, #112]	; (80012bc <HAL_DAC_Start_DMA+0xd0>)
 800124c:	6307      	str	r7, [r0, #48]	; 0x30
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800124e:	4f1c      	ldr	r7, [pc, #112]	; (80012c0 <HAL_DAC_Start_DMA+0xd4>)
 8001250:	6347      	str	r7, [r0, #52]	; 0x34
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001252:	6827      	ldr	r7, [r4, #0]
    switch(Alignment)
 8001254:	2a04      	cmp	r2, #4
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001256:	f047 5780 	orr.w	r7, r7, #268435456	; 0x10000000
 800125a:	6027      	str	r7, [r4, #0]
    switch(Alignment)
 800125c:	d016      	beq.n	800128c <HAL_DAC_Start_DMA+0xa0>
 800125e:	2a08      	cmp	r2, #8
 8001260:	d017      	beq.n	8001292 <HAL_DAC_Start_DMA+0xa6>
 8001262:	b9f2      	cbnz	r2, 80012a2 <HAL_DAC_Start_DMA+0xb6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001264:	f104 0214 	add.w	r2, r4, #20
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001268:	6827      	ldr	r7, [r4, #0]
 800126a:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800126e:	6027      	str	r7, [r4, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001270:	f000 faf8 	bl	8001864 <HAL_DMA_Start_IT>
    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001274:	2300      	movs	r3, #0
 8001276:	716b      	strb	r3, [r5, #5]

  if (status == HAL_OK)
 8001278:	b970      	cbnz	r0, 8001298 <HAL_DAC_Start_DMA+0xac>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800127a:	682b      	ldr	r3, [r5, #0]
 800127c:	f006 0110 	and.w	r1, r6, #16
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	2601      	movs	r6, #1
 8001284:	408e      	lsls	r6, r1
 8001286:	4316      	orrs	r6, r2
 8001288:	601e      	str	r6, [r3, #0]
 800128a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800128c:	f104 0218 	add.w	r2, r4, #24
        break;
 8001290:	e7ea      	b.n	8001268 <HAL_DAC_Start_DMA+0x7c>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001292:	f104 021c 	add.w	r2, r4, #28
        break;
 8001296:	e7e7      	b.n	8001268 <HAL_DAC_Start_DMA+0x7c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001298:	692b      	ldr	r3, [r5, #16]
 800129a:	f043 0304 	orr.w	r3, r3, #4
 800129e:	612b      	str	r3, [r5, #16]
 80012a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t tmpreg = 0U;
 80012a2:	2200      	movs	r2, #0
 80012a4:	e7e0      	b.n	8001268 <HAL_DAC_Start_DMA+0x7c>
 80012a6:	4632      	mov	r2, r6
 80012a8:	e7c2      	b.n	8001230 <HAL_DAC_Start_DMA+0x44>
  }

  /* Return function status */
  return status;
}
 80012aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80012ac:	080012c7 	.word	0x080012c7
 80012b0:	080012d9 	.word	0x080012d9
 80012b4:	080012e5 	.word	0x080012e5
 80012b8:	08001415 	.word	0x08001415
 80012bc:	08001425 	.word	0x08001425
 80012c0:	0800142f 	.word	0x0800142f

080012c4 <HAL_DAC_ConvCpltCallbackCh1>:
 80012c4:	4770      	bx	lr

080012c6 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80012c6:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80012c8:	6a84      	ldr	r4, [r0, #40]	; 0x28

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80012ca:	4620      	mov	r0, r4
 80012cc:	f7ff fffa 	bl	80012c4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80012d0:	2301      	movs	r3, #1
 80012d2:	7123      	strb	r3, [r4, #4]
 80012d4:	bd10      	pop	{r4, pc}

080012d6 <HAL_DAC_ConvHalfCpltCallbackCh1>:
 80012d6:	4770      	bx	lr

080012d8 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80012d8:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80012da:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80012dc:	f7ff fffb 	bl	80012d6 <HAL_DAC_ConvHalfCpltCallbackCh1>
 80012e0:	bd08      	pop	{r3, pc}

080012e2 <HAL_DAC_ErrorCallbackCh1>:
 80012e2:	4770      	bx	lr

080012e4 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80012e4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80012e6:	6a84      	ldr	r4, [r0, #40]	; 0x28

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80012e8:	6923      	ldr	r3, [r4, #16]
 80012ea:	f043 0304 	orr.w	r3, r3, #4
 80012ee:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80012f0:	4620      	mov	r0, r4
 80012f2:	f7ff fff6 	bl	80012e2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80012f6:	2301      	movs	r3, #1
 80012f8:	7123      	strb	r3, [r4, #4]
 80012fa:	bd10      	pop	{r4, pc}

080012fc <HAL_DAC_ConfigChannel>:
{
 80012fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdac);
 80012fe:	7943      	ldrb	r3, [r0, #5]
 8001300:	2b01      	cmp	r3, #1
{
 8001302:	4604      	mov	r4, r0
 8001304:	460d      	mov	r5, r1
 8001306:	4616      	mov	r6, r2
 8001308:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hdac);
 800130c:	d063      	beq.n	80013d6 <HAL_DAC_ConfigChannel+0xda>
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800130e:	680b      	ldr	r3, [r1, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8001310:	7120      	strb	r0, [r4, #4]
  __HAL_LOCK(hdac);
 8001312:	2201      	movs	r2, #1
  if(sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001314:	2b04      	cmp	r3, #4
  __HAL_LOCK(hdac);
 8001316:	7162      	strb	r2, [r4, #5]
  if(sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001318:	d125      	bne.n	8001366 <HAL_DAC_ConfigChannel+0x6a>
    if (Channel == DAC_CHANNEL_1)
 800131a:	2e00      	cmp	r6, #0
 800131c:	d16c      	bne.n	80013f8 <HAL_DAC_ConfigChannel+0xfc>
      tickstart = HAL_GetTick();
 800131e:	f7ff fead 	bl	800107c <HAL_GetTick>
 8001322:	4607      	mov	r7, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001324:	6823      	ldr	r3, [r4, #0]
 8001326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001328:	041b      	lsls	r3, r3, #16
 800132a:	d455      	bmi.n	80013d8 <HAL_DAC_ConfigChannel+0xdc>
      HAL_Delay(1);
 800132c:	2001      	movs	r0, #1
 800132e:	f7ff feab 	bl	8001088 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001332:	6823      	ldr	r3, [r4, #0]
 8001334:	69aa      	ldr	r2, [r5, #24]
 8001336:	641a      	str	r2, [r3, #64]	; 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001338:	6821      	ldr	r1, [r4, #0]
 800133a:	f006 0010 	and.w	r0, r6, #16
 800133e:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8001340:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001344:	4083      	lsls	r3, r0
 8001346:	ea22 0203 	bic.w	r2, r2, r3
 800134a:	69eb      	ldr	r3, [r5, #28]
 800134c:	4083      	lsls	r3, r0
 800134e:	431a      	orrs	r2, r3
 8001350:	648a      	str	r2, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001352:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8001354:	22ff      	movs	r2, #255	; 0xff
 8001356:	4082      	lsls	r2, r0
 8001358:	ea23 0302 	bic.w	r3, r3, r2
 800135c:	6a2a      	ldr	r2, [r5, #32]
 800135e:	fa02 f000 	lsl.w	r0, r2, r0
 8001362:	4303      	orrs	r3, r0
 8001364:	64cb      	str	r3, [r1, #76]	; 0x4c
  if(sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001366:	692b      	ldr	r3, [r5, #16]
 8001368:	2b01      	cmp	r3, #1
 800136a:	f006 0210 	and.w	r2, r6, #16
 800136e:	6823      	ldr	r3, [r4, #0]
 8001370:	d108      	bne.n	8001384 <HAL_DAC_ConfigChannel+0x88>
  tmpreg1 = hdac->Instance->CCR;
 8001372:	6b99      	ldr	r1, [r3, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001374:	201f      	movs	r0, #31
 8001376:	4090      	lsls	r0, r2
 8001378:	ea21 0000 	bic.w	r0, r1, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800137c:	6969      	ldr	r1, [r5, #20]
 800137e:	4091      	lsls	r1, r2
 8001380:	4301      	orrs	r1, r0
  hdac->Instance->CCR = tmpreg1;
 8001382:	6399      	str	r1, [r3, #56]	; 0x38
  tmpreg1 = hdac->Instance->MCR;
 8001384:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001386:	68ae      	ldr	r6, [r5, #8]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001388:	2007      	movs	r0, #7
 800138a:	4090      	lsls	r0, r2
 800138c:	ea21 0000 	bic.w	r0, r1, r0
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001390:	6829      	ldr	r1, [r5, #0]
 8001392:	4331      	orrs	r1, r6
 8001394:	68ee      	ldr	r6, [r5, #12]
 8001396:	4331      	orrs	r1, r6
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001398:	4091      	lsls	r1, r2
 800139a:	4301      	orrs	r1, r0
  hdac->Instance->MCR = tmpreg1;
 800139c:	63d9      	str	r1, [r3, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800139e:	6819      	ldr	r1, [r3, #0]
 80013a0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80013a4:	4090      	lsls	r0, r2
 80013a6:	ea21 0100 	bic.w	r1, r1, r0
 80013aa:	6019      	str	r1, [r3, #0]
  tmpreg1 = hdac->Instance->CR;
 80013ac:	6819      	ldr	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80013ae:	f640 70fc 	movw	r0, #4092	; 0xffc
 80013b2:	4090      	lsls	r0, r2
 80013b4:	ea21 0000 	bic.w	r0, r1, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80013b8:	6869      	ldr	r1, [r5, #4]
 80013ba:	4091      	lsls	r1, r2
 80013bc:	4301      	orrs	r1, r0
  hdac->Instance->CR = tmpreg1;
 80013be:	6019      	str	r1, [r3, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80013c0:	6819      	ldr	r1, [r3, #0]
 80013c2:	20c0      	movs	r0, #192	; 0xc0
 80013c4:	fa00 f202 	lsl.w	r2, r0, r2
 80013c8:	ea21 0202 	bic.w	r2, r1, r2
 80013cc:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hdac);
 80013ce:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 80013d0:	2301      	movs	r3, #1
 80013d2:	7123      	strb	r3, [r4, #4]
  __HAL_UNLOCK(hdac);
 80013d4:	7160      	strb	r0, [r4, #5]
}
 80013d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80013d8:	f7ff fe50 	bl	800107c <HAL_GetTick>
 80013dc:	1bc0      	subs	r0, r0, r7
 80013de:	2801      	cmp	r0, #1
 80013e0:	d9a0      	bls.n	8001324 <HAL_DAC_ConfigChannel+0x28>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80013e2:	6923      	ldr	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80013e4:	2003      	movs	r0, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80013e6:	f043 0308 	orr.w	r3, r3, #8
 80013ea:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80013ec:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 80013ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80013f0:	f7ff fe44 	bl	800107c <HAL_GetTick>
 80013f4:	2801      	cmp	r0, #1
 80013f6:	d8f4      	bhi.n	80013e2 <HAL_DAC_ConfigChannel+0xe6>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80013f8:	6823      	ldr	r3, [r4, #0]
 80013fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	dbf7      	blt.n	80013f0 <HAL_DAC_ConfigChannel+0xf4>
      HAL_Delay(1);
 8001400:	2001      	movs	r0, #1
 8001402:	f7ff fe41 	bl	8001088 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001406:	6823      	ldr	r3, [r4, #0]
 8001408:	69aa      	ldr	r2, [r5, #24]
 800140a:	645a      	str	r2, [r3, #68]	; 0x44
 800140c:	e794      	b.n	8001338 <HAL_DAC_ConfigChannel+0x3c>

0800140e <HAL_DACEx_ConvCpltCallbackCh2>:
 800140e:	4770      	bx	lr

08001410 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8001410:	4770      	bx	lr

08001412 <HAL_DACEx_ErrorCallbackCh2>:
 8001412:	4770      	bx	lr

08001414 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001414:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001416:	6a84      	ldr	r4, [r0, #40]	; 0x28

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001418:	4620      	mov	r0, r4
 800141a:	f7ff fff8 	bl	800140e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State= HAL_DAC_STATE_READY;
 800141e:	2301      	movs	r3, #1
 8001420:	7123      	strb	r3, [r4, #4]
 8001422:	bd10      	pop	{r4, pc}

08001424 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001424:	b508      	push	{r3, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001426:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001428:	f7ff fff2 	bl	8001410 <HAL_DACEx_ConvHalfCpltCallbackCh2>
 800142c:	bd08      	pop	{r3, pc}

0800142e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800142e:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001430:	6a84      	ldr	r4, [r0, #40]	; 0x28

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001432:	6923      	ldr	r3, [r4, #16]
 8001434:	f043 0304 	orr.w	r3, r3, #4
 8001438:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800143a:	4620      	mov	r0, r4
 800143c:	f7ff ffe9 	bl	8001412 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State= HAL_DAC_STATE_READY;
 8001440:	2301      	movs	r3, #1
 8001442:	7123      	strb	r3, [r4, #4]
 8001444:	bd10      	pop	{r4, pc}

08001446 <DFSDM_RegConvStart>:
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8001446:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8001448:	6803      	ldr	r3, [r0, #0]
 800144a:	f890 104c 	ldrb.w	r1, [r0, #76]	; 0x4c
 800144e:	b93a      	cbnz	r2, 8001460 <DFSDM_RegConvStart+0x1a>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001456:	601a      	str	r2, [r3, #0]
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8001458:	2901      	cmp	r1, #1
 800145a:	d11c      	bne.n	8001496 <DFSDM_RegConvStart+0x50>
 800145c:	2302      	movs	r3, #2
 800145e:	e01b      	b.n	8001498 <DFSDM_RegConvStart+0x52>
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	f022 0201 	bic.w	r2, r2, #1
 8001466:	601a      	str	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800146e:	601a      	str	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001470:	681a      	ldr	r2, [r3, #0]
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8001472:	2903      	cmp	r1, #3
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001474:	f042 0201 	orr.w	r2, r2, #1
 8001478:	601a      	str	r2, [r3, #0]
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 800147a:	d1ed      	bne.n	8001458 <DFSDM_RegConvStart+0x12>
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800147c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800147e:	b91a      	cbnz	r2, 8001488 <DFSDM_RegConvStart+0x42>
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	f042 0202 	orr.w	r2, r2, #2
 8001486:	601a      	str	r2, [r3, #0]
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8001488:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800148c:	2b01      	cmp	r3, #1
 800148e:	bf0c      	ite	eq
 8001490:	6c43      	ldreq	r3, [r0, #68]	; 0x44
 8001492:	2301      	movne	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001494:	6483      	str	r3, [r0, #72]	; 0x48
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8001496:	2304      	movs	r3, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8001498:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
 800149c:	4770      	bx	lr
	...

080014a0 <DFSDM_GetChannelFromInstance>:
  if (Instance == DFSDM1_Channel0)
 80014a0:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <DFSDM_GetChannelFromInstance+0x54>)
 80014a2:	4298      	cmp	r0, r3
 80014a4:	d017      	beq.n	80014d6 <DFSDM_GetChannelFromInstance+0x36>
  else if (Instance == DFSDM1_Channel1)
 80014a6:	3320      	adds	r3, #32
 80014a8:	4298      	cmp	r0, r3
 80014aa:	d016      	beq.n	80014da <DFSDM_GetChannelFromInstance+0x3a>
  else if (Instance == DFSDM1_Channel2)
 80014ac:	3320      	adds	r3, #32
 80014ae:	4298      	cmp	r0, r3
 80014b0:	d015      	beq.n	80014de <DFSDM_GetChannelFromInstance+0x3e>
  else if (Instance == DFSDM1_Channel3)
 80014b2:	3320      	adds	r3, #32
 80014b4:	4298      	cmp	r0, r3
 80014b6:	d014      	beq.n	80014e2 <DFSDM_GetChannelFromInstance+0x42>
  else if (Instance == DFSDM1_Channel4)
 80014b8:	3320      	adds	r3, #32
 80014ba:	4298      	cmp	r0, r3
 80014bc:	d013      	beq.n	80014e6 <DFSDM_GetChannelFromInstance+0x46>
  else if (Instance == DFSDM1_Channel5)
 80014be:	3320      	adds	r3, #32
 80014c0:	4298      	cmp	r0, r3
 80014c2:	d012      	beq.n	80014ea <DFSDM_GetChannelFromInstance+0x4a>
  else if (Instance == DFSDM1_Channel6)
 80014c4:	3320      	adds	r3, #32
 80014c6:	4298      	cmp	r0, r3
 80014c8:	d011      	beq.n	80014ee <DFSDM_GetChannelFromInstance+0x4e>
    channel = 7;
 80014ca:	3320      	adds	r3, #32
 80014cc:	4298      	cmp	r0, r3
 80014ce:	bf0c      	ite	eq
 80014d0:	2007      	moveq	r0, #7
 80014d2:	2000      	movne	r0, #0
 80014d4:	4770      	bx	lr
    channel = 0;
 80014d6:	2000      	movs	r0, #0
 80014d8:	4770      	bx	lr
    channel = 1;
 80014da:	2001      	movs	r0, #1
 80014dc:	4770      	bx	lr
    channel = 2;
 80014de:	2002      	movs	r0, #2
 80014e0:	4770      	bx	lr
    channel = 3;
 80014e2:	2003      	movs	r0, #3
 80014e4:	4770      	bx	lr
    channel = 4;
 80014e6:	2004      	movs	r0, #4
 80014e8:	4770      	bx	lr
    channel = 5;
 80014ea:	2005      	movs	r0, #5
 80014ec:	4770      	bx	lr
    channel = 6;
 80014ee:	2006      	movs	r0, #6
}
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	40016000 	.word	0x40016000

080014f8 <HAL_DFSDM_ChannelInit>:
{
 80014f8:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_channel == NULL)
 80014fa:	4604      	mov	r4, r0
 80014fc:	2800      	cmp	r0, #0
 80014fe:	d067      	beq.n	80015d0 <HAL_DFSDM_ChannelInit+0xd8>
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001500:	6800      	ldr	r0, [r0, #0]
 8001502:	4d34      	ldr	r5, [pc, #208]	; (80015d4 <HAL_DFSDM_ChannelInit+0xdc>)
 8001504:	f7ff ffcc 	bl	80014a0 <DFSDM_GetChannelFromInstance>
 8001508:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d15f      	bne.n	80015d0 <HAL_DFSDM_ChannelInit+0xd8>
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001510:	4620      	mov	r0, r4
 8001512:	f002 f907 	bl	8003724 <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 8001516:	4b30      	ldr	r3, [pc, #192]	; (80015d8 <HAL_DFSDM_ChannelInit+0xe0>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	3201      	adds	r2, #1
 800151c:	601a      	str	r2, [r3, #0]
  if (v_dfsdm1ChannelCounter == 1U)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d119      	bne.n	8001558 <HAL_DFSDM_ChannelInit+0x60>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001524:	4b2d      	ldr	r3, [pc, #180]	; (80015dc <HAL_DFSDM_ChannelInit+0xe4>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800152c:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	68a1      	ldr	r1, [r4, #8]
 8001532:	430a      	orrs	r2, r1
 8001534:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 800153c:	601a      	str	r2, [r3, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800153e:	7922      	ldrb	r2, [r4, #4]
 8001540:	2a01      	cmp	r2, #1
 8001542:	d105      	bne.n	8001550 <HAL_DFSDM_ChannelInit+0x58>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001544:	68e1      	ldr	r1, [r4, #12]
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	3901      	subs	r1, #1
 800154a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800154e:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001556:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001558:	6820      	ldr	r0, [r4, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800155a:	6961      	ldr	r1, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 800155c:	6803      	ldr	r3, [r0, #0]
 800155e:	f423 4371 	bic.w	r3, r3, #61696	; 0xf100
 8001562:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001564:	6923      	ldr	r3, [r4, #16]
 8001566:	6802      	ldr	r2, [r0, #0]
 8001568:	430b      	orrs	r3, r1
                                        hdfsdm_channel->Init.Input.DataPacking |
 800156a:	69a1      	ldr	r1, [r4, #24]
 800156c:	430b      	orrs	r3, r1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800156e:	4313      	orrs	r3, r2
 8001570:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001572:	6803      	ldr	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001574:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001576:	f023 030f 	bic.w	r3, r3, #15
 800157a:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800157c:	69e3      	ldr	r3, [r4, #28]
 800157e:	6802      	ldr	r2, [r0, #0]
 8001580:	430b      	orrs	r3, r1
 8001582:	4313      	orrs	r3, r2
 8001584:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001586:	6883      	ldr	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001588:	6a61      	ldr	r1, [r4, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 800158a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800158c:	f423 035f 	bic.w	r3, r3, #14614528	; 0xdf0000
 8001590:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001592:	6883      	ldr	r3, [r0, #8]
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001594:	3a01      	subs	r2, #1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001596:	430b      	orrs	r3, r1
 8001598:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800159c:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800159e:	6843      	ldr	r3, [r0, #4]
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80015a0:	6b22      	ldr	r2, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80015a8:	6843      	ldr	r3, [r0, #4]
 80015aa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80015ae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80015b0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80015b4:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80015b6:	6803      	ldr	r3, [r0, #0]
 80015b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015bc:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80015be:	2301      	movs	r3, #1
 80015c0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80015c4:	f7ff ff6c 	bl	80014a0 <DFSDM_GetChannelFromInstance>
 80015c8:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 80015cc:	2000      	movs	r0, #0
 80015ce:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80015d0:	2001      	movs	r0, #1
}
 80015d2:	bd38      	pop	{r3, r4, r5, pc}
 80015d4:	2000020c 	.word	0x2000020c
 80015d8:	2000022c 	.word	0x2000022c
 80015dc:	40016000 	.word	0x40016000

080015e0 <HAL_DFSDM_FilterInit>:
{
 80015e0:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_filter == NULL)
 80015e2:	4604      	mov	r4, r0
 80015e4:	2800      	cmp	r0, #0
 80015e6:	d069      	beq.n	80016bc <HAL_DFSDM_FilterInit+0xdc>
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80015e8:	6802      	ldr	r2, [r0, #0]
 80015ea:	4b35      	ldr	r3, [pc, #212]	; (80016c0 <HAL_DFSDM_FilterInit+0xe0>)
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d105      	bne.n	80015fc <HAL_DFSDM_FilterInit+0x1c>
 80015f0:	6840      	ldr	r0, [r0, #4]
 80015f2:	2801      	cmp	r0, #1
 80015f4:	d063      	beq.n	80016be <HAL_DFSDM_FilterInit+0xde>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80015f6:	68e0      	ldr	r0, [r4, #12]
 80015f8:	2801      	cmp	r0, #1
 80015fa:	d060      	beq.n	80016be <HAL_DFSDM_FilterInit+0xde>
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80015fc:	2300      	movs	r3, #0
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80015fe:	2201      	movs	r2, #1
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001600:	6323      	str	r3, [r4, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8001602:	6462      	str	r2, [r4, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001604:	64a2      	str	r2, [r4, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001606:	6523      	str	r3, [r4, #80]	; 0x50
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001608:	4620      	mov	r0, r4
 800160a:	f002 f805 	bl	8003618 <HAL_DFSDM_FilterMspInit>
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800160e:	6823      	ldr	r3, [r4, #0]
  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8001610:	7c20      	ldrb	r0, [r4, #16]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8001618:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800161a:	7a22      	ldrb	r2, [r4, #8]
 800161c:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	bf0c      	ite	eq
 8001622:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001626:	f022 5200 	bicne.w	r2, r2, #536870912	; 0x20000000
 800162a:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 800162c:	7a62      	ldrb	r2, [r4, #9]
 800162e:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	bf0c      	ite	eq
 8001634:	f442 1200 	orreq.w	r2, r2, #2097152	; 0x200000
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001638:	f422 1200 	bicne.w	r2, r2, #2097152	; 0x200000
 800163c:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 800163e:	681a      	ldr	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8001640:	68e5      	ldr	r5, [r4, #12]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8001642:	f422 42ce 	bic.w	r2, r2, #26368	; 0x6700
 8001646:	f022 0208 	bic.w	r2, r2, #8
 800164a:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800164c:	2d02      	cmp	r5, #2
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 800164e:	bf01      	itttt	eq
 8001650:	681a      	ldreq	r2, [r3, #0]
 8001652:	6961      	ldreq	r1, [r4, #20]
 8001654:	430a      	orreq	r2, r1
 8001656:	601a      	streq	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8001658:	681a      	ldr	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 800165a:	2801      	cmp	r0, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 800165c:	bf0c      	ite	eq
 800165e:	f042 0210 	orreq.w	r2, r2, #16
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8001662:	f022 0210 	bicne.w	r2, r2, #16
 8001666:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8001668:	7c62      	ldrb	r2, [r4, #17]
 800166a:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	bf0c      	ite	eq
 8001670:	f042 0220 	orreq.w	r2, r2, #32
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8001674:	f022 0220 	bicne.w	r2, r2, #32
 8001678:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 800167a:	695a      	ldr	r2, [r3, #20]
 800167c:	f022 4263 	bic.w	r2, r2, #3808428032	; 0xe3000000
 8001680:	f002 22ff 	and.w	r2, r2, #4278255360	; 0xff00ff00
 8001684:	615a      	str	r2, [r3, #20]
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8001686:	6a62      	ldr	r2, [r4, #36]	; 0x24
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001688:	6959      	ldr	r1, [r3, #20]
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 800168a:	3a01      	subs	r2, #1
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800168c:	430a      	orrs	r2, r1
 800168e:	69e1      	ldr	r1, [r4, #28]
 8001690:	430a      	orrs	r2, r1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8001692:	6a21      	ldr	r1, [r4, #32]
 8001694:	3901      	subs	r1, #1
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001696:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800169a:	615a      	str	r2, [r3, #20]
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 800169c:	6862      	ldr	r2, [r4, #4]
 800169e:	6362      	str	r2, [r4, #52]	; 0x34
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 80016a0:	69a2      	ldr	r2, [r4, #24]
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 80016a2:	63a5      	str	r5, [r4, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 80016a4:	63e2      	str	r2, [r4, #60]	; 0x3c
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80016a6:	681a      	ldr	r2, [r3, #0]
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 80016a8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80016ac:	f042 0201 	orr.w	r2, r2, #1
 80016b0:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 80016b2:	2301      	movs	r3, #1
 80016b4:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  return HAL_OK;
 80016b8:	2000      	movs	r0, #0
 80016ba:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80016bc:	2001      	movs	r0, #1
}
 80016be:	bd38      	pop	{r3, r4, r5, pc}
 80016c0:	40016100 	.word	0x40016100

080016c4 <HAL_DFSDM_FilterConfigRegChannel>:
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80016c4:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 80016c8:	3b01      	subs	r3, #1
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2bfd      	cmp	r3, #253	; 0xfd
{
 80016ce:	b510      	push	{r4, lr}
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80016d0:	d813      	bhi.n	80016fa <HAL_DFSDM_FilterConfigRegChannel+0x36>
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80016d2:	6803      	ldr	r3, [r0, #0]
 80016d4:	681c      	ldr	r4, [r3, #0]
 80016d6:	f024 64e0 	bic.w	r4, r4, #117440512	; 0x7000000
 80016da:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 80016de:	601c      	str	r4, [r3, #0]
 80016e0:	0209      	lsls	r1, r1, #8
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80016e2:	681c      	ldr	r4, [r3, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80016e4:	2a01      	cmp	r2, #1
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80016e6:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
 80016ea:	bf08      	it	eq
 80016ec:	f441 2180 	orreq.w	r1, r1, #262144	; 0x40000
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80016f0:	4321      	orrs	r1, r4
 80016f2:	6019      	str	r1, [r3, #0]
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80016f4:	6302      	str	r2, [r0, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 80016f6:	2000      	movs	r0, #0
 80016f8:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80016fa:	2001      	movs	r0, #1
}
 80016fc:	bd10      	pop	{r4, pc}
	...

08001700 <HAL_DFSDM_FilterRegularStart_DMA>:
{
 8001700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001702:	4613      	mov	r3, r2
 8001704:	4605      	mov	r5, r0
  if ((pData == NULL) || (Length == 0U))
 8001706:	460a      	mov	r2, r1
 8001708:	b351      	cbz	r1, 8001760 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
 800170a:	b34b      	cbz	r3, 8001760 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 800170c:	6807      	ldr	r7, [r0, #0]
 800170e:	6839      	ldr	r1, [r7, #0]
 8001710:	0289      	lsls	r1, r1, #10
 8001712:	d525      	bpl.n	8001760 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001714:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001716:	b949      	cbnz	r1, 800172c <HAL_DFSDM_FilterRegularStart_DMA+0x2c>
 8001718:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800171a:	b939      	cbnz	r1, 800172c <HAL_DFSDM_FilterRegularStart_DMA+0x2c>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800171c:	6a81      	ldr	r1, [r0, #40]	; 0x28
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800171e:	69c8      	ldr	r0, [r1, #28]
 8001720:	b908      	cbnz	r0, 8001726 <HAL_DFSDM_FilterRegularStart_DMA+0x26>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001722:	2b01      	cmp	r3, #1
 8001724:	d11c      	bne.n	8001760 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001726:	69c9      	ldr	r1, [r1, #28]
 8001728:	2920      	cmp	r1, #32
 800172a:	d019      	beq.n	8001760 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 800172c:	f895 604c 	ldrb.w	r6, [r5, #76]	; 0x4c
 8001730:	f006 06fd 	and.w	r6, r6, #253	; 0xfd
 8001734:	2e01      	cmp	r6, #1
 8001736:	d113      	bne.n	8001760 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8001738:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 800173a:	490d      	ldr	r1, [pc, #52]	; (8001770 <HAL_DFSDM_FilterRegularStart_DMA+0x70>)
 800173c:	62c1      	str	r1, [r0, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 800173e:	490d      	ldr	r1, [pc, #52]	; (8001774 <HAL_DFSDM_FilterRegularStart_DMA+0x74>)
 8001740:	6341      	str	r1, [r0, #52]	; 0x34
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8001742:	69c1      	ldr	r1, [r0, #28]
 8001744:	4c0c      	ldr	r4, [pc, #48]	; (8001778 <HAL_DFSDM_FilterRegularStart_DMA+0x78>)
 8001746:	2920      	cmp	r1, #32
 8001748:	bf18      	it	ne
 800174a:	2400      	movne	r4, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 800174c:	6304      	str	r4, [r0, #48]	; 0x30
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800174e:	f107 011c 	add.w	r1, r7, #28
 8001752:	f000 f887 	bl	8001864 <HAL_DMA_Start_IT>
 8001756:	4604      	mov	r4, r0
 8001758:	b120      	cbz	r0, 8001764 <HAL_DFSDM_FilterRegularStart_DMA+0x64>
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 800175a:	23ff      	movs	r3, #255	; 0xff
 800175c:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
    status = HAL_ERROR;
 8001760:	2401      	movs	r4, #1
 8001762:	e002      	b.n	800176a <HAL_DFSDM_FilterRegularStart_DMA+0x6a>
      DFSDM_RegConvStart(hdfsdm_filter);
 8001764:	4628      	mov	r0, r5
 8001766:	f7ff fe6e 	bl	8001446 <DFSDM_RegConvStart>
}
 800176a:	4620      	mov	r0, r4
 800176c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800176e:	bf00      	nop
 8001770:	0800177d 	.word	0x0800177d
 8001774:	08001793 	.word	0x08001793
 8001778:	08001787 	.word	0x08001787

0800177c <DFSDM_DMARegularConvCplt>:
{
 800177c:	b508      	push	{r3, lr}
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 800177e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001780:	f002 ff02 	bl	8004588 <HAL_DFSDM_FilterRegConvCpltCallback>
 8001784:	bd08      	pop	{r3, pc}

08001786 <DFSDM_DMARegularHalfConvCplt>:
{
 8001786:	b508      	push	{r3, lr}
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8001788:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800178a:	f002 feeb 	bl	8004564 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
 800178e:	bd08      	pop	{r3, pc}

08001790 <HAL_DFSDM_FilterErrorCallback>:
{
 8001790:	4770      	bx	lr

08001792 <DFSDM_DMAError>:
{
 8001792:	b508      	push	{r3, lr}
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001794:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8001796:	2303      	movs	r3, #3
 8001798:	6503      	str	r3, [r0, #80]	; 0x50
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 800179a:	f7ff fff9 	bl	8001790 <HAL_DFSDM_FilterErrorCallback>
 800179e:	bd08      	pop	{r3, pc}

080017a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017a0:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80017a2:	2800      	cmp	r0, #0
 80017a4:	d04e      	beq.n	8001844 <HAL_DMA_Init+0xa4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80017a6:	6801      	ldr	r1, [r0, #0]
 80017a8:	4b27      	ldr	r3, [pc, #156]	; (8001848 <HAL_DMA_Init+0xa8>)
 80017aa:	4299      	cmp	r1, r3
 80017ac:	f04f 0414 	mov.w	r4, #20
 80017b0:	d840      	bhi.n	8001834 <HAL_DMA_Init+0x94>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80017b2:	4a26      	ldr	r2, [pc, #152]	; (800184c <HAL_DMA_Init+0xac>)
 80017b4:	440a      	add	r2, r1
 80017b6:	fbb2 f2f4 	udiv	r2, r2, r4
 80017ba:	0092      	lsls	r2, r2, #2
 80017bc:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80017be:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
 80017c2:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017c4:	2302      	movs	r3, #2
 80017c6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017ca:	6884      	ldr	r4, [r0, #8]
 80017cc:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ce:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 80017d0:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 80017d2:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017d4:	432b      	orrs	r3, r5
 80017d6:	6945      	ldr	r5, [r0, #20]
 80017d8:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017da:	6985      	ldr	r5, [r0, #24]
 80017dc:	432b      	orrs	r3, r5
 80017de:	69c5      	ldr	r5, [r0, #28]
 80017e0:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80017e2:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80017e4:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80017e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80017ec:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80017ee:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80017f0:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 80017f4:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80017f6:	d014      	beq.n	8001822 <HAL_DMA_Init+0x82>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80017f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80017fa:	4b15      	ldr	r3, [pc, #84]	; (8001850 <HAL_DMA_Init+0xb0>)
 80017fc:	429a      	cmp	r2, r3
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80017fe:	bf0c      	ite	eq
 8001800:	4914      	ldreq	r1, [pc, #80]	; (8001854 <HAL_DMA_Init+0xb4>)
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001802:	4915      	ldrne	r1, [pc, #84]	; (8001858 <HAL_DMA_Init+0xb8>)
 8001804:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001806:	680a      	ldr	r2, [r1, #0]
 8001808:	f003 031c 	and.w	r3, r3, #28
 800180c:	240f      	movs	r4, #15
 800180e:	409c      	lsls	r4, r3
 8001810:	ea22 0204 	bic.w	r2, r2, r4
 8001814:	600a      	str	r2, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001816:	6842      	ldr	r2, [r0, #4]
 8001818:	680c      	ldr	r4, [r1, #0]
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	4323      	orrs	r3, r4
 8001820:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001822:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001824:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001826:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001828:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 800182c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8001830:	4618      	mov	r0, r3
 8001832:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001834:	4b09      	ldr	r3, [pc, #36]	; (800185c <HAL_DMA_Init+0xbc>)
 8001836:	440b      	add	r3, r1
 8001838:	fbb3 f3f4 	udiv	r3, r3, r4
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001840:	4b07      	ldr	r3, [pc, #28]	; (8001860 <HAL_DMA_Init+0xc0>)
 8001842:	e7be      	b.n	80017c2 <HAL_DMA_Init+0x22>
    return HAL_ERROR;
 8001844:	2001      	movs	r0, #1
}
 8001846:	bd30      	pop	{r4, r5, pc}
 8001848:	40020407 	.word	0x40020407
 800184c:	bffdfff8 	.word	0xbffdfff8
 8001850:	40020000 	.word	0x40020000
 8001854:	400200a8 	.word	0x400200a8
 8001858:	400204a8 	.word	0x400204a8
 800185c:	bffdfbf8 	.word	0xbffdfbf8
 8001860:	40020400 	.word	0x40020400

08001864 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001864:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001866:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 800186a:	2c01      	cmp	r4, #1
 800186c:	d038      	beq.n	80018e0 <HAL_DMA_Start_IT+0x7c>

  if(HAL_DMA_STATE_READY == hdma->State)
 800186e:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
  __HAL_LOCK(hdma);
 8001872:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001874:	b2ed      	uxtb	r5, r5
 8001876:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8001878:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
 800187c:	f04f 0600 	mov.w	r6, #0
 8001880:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 8001884:	d12a      	bne.n	80018dc <HAL_DMA_Start_IT+0x78>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001886:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800188a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800188c:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800188e:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001890:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8001892:	f026 0601 	bic.w	r6, r6, #1
 8001896:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001898:	6c46      	ldr	r6, [r0, #68]	; 0x44
 800189a:	f006 061c 	and.w	r6, r6, #28
 800189e:	40b5      	lsls	r5, r6
 80018a0:	607d      	str	r5, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80018a2:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018a4:	6883      	ldr	r3, [r0, #8]
 80018a6:	6805      	ldr	r5, [r0, #0]
 80018a8:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80018aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80018ac:	bf0b      	itete	eq
 80018ae:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80018b0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80018b2:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80018b4:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80018b6:	b14b      	cbz	r3, 80018cc <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018b8:	6823      	ldr	r3, [r4, #0]
 80018ba:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018be:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80018c0:	682b      	ldr	r3, [r5, #0]
 80018c2:	f043 0301 	orr.w	r3, r3, #1
 80018c6:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018c8:	2000      	movs	r0, #0
 80018ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018cc:	6823      	ldr	r3, [r4, #0]
 80018ce:	f023 0304 	bic.w	r3, r3, #4
 80018d2:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018d4:	6823      	ldr	r3, [r4, #0]
 80018d6:	f043 030a 	orr.w	r3, r3, #10
 80018da:	e7f0      	b.n	80018be <HAL_DMA_Start_IT+0x5a>
    __HAL_UNLOCK(hdma);
 80018dc:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 80018e0:	2002      	movs	r0, #2
}
 80018e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080018e4 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018e4:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80018e8:	2a02      	cmp	r2, #2
{
 80018ea:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018ec:	d003      	beq.n	80018f6 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018ee:	2204      	movs	r2, #4
 80018f0:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 80018f2:	2001      	movs	r0, #1
 80018f4:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018f6:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80018f8:	6c04      	ldr	r4, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018fa:	6811      	ldr	r1, [r2, #0]
    if(hdma->XferAbortCallback != NULL)
 80018fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018fe:	f021 010e 	bic.w	r1, r1, #14
 8001902:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001904:	6811      	ldr	r1, [r2, #0]
 8001906:	f021 0101 	bic.w	r1, r1, #1
 800190a:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800190c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800190e:	2101      	movs	r1, #1
 8001910:	f002 021c 	and.w	r2, r2, #28
 8001914:	fa01 f202 	lsl.w	r2, r1, r2
 8001918:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 800191a:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 800191c:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001920:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8001924:	b113      	cbz	r3, 800192c <HAL_DMA_Abort_IT+0x48>
      hdma->XferAbortCallback(hdma);
 8001926:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001928:	4620      	mov	r0, r4
 800192a:	bd10      	pop	{r4, pc}
 800192c:	4618      	mov	r0, r3
}
 800192e:	bd10      	pop	{r4, pc}

08001930 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001930:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001932:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 8001934:	6803      	ldr	r3, [r0, #0]
{
 8001936:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001938:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800193c:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800193e:	681d      	ldr	r5, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001940:	2404      	movs	r4, #4
 8001942:	4094      	lsls	r4, r2
 8001944:	4226      	tst	r6, r4
 8001946:	d00e      	beq.n	8001966 <HAL_DMA_IRQHandler+0x36>
 8001948:	f015 0f04 	tst.w	r5, #4
 800194c:	d00b      	beq.n	8001966 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001952:	bf5e      	ittt	pl
 8001954:	681a      	ldrpl	r2, [r3, #0]
 8001956:	f022 0204 	bicpl.w	r2, r2, #4
 800195a:	601a      	strpl	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 800195c:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800195e:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8001960:	b373      	cbz	r3, 80019c0 <HAL_DMA_IRQHandler+0x90>
}
 8001962:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001964:	4718      	bx	r3
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001966:	2402      	movs	r4, #2
 8001968:	4094      	lsls	r4, r2
 800196a:	4226      	tst	r6, r4
 800196c:	d012      	beq.n	8001994 <HAL_DMA_IRQHandler+0x64>
 800196e:	f015 0f02 	tst.w	r5, #2
 8001972:	d00f      	beq.n	8001994 <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	0695      	lsls	r5, r2, #26
 8001978:	d406      	bmi.n	8001988 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	f022 020a 	bic.w	r2, r2, #10
 8001980:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001982:	2301      	movs	r3, #1
 8001984:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001988:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800198a:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 800198c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8001990:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001992:	e7e5      	b.n	8001960 <HAL_DMA_IRQHandler+0x30>
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001994:	2408      	movs	r4, #8
 8001996:	4094      	lsls	r4, r2
 8001998:	4234      	tst	r4, r6
 800199a:	d011      	beq.n	80019c0 <HAL_DMA_IRQHandler+0x90>
 800199c:	072c      	lsls	r4, r5, #28
 800199e:	d50f      	bpl.n	80019c0 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019a0:	681c      	ldr	r4, [r3, #0]
 80019a2:	f024 040e 	bic.w	r4, r4, #14
 80019a6:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80019a8:	2301      	movs	r3, #1
 80019aa:	fa03 f202 	lsl.w	r2, r3, r2
 80019ae:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019b0:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80019b2:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80019b6:	2300      	movs	r3, #0
 80019b8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80019bc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80019be:	e7cf      	b.n	8001960 <HAL_DMA_IRQHandler+0x30>
}
 80019c0:	bc70      	pop	{r4, r5, r6}
 80019c2:	4770      	bx	lr

080019c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019c8:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ca:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019cc:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001b78 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80019d0:	4c67      	ldr	r4, [pc, #412]	; (8001b70 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019d2:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 80019d4:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019d6:	9a01      	ldr	r2, [sp, #4]
 80019d8:	40da      	lsrs	r2, r3
 80019da:	d102      	bne.n	80019e2 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 80019dc:	b005      	add	sp, #20
 80019de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019e2:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 80019e4:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019e6:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 80019e8:	ea12 0e06 	ands.w	lr, r2, r6
 80019ec:	f000 80b1 	beq.w	8001b52 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019f0:	684a      	ldr	r2, [r1, #4]
 80019f2:	f022 0710 	bic.w	r7, r2, #16
 80019f6:	2f02      	cmp	r7, #2
 80019f8:	d116      	bne.n	8001a28 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 80019fa:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80019fe:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a02:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001a06:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a0a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001a0e:	f04f 0c0f 	mov.w	ip, #15
 8001a12:	fa0c fc0a 	lsl.w	ip, ip, sl
 8001a16:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a1a:	690d      	ldr	r5, [r1, #16]
 8001a1c:	fa05 f50a 	lsl.w	r5, r5, sl
 8001a20:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001a24:	f8c9 5020 	str.w	r5, [r9, #32]
 8001a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a2c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001a2e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a32:	fa05 f50c 	lsl.w	r5, r5, ip
 8001a36:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a38:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a3c:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a40:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a44:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a46:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a4a:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001a4c:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a50:	d811      	bhi.n	8001a76 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001a52:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a54:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a58:	68cf      	ldr	r7, [r1, #12]
 8001a5a:	fa07 f70c 	lsl.w	r7, r7, ip
 8001a5e:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001a62:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001a64:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a66:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001a6a:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001a6e:	409f      	lsls	r7, r3
 8001a70:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001a74:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001a76:	f1ba 0f03 	cmp.w	sl, #3
 8001a7a:	d107      	bne.n	8001a8c <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001a7c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001a7e:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001a82:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001a86:	409f      	lsls	r7, r3
 8001a88:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8001a8a:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001a8c:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a8e:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a90:	688e      	ldr	r6, [r1, #8]
 8001a92:	fa06 f60c 	lsl.w	r6, r6, ip
 8001a96:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001a98:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a9a:	00d5      	lsls	r5, r2, #3
 8001a9c:	d559      	bpl.n	8001b52 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a9e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001aa2:	f045 0501 	orr.w	r5, r5, #1
 8001aa6:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8001aaa:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001aae:	f023 0603 	bic.w	r6, r3, #3
 8001ab2:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001ab6:	f005 0501 	and.w	r5, r5, #1
 8001aba:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001abe:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ac0:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac4:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001ac6:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ac8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001acc:	270f      	movs	r7, #15
 8001ace:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ad2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ad6:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ada:	d03c      	beq.n	8001b56 <HAL_GPIO_Init+0x192>
 8001adc:	4d25      	ldr	r5, [pc, #148]	; (8001b74 <HAL_GPIO_Init+0x1b0>)
 8001ade:	42a8      	cmp	r0, r5
 8001ae0:	d03b      	beq.n	8001b5a <HAL_GPIO_Init+0x196>
 8001ae2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ae6:	42a8      	cmp	r0, r5
 8001ae8:	d039      	beq.n	8001b5e <HAL_GPIO_Init+0x19a>
 8001aea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001aee:	42a8      	cmp	r0, r5
 8001af0:	d037      	beq.n	8001b62 <HAL_GPIO_Init+0x19e>
 8001af2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001af6:	42a8      	cmp	r0, r5
 8001af8:	d035      	beq.n	8001b66 <HAL_GPIO_Init+0x1a2>
 8001afa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001afe:	42a8      	cmp	r0, r5
 8001b00:	d033      	beq.n	8001b6a <HAL_GPIO_Init+0x1a6>
 8001b02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b06:	42a8      	cmp	r0, r5
 8001b08:	bf14      	ite	ne
 8001b0a:	2507      	movne	r5, #7
 8001b0c:	2506      	moveq	r5, #6
 8001b0e:	fa05 f50c 	lsl.w	r5, r5, ip
 8001b12:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b14:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8001b16:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001b18:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b1c:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8001b1e:	bf54      	ite	pl
 8001b20:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001b22:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8001b26:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001b28:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b2a:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001b2c:	bf54      	ite	pl
 8001b2e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001b30:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8001b34:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8001b36:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b38:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8001b3a:	bf54      	ite	pl
 8001b3c:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001b3e:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8001b42:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001b44:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b46:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001b48:	bf54      	ite	pl
 8001b4a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001b4c:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001b50:	60e5      	str	r5, [r4, #12]
    position++;
 8001b52:	3301      	adds	r3, #1
 8001b54:	e73f      	b.n	80019d6 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b56:	2500      	movs	r5, #0
 8001b58:	e7d9      	b.n	8001b0e <HAL_GPIO_Init+0x14a>
 8001b5a:	2501      	movs	r5, #1
 8001b5c:	e7d7      	b.n	8001b0e <HAL_GPIO_Init+0x14a>
 8001b5e:	2502      	movs	r5, #2
 8001b60:	e7d5      	b.n	8001b0e <HAL_GPIO_Init+0x14a>
 8001b62:	2503      	movs	r5, #3
 8001b64:	e7d3      	b.n	8001b0e <HAL_GPIO_Init+0x14a>
 8001b66:	2504      	movs	r5, #4
 8001b68:	e7d1      	b.n	8001b0e <HAL_GPIO_Init+0x14a>
 8001b6a:	2505      	movs	r5, #5
 8001b6c:	e7cf      	b.n	8001b0e <HAL_GPIO_Init+0x14a>
 8001b6e:	bf00      	nop
 8001b70:	40010400 	.word	0x40010400
 8001b74:	48000400 	.word	0x48000400
 8001b78:	40021000 	.word	0x40021000

08001b7c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b7c:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001b7e:	4b04      	ldr	r3, [pc, #16]	; (8001b90 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001b80:	6959      	ldr	r1, [r3, #20]
 8001b82:	4201      	tst	r1, r0
 8001b84:	d002      	beq.n	8001b8c <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b86:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b88:	f002 fd1c 	bl	80045c4 <HAL_GPIO_EXTI_Callback>
 8001b8c:	bd08      	pop	{r3, pc}
 8001b8e:	bf00      	nop
 8001b90:	40010400 	.word	0x40010400

08001b94 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001b94:	4b02      	ldr	r3, [pc, #8]	; (8001ba0 <HAL_PWREx_GetVoltageRange+0xc>)
 8001b96:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001b98:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	40007000 	.word	0x40007000

08001ba4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ba4:	4b17      	ldr	r3, [pc, #92]	; (8001c04 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ba6:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ba8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bac:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bb0:	d11c      	bne.n	8001bec <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bb2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001bb6:	d015      	beq.n	8001be4 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001bbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bc2:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001bc4:	4a10      	ldr	r2, [pc, #64]	; (8001c08 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001bc6:	6811      	ldr	r1, [r2, #0]
 8001bc8:	2232      	movs	r2, #50	; 0x32
 8001bca:	434a      	muls	r2, r1
 8001bcc:	490f      	ldr	r1, [pc, #60]	; (8001c0c <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001bce:	fbb2 f2f1 	udiv	r2, r2, r1
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bd6:	6958      	ldr	r0, [r3, #20]
 8001bd8:	0540      	lsls	r0, r0, #21
 8001bda:	d500      	bpl.n	8001bde <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001bdc:	b922      	cbnz	r2, 8001be8 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001bde:	694b      	ldr	r3, [r1, #20]
 8001be0:	055b      	lsls	r3, r3, #21
 8001be2:	d40d      	bmi.n	8001c00 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001be4:	2000      	movs	r0, #0
 8001be6:	4770      	bx	lr
        wait_loop_index--;
 8001be8:	3a01      	subs	r2, #1
 8001bea:	e7f4      	b.n	8001bd6 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bec:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001bf0:	bf1f      	itttt	ne
 8001bf2:	681a      	ldrne	r2, [r3, #0]
 8001bf4:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001bf8:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001bfc:	601a      	strne	r2, [r3, #0]
 8001bfe:	e7f1      	b.n	8001be4 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8001c00:	2003      	movs	r0, #3
}
 8001c02:	4770      	bx	lr
 8001c04:	40007000 	.word	0x40007000
 8001c08:	20000018 	.word	0x20000018
 8001c0c:	000f4240 	.word	0x000f4240

08001c10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001c10:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c12:	4d1e      	ldr	r5, [pc, #120]	; (8001c8c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001c14:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001c16:	00da      	lsls	r2, r3, #3
{
 8001c18:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c1a:	d518      	bpl.n	8001c4e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001c1c:	f7ff ffba 	bl	8001b94 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c20:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001c24:	d123      	bne.n	8001c6e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001c26:	2c80      	cmp	r4, #128	; 0x80
 8001c28:	d929      	bls.n	8001c7e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001c2a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001c2c:	bf8c      	ite	hi
 8001c2e:	2002      	movhi	r0, #2
 8001c30:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001c32:	4a17      	ldr	r2, [pc, #92]	; (8001c90 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001c34:	6813      	ldr	r3, [r2, #0]
 8001c36:	f023 0307 	bic.w	r3, r3, #7
 8001c3a:	4303      	orrs	r3, r0
 8001c3c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001c3e:	6813      	ldr	r3, [r2, #0]
 8001c40:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001c44:	1a18      	subs	r0, r3, r0
 8001c46:	bf18      	it	ne
 8001c48:	2001      	movne	r0, #1
 8001c4a:	b003      	add	sp, #12
 8001c4c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c4e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c54:	65ab      	str	r3, [r5, #88]	; 0x58
 8001c56:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c5c:	9301      	str	r3, [sp, #4]
 8001c5e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001c60:	f7ff ff98 	bl	8001b94 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001c64:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001c66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c6a:	65ab      	str	r3, [r5, #88]	; 0x58
 8001c6c:	e7d8      	b.n	8001c20 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8001c6e:	2c80      	cmp	r4, #128	; 0x80
 8001c70:	d807      	bhi.n	8001c82 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001c72:	d008      	beq.n	8001c86 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8001c74:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001c78:	4258      	negs	r0, r3
 8001c7a:	4158      	adcs	r0, r3
 8001c7c:	e7d9      	b.n	8001c32 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001c7e:	2000      	movs	r0, #0
 8001c80:	e7d7      	b.n	8001c32 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001c82:	2003      	movs	r0, #3
 8001c84:	e7d5      	b.n	8001c32 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001c86:	2002      	movs	r0, #2
 8001c88:	e7d3      	b.n	8001c32 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8001c8a:	bf00      	nop
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	40022000 	.word	0x40022000

08001c94 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c94:	4b25      	ldr	r3, [pc, #148]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x98>)
 8001c96:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c98:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c9a:	f012 020c 	ands.w	r2, r2, #12
 8001c9e:	d005      	beq.n	8001cac <HAL_RCC_GetSysClockFreq+0x18>
 8001ca0:	2a0c      	cmp	r2, #12
 8001ca2:	d115      	bne.n	8001cd0 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ca4:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001ca8:	2901      	cmp	r1, #1
 8001caa:	d118      	bne.n	8001cde <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001cac:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8001cae:	4820      	ldr	r0, [pc, #128]	; (8001d30 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001cb0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001cb2:	bf55      	itete	pl
 8001cb4:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001cb8:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001cba:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001cbe:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001cc2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cc6:	b382      	cbz	r2, 8001d2a <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001cc8:	2a0c      	cmp	r2, #12
 8001cca:	d009      	beq.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x4c>
 8001ccc:	2000      	movs	r0, #0
  return sysclockfreq;
 8001cce:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001cd0:	2a04      	cmp	r2, #4
 8001cd2:	d029      	beq.n	8001d28 <HAL_RCC_GetSysClockFreq+0x94>
 8001cd4:	2a08      	cmp	r2, #8
 8001cd6:	4817      	ldr	r0, [pc, #92]	; (8001d34 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001cd8:	bf18      	it	ne
 8001cda:	2000      	movne	r0, #0
 8001cdc:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001cde:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ce0:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ce2:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ce4:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ce8:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8001cec:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001cee:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8001cf2:	d005      	beq.n	8001d00 <HAL_RCC_GetSysClockFreq+0x6c>
 8001cf4:	2903      	cmp	r1, #3
 8001cf6:	d012      	beq.n	8001d1e <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001cf8:	68d9      	ldr	r1, [r3, #12]
 8001cfa:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001cfe:	e003      	b.n	8001d08 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d00:	68d9      	ldr	r1, [r3, #12]
 8001d02:	480d      	ldr	r0, [pc, #52]	; (8001d38 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d04:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d08:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d0a:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d0e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001d12:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d14:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d16:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8001d18:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d1c:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d1e:	68d9      	ldr	r1, [r3, #12]
 8001d20:	4804      	ldr	r0, [pc, #16]	; (8001d34 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d22:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001d26:	e7ef      	b.n	8001d08 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8001d28:	4803      	ldr	r0, [pc, #12]	; (8001d38 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8001d2a:	4770      	bx	lr
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	0800a614 	.word	0x0800a614
 8001d34:	007a1200 	.word	0x007a1200
 8001d38:	00f42400 	.word	0x00f42400

08001d3c <HAL_RCC_OscConfig>:
{
 8001d3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001d40:	4605      	mov	r5, r0
 8001d42:	b918      	cbnz	r0, 8001d4c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001d44:	2001      	movs	r0, #1
}
 8001d46:	b003      	add	sp, #12
 8001d48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d4c:	4ca5      	ldr	r4, [pc, #660]	; (8001fe4 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d4e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d50:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d52:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d54:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d56:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d5a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d5e:	d53c      	bpl.n	8001dda <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d60:	b11e      	cbz	r6, 8001d6a <HAL_RCC_OscConfig+0x2e>
 8001d62:	2e0c      	cmp	r6, #12
 8001d64:	d163      	bne.n	8001e2e <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d66:	2f01      	cmp	r7, #1
 8001d68:	d161      	bne.n	8001e2e <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d6a:	6823      	ldr	r3, [r4, #0]
 8001d6c:	0798      	lsls	r0, r3, #30
 8001d6e:	d502      	bpl.n	8001d76 <HAL_RCC_OscConfig+0x3a>
 8001d70:	69ab      	ldr	r3, [r5, #24]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d0e6      	beq.n	8001d44 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d76:	6823      	ldr	r3, [r4, #0]
 8001d78:	6a28      	ldr	r0, [r5, #32]
 8001d7a:	0719      	lsls	r1, r3, #28
 8001d7c:	bf56      	itet	pl
 8001d7e:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001d82:	6823      	ldrmi	r3, [r4, #0]
 8001d84:	091b      	lsrpl	r3, r3, #4
 8001d86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d8a:	4283      	cmp	r3, r0
 8001d8c:	d23a      	bcs.n	8001e04 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d8e:	f7ff ff3f 	bl	8001c10 <RCC_SetFlashLatencyFromMSIRange>
 8001d92:	2800      	cmp	r0, #0
 8001d94:	d1d6      	bne.n	8001d44 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d96:	6823      	ldr	r3, [r4, #0]
 8001d98:	f043 0308 	orr.w	r3, r3, #8
 8001d9c:	6023      	str	r3, [r4, #0]
 8001d9e:	6823      	ldr	r3, [r4, #0]
 8001da0:	6a2a      	ldr	r2, [r5, #32]
 8001da2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001da6:	4313      	orrs	r3, r2
 8001da8:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001daa:	6863      	ldr	r3, [r4, #4]
 8001dac:	69ea      	ldr	r2, [r5, #28]
 8001dae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001db2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001db6:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001db8:	f7ff ff6c 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8001dbc:	68a3      	ldr	r3, [r4, #8]
 8001dbe:	4a8a      	ldr	r2, [pc, #552]	; (8001fe8 <HAL_RCC_OscConfig+0x2ac>)
 8001dc0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001dc4:	5cd3      	ldrb	r3, [r2, r3]
 8001dc6:	f003 031f 	and.w	r3, r3, #31
 8001dca:	40d8      	lsrs	r0, r3
 8001dcc:	4b87      	ldr	r3, [pc, #540]	; (8001fec <HAL_RCC_OscConfig+0x2b0>)
 8001dce:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	f7ff f91d 	bl	8001010 <HAL_InitTick>
        if(status != HAL_OK)
 8001dd6:	2800      	cmp	r0, #0
 8001dd8:	d1b5      	bne.n	8001d46 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dda:	682b      	ldr	r3, [r5, #0]
 8001ddc:	07d8      	lsls	r0, r3, #31
 8001dde:	d45d      	bmi.n	8001e9c <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001de0:	682b      	ldr	r3, [r5, #0]
 8001de2:	0799      	lsls	r1, r3, #30
 8001de4:	f100 809c 	bmi.w	8001f20 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001de8:	682b      	ldr	r3, [r5, #0]
 8001dea:	0718      	lsls	r0, r3, #28
 8001dec:	f100 80d0 	bmi.w	8001f90 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001df0:	682b      	ldr	r3, [r5, #0]
 8001df2:	0759      	lsls	r1, r3, #29
 8001df4:	f100 80fc 	bmi.w	8001ff0 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001df8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f040 8165 	bne.w	80020ca <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8001e00:	2000      	movs	r0, #0
 8001e02:	e7a0      	b.n	8001d46 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e04:	6823      	ldr	r3, [r4, #0]
 8001e06:	f043 0308 	orr.w	r3, r3, #8
 8001e0a:	6023      	str	r3, [r4, #0]
 8001e0c:	6823      	ldr	r3, [r4, #0]
 8001e0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e12:	4303      	orrs	r3, r0
 8001e14:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e16:	6863      	ldr	r3, [r4, #4]
 8001e18:	69ea      	ldr	r2, [r5, #28]
 8001e1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e1e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001e22:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e24:	f7ff fef4 	bl	8001c10 <RCC_SetFlashLatencyFromMSIRange>
 8001e28:	2800      	cmp	r0, #0
 8001e2a:	d0c5      	beq.n	8001db8 <HAL_RCC_OscConfig+0x7c>
 8001e2c:	e78a      	b.n	8001d44 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e2e:	69ab      	ldr	r3, [r5, #24]
 8001e30:	b31b      	cbz	r3, 8001e7a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8001e32:	6823      	ldr	r3, [r4, #0]
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e3a:	f7ff f91f 	bl	800107c <HAL_GetTick>
 8001e3e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e40:	6823      	ldr	r3, [r4, #0]
 8001e42:	079a      	lsls	r2, r3, #30
 8001e44:	d511      	bpl.n	8001e6a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e46:	6823      	ldr	r3, [r4, #0]
 8001e48:	f043 0308 	orr.w	r3, r3, #8
 8001e4c:	6023      	str	r3, [r4, #0]
 8001e4e:	6823      	ldr	r3, [r4, #0]
 8001e50:	6a2a      	ldr	r2, [r5, #32]
 8001e52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e56:	4313      	orrs	r3, r2
 8001e58:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e5a:	6863      	ldr	r3, [r4, #4]
 8001e5c:	69ea      	ldr	r2, [r5, #28]
 8001e5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e62:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001e66:	6063      	str	r3, [r4, #4]
 8001e68:	e7b7      	b.n	8001dda <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e6a:	f7ff f907 	bl	800107c <HAL_GetTick>
 8001e6e:	eba0 0008 	sub.w	r0, r0, r8
 8001e72:	2802      	cmp	r0, #2
 8001e74:	d9e4      	bls.n	8001e40 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8001e76:	2003      	movs	r0, #3
 8001e78:	e765      	b.n	8001d46 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8001e7a:	6823      	ldr	r3, [r4, #0]
 8001e7c:	f023 0301 	bic.w	r3, r3, #1
 8001e80:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e82:	f7ff f8fb 	bl	800107c <HAL_GetTick>
 8001e86:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e88:	6823      	ldr	r3, [r4, #0]
 8001e8a:	079b      	lsls	r3, r3, #30
 8001e8c:	d5a5      	bpl.n	8001dda <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e8e:	f7ff f8f5 	bl	800107c <HAL_GetTick>
 8001e92:	eba0 0008 	sub.w	r0, r0, r8
 8001e96:	2802      	cmp	r0, #2
 8001e98:	d9f6      	bls.n	8001e88 <HAL_RCC_OscConfig+0x14c>
 8001e9a:	e7ec      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e9c:	2e08      	cmp	r6, #8
 8001e9e:	d003      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x16c>
 8001ea0:	2e0c      	cmp	r6, #12
 8001ea2:	d108      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8001ea4:	2f03      	cmp	r7, #3
 8001ea6:	d106      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ea8:	6823      	ldr	r3, [r4, #0]
 8001eaa:	039a      	lsls	r2, r3, #14
 8001eac:	d598      	bpl.n	8001de0 <HAL_RCC_OscConfig+0xa4>
 8001eae:	686b      	ldr	r3, [r5, #4]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d195      	bne.n	8001de0 <HAL_RCC_OscConfig+0xa4>
 8001eb4:	e746      	b.n	8001d44 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eb6:	686b      	ldr	r3, [r5, #4]
 8001eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ebc:	d110      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x1a4>
 8001ebe:	6823      	ldr	r3, [r4, #0]
 8001ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ec4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ec6:	f7ff f8d9 	bl	800107c <HAL_GetTick>
 8001eca:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ecc:	6823      	ldr	r3, [r4, #0]
 8001ece:	039b      	lsls	r3, r3, #14
 8001ed0:	d486      	bmi.n	8001de0 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed2:	f7ff f8d3 	bl	800107c <HAL_GetTick>
 8001ed6:	eba0 0008 	sub.w	r0, r0, r8
 8001eda:	2864      	cmp	r0, #100	; 0x64
 8001edc:	d9f6      	bls.n	8001ecc <HAL_RCC_OscConfig+0x190>
 8001ede:	e7ca      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ee4:	d104      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x1b4>
 8001ee6:	6823      	ldr	r3, [r4, #0]
 8001ee8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eec:	6023      	str	r3, [r4, #0]
 8001eee:	e7e6      	b.n	8001ebe <HAL_RCC_OscConfig+0x182>
 8001ef0:	6822      	ldr	r2, [r4, #0]
 8001ef2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ef6:	6022      	str	r2, [r4, #0]
 8001ef8:	6822      	ldr	r2, [r4, #0]
 8001efa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001efe:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1e0      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8001f04:	f7ff f8ba 	bl	800107c <HAL_GetTick>
 8001f08:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f0a:	6823      	ldr	r3, [r4, #0]
 8001f0c:	0398      	lsls	r0, r3, #14
 8001f0e:	f57f af67 	bpl.w	8001de0 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f12:	f7ff f8b3 	bl	800107c <HAL_GetTick>
 8001f16:	eba0 0008 	sub.w	r0, r0, r8
 8001f1a:	2864      	cmp	r0, #100	; 0x64
 8001f1c:	d9f5      	bls.n	8001f0a <HAL_RCC_OscConfig+0x1ce>
 8001f1e:	e7aa      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001f20:	2e04      	cmp	r6, #4
 8001f22:	d003      	beq.n	8001f2c <HAL_RCC_OscConfig+0x1f0>
 8001f24:	2e0c      	cmp	r6, #12
 8001f26:	d110      	bne.n	8001f4a <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001f28:	2f02      	cmp	r7, #2
 8001f2a:	d10e      	bne.n	8001f4a <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f2c:	6823      	ldr	r3, [r4, #0]
 8001f2e:	0559      	lsls	r1, r3, #21
 8001f30:	d503      	bpl.n	8001f3a <HAL_RCC_OscConfig+0x1fe>
 8001f32:	68eb      	ldr	r3, [r5, #12]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f43f af05 	beq.w	8001d44 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f3a:	6863      	ldr	r3, [r4, #4]
 8001f3c:	692a      	ldr	r2, [r5, #16]
 8001f3e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001f42:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001f46:	6063      	str	r3, [r4, #4]
 8001f48:	e74e      	b.n	8001de8 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f4a:	68eb      	ldr	r3, [r5, #12]
 8001f4c:	b17b      	cbz	r3, 8001f6e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8001f4e:	6823      	ldr	r3, [r4, #0]
 8001f50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f54:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f56:	f7ff f891 	bl	800107c <HAL_GetTick>
 8001f5a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f5c:	6823      	ldr	r3, [r4, #0]
 8001f5e:	055a      	lsls	r2, r3, #21
 8001f60:	d4eb      	bmi.n	8001f3a <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f62:	f7ff f88b 	bl	800107c <HAL_GetTick>
 8001f66:	1bc0      	subs	r0, r0, r7
 8001f68:	2802      	cmp	r0, #2
 8001f6a:	d9f7      	bls.n	8001f5c <HAL_RCC_OscConfig+0x220>
 8001f6c:	e783      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8001f6e:	6823      	ldr	r3, [r4, #0]
 8001f70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f74:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f76:	f7ff f881 	bl	800107c <HAL_GetTick>
 8001f7a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f7c:	6823      	ldr	r3, [r4, #0]
 8001f7e:	055b      	lsls	r3, r3, #21
 8001f80:	f57f af32 	bpl.w	8001de8 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f84:	f7ff f87a 	bl	800107c <HAL_GetTick>
 8001f88:	1bc0      	subs	r0, r0, r7
 8001f8a:	2802      	cmp	r0, #2
 8001f8c:	d9f6      	bls.n	8001f7c <HAL_RCC_OscConfig+0x240>
 8001f8e:	e772      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f90:	696b      	ldr	r3, [r5, #20]
 8001f92:	b19b      	cbz	r3, 8001fbc <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8001f94:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001fa0:	f7ff f86c 	bl	800107c <HAL_GetTick>
 8001fa4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fa6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001faa:	079a      	lsls	r2, r3, #30
 8001fac:	f53f af20 	bmi.w	8001df0 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fb0:	f7ff f864 	bl	800107c <HAL_GetTick>
 8001fb4:	1bc0      	subs	r0, r0, r7
 8001fb6:	2802      	cmp	r0, #2
 8001fb8:	d9f5      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x26a>
 8001fba:	e75c      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8001fbc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001fc0:	f023 0301 	bic.w	r3, r3, #1
 8001fc4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001fc8:	f7ff f858 	bl	800107c <HAL_GetTick>
 8001fcc:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fce:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8001fd2:	079b      	lsls	r3, r3, #30
 8001fd4:	f57f af0c 	bpl.w	8001df0 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd8:	f7ff f850 	bl	800107c <HAL_GetTick>
 8001fdc:	1bc0      	subs	r0, r0, r7
 8001fde:	2802      	cmp	r0, #2
 8001fe0:	d9f5      	bls.n	8001fce <HAL_RCC_OscConfig+0x292>
 8001fe2:	e748      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	0800a5fc 	.word	0x0800a5fc
 8001fec:	20000018 	.word	0x20000018
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ff0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001ff2:	00d8      	lsls	r0, r3, #3
 8001ff4:	d429      	bmi.n	800204a <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ff6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001ff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ffc:	65a3      	str	r3, [r4, #88]	; 0x58
 8001ffe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002004:	9301      	str	r3, [sp, #4]
 8002006:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002008:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800200c:	4f5d      	ldr	r7, [pc, #372]	; (8002184 <HAL_RCC_OscConfig+0x448>)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	05d9      	lsls	r1, r3, #23
 8002012:	d51d      	bpl.n	8002050 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002014:	68ab      	ldr	r3, [r5, #8]
 8002016:	2b01      	cmp	r3, #1
 8002018:	d12b      	bne.n	8002072 <HAL_RCC_OscConfig+0x336>
 800201a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800201e:	f043 0301 	orr.w	r3, r3, #1
 8002022:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002026:	f7ff f829 	bl	800107c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800202a:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800202e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002030:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002034:	079b      	lsls	r3, r3, #30
 8002036:	d542      	bpl.n	80020be <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8002038:	f1b8 0f00 	cmp.w	r8, #0
 800203c:	f43f aedc 	beq.w	8001df8 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002040:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002042:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002046:	65a3      	str	r3, [r4, #88]	; 0x58
 8002048:	e6d6      	b.n	8001df8 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 800204a:	f04f 0800 	mov.w	r8, #0
 800204e:	e7dd      	b.n	800200c <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002056:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002058:	f7ff f810 	bl	800107c <HAL_GetTick>
 800205c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	05da      	lsls	r2, r3, #23
 8002062:	d4d7      	bmi.n	8002014 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002064:	f7ff f80a 	bl	800107c <HAL_GetTick>
 8002068:	eba0 0009 	sub.w	r0, r0, r9
 800206c:	2802      	cmp	r0, #2
 800206e:	d9f6      	bls.n	800205e <HAL_RCC_OscConfig+0x322>
 8002070:	e701      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002072:	2b05      	cmp	r3, #5
 8002074:	d106      	bne.n	8002084 <HAL_RCC_OscConfig+0x348>
 8002076:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800207a:	f043 0304 	orr.w	r3, r3, #4
 800207e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8002082:	e7ca      	b.n	800201a <HAL_RCC_OscConfig+0x2de>
 8002084:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002088:	f022 0201 	bic.w	r2, r2, #1
 800208c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002090:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002094:	f022 0204 	bic.w	r2, r2, #4
 8002098:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800209c:	2b00      	cmp	r3, #0
 800209e:	d1c2      	bne.n	8002026 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 80020a0:	f7fe ffec 	bl	800107c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80020a8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020aa:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80020ae:	0798      	lsls	r0, r3, #30
 80020b0:	d5c2      	bpl.n	8002038 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b2:	f7fe ffe3 	bl	800107c <HAL_GetTick>
 80020b6:	1bc0      	subs	r0, r0, r7
 80020b8:	4548      	cmp	r0, r9
 80020ba:	d9f6      	bls.n	80020aa <HAL_RCC_OscConfig+0x36e>
 80020bc:	e6db      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020be:	f7fe ffdd 	bl	800107c <HAL_GetTick>
 80020c2:	1bc0      	subs	r0, r0, r7
 80020c4:	4548      	cmp	r0, r9
 80020c6:	d9b3      	bls.n	8002030 <HAL_RCC_OscConfig+0x2f4>
 80020c8:	e6d5      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020ca:	2e0c      	cmp	r6, #12
 80020cc:	f43f ae3a 	beq.w	8001d44 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020d0:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 80020d2:	6823      	ldr	r3, [r4, #0]
 80020d4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020d8:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020da:	d137      	bne.n	800214c <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 80020dc:	f7fe ffce 	bl	800107c <HAL_GetTick>
 80020e0:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020e2:	6823      	ldr	r3, [r4, #0]
 80020e4:	0199      	lsls	r1, r3, #6
 80020e6:	d42b      	bmi.n	8002140 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020e8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80020ea:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80020ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80020f0:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80020f2:	3a01      	subs	r2, #1
 80020f4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80020f8:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80020fa:	0912      	lsrs	r2, r2, #4
 80020fc:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002100:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002102:	0852      	lsrs	r2, r2, #1
 8002104:	3a01      	subs	r2, #1
 8002106:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800210a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800210c:	0852      	lsrs	r2, r2, #1
 800210e:	3a01      	subs	r2, #1
 8002110:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002114:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8002116:	6823      	ldr	r3, [r4, #0]
 8002118:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800211c:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800211e:	68e3      	ldr	r3, [r4, #12]
 8002120:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002124:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002126:	f7fe ffa9 	bl	800107c <HAL_GetTick>
 800212a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800212c:	6823      	ldr	r3, [r4, #0]
 800212e:	019a      	lsls	r2, r3, #6
 8002130:	f53f ae66 	bmi.w	8001e00 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002134:	f7fe ffa2 	bl	800107c <HAL_GetTick>
 8002138:	1b40      	subs	r0, r0, r5
 800213a:	2802      	cmp	r0, #2
 800213c:	d9f6      	bls.n	800212c <HAL_RCC_OscConfig+0x3f0>
 800213e:	e69a      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002140:	f7fe ff9c 	bl	800107c <HAL_GetTick>
 8002144:	1b80      	subs	r0, r0, r6
 8002146:	2802      	cmp	r0, #2
 8002148:	d9cb      	bls.n	80020e2 <HAL_RCC_OscConfig+0x3a6>
 800214a:	e694      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800214c:	6823      	ldr	r3, [r4, #0]
 800214e:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002152:	bf02      	ittt	eq
 8002154:	68e3      	ldreq	r3, [r4, #12]
 8002156:	f023 0303 	biceq.w	r3, r3, #3
 800215a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800215c:	68e3      	ldr	r3, [r4, #12]
 800215e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002162:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002166:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002168:	f7fe ff88 	bl	800107c <HAL_GetTick>
 800216c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800216e:	6823      	ldr	r3, [r4, #0]
 8002170:	019b      	lsls	r3, r3, #6
 8002172:	f57f ae45 	bpl.w	8001e00 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002176:	f7fe ff81 	bl	800107c <HAL_GetTick>
 800217a:	1b40      	subs	r0, r0, r5
 800217c:	2802      	cmp	r0, #2
 800217e:	d9f6      	bls.n	800216e <HAL_RCC_OscConfig+0x432>
 8002180:	e679      	b.n	8001e76 <HAL_RCC_OscConfig+0x13a>
 8002182:	bf00      	nop
 8002184:	40007000 	.word	0x40007000

08002188 <HAL_RCC_ClockConfig>:
{
 8002188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800218c:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 800218e:	4604      	mov	r4, r0
 8002190:	b910      	cbnz	r0, 8002198 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002192:	2001      	movs	r0, #1
 8002194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002198:	4a40      	ldr	r2, [pc, #256]	; (800229c <HAL_RCC_ClockConfig+0x114>)
 800219a:	6813      	ldr	r3, [r2, #0]
 800219c:	f003 0307 	and.w	r3, r3, #7
 80021a0:	428b      	cmp	r3, r1
 80021a2:	d329      	bcc.n	80021f8 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021a4:	6823      	ldr	r3, [r4, #0]
 80021a6:	07d9      	lsls	r1, r3, #31
 80021a8:	d431      	bmi.n	800220e <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021aa:	6821      	ldr	r1, [r4, #0]
 80021ac:	078a      	lsls	r2, r1, #30
 80021ae:	d45b      	bmi.n	8002268 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021b0:	4a3a      	ldr	r2, [pc, #232]	; (800229c <HAL_RCC_ClockConfig+0x114>)
 80021b2:	6813      	ldr	r3, [r2, #0]
 80021b4:	f003 0307 	and.w	r3, r3, #7
 80021b8:	429e      	cmp	r6, r3
 80021ba:	d35d      	bcc.n	8002278 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021bc:	f011 0f04 	tst.w	r1, #4
 80021c0:	4d37      	ldr	r5, [pc, #220]	; (80022a0 <HAL_RCC_ClockConfig+0x118>)
 80021c2:	d164      	bne.n	800228e <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021c4:	070b      	lsls	r3, r1, #28
 80021c6:	d506      	bpl.n	80021d6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021c8:	68ab      	ldr	r3, [r5, #8]
 80021ca:	6922      	ldr	r2, [r4, #16]
 80021cc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80021d0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80021d4:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021d6:	f7ff fd5d 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 80021da:	68ab      	ldr	r3, [r5, #8]
 80021dc:	4a31      	ldr	r2, [pc, #196]	; (80022a4 <HAL_RCC_ClockConfig+0x11c>)
 80021de:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 80021e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021e6:	5cd3      	ldrb	r3, [r2, r3]
 80021e8:	f003 031f 	and.w	r3, r3, #31
 80021ec:	40d8      	lsrs	r0, r3
 80021ee:	4b2e      	ldr	r3, [pc, #184]	; (80022a8 <HAL_RCC_ClockConfig+0x120>)
 80021f0:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 80021f2:	2000      	movs	r0, #0
 80021f4:	f7fe bf0c 	b.w	8001010 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021f8:	6813      	ldr	r3, [r2, #0]
 80021fa:	f023 0307 	bic.w	r3, r3, #7
 80021fe:	430b      	orrs	r3, r1
 8002200:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002202:	6813      	ldr	r3, [r2, #0]
 8002204:	f003 0307 	and.w	r3, r3, #7
 8002208:	4299      	cmp	r1, r3
 800220a:	d1c2      	bne.n	8002192 <HAL_RCC_ClockConfig+0xa>
 800220c:	e7ca      	b.n	80021a4 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800220e:	6862      	ldr	r2, [r4, #4]
 8002210:	4d23      	ldr	r5, [pc, #140]	; (80022a0 <HAL_RCC_ClockConfig+0x118>)
 8002212:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002214:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002216:	d11b      	bne.n	8002250 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002218:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800221c:	d0b9      	beq.n	8002192 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800221e:	68ab      	ldr	r3, [r5, #8]
 8002220:	f023 0303 	bic.w	r3, r3, #3
 8002224:	4313      	orrs	r3, r2
 8002226:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8002228:	f7fe ff28 	bl	800107c <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800222c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002230:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002232:	68ab      	ldr	r3, [r5, #8]
 8002234:	6862      	ldr	r2, [r4, #4]
 8002236:	f003 030c 	and.w	r3, r3, #12
 800223a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800223e:	d0b4      	beq.n	80021aa <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002240:	f7fe ff1c 	bl	800107c <HAL_GetTick>
 8002244:	1bc0      	subs	r0, r0, r7
 8002246:	4540      	cmp	r0, r8
 8002248:	d9f3      	bls.n	8002232 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 800224a:	2003      	movs	r0, #3
}
 800224c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002250:	2a02      	cmp	r2, #2
 8002252:	d102      	bne.n	800225a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002254:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002258:	e7e0      	b.n	800221c <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800225a:	b912      	cbnz	r2, 8002262 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800225c:	f013 0f02 	tst.w	r3, #2
 8002260:	e7dc      	b.n	800221c <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002262:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002266:	e7d9      	b.n	800221c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002268:	4a0d      	ldr	r2, [pc, #52]	; (80022a0 <HAL_RCC_ClockConfig+0x118>)
 800226a:	68a0      	ldr	r0, [r4, #8]
 800226c:	6893      	ldr	r3, [r2, #8]
 800226e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002272:	4303      	orrs	r3, r0
 8002274:	6093      	str	r3, [r2, #8]
 8002276:	e79b      	b.n	80021b0 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002278:	6813      	ldr	r3, [r2, #0]
 800227a:	f023 0307 	bic.w	r3, r3, #7
 800227e:	4333      	orrs	r3, r6
 8002280:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002282:	6813      	ldr	r3, [r2, #0]
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	429e      	cmp	r6, r3
 800228a:	d182      	bne.n	8002192 <HAL_RCC_ClockConfig+0xa>
 800228c:	e796      	b.n	80021bc <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800228e:	68ab      	ldr	r3, [r5, #8]
 8002290:	68e2      	ldr	r2, [r4, #12]
 8002292:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002296:	4313      	orrs	r3, r2
 8002298:	60ab      	str	r3, [r5, #8]
 800229a:	e793      	b.n	80021c4 <HAL_RCC_ClockConfig+0x3c>
 800229c:	40022000 	.word	0x40022000
 80022a0:	40021000 	.word	0x40021000
 80022a4:	0800a5fc 	.word	0x0800a5fc
 80022a8:	20000018 	.word	0x20000018

080022ac <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80022ac:	4b05      	ldr	r3, [pc, #20]	; (80022c4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80022ae:	4a06      	ldr	r2, [pc, #24]	; (80022c8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80022b6:	5cd3      	ldrb	r3, [r2, r3]
 80022b8:	4a04      	ldr	r2, [pc, #16]	; (80022cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80022ba:	6810      	ldr	r0, [r2, #0]
 80022bc:	f003 031f 	and.w	r3, r3, #31
}
 80022c0:	40d8      	lsrs	r0, r3
 80022c2:	4770      	bx	lr
 80022c4:	40021000 	.word	0x40021000
 80022c8:	0800a60c 	.word	0x0800a60c
 80022cc:	20000018 	.word	0x20000018

080022d0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80022d0:	4b05      	ldr	r3, [pc, #20]	; (80022e8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80022d2:	4a06      	ldr	r2, [pc, #24]	; (80022ec <HAL_RCC_GetPCLK2Freq+0x1c>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80022da:	5cd3      	ldrb	r3, [r2, r3]
 80022dc:	4a04      	ldr	r2, [pc, #16]	; (80022f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022de:	6810      	ldr	r0, [r2, #0]
 80022e0:	f003 031f 	and.w	r3, r3, #31
}
 80022e4:	40d8      	lsrs	r0, r3
 80022e6:	4770      	bx	lr
 80022e8:	40021000 	.word	0x40021000
 80022ec:	0800a60c 	.word	0x0800a60c
 80022f0:	20000018 	.word	0x20000018

080022f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80022f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80022f6:	4b45      	ldr	r3, [pc, #276]	; (800240c <RCCEx_PLLSAI1_Config+0x118>)
 80022f8:	68da      	ldr	r2, [r3, #12]
 80022fa:	f012 0f03 	tst.w	r2, #3
{
 80022fe:	4605      	mov	r5, r0
 8002300:	460e      	mov	r6, r1
 8002302:	461c      	mov	r4, r3
 8002304:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002306:	d02a      	beq.n	800235e <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002308:	68da      	ldr	r2, [r3, #12]
 800230a:	f002 0203 	and.w	r2, r2, #3
 800230e:	4282      	cmp	r2, r0
 8002310:	d13c      	bne.n	800238c <RCCEx_PLLSAI1_Config+0x98>
       ||
 8002312:	2a00      	cmp	r2, #0
 8002314:	d03a      	beq.n	800238c <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002316:	68db      	ldr	r3, [r3, #12]
       ||
 8002318:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800231a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800231e:	3301      	adds	r3, #1
       ||
 8002320:	4293      	cmp	r3, r2
 8002322:	d133      	bne.n	800238c <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002324:	6823      	ldr	r3, [r4, #0]
 8002326:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800232a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800232c:	f7fe fea6 	bl	800107c <HAL_GetTick>
 8002330:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002332:	6823      	ldr	r3, [r4, #0]
 8002334:	011a      	lsls	r2, r3, #4
 8002336:	d432      	bmi.n	800239e <RCCEx_PLLSAI1_Config+0xaa>
 8002338:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800233a:	2e00      	cmp	r6, #0
 800233c:	d036      	beq.n	80023ac <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800233e:	2e01      	cmp	r6, #1
 8002340:	d150      	bne.n	80023e4 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002342:	6922      	ldr	r2, [r4, #16]
 8002344:	6928      	ldr	r0, [r5, #16]
 8002346:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800234a:	0840      	lsrs	r0, r0, #1
 800234c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002350:	3801      	subs	r0, #1
 8002352:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8002356:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 800235a:	6122      	str	r2, [r4, #16]
 800235c:	e032      	b.n	80023c4 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 800235e:	2802      	cmp	r0, #2
 8002360:	d010      	beq.n	8002384 <RCCEx_PLLSAI1_Config+0x90>
 8002362:	2803      	cmp	r0, #3
 8002364:	d014      	beq.n	8002390 <RCCEx_PLLSAI1_Config+0x9c>
 8002366:	2801      	cmp	r0, #1
 8002368:	d110      	bne.n	800238c <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	079f      	lsls	r7, r3, #30
 800236e:	d538      	bpl.n	80023e2 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002370:	68e3      	ldr	r3, [r4, #12]
 8002372:	686a      	ldr	r2, [r5, #4]
 8002374:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002378:	3a01      	subs	r2, #1
 800237a:	4318      	orrs	r0, r3
 800237c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002380:	60e0      	str	r0, [r4, #12]
 8002382:	e7cf      	b.n	8002324 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800238a:	d1f1      	bne.n	8002370 <RCCEx_PLLSAI1_Config+0x7c>
 800238c:	2001      	movs	r0, #1
 800238e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	0391      	lsls	r1, r2, #14
 8002394:	d4ec      	bmi.n	8002370 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800239c:	e7f5      	b.n	800238a <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800239e:	f7fe fe6d 	bl	800107c <HAL_GetTick>
 80023a2:	1bc0      	subs	r0, r0, r7
 80023a4:	2802      	cmp	r0, #2
 80023a6:	d9c4      	bls.n	8002332 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 80023a8:	2003      	movs	r0, #3
 80023aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023ac:	6921      	ldr	r1, [r4, #16]
 80023ae:	68eb      	ldr	r3, [r5, #12]
 80023b0:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 80023b4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80023b8:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 80023c2:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80023c4:	6823      	ldr	r3, [r4, #0]
 80023c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023ca:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023cc:	f7fe fe56 	bl	800107c <HAL_GetTick>
 80023d0:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80023d2:	6823      	ldr	r3, [r4, #0]
 80023d4:	011b      	lsls	r3, r3, #4
 80023d6:	d513      	bpl.n	8002400 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80023d8:	6923      	ldr	r3, [r4, #16]
 80023da:	69aa      	ldr	r2, [r5, #24]
 80023dc:	4313      	orrs	r3, r2
 80023de:	6123      	str	r3, [r4, #16]
 80023e0:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80023e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023e4:	6923      	ldr	r3, [r4, #16]
 80023e6:	6968      	ldr	r0, [r5, #20]
 80023e8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80023ec:	0840      	lsrs	r0, r0, #1
 80023ee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80023f2:	3801      	subs	r0, #1
 80023f4:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80023f8:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80023fc:	6123      	str	r3, [r4, #16]
 80023fe:	e7e1      	b.n	80023c4 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002400:	f7fe fe3c 	bl	800107c <HAL_GetTick>
 8002404:	1b80      	subs	r0, r0, r6
 8002406:	2802      	cmp	r0, #2
 8002408:	d9e3      	bls.n	80023d2 <RCCEx_PLLSAI1_Config+0xde>
 800240a:	e7cd      	b.n	80023a8 <RCCEx_PLLSAI1_Config+0xb4>
 800240c:	40021000 	.word	0x40021000

08002410 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002412:	4b3d      	ldr	r3, [pc, #244]	; (8002508 <RCCEx_PLLSAI2_Config+0xf8>)
 8002414:	68da      	ldr	r2, [r3, #12]
 8002416:	f012 0f03 	tst.w	r2, #3
{
 800241a:	4605      	mov	r5, r0
 800241c:	460e      	mov	r6, r1
 800241e:	461c      	mov	r4, r3
 8002420:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002422:	d028      	beq.n	8002476 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002424:	68da      	ldr	r2, [r3, #12]
 8002426:	f002 0203 	and.w	r2, r2, #3
 800242a:	4282      	cmp	r2, r0
 800242c:	d13a      	bne.n	80024a4 <RCCEx_PLLSAI2_Config+0x94>
       ||
 800242e:	2a00      	cmp	r2, #0
 8002430:	d038      	beq.n	80024a4 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002432:	68db      	ldr	r3, [r3, #12]
       ||
 8002434:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002436:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800243a:	3301      	adds	r3, #1
       ||
 800243c:	4293      	cmp	r3, r2
 800243e:	d131      	bne.n	80024a4 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002440:	6823      	ldr	r3, [r4, #0]
 8002442:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002446:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002448:	f7fe fe18 	bl	800107c <HAL_GetTick>
 800244c:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800244e:	6823      	ldr	r3, [r4, #0]
 8002450:	009a      	lsls	r2, r3, #2
 8002452:	d430      	bmi.n	80024b6 <RCCEx_PLLSAI2_Config+0xa6>
 8002454:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002456:	2e00      	cmp	r6, #0
 8002458:	d034      	beq.n	80024c4 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800245a:	6963      	ldr	r3, [r4, #20]
 800245c:	6929      	ldr	r1, [r5, #16]
 800245e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002462:	0849      	lsrs	r1, r1, #1
 8002464:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002468:	3901      	subs	r1, #1
 800246a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800246e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8002472:	6163      	str	r3, [r4, #20]
 8002474:	e032      	b.n	80024dc <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8002476:	2802      	cmp	r0, #2
 8002478:	d010      	beq.n	800249c <RCCEx_PLLSAI2_Config+0x8c>
 800247a:	2803      	cmp	r0, #3
 800247c:	d014      	beq.n	80024a8 <RCCEx_PLLSAI2_Config+0x98>
 800247e:	2801      	cmp	r0, #1
 8002480:	d110      	bne.n	80024a4 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	079f      	lsls	r7, r3, #30
 8002486:	d538      	bpl.n	80024fa <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002488:	68e3      	ldr	r3, [r4, #12]
 800248a:	686a      	ldr	r2, [r5, #4]
 800248c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002490:	3a01      	subs	r2, #1
 8002492:	4318      	orrs	r0, r3
 8002494:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002498:	60e0      	str	r0, [r4, #12]
 800249a:	e7d1      	b.n	8002440 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80024a2:	d1f1      	bne.n	8002488 <RCCEx_PLLSAI2_Config+0x78>
 80024a4:	2001      	movs	r0, #1
 80024a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	0391      	lsls	r1, r2, #14
 80024ac:	d4ec      	bmi.n	8002488 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80024b4:	e7f5      	b.n	80024a2 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80024b6:	f7fe fde1 	bl	800107c <HAL_GetTick>
 80024ba:	1bc0      	subs	r0, r0, r7
 80024bc:	2802      	cmp	r0, #2
 80024be:	d9c6      	bls.n	800244e <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 80024c0:	2003      	movs	r0, #3
 80024c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80024c4:	6962      	ldr	r2, [r4, #20]
 80024c6:	68eb      	ldr	r3, [r5, #12]
 80024c8:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 80024cc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80024d0:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80024d4:	091b      	lsrs	r3, r3, #4
 80024d6:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 80024da:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80024dc:	6823      	ldr	r3, [r4, #0]
 80024de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e2:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e4:	f7fe fdca 	bl	800107c <HAL_GetTick>
 80024e8:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80024ea:	6823      	ldr	r3, [r4, #0]
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	d505      	bpl.n	80024fc <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80024f0:	6963      	ldr	r3, [r4, #20]
 80024f2:	696a      	ldr	r2, [r5, #20]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	6163      	str	r3, [r4, #20]
 80024f8:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80024fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80024fc:	f7fe fdbe 	bl	800107c <HAL_GetTick>
 8002500:	1b80      	subs	r0, r0, r6
 8002502:	2802      	cmp	r0, #2
 8002504:	d9f1      	bls.n	80024ea <RCCEx_PLLSAI2_Config+0xda>
 8002506:	e7db      	b.n	80024c0 <RCCEx_PLLSAI2_Config+0xb0>
 8002508:	40021000 	.word	0x40021000

0800250c <HAL_RCCEx_PeriphCLKConfig>:
{
 800250c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002510:	6806      	ldr	r6, [r0, #0]
 8002512:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8002516:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002518:	d024      	beq.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800251a:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800251c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002520:	d02c      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x70>
 8002522:	d802      	bhi.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002524:	b1c1      	cbz	r1, 8002558 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8002526:	2601      	movs	r6, #1
 8002528:	e01c      	b.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800252a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800252e:	d00d      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002530:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8002534:	d1f7      	bne.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002536:	4a4d      	ldr	r2, [pc, #308]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002538:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800253a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800253e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002542:	430b      	orrs	r3, r1
 8002544:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002548:	2600      	movs	r6, #0
 800254a:	e00b      	b.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800254c:	4a47      	ldr	r2, [pc, #284]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800254e:	68d3      	ldr	r3, [r2, #12]
 8002550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002554:	60d3      	str	r3, [r2, #12]
      break;
 8002556:	e7ee      	b.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002558:	3004      	adds	r0, #4
 800255a:	f7ff fecb 	bl	80022f4 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800255e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002560:	2800      	cmp	r0, #0
 8002562:	d0e8      	beq.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002564:	6823      	ldr	r3, [r4, #0]
 8002566:	04d8      	lsls	r0, r3, #19
 8002568:	d506      	bpl.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 800256a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800256c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002570:	d074      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8002572:	d808      	bhi.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002574:	b1a9      	cbz	r1, 80025a2 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8002576:	2601      	movs	r6, #1
 8002578:	4635      	mov	r5, r6
 800257a:	e021      	b.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800257c:	2100      	movs	r1, #0
 800257e:	3020      	adds	r0, #32
 8002580:	f7ff ff46 	bl	8002410 <RCCEx_PLLSAI2_Config>
 8002584:	e7eb      	b.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002586:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800258a:	d004      	beq.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 800258c:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8002590:	d1f1      	bne.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002592:	4635      	mov	r5, r6
 8002594:	e009      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002596:	4a35      	ldr	r2, [pc, #212]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002598:	68d3      	ldr	r3, [r2, #12]
 800259a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800259e:	60d3      	str	r3, [r2, #12]
 80025a0:	e7f7      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80025a2:	1d20      	adds	r0, r4, #4
 80025a4:	f7ff fea6 	bl	80022f4 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80025a8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80025aa:	2d00      	cmp	r5, #0
 80025ac:	d15c      	bne.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80025ae:	4a2f      	ldr	r2, [pc, #188]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025b0:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80025b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80025b6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80025ba:	430b      	orrs	r3, r1
 80025bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025c0:	6823      	ldr	r3, [r4, #0]
 80025c2:	0399      	lsls	r1, r3, #14
 80025c4:	f140 814f 	bpl.w	8002866 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025c8:	4f28      	ldr	r7, [pc, #160]	; (800266c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025cc:	00da      	lsls	r2, r3, #3
 80025ce:	f140 8176 	bpl.w	80028be <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 80025d2:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025d6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002670 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80025da:	f8d9 3000 	ldr.w	r3, [r9]
 80025de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025e2:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80025e6:	f7fe fd49 	bl	800107c <HAL_GetTick>
 80025ea:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80025ec:	f8d9 3000 	ldr.w	r3, [r9]
 80025f0:	05db      	lsls	r3, r3, #23
 80025f2:	d53f      	bpl.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 80025f4:	2d00      	cmp	r5, #0
 80025f6:	d144      	bne.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80025f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80025fc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002600:	d015      	beq.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x122>
 8002602:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002606:	4293      	cmp	r3, r2
 8002608:	d011      	beq.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800260a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800260e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002612:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002616:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800261a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800261e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002622:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002626:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800262a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800262e:	07d8      	lsls	r0, r3, #31
 8002630:	d509      	bpl.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8002632:	f7fe fd23 	bl	800107c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002636:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800263a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800263c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002640:	0799      	lsls	r1, r3, #30
 8002642:	f140 8109 	bpl.w	8002858 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002646:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800264a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800264e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002652:	4313      	orrs	r3, r2
 8002654:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002658:	4635      	mov	r5, r6
 800265a:	e012      	b.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800265c:	2100      	movs	r1, #0
 800265e:	f104 0020 	add.w	r0, r4, #32
 8002662:	f7ff fed5 	bl	8002410 <RCCEx_PLLSAI2_Config>
 8002666:	e79f      	b.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002668:	462e      	mov	r6, r5
 800266a:	e7a9      	b.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 800266c:	40021000 	.word	0x40021000
 8002670:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002674:	f7fe fd02 	bl	800107c <HAL_GetTick>
 8002678:	eba0 000a 	sub.w	r0, r0, sl
 800267c:	2802      	cmp	r0, #2
 800267e:	d9b5      	bls.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8002680:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8002682:	f1b8 0f00 	cmp.w	r8, #0
 8002686:	d003      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002688:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800268a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800268e:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002690:	6823      	ldr	r3, [r4, #0]
 8002692:	07da      	lsls	r2, r3, #31
 8002694:	d508      	bpl.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002696:	4990      	ldr	r1, [pc, #576]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002698:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800269a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800269e:	f022 0203 	bic.w	r2, r2, #3
 80026a2:	4302      	orrs	r2, r0
 80026a4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026a8:	079f      	lsls	r7, r3, #30
 80026aa:	d508      	bpl.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026ac:	498a      	ldr	r1, [pc, #552]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026ae:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80026b0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026b4:	f022 020c 	bic.w	r2, r2, #12
 80026b8:	4302      	orrs	r2, r0
 80026ba:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80026be:	075e      	lsls	r6, r3, #29
 80026c0:	d508      	bpl.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80026c2:	4985      	ldr	r1, [pc, #532]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026c4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80026c6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026ca:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80026ce:	4302      	orrs	r2, r0
 80026d0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026d4:	0718      	lsls	r0, r3, #28
 80026d6:	d508      	bpl.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026d8:	497f      	ldr	r1, [pc, #508]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026da:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80026dc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026e0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80026e4:	4302      	orrs	r2, r0
 80026e6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80026ea:	06d9      	lsls	r1, r3, #27
 80026ec:	d508      	bpl.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80026ee:	497a      	ldr	r1, [pc, #488]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80026f0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80026f2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80026f6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80026fa:	4302      	orrs	r2, r0
 80026fc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002700:	069a      	lsls	r2, r3, #26
 8002702:	d508      	bpl.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002704:	4974      	ldr	r1, [pc, #464]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002706:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002708:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800270c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002710:	4302      	orrs	r2, r0
 8002712:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002716:	059f      	lsls	r7, r3, #22
 8002718:	d508      	bpl.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800271a:	496f      	ldr	r1, [pc, #444]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800271c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800271e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002722:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002726:	4302      	orrs	r2, r0
 8002728:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800272c:	055e      	lsls	r6, r3, #21
 800272e:	d508      	bpl.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002730:	4969      	ldr	r1, [pc, #420]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002732:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002734:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002738:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800273c:	4302      	orrs	r2, r0
 800273e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002742:	0658      	lsls	r0, r3, #25
 8002744:	d508      	bpl.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002746:	4964      	ldr	r1, [pc, #400]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002748:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800274a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800274e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002752:	4302      	orrs	r2, r0
 8002754:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002758:	0619      	lsls	r1, r3, #24
 800275a:	d508      	bpl.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800275c:	495e      	ldr	r1, [pc, #376]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800275e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002760:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002764:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002768:	4302      	orrs	r2, r0
 800276a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800276e:	05da      	lsls	r2, r3, #23
 8002770:	d508      	bpl.n	8002784 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002772:	4959      	ldr	r1, [pc, #356]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002774:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002776:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800277a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800277e:	4302      	orrs	r2, r0
 8002780:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002784:	049b      	lsls	r3, r3, #18
 8002786:	d50f      	bpl.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002788:	4a53      	ldr	r2, [pc, #332]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800278a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800278c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002790:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002794:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002796:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800279a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800279e:	d164      	bne.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027a0:	68d3      	ldr	r3, [r2, #12]
 80027a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027a6:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80027a8:	6823      	ldr	r3, [r4, #0]
 80027aa:	031f      	lsls	r7, r3, #12
 80027ac:	d50f      	bpl.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80027ae:	4a4a      	ldr	r2, [pc, #296]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80027b0:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80027b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80027b6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80027ba:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80027bc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80027c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80027c4:	d15c      	bne.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027c6:	68d3      	ldr	r3, [r2, #12]
 80027c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027cc:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80027ce:	6823      	ldr	r3, [r4, #0]
 80027d0:	035e      	lsls	r6, r3, #13
 80027d2:	d50f      	bpl.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027d4:	4a40      	ldr	r2, [pc, #256]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80027d6:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80027d8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80027dc:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80027e0:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027e2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027e6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027ea:	d154      	bne.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027ec:	68d3      	ldr	r3, [r2, #12]
 80027ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027f2:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80027f4:	6823      	ldr	r3, [r4, #0]
 80027f6:	0458      	lsls	r0, r3, #17
 80027f8:	d512      	bpl.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027fa:	4937      	ldr	r1, [pc, #220]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80027fc:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80027fe:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002802:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002806:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002808:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800280c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002810:	d14c      	bne.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002812:	2102      	movs	r1, #2
 8002814:	1d20      	adds	r0, r4, #4
 8002816:	f7ff fd6d 	bl	80022f4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800281a:	2800      	cmp	r0, #0
 800281c:	bf18      	it	ne
 800281e:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002820:	6822      	ldr	r2, [r4, #0]
 8002822:	0411      	lsls	r1, r2, #16
 8002824:	d508      	bpl.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002826:	492c      	ldr	r1, [pc, #176]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002828:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800282a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800282e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002832:	4303      	orrs	r3, r0
 8002834:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002838:	03d3      	lsls	r3, r2, #15
 800283a:	d509      	bpl.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800283c:	4a26      	ldr	r2, [pc, #152]	; (80028d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800283e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002842:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002846:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800284a:	430b      	orrs	r3, r1
 800284c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002850:	4628      	mov	r0, r5
 8002852:	b002      	add	sp, #8
 8002854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002858:	f7fe fc10 	bl	800107c <HAL_GetTick>
 800285c:	1b40      	subs	r0, r0, r5
 800285e:	4548      	cmp	r0, r9
 8002860:	f67f aeec 	bls.w	800263c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002864:	e70c      	b.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002866:	4635      	mov	r5, r6
 8002868:	e712      	b.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800286a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800286e:	d19b      	bne.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002870:	2101      	movs	r1, #1
 8002872:	1d20      	adds	r0, r4, #4
 8002874:	f7ff fd3e 	bl	80022f4 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002878:	2800      	cmp	r0, #0
 800287a:	bf18      	it	ne
 800287c:	4605      	movne	r5, r0
 800287e:	e793      	b.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002880:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002884:	d1a3      	bne.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002886:	2101      	movs	r1, #1
 8002888:	1d20      	adds	r0, r4, #4
 800288a:	f7ff fd33 	bl	80022f4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800288e:	2800      	cmp	r0, #0
 8002890:	bf18      	it	ne
 8002892:	4605      	movne	r5, r0
 8002894:	e79b      	b.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002896:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800289a:	d1ab      	bne.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800289c:	2101      	movs	r1, #1
 800289e:	1d20      	adds	r0, r4, #4
 80028a0:	f7ff fd28 	bl	80022f4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80028a4:	2800      	cmp	r0, #0
 80028a6:	bf18      	it	ne
 80028a8:	4605      	movne	r5, r0
 80028aa:	e7a3      	b.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80028ac:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80028b0:	d1b6      	bne.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80028b2:	2102      	movs	r1, #2
 80028b4:	f104 0020 	add.w	r0, r4, #32
 80028b8:	f7ff fdaa 	bl	8002410 <RCCEx_PLLSAI2_Config>
 80028bc:	e7ad      	b.n	800281a <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80028be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80028c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028cc:	9301      	str	r3, [sp, #4]
 80028ce:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80028d0:	f04f 0801 	mov.w	r8, #1
 80028d4:	e67f      	b.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0xca>
 80028d6:	bf00      	nop
 80028d8:	40021000 	.word	0x40021000

080028dc <HAL_TIM_Base_Start>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028dc:	2302      	movs	r3, #2
{
 80028de:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 80028e0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 80028e4:	6803      	ldr	r3, [r0, #0]
 80028e6:	4c09      	ldr	r4, [pc, #36]	; (800290c <HAL_TIM_Base_Start+0x30>)
 80028e8:	6899      	ldr	r1, [r3, #8]
 80028ea:	4021      	ands	r1, r4
 80028ec:	2906      	cmp	r1, #6
 80028ee:	d008      	beq.n	8002902 <HAL_TIM_Base_Start+0x26>
 80028f0:	689a      	ldr	r2, [r3, #8]
 80028f2:	4022      	ands	r2, r4
 80028f4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 80028f8:	bf1e      	ittt	ne
 80028fa:	681a      	ldrne	r2, [r3, #0]
 80028fc:	f042 0201 	orrne.w	r2, r2, #1
 8002900:	601a      	strne	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002902:	2301      	movs	r3, #1
 8002904:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8002908:	2000      	movs	r0, #0
 800290a:	bd10      	pop	{r4, pc}
 800290c:	00010007 	.word	0x00010007

08002910 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002910:	4a30      	ldr	r2, [pc, #192]	; (80029d4 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8002912:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002914:	4290      	cmp	r0, r2
 8002916:	d012      	beq.n	800293e <TIM_Base_SetConfig+0x2e>
 8002918:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800291c:	d00f      	beq.n	800293e <TIM_Base_SetConfig+0x2e>
 800291e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002922:	4290      	cmp	r0, r2
 8002924:	d00b      	beq.n	800293e <TIM_Base_SetConfig+0x2e>
 8002926:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800292a:	4290      	cmp	r0, r2
 800292c:	d007      	beq.n	800293e <TIM_Base_SetConfig+0x2e>
 800292e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002932:	4290      	cmp	r0, r2
 8002934:	d003      	beq.n	800293e <TIM_Base_SetConfig+0x2e>
 8002936:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800293a:	4290      	cmp	r0, r2
 800293c:	d119      	bne.n	8002972 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800293e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002940:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002944:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002946:	4a23      	ldr	r2, [pc, #140]	; (80029d4 <TIM_Base_SetConfig+0xc4>)
 8002948:	4290      	cmp	r0, r2
 800294a:	d01d      	beq.n	8002988 <TIM_Base_SetConfig+0x78>
 800294c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002950:	d01a      	beq.n	8002988 <TIM_Base_SetConfig+0x78>
 8002952:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002956:	4290      	cmp	r0, r2
 8002958:	d016      	beq.n	8002988 <TIM_Base_SetConfig+0x78>
 800295a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800295e:	4290      	cmp	r0, r2
 8002960:	d012      	beq.n	8002988 <TIM_Base_SetConfig+0x78>
 8002962:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002966:	4290      	cmp	r0, r2
 8002968:	d00e      	beq.n	8002988 <TIM_Base_SetConfig+0x78>
 800296a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800296e:	4290      	cmp	r0, r2
 8002970:	d00a      	beq.n	8002988 <TIM_Base_SetConfig+0x78>
 8002972:	4a19      	ldr	r2, [pc, #100]	; (80029d8 <TIM_Base_SetConfig+0xc8>)
 8002974:	4290      	cmp	r0, r2
 8002976:	d007      	beq.n	8002988 <TIM_Base_SetConfig+0x78>
 8002978:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800297c:	4290      	cmp	r0, r2
 800297e:	d003      	beq.n	8002988 <TIM_Base_SetConfig+0x78>
 8002980:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002984:	4290      	cmp	r0, r2
 8002986:	d103      	bne.n	8002990 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002988:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800298a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800298e:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002990:	694a      	ldr	r2, [r1, #20]
 8002992:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002996:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002998:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800299a:	688b      	ldr	r3, [r1, #8]
 800299c:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800299e:	680b      	ldr	r3, [r1, #0]
 80029a0:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029a2:	4b0c      	ldr	r3, [pc, #48]	; (80029d4 <TIM_Base_SetConfig+0xc4>)
 80029a4:	4298      	cmp	r0, r3
 80029a6:	d00f      	beq.n	80029c8 <TIM_Base_SetConfig+0xb8>
 80029a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80029ac:	4298      	cmp	r0, r3
 80029ae:	d00b      	beq.n	80029c8 <TIM_Base_SetConfig+0xb8>
 80029b0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80029b4:	4298      	cmp	r0, r3
 80029b6:	d007      	beq.n	80029c8 <TIM_Base_SetConfig+0xb8>
 80029b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80029bc:	4298      	cmp	r0, r3
 80029be:	d003      	beq.n	80029c8 <TIM_Base_SetConfig+0xb8>
 80029c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80029c4:	4298      	cmp	r0, r3
 80029c6:	d101      	bne.n	80029cc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029c8:	690b      	ldr	r3, [r1, #16]
 80029ca:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029cc:	2301      	movs	r3, #1
 80029ce:	6143      	str	r3, [r0, #20]
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	40012c00 	.word	0x40012c00
 80029d8:	40014000 	.word	0x40014000

080029dc <HAL_TIM_Base_Init>:
{
 80029dc:	b510      	push	{r4, lr}
  if (htim == NULL)
 80029de:	4604      	mov	r4, r0
 80029e0:	b1a0      	cbz	r0, 8002a0c <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80029e2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80029e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80029ea:	b91b      	cbnz	r3, 80029f4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80029ec:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80029f0:	f001 fed0 	bl	8004794 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80029f4:	2302      	movs	r3, #2
 80029f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029fa:	6820      	ldr	r0, [r4, #0]
 80029fc:	1d21      	adds	r1, r4, #4
 80029fe:	f7ff ff87 	bl	8002910 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002a02:	2301      	movs	r3, #1
 8002a04:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002a08:	2000      	movs	r0, #0
 8002a0a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002a0c:	2001      	movs	r0, #1
}
 8002a0e:	bd10      	pop	{r4, pc}

08002a10 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a10:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002a14:	2b01      	cmp	r3, #1
{
 8002a16:	b530      	push	{r4, r5, lr}
 8002a18:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002a1c:	d01f      	beq.n	8002a5e <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a1e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a20:	4d10      	ldr	r5, [pc, #64]	; (8002a64 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002a22:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a26:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8002a28:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002a2a:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a2c:	d003      	beq.n	8002a36 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8002a2e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002a32:	42aa      	cmp	r2, r5
 8002a34:	d103      	bne.n	8002a3e <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002a36:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002a38:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002a3c:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a3e:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a40:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a46:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002a48:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a4c:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a4e:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a50:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 8002a52:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002a54:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a58:	2300      	movs	r3, #0
 8002a5a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002a5e:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002a60:	bd30      	pop	{r4, r5, pc}
 8002a62:	bf00      	nop
 8002a64:	40012c00 	.word	0x40012c00

08002a68 <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a68:	6803      	ldr	r3, [r0, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002a70:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	f022 0201 	bic.w	r2, r2, #1
 8002a78:	609a      	str	r2, [r3, #8]
#endif

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a7a:	2320      	movs	r3, #32
 8002a7c:	f880 3072 	strb.w	r3, [r0, #114]	; 0x72

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	6603      	str	r3, [r0, #96]	; 0x60
 8002a84:	4770      	bx	lr
	...

08002a88 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a88:	f890 3072 	ldrb.w	r3, [r0, #114]	; 0x72
 8002a8c:	2b20      	cmp	r3, #32
 8002a8e:	d149      	bne.n	8002b24 <HAL_UART_Receive_IT+0x9c>
    if ((pData == NULL) || (Size == 0U))
 8002a90:	2900      	cmp	r1, #0
 8002a92:	d045      	beq.n	8002b20 <HAL_UART_Receive_IT+0x98>
 8002a94:	2a00      	cmp	r2, #0
 8002a96:	d043      	beq.n	8002b20 <HAL_UART_Receive_IT+0x98>
    __HAL_LOCK(huart);
 8002a98:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d041      	beq.n	8002b24 <HAL_UART_Receive_IT+0x9c>
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->RxISR       = NULL;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	6603      	str	r3, [r0, #96]	; 0x60
    UART_MASK_COMPUTATION(huart);
 8002aaa:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr  = pData;
 8002aac:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 8002aae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferSize  = Size;
 8002ab2:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8002ab6:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8002aba:	d121      	bne.n	8002b00 <HAL_UART_Receive_IT+0x78>
 8002abc:	6902      	ldr	r2, [r0, #16]
 8002abe:	b9ea      	cbnz	r2, 8002afc <HAL_UART_Receive_IT+0x74>
 8002ac0:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002ac4:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ac8:	2200      	movs	r2, #0
 8002aca:	6742      	str	r2, [r0, #116]	; 0x74
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002acc:	2222      	movs	r2, #34	; 0x22
 8002ace:	f880 2072 	strb.w	r2, [r0, #114]	; 0x72
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ad2:	6802      	ldr	r2, [r0, #0]
 8002ad4:	6891      	ldr	r1, [r2, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ada:	f041 0101 	orr.w	r1, r1, #1
 8002ade:	6091      	str	r1, [r2, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ae0:	d11c      	bne.n	8002b1c <HAL_UART_Receive_IT+0x94>
 8002ae2:	6903      	ldr	r3, [r0, #16]
 8002ae4:	b9d3      	cbnz	r3, 8002b1c <HAL_UART_Receive_IT+0x94>
        huart->RxISR = UART_RxISR_16BIT;
 8002ae6:	4b10      	ldr	r3, [pc, #64]	; (8002b28 <HAL_UART_Receive_IT+0xa0>)
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002ae8:	6811      	ldr	r1, [r2, #0]
        huart->RxISR = UART_RxISR_8BIT;
 8002aea:	6603      	str	r3, [r0, #96]	; 0x60
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002aec:	f441 7190 	orr.w	r1, r1, #288	; 0x120
      __HAL_UNLOCK(huart);
 8002af0:	2300      	movs	r3, #0
 8002af2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002af6:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8002af8:	4618      	mov	r0, r3
 8002afa:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8002afc:	22ff      	movs	r2, #255	; 0xff
 8002afe:	e7e1      	b.n	8002ac4 <HAL_UART_Receive_IT+0x3c>
 8002b00:	b923      	cbnz	r3, 8002b0c <HAL_UART_Receive_IT+0x84>
 8002b02:	6902      	ldr	r2, [r0, #16]
 8002b04:	2a00      	cmp	r2, #0
 8002b06:	d0f9      	beq.n	8002afc <HAL_UART_Receive_IT+0x74>
 8002b08:	227f      	movs	r2, #127	; 0x7f
 8002b0a:	e7db      	b.n	8002ac4 <HAL_UART_Receive_IT+0x3c>
 8002b0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b10:	d1da      	bne.n	8002ac8 <HAL_UART_Receive_IT+0x40>
 8002b12:	6902      	ldr	r2, [r0, #16]
 8002b14:	2a00      	cmp	r2, #0
 8002b16:	d0f7      	beq.n	8002b08 <HAL_UART_Receive_IT+0x80>
 8002b18:	223f      	movs	r2, #63	; 0x3f
 8002b1a:	e7d3      	b.n	8002ac4 <HAL_UART_Receive_IT+0x3c>
        huart->RxISR = UART_RxISR_8BIT;
 8002b1c:	4b03      	ldr	r3, [pc, #12]	; (8002b2c <HAL_UART_Receive_IT+0xa4>)
 8002b1e:	e7e3      	b.n	8002ae8 <HAL_UART_Receive_IT+0x60>
      return HAL_ERROR;
 8002b20:	2001      	movs	r0, #1
 8002b22:	4770      	bx	lr
    return HAL_BUSY;
 8002b24:	2002      	movs	r0, #2
}
 8002b26:	4770      	bx	lr
 8002b28:	08002c3b 	.word	0x08002c3b
 8002b2c:	08002be5 	.word	0x08002be5

08002b30 <HAL_UART_Transmit_DMA>:
{
 8002b30:	b538      	push	{r3, r4, r5, lr}
 8002b32:	4604      	mov	r4, r0
 8002b34:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002b36:	f894 2071 	ldrb.w	r2, [r4, #113]	; 0x71
 8002b3a:	2a20      	cmp	r2, #32
 8002b3c:	d12b      	bne.n	8002b96 <HAL_UART_Transmit_DMA+0x66>
    if ((pData == NULL) || (Size == 0U))
 8002b3e:	b341      	cbz	r1, 8002b92 <HAL_UART_Transmit_DMA+0x62>
 8002b40:	b33b      	cbz	r3, 8002b92 <HAL_UART_Transmit_DMA+0x62>
    __HAL_LOCK(huart);
 8002b42:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
 8002b46:	2a01      	cmp	r2, #1
 8002b48:	d025      	beq.n	8002b96 <HAL_UART_Transmit_DMA+0x66>
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002b50:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    huart->TxXferCount = Size;
 8002b52:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b56:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b58:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b5a:	6765      	str	r5, [r4, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b5c:	f884 2071 	strb.w	r2, [r4, #113]	; 0x71
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002b60:	4a0e      	ldr	r2, [pc, #56]	; (8002b9c <HAL_UART_Transmit_DMA+0x6c>)
    huart->TxXferSize  = Size;
 8002b62:	f8a4 3050 	strh.w	r3, [r4, #80]	; 0x50
    huart->pTxBuffPtr  = pData;
 8002b66:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002b68:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002b6a:	4a0d      	ldr	r2, [pc, #52]	; (8002ba0 <HAL_UART_Transmit_DMA+0x70>)
 8002b6c:	6302      	str	r2, [r0, #48]	; 0x30
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002b6e:	4a0d      	ldr	r2, [pc, #52]	; (8002ba4 <HAL_UART_Transmit_DMA+0x74>)
 8002b70:	6342      	str	r2, [r0, #52]	; 0x34
    HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size);
 8002b72:	6822      	ldr	r2, [r4, #0]
    huart->hdmatx->XferAbortCallback = NULL;
 8002b74:	6385      	str	r5, [r0, #56]	; 0x38
    HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size);
 8002b76:	3228      	adds	r2, #40	; 0x28
 8002b78:	f7fe fe74 	bl	8001864 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002b7c:	6823      	ldr	r3, [r4, #0]
 8002b7e:	2240      	movs	r2, #64	; 0x40
 8002b80:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002b82:	689a      	ldr	r2, [r3, #8]
    __HAL_UNLOCK(huart);
 8002b84:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002b88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b8c:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 8002b8e:	4628      	mov	r0, r5
 8002b90:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8002b92:	2001      	movs	r0, #1
 8002b94:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8002b96:	2002      	movs	r0, #2
}
 8002b98:	bd38      	pop	{r3, r4, r5, pc}
 8002b9a:	bf00      	nop
 8002b9c:	08002bab 	.word	0x08002bab
 8002ba0:	08002bdb 	.word	0x08002bdb
 8002ba4:	08002c91 	.word	0x08002c91

08002ba8 <HAL_UART_TxCpltCallback>:
 8002ba8:	4770      	bx	lr

08002baa <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002baa:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002bac:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002bae:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f013 0320 	ands.w	r3, r3, #32
 8002bb6:	d10b      	bne.n	8002bd0 <UART_DMATransmitCplt+0x26>
  {
    huart->TxXferCount = 0U;
 8002bb8:	f8a2 3052 	strh.w	r3, [r2, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002bbc:	6813      	ldr	r3, [r2, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bc4:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	bd08      	pop	{r3, pc}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8002bd0:	4610      	mov	r0, r2
 8002bd2:	f7ff ffe9 	bl	8002ba8 <HAL_UART_TxCpltCallback>
 8002bd6:	bd08      	pop	{r3, pc}

08002bd8 <HAL_UART_TxHalfCpltCallback>:
 8002bd8:	4770      	bx	lr

08002bda <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002bda:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002bdc:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002bde:	f7ff fffb 	bl	8002bd8 <HAL_UART_TxHalfCpltCallback>
 8002be2:	bd08      	pop	{r3, pc}

08002be4 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002be4:	f890 2072 	ldrb.w	r2, [r0, #114]	; 0x72
 8002be8:	2a22      	cmp	r2, #34	; 0x22
{
 8002bea:	b538      	push	{r3, r4, r5, lr}
 8002bec:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002bee:	d11e      	bne.n	8002c2e <UART_RxISR_8BIT+0x4a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002bf0:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002bf2:	6d44      	ldr	r4, [r0, #84]	; 0x54
  uint16_t uhMask = huart->Mask;
 8002bf4:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002bf8:	1c65      	adds	r5, r4, #1
 8002bfa:	400a      	ands	r2, r1
 8002bfc:	6545      	str	r5, [r0, #84]	; 0x54
 8002bfe:	7022      	strb	r2, [r4, #0]

    if (--huart->RxXferCount == 0)
 8002c00:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8002c04:	3a01      	subs	r2, #1
 8002c06:	b292      	uxth	r2, r2
 8002c08:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
 8002c0c:	b9a2      	cbnz	r2, 8002c38 <UART_RxISR_8BIT+0x54>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c0e:	6801      	ldr	r1, [r0, #0]
 8002c10:	680c      	ldr	r4, [r1, #0]
 8002c12:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8002c16:	600c      	str	r4, [r1, #0]
#endif

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c18:	688c      	ldr	r4, [r1, #8]
 8002c1a:	f024 0401 	bic.w	r4, r4, #1
 8002c1e:	608c      	str	r4, [r1, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c20:	2120      	movs	r1, #32
 8002c22:	f880 1072 	strb.w	r1, [r0, #114]	; 0x72

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002c26:	6602      	str	r2, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002c28:	f001 fcce 	bl	80045c8 <HAL_UART_RxCpltCallback>
 8002c2c:	bd38      	pop	{r3, r4, r5, pc}
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002c2e:	8b13      	ldrh	r3, [r2, #24]
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	f043 0308 	orr.w	r3, r3, #8
 8002c36:	8313      	strh	r3, [r2, #24]
 8002c38:	bd38      	pop	{r3, r4, r5, pc}

08002c3a <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c3a:	f890 2072 	ldrb.w	r2, [r0, #114]	; 0x72
 8002c3e:	2a22      	cmp	r2, #34	; 0x22
{
 8002c40:	b510      	push	{r4, lr}
 8002c42:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c44:	d11d      	bne.n	8002c82 <UART_RxISR_16BIT+0x48>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002c46:	8c94      	ldrh	r4, [r2, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8002c48:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8002c4c:	400c      	ands	r4, r1
 8002c4e:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8002c50:	f821 4b02 	strh.w	r4, [r1], #2
    huart->pRxBuffPtr += 2;
 8002c54:	6541      	str	r1, [r0, #84]	; 0x54

    if (--huart->RxXferCount == 0)
 8002c56:	f8b0 105a 	ldrh.w	r1, [r0, #90]	; 0x5a
 8002c5a:	3901      	subs	r1, #1
 8002c5c:	b289      	uxth	r1, r1
 8002c5e:	f8a0 105a 	strh.w	r1, [r0, #90]	; 0x5a
 8002c62:	b999      	cbnz	r1, 8002c8c <UART_RxISR_16BIT+0x52>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c64:	6814      	ldr	r4, [r2, #0]
 8002c66:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8002c6a:	6014      	str	r4, [r2, #0]
#endif

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c6c:	6894      	ldr	r4, [r2, #8]
 8002c6e:	f024 0401 	bic.w	r4, r4, #1
 8002c72:	6094      	str	r4, [r2, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c74:	2220      	movs	r2, #32
 8002c76:	f880 2072 	strb.w	r2, [r0, #114]	; 0x72

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002c7a:	6601      	str	r1, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002c7c:	f001 fca4 	bl	80045c8 <HAL_UART_RxCpltCallback>
 8002c80:	bd10      	pop	{r4, pc}
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002c82:	8b13      	ldrh	r3, [r2, #24]
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	f043 0308 	orr.w	r3, r3, #8
 8002c8a:	8313      	strh	r3, [r2, #24]
 8002c8c:	bd10      	pop	{r4, pc}

08002c8e <HAL_UART_ErrorCallback>:
 8002c8e:	4770      	bx	lr

08002c90 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002c90:	6a81      	ldr	r1, [r0, #40]	; 0x28
{
 8002c92:	b508      	push	{r3, lr}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c94:	f891 3071 	ldrb.w	r3, [r1, #113]	; 0x71
 8002c98:	2b21      	cmp	r3, #33	; 0x21
 8002c9a:	d10d      	bne.n	8002cb8 <UART_DMAError+0x28>
      && (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)))
 8002c9c:	680b      	ldr	r3, [r1, #0]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	0612      	lsls	r2, r2, #24
 8002ca2:	d509      	bpl.n	8002cb8 <UART_DMAError+0x28>
    huart->TxXferCount = 0U;
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f8a1 2052 	strh.w	r2, [r1, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002cb0:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002cb2:	2320      	movs	r3, #32
 8002cb4:	f881 3071 	strb.w	r3, [r1, #113]	; 0x71
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002cb8:	f891 3072 	ldrb.w	r3, [r1, #114]	; 0x72
 8002cbc:	2b22      	cmp	r3, #34	; 0x22
 8002cbe:	d109      	bne.n	8002cd4 <UART_DMAError+0x44>
      && (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002cc0:	680b      	ldr	r3, [r1, #0]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	065b      	lsls	r3, r3, #25
 8002cc6:	d505      	bpl.n	8002cd4 <UART_DMAError+0x44>
    huart->RxXferCount = 0U;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	f8a1 305a 	strh.w	r3, [r1, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8002cce:	4608      	mov	r0, r1
 8002cd0:	f7ff feca 	bl	8002a68 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002cd4:	6f4b      	ldr	r3, [r1, #116]	; 0x74
 8002cd6:	f043 0310 	orr.w	r3, r3, #16
 8002cda:	674b      	str	r3, [r1, #116]	; 0x74
  HAL_UART_ErrorCallback(huart);
 8002cdc:	4608      	mov	r0, r1
 8002cde:	f7ff ffd6 	bl	8002c8e <HAL_UART_ErrorCallback>
 8002ce2:	bd08      	pop	{r3, pc}

08002ce4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002ce4:	6803      	ldr	r3, [r0, #0]
 8002ce6:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ce8:	6819      	ldr	r1, [r3, #0]
{
 8002cea:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8002cec:	0716      	lsls	r6, r2, #28
{
 8002cee:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002cf0:	689d      	ldr	r5, [r3, #8]
  if (errorflags == RESET)
 8002cf2:	d10a      	bne.n	8002d0a <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE) != RESET)
 8002cf4:	0696      	lsls	r6, r2, #26
 8002cf6:	d564      	bpl.n	8002dc2 <HAL_UART_IRQHandler+0xde>
        && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cf8:	068e      	lsls	r6, r1, #26
 8002cfa:	d562      	bpl.n	8002dc2 <HAL_UART_IRQHandler+0xde>
      if (huart->RxISR != NULL)
 8002cfc:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	f000 8083 	beq.w	8002e0a <HAL_UART_IRQHandler+0x126>
}
 8002d04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8002d08:	4718      	bx	r3
      && (((cr3its & USART_CR3_EIE) != RESET)
 8002d0a:	f015 0001 	ands.w	r0, r5, #1
 8002d0e:	d102      	bne.n	8002d16 <HAL_UART_IRQHandler+0x32>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d10:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002d14:	d055      	beq.n	8002dc2 <HAL_UART_IRQHandler+0xde>
    if (((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d16:	07d5      	lsls	r5, r2, #31
 8002d18:	d507      	bpl.n	8002d2a <HAL_UART_IRQHandler+0x46>
 8002d1a:	05ce      	lsls	r6, r1, #23
 8002d1c:	d505      	bpl.n	8002d2a <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002d1e:	2501      	movs	r5, #1
 8002d20:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d22:	6f65      	ldr	r5, [r4, #116]	; 0x74
 8002d24:	f045 0501 	orr.w	r5, r5, #1
 8002d28:	6765      	str	r5, [r4, #116]	; 0x74
    if (((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d2a:	0795      	lsls	r5, r2, #30
 8002d2c:	d506      	bpl.n	8002d3c <HAL_UART_IRQHandler+0x58>
 8002d2e:	b128      	cbz	r0, 8002d3c <HAL_UART_IRQHandler+0x58>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002d30:	2502      	movs	r5, #2
 8002d32:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d34:	6f65      	ldr	r5, [r4, #116]	; 0x74
 8002d36:	f045 0504 	orr.w	r5, r5, #4
 8002d3a:	6765      	str	r5, [r4, #116]	; 0x74
    if (((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d3c:	0756      	lsls	r6, r2, #29
 8002d3e:	d506      	bpl.n	8002d4e <HAL_UART_IRQHandler+0x6a>
 8002d40:	b128      	cbz	r0, 8002d4e <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002d42:	2504      	movs	r5, #4
 8002d44:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d46:	6f65      	ldr	r5, [r4, #116]	; 0x74
 8002d48:	f045 0502 	orr.w	r5, r5, #2
 8002d4c:	6765      	str	r5, [r4, #116]	; 0x74
    if (((isrflags & USART_ISR_ORE) != RESET)
 8002d4e:	0715      	lsls	r5, r2, #28
 8002d50:	d507      	bpl.n	8002d62 <HAL_UART_IRQHandler+0x7e>
        && (((cr1its & USART_CR1_RXNEIE) != RESET) ||
 8002d52:	068e      	lsls	r6, r1, #26
 8002d54:	d400      	bmi.n	8002d58 <HAL_UART_IRQHandler+0x74>
 8002d56:	b120      	cbz	r0, 8002d62 <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d58:	2008      	movs	r0, #8
 8002d5a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d5c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002d5e:	4303      	orrs	r3, r0
 8002d60:	6763      	str	r3, [r4, #116]	; 0x74
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d62:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d050      	beq.n	8002e0a <HAL_UART_IRQHandler+0x126>
      if (((isrflags & USART_ISR_RXNE) != RESET)
 8002d68:	0695      	lsls	r5, r2, #26
 8002d6a:	d505      	bpl.n	8002d78 <HAL_UART_IRQHandler+0x94>
          && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d6c:	0688      	lsls	r0, r1, #26
 8002d6e:	d503      	bpl.n	8002d78 <HAL_UART_IRQHandler+0x94>
        if (huart->RxISR != NULL)
 8002d70:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002d72:	b10b      	cbz	r3, 8002d78 <HAL_UART_IRQHandler+0x94>
          huart->RxISR(huart);
 8002d74:	4620      	mov	r0, r4
 8002d76:	4798      	blx	r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002d78:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002d7a:	0719      	lsls	r1, r3, #28
        UART_EndRxTransfer(huart);
 8002d7c:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002d7e:	d404      	bmi.n	8002d8a <HAL_UART_IRQHandler+0xa6>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002d80:	6823      	ldr	r3, [r4, #0]
 8002d82:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002d84:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002d88:	d017      	beq.n	8002dba <HAL_UART_IRQHandler+0xd6>
        UART_EndRxTransfer(huart);
 8002d8a:	f7ff fe6d 	bl	8002a68 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d8e:	6823      	ldr	r3, [r4, #0]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	0652      	lsls	r2, r2, #25
 8002d94:	d50d      	bpl.n	8002db2 <HAL_UART_IRQHandler+0xce>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d96:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8002d98:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d9e:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8002da0:	b138      	cbz	r0, 8002db2 <HAL_UART_IRQHandler+0xce>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002da2:	4b1a      	ldr	r3, [pc, #104]	; (8002e0c <HAL_UART_IRQHandler+0x128>)
 8002da4:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002da6:	f7fe fd9d 	bl	80018e4 <HAL_DMA_Abort_IT>
 8002daa:	b370      	cbz	r0, 8002e0a <HAL_UART_IRQHandler+0x126>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002dac:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002dae:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002db0:	e7a8      	b.n	8002d04 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8002db2:	4620      	mov	r0, r4
 8002db4:	f7ff ff6b 	bl	8002c8e <HAL_UART_ErrorCallback>
 8002db8:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002dba:	f7ff ff68 	bl	8002c8e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dbe:	6765      	str	r5, [r4, #116]	; 0x74
 8002dc0:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8002dc2:	02d6      	lsls	r6, r2, #11
 8002dc4:	d509      	bpl.n	8002dda <HAL_UART_IRQHandler+0xf6>
 8002dc6:	0268      	lsls	r0, r5, #9
 8002dc8:	d507      	bpl.n	8002dda <HAL_UART_IRQHandler+0xf6>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002dca:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8002dce:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002dd0:	621a      	str	r2, [r3, #32]
}
 8002dd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8002dd6:	f000 bafd 	b.w	80033d4 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != RESET)
 8002dda:	0616      	lsls	r6, r2, #24
 8002ddc:	d505      	bpl.n	8002dea <HAL_UART_IRQHandler+0x106>
      && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002dde:	060d      	lsls	r5, r1, #24
 8002de0:	d503      	bpl.n	8002dea <HAL_UART_IRQHandler+0x106>
    if (huart->TxISR != NULL)
 8002de2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002de4:	b18b      	cbz	r3, 8002e0a <HAL_UART_IRQHandler+0x126>
      huart->TxISR(huart);
 8002de6:	4620      	mov	r0, r4
 8002de8:	e78c      	b.n	8002d04 <HAL_UART_IRQHandler+0x20>
  if (((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002dea:	0650      	lsls	r0, r2, #25
 8002dec:	d50d      	bpl.n	8002e0a <HAL_UART_IRQHandler+0x126>
 8002dee:	064a      	lsls	r2, r1, #25
 8002df0:	d50b      	bpl.n	8002e0a <HAL_UART_IRQHandler+0x126>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002df8:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002dfa:	2320      	movs	r3, #32
 8002dfc:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  huart->TxISR = NULL;
 8002e00:	2300      	movs	r3, #0
 8002e02:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 8002e04:	4620      	mov	r0, r4
 8002e06:	f7ff fecf 	bl	8002ba8 <HAL_UART_TxCpltCallback>
 8002e0a:	bd70      	pop	{r4, r5, r6, pc}
 8002e0c:	08002e11 	.word	0x08002e11

08002e10 <UART_DMAAbortOnError>:
{
 8002e10:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002e12:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8002e14:	2300      	movs	r3, #0
 8002e16:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8002e1a:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8002e1e:	f7ff ff36 	bl	8002c8e <HAL_UART_ErrorCallback>
 8002e22:	bd08      	pop	{r3, pc}

08002e24 <UART_SetConfig>:
  if (UART_INSTANCE_LOWPOWER(huart))
 8002e24:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e26:	69c1      	ldr	r1, [r0, #28]
{
 8002e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e2a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e2c:	6883      	ldr	r3, [r0, #8]
 8002e2e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e30:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e32:	4303      	orrs	r3, r0
 8002e34:	6960      	ldr	r0, [r4, #20]
 8002e36:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e38:	48ba      	ldr	r0, [pc, #744]	; (8003124 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e3a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e3c:	4028      	ands	r0, r5
 8002e3e:	4303      	orrs	r3, r0
 8002e40:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e42:	6853      	ldr	r3, [r2, #4]
 8002e44:	68e0      	ldr	r0, [r4, #12]
 8002e46:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e4a:	4303      	orrs	r3, r0
 8002e4c:	6053      	str	r3, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e4e:	4bb6      	ldr	r3, [pc, #728]	; (8003128 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e50:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e52:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 8002e54:	bf1c      	itt	ne
 8002e56:	6a23      	ldrne	r3, [r4, #32]
 8002e58:	4318      	orrne	r0, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e5a:	6893      	ldr	r3, [r2, #8]
 8002e5c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002e60:	4303      	orrs	r3, r0
 8002e62:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e64:	4bb1      	ldr	r3, [pc, #708]	; (800312c <UART_SetConfig+0x308>)
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d119      	bne.n	8002e9e <UART_SetConfig+0x7a>
 8002e6a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002e6e:	4ab0      	ldr	r2, [pc, #704]	; (8003130 <UART_SetConfig+0x30c>)
 8002e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e74:	f003 0303 	and.w	r3, r3, #3
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e78:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002e7c:	5cd3      	ldrb	r3, [r2, r3]
 8002e7e:	f040 8138 	bne.w	80030f2 <UART_SetConfig+0x2ce>
    switch (clocksource)
 8002e82:	2b08      	cmp	r3, #8
 8002e84:	f200 808f 	bhi.w	8002fa6 <UART_SetConfig+0x182>
 8002e88:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002e8c:	00ca011a 	.word	0x00ca011a
 8002e90:	008d00f9 	.word	0x008d00f9
 8002e94:	008d0114 	.word	0x008d0114
 8002e98:	008d008d 	.word	0x008d008d
 8002e9c:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e9e:	4ba5      	ldr	r3, [pc, #660]	; (8003134 <UART_SetConfig+0x310>)
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d107      	bne.n	8002eb4 <UART_SetConfig+0x90>
 8002ea4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002ea8:	4aa3      	ldr	r2, [pc, #652]	; (8003138 <UART_SetConfig+0x314>)
 8002eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eae:	f003 030c 	and.w	r3, r3, #12
 8002eb2:	e7e1      	b.n	8002e78 <UART_SetConfig+0x54>
 8002eb4:	4ba1      	ldr	r3, [pc, #644]	; (800313c <UART_SetConfig+0x318>)
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d123      	bne.n	8002f02 <UART_SetConfig+0xde>
 8002eba:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8002ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ec2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002ec6:	2b10      	cmp	r3, #16
 8002ec8:	f000 80f1 	beq.w	80030ae <UART_SetConfig+0x28a>
 8002ecc:	d80b      	bhi.n	8002ee6 <UART_SetConfig+0xc2>
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 80f3 	beq.w	80030ba <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ed4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        ret = HAL_ERROR;
 8002ed8:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002edc:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ee0:	f000 80f8 	beq.w	80030d4 <UART_SetConfig+0x2b0>
 8002ee4:	e0a8      	b.n	8003038 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ee6:	2b20      	cmp	r3, #32
 8002ee8:	f000 80c6 	beq.w	8003078 <UART_SetConfig+0x254>
 8002eec:	2b30      	cmp	r3, #48	; 0x30
 8002eee:	d1f1      	bne.n	8002ed4 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ef0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002ef4:	f040 80b8 	bne.w	8003068 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002ef8:	6860      	ldr	r0, [r4, #4]
 8002efa:	0843      	lsrs	r3, r0, #1
 8002efc:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002f00:	e0c3      	b.n	800308a <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f02:	4b8f      	ldr	r3, [pc, #572]	; (8003140 <UART_SetConfig+0x31c>)
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d11e      	bne.n	8002f46 <UART_SetConfig+0x122>
 8002f08:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8002f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002f14:	2b40      	cmp	r3, #64	; 0x40
 8002f16:	f000 80bb 	beq.w	8003090 <UART_SetConfig+0x26c>
 8002f1a:	d80a      	bhi.n	8002f32 <UART_SetConfig+0x10e>
 8002f1c:	b97b      	cbnz	r3, 8002f3e <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f1e:	4b82      	ldr	r3, [pc, #520]	; (8003128 <UART_SetConfig+0x304>)
 8002f20:	429a      	cmp	r2, r3
 8002f22:	f040 80ca 	bne.w	80030ba <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002f26:	f7ff f9c1 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
        break;
 8002f2a:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8002f2c:	bbb0      	cbnz	r0, 8002f9c <UART_SetConfig+0x178>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	e03a      	b.n	8002fa8 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f32:	2b80      	cmp	r3, #128	; 0x80
 8002f34:	f000 809d 	beq.w	8003072 <UART_SetConfig+0x24e>
 8002f38:	2bc0      	cmp	r3, #192	; 0xc0
 8002f3a:	f000 80b0 	beq.w	800309e <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f3e:	4b7a      	ldr	r3, [pc, #488]	; (8003128 <UART_SetConfig+0x304>)
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d1c7      	bne.n	8002ed4 <UART_SetConfig+0xb0>
 8002f44:	e02f      	b.n	8002fa6 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f46:	4b7f      	ldr	r3, [pc, #508]	; (8003144 <UART_SetConfig+0x320>)
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d111      	bne.n	8002f70 <UART_SetConfig+0x14c>
 8002f4c:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8002f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f5c:	f000 8098 	beq.w	8003090 <UART_SetConfig+0x26c>
 8002f60:	d9dc      	bls.n	8002f1c <UART_SetConfig+0xf8>
 8002f62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f66:	f000 8084 	beq.w	8003072 <UART_SetConfig+0x24e>
 8002f6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f6e:	e7e4      	b.n	8002f3a <UART_SetConfig+0x116>
 8002f70:	4b6d      	ldr	r3, [pc, #436]	; (8003128 <UART_SetConfig+0x304>)
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d1ae      	bne.n	8002ed4 <UART_SetConfig+0xb0>
 8002f76:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f7e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002f82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f86:	f000 8083 	beq.w	8003090 <UART_SetConfig+0x26c>
 8002f8a:	d9c7      	bls.n	8002f1c <UART_SetConfig+0xf8>
 8002f8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f90:	d06f      	beq.n	8003072 <UART_SetConfig+0x24e>
 8002f92:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002f96:	e7d0      	b.n	8002f3a <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002f98:	486b      	ldr	r0, [pc, #428]	; (8003148 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f9a:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002f9c:	6862      	ldr	r2, [r4, #4]
 8002f9e:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8002fa2:	4281      	cmp	r1, r0
 8002fa4:	d905      	bls.n	8002fb2 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8002fa6:	2201      	movs	r2, #1
  huart->RxISR = NULL;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002fac:	6663      	str	r3, [r4, #100]	; 0x64
}
 8002fae:	4610      	mov	r0, r2
 8002fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002fb2:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8002fb6:	d8f6      	bhi.n	8002fa6 <UART_SetConfig+0x182>
        switch (clocksource)
 8002fb8:	2b08      	cmp	r3, #8
 8002fba:	d82e      	bhi.n	800301a <UART_SetConfig+0x1f6>
 8002fbc:	e8df f003 	tbb	[pc, r3]
 8002fc0:	2d1c2d05 	.word	0x2d1c2d05
 8002fc4:	2d2d2d24 	.word	0x2d2d2d24
 8002fc8:	27          	.byte	0x27
 8002fc9:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002fca:	f7ff f96f 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002fce:	6862      	ldr	r2, [r4, #4]
 8002fd0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fd4:	0856      	lsrs	r6, r2, #1
 8002fd6:	2700      	movs	r7, #0
 8002fd8:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002fdc:	2300      	movs	r3, #0
 8002fde:	4630      	mov	r0, r6
 8002fe0:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002fe2:	f7fd fe8d 	bl	8000d00 <__aeabi_uldivmod>
            break;
 8002fe6:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002fe8:	4b58      	ldr	r3, [pc, #352]	; (800314c <UART_SetConfig+0x328>)
 8002fea:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002fee:	4299      	cmp	r1, r3
 8002ff0:	d8d9      	bhi.n	8002fa6 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8002ff2:	6823      	ldr	r3, [r4, #0]
 8002ff4:	60d8      	str	r0, [r3, #12]
 8002ff6:	e7d7      	b.n	8002fa8 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002ff8:	4855      	ldr	r0, [pc, #340]	; (8003150 <UART_SetConfig+0x32c>)
 8002ffa:	0855      	lsrs	r5, r2, #1
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	2100      	movs	r1, #0
 8003000:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003002:	f141 0100 	adc.w	r1, r1, #0
 8003006:	e7ec      	b.n	8002fe2 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003008:	f7fe fe44 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 800300c:	e7df      	b.n	8002fce <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800300e:	0850      	lsrs	r0, r2, #1
 8003010:	2100      	movs	r1, #0
 8003012:	2300      	movs	r3, #0
 8003014:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8003018:	e7f3      	b.n	8003002 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 800301a:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 800301c:	2000      	movs	r0, #0
 800301e:	e7e3      	b.n	8002fe8 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003020:	f7ff f956 	bl	80022d0 <HAL_RCC_GetPCLK2Freq>
 8003024:	e04e      	b.n	80030c4 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003026:	f7ff f941 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800302a:	6862      	ldr	r2, [r4, #4]
 800302c:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003030:	fbb3 f3f2 	udiv	r3, r3, r2
 8003034:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003036:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003038:	f1a3 0010 	sub.w	r0, r3, #16
 800303c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003040:	4288      	cmp	r0, r1
 8003042:	d8b0      	bhi.n	8002fa6 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8003044:	6821      	ldr	r1, [r4, #0]
 8003046:	60cb      	str	r3, [r1, #12]
 8003048:	e7ae      	b.n	8002fa8 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800304a:	f7ff f941 	bl	80022d0 <HAL_RCC_GetPCLK2Freq>
 800304e:	e7ec      	b.n	800302a <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003050:	6860      	ldr	r0, [r4, #4]
 8003052:	0843      	lsrs	r3, r0, #1
 8003054:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003058:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800305c:	fbb3 f3f0 	udiv	r3, r3, r0
 8003060:	e7e8      	b.n	8003034 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003062:	f7fe fe17 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8003066:	e7e0      	b.n	800302a <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003068:	6860      	ldr	r0, [r4, #4]
 800306a:	0843      	lsrs	r3, r0, #1
 800306c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003070:	e7f4      	b.n	800305c <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003072:	4b2d      	ldr	r3, [pc, #180]	; (8003128 <UART_SetConfig+0x304>)
 8003074:	429a      	cmp	r2, r3
 8003076:	d08f      	beq.n	8002f98 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003078:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800307c:	d1e8      	bne.n	8003050 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800307e:	6860      	ldr	r0, [r4, #4]
 8003080:	0843      	lsrs	r3, r0, #1
 8003082:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003086:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800308a:	fbb3 f3f0 	udiv	r3, r3, r0
 800308e:	e01f      	b.n	80030d0 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003090:	4b25      	ldr	r3, [pc, #148]	; (8003128 <UART_SetConfig+0x304>)
 8003092:	429a      	cmp	r2, r3
 8003094:	d10b      	bne.n	80030ae <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003096:	f7fe fdfd 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
        break;
 800309a:	2304      	movs	r3, #4
 800309c:	e746      	b.n	8002f2c <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 800309e:	4b22      	ldr	r3, [pc, #136]	; (8003128 <UART_SetConfig+0x304>)
 80030a0:	429a      	cmp	r2, r3
 80030a2:	f47f af25 	bne.w	8002ef0 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80030a6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 80030aa:	2308      	movs	r3, #8
 80030ac:	e776      	b.n	8002f9c <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030ae:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80030b2:	d1d6      	bne.n	8003062 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80030b4:	f7fe fdee 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 80030b8:	e004      	b.n	80030c4 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030ba:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80030be:	d1b2      	bne.n	8003026 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80030c0:	f7ff f8f4 	bl	80022ac <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80030c4:	6861      	ldr	r1, [r4, #4]
 80030c6:	084a      	lsrs	r2, r1, #1
 80030c8:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 80030cc:	fbb3 f3f1 	udiv	r3, r3, r1
 80030d0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80030d2:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030d4:	f1a3 0010 	sub.w	r0, r3, #16
 80030d8:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80030dc:	4288      	cmp	r0, r1
 80030de:	f63f af62 	bhi.w	8002fa6 <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 80030e2:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 80030e6:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030e8:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 80030ec:	430b      	orrs	r3, r1
 80030ee:	60c3      	str	r3, [r0, #12]
 80030f0:	e75a      	b.n	8002fa8 <UART_SetConfig+0x184>
    switch (clocksource)
 80030f2:	2b08      	cmp	r3, #8
 80030f4:	f63f af57 	bhi.w	8002fa6 <UART_SetConfig+0x182>
 80030f8:	a201      	add	r2, pc, #4	; (adr r2, 8003100 <UART_SetConfig+0x2dc>)
 80030fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fe:	bf00      	nop
 8003100:	08003027 	.word	0x08003027
 8003104:	0800304b 	.word	0x0800304b
 8003108:	08003051 	.word	0x08003051
 800310c:	08002fa7 	.word	0x08002fa7
 8003110:	08003063 	.word	0x08003063
 8003114:	08002fa7 	.word	0x08002fa7
 8003118:	08002fa7 	.word	0x08002fa7
 800311c:	08002fa7 	.word	0x08002fa7
 8003120:	08003069 	.word	0x08003069
 8003124:	efff69f3 	.word	0xefff69f3
 8003128:	40008000 	.word	0x40008000
 800312c:	40013800 	.word	0x40013800
 8003130:	0800a5c0 	.word	0x0800a5c0
 8003134:	40004400 	.word	0x40004400
 8003138:	0800a5c4 	.word	0x0800a5c4
 800313c:	40004800 	.word	0x40004800
 8003140:	40004c00 	.word	0x40004c00
 8003144:	40005000 	.word	0x40005000
 8003148:	00f42400 	.word	0x00f42400
 800314c:	000ffcff 	.word	0x000ffcff
 8003150:	f4240000 	.word	0xf4240000

08003154 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003154:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003156:	07da      	lsls	r2, r3, #31
{
 8003158:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800315a:	d506      	bpl.n	800316a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800315c:	6801      	ldr	r1, [r0, #0]
 800315e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003160:	684a      	ldr	r2, [r1, #4]
 8003162:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003166:	4322      	orrs	r2, r4
 8003168:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800316a:	079c      	lsls	r4, r3, #30
 800316c:	d506      	bpl.n	800317c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800316e:	6801      	ldr	r1, [r0, #0]
 8003170:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003172:	684a      	ldr	r2, [r1, #4]
 8003174:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003178:	4322      	orrs	r2, r4
 800317a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800317c:	0759      	lsls	r1, r3, #29
 800317e:	d506      	bpl.n	800318e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003180:	6801      	ldr	r1, [r0, #0]
 8003182:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003184:	684a      	ldr	r2, [r1, #4]
 8003186:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800318a:	4322      	orrs	r2, r4
 800318c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800318e:	071a      	lsls	r2, r3, #28
 8003190:	d506      	bpl.n	80031a0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003192:	6801      	ldr	r1, [r0, #0]
 8003194:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003196:	684a      	ldr	r2, [r1, #4]
 8003198:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800319c:	4322      	orrs	r2, r4
 800319e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031a0:	06dc      	lsls	r4, r3, #27
 80031a2:	d506      	bpl.n	80031b2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031a4:	6801      	ldr	r1, [r0, #0]
 80031a6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80031a8:	688a      	ldr	r2, [r1, #8]
 80031aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80031ae:	4322      	orrs	r2, r4
 80031b0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80031b2:	0699      	lsls	r1, r3, #26
 80031b4:	d506      	bpl.n	80031c4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80031b6:	6801      	ldr	r1, [r0, #0]
 80031b8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80031ba:	688a      	ldr	r2, [r1, #8]
 80031bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031c0:	4322      	orrs	r2, r4
 80031c2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80031c4:	065a      	lsls	r2, r3, #25
 80031c6:	d50f      	bpl.n	80031e8 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80031c8:	6801      	ldr	r1, [r0, #0]
 80031ca:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80031cc:	684a      	ldr	r2, [r1, #4]
 80031ce:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80031d2:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80031d4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80031d8:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80031da:	d105      	bne.n	80031e8 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80031dc:	684a      	ldr	r2, [r1, #4]
 80031de:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80031e0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80031e4:	4322      	orrs	r2, r4
 80031e6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80031e8:	061b      	lsls	r3, r3, #24
 80031ea:	d506      	bpl.n	80031fa <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031ec:	6802      	ldr	r2, [r0, #0]
 80031ee:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80031f0:	6853      	ldr	r3, [r2, #4]
 80031f2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80031f6:	430b      	orrs	r3, r1
 80031f8:	6053      	str	r3, [r2, #4]
 80031fa:	bd10      	pop	{r4, pc}

080031fc <UART_WaitOnFlagUntilTimeout>:
{
 80031fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003200:	9d06      	ldr	r5, [sp, #24]
 8003202:	4604      	mov	r4, r0
 8003204:	460f      	mov	r7, r1
 8003206:	4616      	mov	r6, r2
 8003208:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800320a:	6821      	ldr	r1, [r4, #0]
 800320c:	69ca      	ldr	r2, [r1, #28]
 800320e:	ea37 0302 	bics.w	r3, r7, r2
 8003212:	bf0c      	ite	eq
 8003214:	2201      	moveq	r2, #1
 8003216:	2200      	movne	r2, #0
 8003218:	42b2      	cmp	r2, r6
 800321a:	d002      	beq.n	8003222 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 800321c:	2000      	movs	r0, #0
}
 800321e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003222:	1c6b      	adds	r3, r5, #1
 8003224:	d0f2      	beq.n	800320c <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003226:	b99d      	cbnz	r5, 8003250 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003228:	6823      	ldr	r3, [r4, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003230:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	f022 0201 	bic.w	r2, r2, #1
 8003238:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800323a:	2320      	movs	r3, #32
 800323c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8003240:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8003244:	2300      	movs	r3, #0
 8003246:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 800324a:	2003      	movs	r0, #3
 800324c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003250:	f7fd ff14 	bl	800107c <HAL_GetTick>
 8003254:	eba0 0008 	sub.w	r0, r0, r8
 8003258:	4285      	cmp	r5, r0
 800325a:	d2d6      	bcs.n	800320a <UART_WaitOnFlagUntilTimeout+0xe>
 800325c:	e7e4      	b.n	8003228 <UART_WaitOnFlagUntilTimeout+0x2c>

0800325e <HAL_UART_Transmit>:
{
 800325e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003262:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003264:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003268:	2b20      	cmp	r3, #32
{
 800326a:	4604      	mov	r4, r0
 800326c:	460d      	mov	r5, r1
 800326e:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003270:	d14a      	bne.n	8003308 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8003272:	2900      	cmp	r1, #0
 8003274:	d046      	beq.n	8003304 <HAL_UART_Transmit+0xa6>
 8003276:	2a00      	cmp	r2, #0
 8003278:	d044      	beq.n	8003304 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 800327a:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800327e:	2b01      	cmp	r3, #1
 8003280:	d042      	beq.n	8003308 <HAL_UART_Transmit+0xaa>
 8003282:	2301      	movs	r3, #1
 8003284:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003288:	2300      	movs	r3, #0
 800328a:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800328c:	2321      	movs	r3, #33	; 0x21
 800328e:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8003292:	f7fd fef3 	bl	800107c <HAL_GetTick>
    huart->TxXferSize  = Size;
 8003296:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 800329a:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800329c:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80032a0:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032a4:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 80032a6:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032a8:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 80032aa:	b952      	cbnz	r2, 80032c2 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032ac:	2140      	movs	r1, #64	; 0x40
 80032ae:	4620      	mov	r0, r4
 80032b0:	f7ff ffa4 	bl	80031fc <UART_WaitOnFlagUntilTimeout>
 80032b4:	b958      	cbnz	r0, 80032ce <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 80032b6:	2320      	movs	r3, #32
 80032b8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 80032bc:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 80032c0:	e006      	b.n	80032d0 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032c2:	2200      	movs	r2, #0
 80032c4:	2180      	movs	r1, #128	; 0x80
 80032c6:	4620      	mov	r0, r4
 80032c8:	f7ff ff98 	bl	80031fc <UART_WaitOnFlagUntilTimeout>
 80032cc:	b118      	cbz	r0, 80032d6 <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 80032ce:	2003      	movs	r0, #3
}
 80032d0:	b002      	add	sp, #8
 80032d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032d6:	68a3      	ldr	r3, [r4, #8]
 80032d8:	6822      	ldr	r2, [r4, #0]
 80032da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032de:	d10d      	bne.n	80032fc <HAL_UART_Transmit+0x9e>
 80032e0:	6923      	ldr	r3, [r4, #16]
 80032e2:	b95b      	cbnz	r3, 80032fc <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80032e4:	f835 3b02 	ldrh.w	r3, [r5], #2
 80032e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ec:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80032ee:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80032f2:	3b01      	subs	r3, #1
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 80032fa:	e7d1      	b.n	80032a0 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80032fc:	782b      	ldrb	r3, [r5, #0]
 80032fe:	8513      	strh	r3, [r2, #40]	; 0x28
 8003300:	3501      	adds	r5, #1
 8003302:	e7f4      	b.n	80032ee <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8003304:	2001      	movs	r0, #1
 8003306:	e7e3      	b.n	80032d0 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8003308:	2002      	movs	r0, #2
 800330a:	e7e1      	b.n	80032d0 <HAL_UART_Transmit+0x72>

0800330c <UART_CheckIdleState>:
{
 800330c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800330e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003310:	2600      	movs	r6, #0
 8003312:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8003314:	f7fd feb2 	bl	800107c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003318:	6823      	ldr	r3, [r4, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 800331e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003320:	d417      	bmi.n	8003352 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003322:	6823      	ldr	r3, [r4, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	075b      	lsls	r3, r3, #29
 8003328:	d50a      	bpl.n	8003340 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800332a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	2200      	movs	r2, #0
 8003332:	462b      	mov	r3, r5
 8003334:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003338:	4620      	mov	r0, r4
 800333a:	f7ff ff5f 	bl	80031fc <UART_WaitOnFlagUntilTimeout>
 800333e:	b9a0      	cbnz	r0, 800336a <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8003340:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003342:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003344:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8003348:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 800334c:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8003350:	e00c      	b.n	800336c <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003352:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	4632      	mov	r2, r6
 800335a:	4603      	mov	r3, r0
 800335c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003360:	4620      	mov	r0, r4
 8003362:	f7ff ff4b 	bl	80031fc <UART_WaitOnFlagUntilTimeout>
 8003366:	2800      	cmp	r0, #0
 8003368:	d0db      	beq.n	8003322 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800336a:	2003      	movs	r0, #3
}
 800336c:	b002      	add	sp, #8
 800336e:	bd70      	pop	{r4, r5, r6, pc}

08003370 <HAL_UART_Init>:
{
 8003370:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003372:	4604      	mov	r4, r0
 8003374:	b360      	cbz	r0, 80033d0 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003376:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 800337a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800337e:	b91b      	cbnz	r3, 8003388 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003380:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003384:	f001 fa38 	bl	80047f8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003388:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800338a:	2324      	movs	r3, #36	; 0x24
 800338c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8003390:	6813      	ldr	r3, [r2, #0]
 8003392:	f023 0301 	bic.w	r3, r3, #1
 8003396:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003398:	4620      	mov	r0, r4
 800339a:	f7ff fd43 	bl	8002e24 <UART_SetConfig>
 800339e:	2801      	cmp	r0, #1
 80033a0:	d016      	beq.n	80033d0 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033a4:	b113      	cbz	r3, 80033ac <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80033a6:	4620      	mov	r0, r4
 80033a8:	f7ff fed4 	bl	8003154 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033ac:	6823      	ldr	r3, [r4, #0]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033b4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033bc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80033c4:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80033c6:	601a      	str	r2, [r3, #0]
}
 80033c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80033cc:	f7ff bf9e 	b.w	800330c <UART_CheckIdleState>
}
 80033d0:	2001      	movs	r0, #1
 80033d2:	bd10      	pop	{r4, pc}

080033d4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80033d4:	4770      	bx	lr
	...

080033d8 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac_ch1;
DMA_HandleTypeDef hdma_dac_ch2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80033d8:	b510      	push	{r4, lr}
 80033da:	b08a      	sub	sp, #40	; 0x28
  DAC_ChannelConfTypeDef sConfig = {0};
 80033dc:	2224      	movs	r2, #36	; 0x24
 80033de:	2100      	movs	r1, #0
 80033e0:	a801      	add	r0, sp, #4
 80033e2:	f003 f891 	bl	8006508 <memset>

  /**DAC Initialization 
  */
  hdac1.Instance = DAC1;
 80033e6:	4811      	ldr	r0, [pc, #68]	; (800342c <MX_DAC1_Init+0x54>)
 80033e8:	4b11      	ldr	r3, [pc, #68]	; (8003430 <MX_DAC1_Init+0x58>)
 80033ea:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80033ec:	f7fd fec2 	bl	8001174 <HAL_DAC_Init>
 80033f0:	b108      	cbz	r0, 80033f6 <MX_DAC1_Init+0x1e>
  {
    Error_Handler();
 80033f2:	f001 f941 	bl	8004678 <Error_Handler>
  }
  /**DAC channel OUT1 config 
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80033f6:	2400      	movs	r4, #0
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80033f8:	2304      	movs	r3, #4
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80033fa:	4622      	mov	r2, r4
 80033fc:	eb0d 0103 	add.w	r1, sp, r3
 8003400:	480a      	ldr	r0, [pc, #40]	; (800342c <MX_DAC1_Init+0x54>)
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003402:	9401      	str	r4, [sp, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8003404:	9302      	str	r3, [sp, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003406:	9403      	str	r4, [sp, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003408:	9404      	str	r4, [sp, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800340a:	9405      	str	r4, [sp, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800340c:	f7fd ff76 	bl	80012fc <HAL_DAC_ConfigChannel>
 8003410:	b108      	cbz	r0, 8003416 <MX_DAC1_Init+0x3e>
  {
    Error_Handler();
 8003412:	f001 f931 	bl	8004678 <Error_Handler>
  }
  /**DAC channel OUT2 config 
  */
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003416:	2210      	movs	r2, #16
 8003418:	a901      	add	r1, sp, #4
 800341a:	4804      	ldr	r0, [pc, #16]	; (800342c <MX_DAC1_Init+0x54>)
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800341c:	9404      	str	r4, [sp, #16]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800341e:	f7fd ff6d 	bl	80012fc <HAL_DAC_ConfigChannel>
 8003422:	b108      	cbz	r0, 8003428 <MX_DAC1_Init+0x50>
  {
    Error_Handler();
 8003424:	f001 f928 	bl	8004678 <Error_Handler>
  }

}
 8003428:	b00a      	add	sp, #40	; 0x28
 800342a:	bd10      	pop	{r4, pc}
 800342c:	20003e40 	.word	0x20003e40
 8003430:	40007400 	.word	0x40007400

08003434 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8003434:	b530      	push	{r4, r5, lr}
 8003436:	4605      	mov	r5, r0
 8003438:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800343a:	2214      	movs	r2, #20
 800343c:	2100      	movs	r1, #0
 800343e:	a803      	add	r0, sp, #12
 8003440:	f003 f862 	bl	8006508 <memset>
  if(dacHandle->Instance==DAC1)
 8003444:	682a      	ldr	r2, [r5, #0]
 8003446:	4b2e      	ldr	r3, [pc, #184]	; (8003500 <HAL_DAC_MspInit+0xcc>)
 8003448:	429a      	cmp	r2, r3
 800344a:	d156      	bne.n	80034fa <HAL_DAC_MspInit+0xc6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800344c:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8003450:	4c2c      	ldr	r4, [pc, #176]	; (8003504 <HAL_DAC_MspInit+0xd0>)
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003452:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003454:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003458:	659a      	str	r2, [r3, #88]	; 0x58
 800345a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800345c:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8003460:	9201      	str	r2, [sp, #4]
 8003462:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003464:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003466:	f042 0201 	orr.w	r2, r2, #1
 800346a:	64da      	str	r2, [r3, #76]	; 0x4c
 800346c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	9302      	str	r3, [sp, #8]
 8003474:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003476:	2330      	movs	r3, #48	; 0x30
 8003478:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800347a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800347e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003480:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003482:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003484:	f7fe fa9e 	bl	80019c4 <HAL_GPIO_Init>
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003488:	2280      	movs	r2, #128	; 0x80
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800348a:	4b1f      	ldr	r3, [pc, #124]	; (8003508 <HAL_DAC_MspInit+0xd4>)
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800348c:	6122      	str	r2, [r4, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800348e:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003492:	f04f 0c06 	mov.w	ip, #6
 8003496:	f04f 0e10 	mov.w	lr, #16
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800349a:	6162      	str	r2, [r4, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800349c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034a0:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80034a4:	61a2      	str	r2, [r4, #24]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80034a6:	2300      	movs	r3, #0
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 80034a8:	2220      	movs	r2, #32
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 80034aa:	4620      	mov	r0, r4
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80034ac:	60e3      	str	r3, [r4, #12]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 80034ae:	61e2      	str	r2, [r4, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80034b0:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 80034b2:	f7fe f975 	bl	80017a0 <HAL_DMA_Init>
 80034b6:	b108      	cbz	r0, 80034bc <HAL_DAC_MspInit+0x88>
    {
      Error_Handler();
 80034b8:	f001 f8de 	bl	8004678 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac_ch1);
 80034bc:	60ac      	str	r4, [r5, #8]
 80034be:	62a5      	str	r5, [r4, #40]	; 0x28

    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA2_Channel5;
 80034c0:	4c12      	ldr	r4, [pc, #72]	; (800350c <HAL_DAC_MspInit+0xd8>)
    hdma_dac_ch2.Init.Request = DMA_REQUEST_3;
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034c2:	4b13      	ldr	r3, [pc, #76]	; (8003510 <HAL_DAC_MspInit+0xdc>)
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80034c4:	2280      	movs	r2, #128	; 0x80
 80034c6:	6122      	str	r2, [r4, #16]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80034c8:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034cc:	f04f 0c03 	mov.w	ip, #3
 80034d0:	f04f 0e10 	mov.w	lr, #16
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80034d4:	6162      	str	r2, [r4, #20]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80034d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034da:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80034de:	61a2      	str	r2, [r4, #24]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80034e0:	2300      	movs	r3, #0
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 80034e2:	2220      	movs	r2, #32
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 80034e4:	4620      	mov	r0, r4
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80034e6:	60e3      	str	r3, [r4, #12]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 80034e8:	61e2      	str	r2, [r4, #28]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80034ea:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 80034ec:	f7fe f958 	bl	80017a0 <HAL_DMA_Init>
 80034f0:	b108      	cbz	r0, 80034f6 <HAL_DAC_MspInit+0xc2>
    {
      Error_Handler();
 80034f2:	f001 f8c1 	bl	8004678 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac_ch2);
 80034f6:	60ec      	str	r4, [r5, #12]
 80034f8:	62a5      	str	r5, [r4, #40]	; 0x28

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80034fa:	b009      	add	sp, #36	; 0x24
 80034fc:	bd30      	pop	{r4, r5, pc}
 80034fe:	bf00      	nop
 8003500:	40007400 	.word	0x40007400
 8003504:	20003e54 	.word	0x20003e54
 8003508:	40020030 	.word	0x40020030
 800350c:	20003e9c 	.word	0x20003e9c
 8003510:	40020458 	.word	0x40020458

08003514 <MX_DFSDM1_Init>:

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{

  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8003514:	4836      	ldr	r0, [pc, #216]	; (80035f0 <MX_DFSDM1_Init+0xdc>)
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8003516:	4937      	ldr	r1, [pc, #220]	; (80035f4 <MX_DFSDM1_Init+0xe0>)
{
 8003518:	b508      	push	{r3, lr}
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 800351a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800351e:	2300      	movs	r3, #0
 8003520:	e880 000a 	stmia.w	r0, {r1, r3}
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8003524:	61c2      	str	r2, [r0, #28]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8003526:	2301      	movs	r3, #1
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 128;
 8003528:	2280      	movs	r2, #128	; 0x80
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 800352a:	7203      	strb	r3, [r0, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 800352c:	7243      	strb	r3, [r0, #9]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 128;
 800352e:	6202      	str	r2, [r0, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8003530:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8003532:	f7fe f855 	bl	80015e0 <HAL_DFSDM_FilterInit>
 8003536:	b108      	cbz	r0, 800353c <MX_DFSDM1_Init+0x28>
  {
    Error_Handler();
 8003538:	f001 f89e 	bl	8004678 <Error_Handler>
  }
  hdfsdm1_filter1.Instance = DFSDM1_Filter1;
 800353c:	482e      	ldr	r0, [pc, #184]	; (80035f8 <MX_DFSDM1_Init+0xe4>)
  hdfsdm1_filter1.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800353e:	4a2f      	ldr	r2, [pc, #188]	; (80035fc <MX_DFSDM1_Init+0xe8>)
 8003540:	2300      	movs	r3, #0
 8003542:	e880 000c 	stmia.w	r0, {r2, r3}
  hdfsdm1_filter1.Init.RegularParam.FastMode = ENABLE;
  hdfsdm1_filter1.Init.RegularParam.DmaMode = ENABLE;
  hdfsdm1_filter1.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8003546:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
  hdfsdm1_filter1.Init.RegularParam.FastMode = ENABLE;
 800354a:	2301      	movs	r3, #1
  hdfsdm1_filter1.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 800354c:	61c2      	str	r2, [r0, #28]
  hdfsdm1_filter1.Init.FilterParam.Oversampling = 128;
 800354e:	2280      	movs	r2, #128	; 0x80
  hdfsdm1_filter1.Init.RegularParam.FastMode = ENABLE;
 8003550:	7203      	strb	r3, [r0, #8]
  hdfsdm1_filter1.Init.RegularParam.DmaMode = ENABLE;
 8003552:	7243      	strb	r3, [r0, #9]
  hdfsdm1_filter1.Init.FilterParam.Oversampling = 128;
 8003554:	6202      	str	r2, [r0, #32]
  hdfsdm1_filter1.Init.FilterParam.IntOversampling = 1;
 8003556:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter1) != HAL_OK)
 8003558:	f7fe f842 	bl	80015e0 <HAL_DFSDM_FilterInit>
 800355c:	b108      	cbz	r0, 8003562 <MX_DFSDM1_Init+0x4e>
  {
    Error_Handler();
 800355e:	f001 f88b 	bl	8004678 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8003562:	4827      	ldr	r0, [pc, #156]	; (8003600 <MX_DFSDM1_Init+0xec>)
 8003564:	4b27      	ldr	r3, [pc, #156]	; (8003604 <MX_DFSDM1_Init+0xf0>)
 8003566:	6003      	str	r3, [r0, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
  hdfsdm1_channel2.Init.OutputClock.Divider = 32;
 8003568:	2120      	movs	r1, #32
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800356a:	2300      	movs	r3, #0
  hdfsdm1_channel2.Init.OutputClock.Divider = 32;
 800356c:	60c1      	str	r1, [r0, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 800356e:	f44f 7180 	mov.w	r1, #256	; 0x100
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8003572:	2201      	movs	r2, #1
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8003574:	6083      	str	r3, [r0, #8]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8003576:	6103      	str	r3, [r0, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8003578:	6143      	str	r3, [r0, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 800357a:	6181      	str	r1, [r0, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800357c:	61c3      	str	r3, [r0, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800357e:	2104      	movs	r1, #4
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8003580:	6243      	str	r3, [r0, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
  hdfsdm1_channel2.Init.Offset = 0;
 8003582:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x06;
 8003584:	2306      	movs	r3, #6
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8003586:	7102      	strb	r2, [r0, #4]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8003588:	6201      	str	r1, [r0, #32]
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 800358a:	6282      	str	r2, [r0, #40]	; 0x28
  hdfsdm1_channel2.Init.RightBitShift = 0x06;
 800358c:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 800358e:	f7fd ffb3 	bl	80014f8 <HAL_DFSDM_ChannelInit>
 8003592:	b108      	cbz	r0, 8003598 <MX_DFSDM1_Init+0x84>
  {
    Error_Handler();
 8003594:	f001 f870 	bl	8004678 <Error_Handler>
  }
  hdfsdm1_channel3.Instance = DFSDM1_Channel3;
 8003598:	481b      	ldr	r0, [pc, #108]	; (8003608 <MX_DFSDM1_Init+0xf4>)
 800359a:	4b1c      	ldr	r3, [pc, #112]	; (800360c <MX_DFSDM1_Init+0xf8>)
 800359c:	6003      	str	r3, [r0, #0]
  hdfsdm1_channel3.Init.OutputClock.Activation = ENABLE;
  hdfsdm1_channel3.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
  hdfsdm1_channel3.Init.OutputClock.Divider = 32;
 800359e:	2120      	movs	r1, #32
  hdfsdm1_channel3.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80035a0:	2300      	movs	r3, #0
  hdfsdm1_channel3.Init.OutputClock.Activation = ENABLE;
 80035a2:	2201      	movs	r2, #1
  hdfsdm1_channel3.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80035a4:	6083      	str	r3, [r0, #8]
  hdfsdm1_channel3.Init.OutputClock.Divider = 32;
 80035a6:	60c1      	str	r1, [r0, #12]
  hdfsdm1_channel3.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80035a8:	6103      	str	r3, [r0, #16]
  hdfsdm1_channel3.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80035aa:	6143      	str	r3, [r0, #20]
  hdfsdm1_channel3.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80035ac:	6183      	str	r3, [r0, #24]
  hdfsdm1_channel3.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_FALLING;
  hdfsdm1_channel3.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80035ae:	2104      	movs	r1, #4
  hdfsdm1_channel3.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80035b0:	6243      	str	r3, [r0, #36]	; 0x24
  hdfsdm1_channel3.Init.Awd.Oversampling = 1;
  hdfsdm1_channel3.Init.Offset = 0;
 80035b2:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdfsdm1_channel3.Init.RightBitShift = 0x06;
 80035b4:	2306      	movs	r3, #6
  hdfsdm1_channel3.Init.OutputClock.Activation = ENABLE;
 80035b6:	7102      	strb	r2, [r0, #4]
  hdfsdm1_channel3.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_FALLING;
 80035b8:	61c2      	str	r2, [r0, #28]
  hdfsdm1_channel3.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80035ba:	6201      	str	r1, [r0, #32]
  hdfsdm1_channel3.Init.Awd.Oversampling = 1;
 80035bc:	6282      	str	r2, [r0, #40]	; 0x28
  hdfsdm1_channel3.Init.RightBitShift = 0x06;
 80035be:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel3) != HAL_OK)
 80035c0:	f7fd ff9a 	bl	80014f8 <HAL_DFSDM_ChannelInit>
 80035c4:	b108      	cbz	r0, 80035ca <MX_DFSDM1_Init+0xb6>
  {
    Error_Handler();
 80035c6:	f001 f857 	bl	8004678 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80035ca:	2201      	movs	r2, #1
 80035cc:	4910      	ldr	r1, [pc, #64]	; (8003610 <MX_DFSDM1_Init+0xfc>)
 80035ce:	4808      	ldr	r0, [pc, #32]	; (80035f0 <MX_DFSDM1_Init+0xdc>)
 80035d0:	f7fe f878 	bl	80016c4 <HAL_DFSDM_FilterConfigRegChannel>
 80035d4:	b108      	cbz	r0, 80035da <MX_DFSDM1_Init+0xc6>
  {
    Error_Handler();
 80035d6:	f001 f84f 	bl	8004678 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter1, DFSDM_CHANNEL_3, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80035da:	2201      	movs	r2, #1
 80035dc:	490d      	ldr	r1, [pc, #52]	; (8003614 <MX_DFSDM1_Init+0x100>)
 80035de:	4806      	ldr	r0, [pc, #24]	; (80035f8 <MX_DFSDM1_Init+0xe4>)
 80035e0:	f7fe f870 	bl	80016c4 <HAL_DFSDM_FilterConfigRegChannel>
 80035e4:	b118      	cbz	r0, 80035ee <MX_DFSDM1_Init+0xda>
  {
    Error_Handler();
  }

}
 80035e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80035ea:	f001 b845 	b.w	8004678 <Error_Handler>
 80035ee:	bd08      	pop	{r3, pc}
 80035f0:	20003ee4 	.word	0x20003ee4
 80035f4:	40016100 	.word	0x40016100
 80035f8:	20004000 	.word	0x20004000
 80035fc:	40016180 	.word	0x40016180
 8003600:	20004054 	.word	0x20004054
 8003604:	40016040 	.word	0x40016040
 8003608:	20003f38 	.word	0x20003f38
 800360c:	40016060 	.word	0x40016060
 8003610:	00020004 	.word	0x00020004
 8003614:	00030008 	.word	0x00030008

08003618 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8003618:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(DFSDM1_Init == 0)
 800361a:	4c3a      	ldr	r4, [pc, #232]	; (8003704 <HAL_DFSDM_FilterMspInit+0xec>)
{
 800361c:	b089      	sub	sp, #36	; 0x24
 800361e:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003620:	2214      	movs	r2, #20
 8003622:	2100      	movs	r1, #0
 8003624:	a803      	add	r0, sp, #12
 8003626:	f002 ff6f 	bl	8006508 <memset>
  if(DFSDM1_Init == 0)
 800362a:	6823      	ldr	r3, [r4, #0]
 800362c:	bb2b      	cbnz	r3, 800367a <HAL_DFSDM_FilterMspInit+0x62>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800362e:	4a36      	ldr	r2, [pc, #216]	; (8003708 <HAL_DFSDM_FilterMspInit+0xf0>)
 8003630:	6813      	ldr	r3, [r2, #0]
 8003632:	3301      	adds	r3, #1
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003634:	2b01      	cmp	r3, #1
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003636:	6013      	str	r3, [r2, #0]
 8003638:	4b34      	ldr	r3, [pc, #208]	; (800370c <HAL_DFSDM_FilterMspInit+0xf4>)
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800363a:	d108      	bne.n	800364e <HAL_DFSDM_FilterMspInit+0x36>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 800363c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800363e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003642:	661a      	str	r2, [r3, #96]	; 0x60
 8003644:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003646:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 800364a:	9201      	str	r2, [sp, #4]
 800364c:	9a01      	ldr	r2, [sp, #4]
    }
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800364e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003650:	482f      	ldr	r0, [pc, #188]	; (8003710 <HAL_DFSDM_FilterMspInit+0xf8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003652:	f042 0204 	orr.w	r2, r2, #4
 8003656:	64da      	str	r2, [r3, #76]	; 0x4c
 8003658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800365a:	f003 0304 	and.w	r3, r3, #4
 800365e:	9302      	str	r3, [sp, #8]
 8003660:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
 8003662:	2384      	movs	r3, #132	; 0x84
 8003664:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003666:	2302      	movs	r3, #2
 8003668:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800366a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800366c:	2306      	movs	r3, #6
 800366e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003670:	f7fe f9a8 	bl	80019c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8003674:	6823      	ldr	r3, [r4, #0]
 8003676:	3301      	adds	r3, #1
 8003678:	6023      	str	r3, [r4, #0]
  }
  
    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 800367a:	682a      	ldr	r2, [r5, #0]
 800367c:	4b25      	ldr	r3, [pc, #148]	; (8003714 <HAL_DFSDM_FilterMspInit+0xfc>)
 800367e:	429a      	cmp	r2, r3
 8003680:	d11c      	bne.n	80036bc <HAL_DFSDM_FilterMspInit+0xa4>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8003682:	4c25      	ldr	r4, [pc, #148]	; (8003718 <HAL_DFSDM_FilterMspInit+0x100>)
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8003684:	2280      	movs	r2, #128	; 0x80
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8003686:	f503 431f 	add.w	r3, r3, #40704	; 0x9f00
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 800368a:	6122      	str	r2, [r4, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800368c:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8003690:	3344      	adds	r3, #68	; 0x44
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003692:	6162      	str	r2, [r4, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003694:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8003698:	6023      	str	r3, [r4, #0]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800369a:	61a2      	str	r2, [r4, #24]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 800369c:	2300      	movs	r3, #0
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 800369e:	2220      	movs	r2, #32
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80036a0:	4620      	mov	r0, r4
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 80036a2:	6063      	str	r3, [r4, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80036a4:	60a3      	str	r3, [r4, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 80036a6:	60e3      	str	r3, [r4, #12]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 80036a8:	61e2      	str	r2, [r4, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 80036aa:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80036ac:	f7fe f878 	bl	80017a0 <HAL_DMA_Init>
 80036b0:	b108      	cbz	r0, 80036b6 <HAL_DFSDM_FilterMspInit+0x9e>
    {
      Error_Handler();
 80036b2:	f000 ffe1 	bl	8004678 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 80036b6:	62a5      	str	r5, [r4, #40]	; 0x28
 80036b8:	62ec      	str	r4, [r5, #44]	; 0x2c
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 80036ba:	62ac      	str	r4, [r5, #40]	; 0x28
  }

    /* DFSDM1_FLT1 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter1){
 80036bc:	682a      	ldr	r2, [r5, #0]
 80036be:	4b17      	ldr	r3, [pc, #92]	; (800371c <HAL_DFSDM_FilterMspInit+0x104>)
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d11c      	bne.n	80036fe <HAL_DFSDM_FilterMspInit+0xe6>
    hdma_dfsdm1_flt1.Instance = DMA1_Channel5;
 80036c4:	4c16      	ldr	r4, [pc, #88]	; (8003720 <HAL_DFSDM_FilterMspInit+0x108>)
    hdma_dfsdm1_flt1.Init.Request = DMA_REQUEST_0;
    hdma_dfsdm1_flt1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_dfsdm1_flt1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dfsdm1_flt1.Init.MemInc = DMA_MINC_ENABLE;
 80036c6:	2280      	movs	r2, #128	; 0x80
    hdma_dfsdm1_flt1.Instance = DMA1_Channel5;
 80036c8:	f503 431e 	add.w	r3, r3, #40448	; 0x9e00
    hdma_dfsdm1_flt1.Init.MemInc = DMA_MINC_ENABLE;
 80036cc:	6122      	str	r2, [r4, #16]
    hdma_dfsdm1_flt1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80036ce:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_dfsdm1_flt1.Instance = DMA1_Channel5;
 80036d2:	33d8      	adds	r3, #216	; 0xd8
    hdma_dfsdm1_flt1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80036d4:	6162      	str	r2, [r4, #20]
    hdma_dfsdm1_flt1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80036d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dfsdm1_flt1.Instance = DMA1_Channel5;
 80036da:	6023      	str	r3, [r4, #0]
    hdma_dfsdm1_flt1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80036dc:	61a2      	str	r2, [r4, #24]
    hdma_dfsdm1_flt1.Init.Request = DMA_REQUEST_0;
 80036de:	2300      	movs	r3, #0
    hdma_dfsdm1_flt1.Init.Mode = DMA_CIRCULAR;
 80036e0:	2220      	movs	r2, #32
    hdma_dfsdm1_flt1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_dfsdm1_flt1) != HAL_OK)
 80036e2:	4620      	mov	r0, r4
    hdma_dfsdm1_flt1.Init.Request = DMA_REQUEST_0;
 80036e4:	6063      	str	r3, [r4, #4]
    hdma_dfsdm1_flt1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80036e6:	60a3      	str	r3, [r4, #8]
    hdma_dfsdm1_flt1.Init.PeriphInc = DMA_PINC_DISABLE;
 80036e8:	60e3      	str	r3, [r4, #12]
    hdma_dfsdm1_flt1.Init.Mode = DMA_CIRCULAR;
 80036ea:	61e2      	str	r2, [r4, #28]
    hdma_dfsdm1_flt1.Init.Priority = DMA_PRIORITY_LOW;
 80036ec:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt1) != HAL_OK)
 80036ee:	f7fe f857 	bl	80017a0 <HAL_DMA_Init>
 80036f2:	b108      	cbz	r0, 80036f8 <HAL_DFSDM_FilterMspInit+0xe0>
    {
      Error_Handler();
 80036f4:	f000 ffc0 	bl	8004678 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt1);
 80036f8:	62a5      	str	r5, [r4, #40]	; 0x28
 80036fa:	62ec      	str	r4, [r5, #44]	; 0x2c
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt1);
 80036fc:	62ac      	str	r4, [r5, #40]	; 0x28
  }

}
 80036fe:	b009      	add	sp, #36	; 0x24
 8003700:	bd30      	pop	{r4, r5, pc}
 8003702:	bf00      	nop
 8003704:	20000230 	.word	0x20000230
 8003708:	20000234 	.word	0x20000234
 800370c:	40021000 	.word	0x40021000
 8003710:	48000800 	.word	0x48000800
 8003714:	40016100 	.word	0x40016100
 8003718:	20003fb8 	.word	0x20003fb8
 800371c:	40016180 	.word	0x40016180
 8003720:	20003f70 	.word	0x20003f70

08003724 <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8003724:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(DFSDM1_Init == 0)
 8003726:	4c18      	ldr	r4, [pc, #96]	; (8003788 <HAL_DFSDM_ChannelMspInit+0x64>)
{
 8003728:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800372a:	2214      	movs	r2, #20
 800372c:	2100      	movs	r1, #0
 800372e:	a803      	add	r0, sp, #12
 8003730:	f002 feea 	bl	8006508 <memset>
  if(DFSDM1_Init == 0)
 8003734:	6823      	ldr	r3, [r4, #0]
 8003736:	bb2b      	cbnz	r3, 8003784 <HAL_DFSDM_ChannelMspInit+0x60>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003738:	4a14      	ldr	r2, [pc, #80]	; (800378c <HAL_DFSDM_ChannelMspInit+0x68>)
 800373a:	6813      	ldr	r3, [r2, #0]
 800373c:	3301      	adds	r3, #1
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800373e:	2b01      	cmp	r3, #1
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003740:	6013      	str	r3, [r2, #0]
 8003742:	4b13      	ldr	r3, [pc, #76]	; (8003790 <HAL_DFSDM_ChannelMspInit+0x6c>)
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003744:	d108      	bne.n	8003758 <HAL_DFSDM_ChannelMspInit+0x34>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003746:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003748:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800374c:	661a      	str	r2, [r3, #96]	; 0x60
 800374e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003750:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8003754:	9201      	str	r2, [sp, #4]
 8003756:	9a01      	ldr	r2, [sp, #4]
    }
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003758:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800375a:	480e      	ldr	r0, [pc, #56]	; (8003794 <HAL_DFSDM_ChannelMspInit+0x70>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800375c:	f042 0204 	orr.w	r2, r2, #4
 8003760:	64da      	str	r2, [r3, #76]	; 0x4c
 8003762:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	9302      	str	r3, [sp, #8]
 800376a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
 800376c:	2384      	movs	r3, #132	; 0x84
 800376e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003770:	2302      	movs	r3, #2
 8003772:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003774:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003776:	2306      	movs	r3, #6
 8003778:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800377a:	f7fe f923 	bl	80019c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800377e:	6823      	ldr	r3, [r4, #0]
 8003780:	3301      	adds	r3, #1
 8003782:	6023      	str	r3, [r4, #0]
  }
}
 8003784:	b008      	add	sp, #32
 8003786:	bd10      	pop	{r4, pc}
 8003788:	20000230 	.word	0x20000230
 800378c:	20000234 	.word	0x20000234
 8003790:	40021000 	.word	0x40021000
 8003794:	48000800 	.word	0x48000800

08003798 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003798:	4b1f      	ldr	r3, [pc, #124]	; (8003818 <MX_DMA_Init+0x80>)
{
 800379a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 800379c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800379e:	f042 0201 	orr.w	r2, r2, #1
 80037a2:	649a      	str	r2, [r3, #72]	; 0x48
 80037a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037a6:	f002 0201 	and.w	r2, r2, #1
 80037aa:	9200      	str	r2, [sp, #0]
 80037ac:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80037ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037b0:	f042 0202 	orr.w	r2, r2, #2
 80037b4:	649a      	str	r2, [r3, #72]	; 0x48
 80037b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80037b8:	2200      	movs	r2, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 80037ba:	f003 0302 	and.w	r3, r3, #2
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80037be:	4611      	mov	r1, r2
  __HAL_RCC_DMA2_CLK_ENABLE();
 80037c0:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80037c2:	200d      	movs	r0, #13
  __HAL_RCC_DMA2_CLK_ENABLE();
 80037c4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80037c6:	f7fd fc7f 	bl	80010c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80037ca:	200d      	movs	r0, #13
 80037cc:	f7fd fcb0 	bl	8001130 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80037d0:	2200      	movs	r2, #0
 80037d2:	4611      	mov	r1, r2
 80037d4:	200e      	movs	r0, #14
 80037d6:	f7fd fc77 	bl	80010c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80037da:	200e      	movs	r0, #14
 80037dc:	f7fd fca8 	bl	8001130 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80037e0:	2200      	movs	r2, #0
 80037e2:	4611      	mov	r1, r2
 80037e4:	200f      	movs	r0, #15
 80037e6:	f7fd fc6f 	bl	80010c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80037ea:	200f      	movs	r0, #15
 80037ec:	f7fd fca0 	bl	8001130 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80037f0:	2200      	movs	r2, #0
 80037f2:	4611      	mov	r1, r2
 80037f4:	2011      	movs	r0, #17
 80037f6:	f7fd fc67 	bl	80010c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80037fa:	2011      	movs	r0, #17
 80037fc:	f7fd fc98 	bl	8001130 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8003800:	2200      	movs	r2, #0
 8003802:	4611      	mov	r1, r2
 8003804:	203c      	movs	r0, #60	; 0x3c
 8003806:	f7fd fc5f 	bl	80010c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 800380a:	203c      	movs	r0, #60	; 0x3c
 800380c:	f7fd fc90 	bl	8001130 <HAL_NVIC_EnableIRQ>

}
 8003810:	b003      	add	sp, #12
 8003812:	f85d fb04 	ldr.w	pc, [sp], #4
 8003816:	bf00      	nop
 8003818:	40021000 	.word	0x40021000

0800381c <hann>:

// Half sample shifter for DCT2
float32_t half_sample_shifter[NUM_FILTERS*2] = { 0.0f };

// Hann window generation
void hann(int num) {
 800381c:	b570      	push	{r4, r5, r6, lr}
  arm_fill_f32(0.0f, hann_window, NN);
 800381e:	f44f 7100 	mov.w	r1, #512	; 0x200
void hann(int num) {
 8003822:	ed2d 8b02 	vpush	{d8}
 8003826:	4605      	mov	r5, r0
  arm_fill_f32(0.0f, hann_window, NN);
 8003828:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8003874 <hann+0x58>
 800382c:	4812      	ldr	r0, [pc, #72]	; (8003878 <hann+0x5c>)
 800382e:	4e12      	ldr	r6, [pc, #72]	; (8003878 <hann+0x5c>)
 8003830:	f001 f860 	bl	80048f4 <arm_fill_f32>
  float32_t scale = 2.0f * PI / (float32_t) num;
 8003834:	ee07 5a90 	vmov	s15, r5
 8003838:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800387c <hann+0x60>
 800383c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  for (int n = 0; n < num; n++) {
 8003840:	2400      	movs	r4, #0
  float32_t scale = 2.0f * PI / (float32_t) num;
 8003842:	eec7 8a27 	vdiv.f32	s17, s14, s15
    hann_window[n] = 0.5f - 0.5f * arm_cos_f32((float) n * scale);
 8003846:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
  for (int n = 0; n < num; n++) {
 800384a:	42ac      	cmp	r4, r5
 800384c:	db02      	blt.n	8003854 <hann+0x38>
  }
}
 800384e:	ecbd 8b02 	vpop	{d8}
 8003852:	bd70      	pop	{r4, r5, r6, pc}
    hann_window[n] = 0.5f - 0.5f * arm_cos_f32((float) n * scale);
 8003854:	ee07 4a90 	vmov	s15, r4
 8003858:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
  for (int n = 0; n < num; n++) {
 800385c:	3401      	adds	r4, #1
    hann_window[n] = 0.5f - 0.5f * arm_cos_f32((float) n * scale);
 800385e:	ee20 0a28 	vmul.f32	s0, s0, s17
 8003862:	f002 fa03 	bl	8005c6c <arm_cos_f32>
 8003866:	eef0 7a48 	vmov.f32	s15, s16
 800386a:	eee0 7a48 	vfms.f32	s15, s0, s16
 800386e:	ece6 7a01 	vstmia	r6!, {s15}
 8003872:	e7ea      	b.n	800384a <hann+0x2e>
 8003874:	00000000 	.word	0x00000000
 8003878:	2000187c 	.word	0x2000187c
 800387c:	40c90fdb 	.word	0x40c90fdb

08003880 <log10_approx>:
 *
 *  reference: https://community.arm.com/tools/f/discussions/4292/cmsis-dsp-new-functionality-proposal
 */
const float32_t C[4] = {1.23149591368684f, -4.11852516267426f, 6.02197014179219f, -3.13396450166353f};
const float32_t LOG10_2 = log10(2.0f);
float32_t log10_approx(float32_t x) {
 8003880:	b500      	push	{lr}
 8003882:	ed2d 8b02 	vpush	{d8}
 8003886:	b083      	sub	sp, #12
  float32_t f, l;
  int e;
  f = frexpf(fabsf(x), &e);
 8003888:	a801      	add	r0, sp, #4
 800388a:	eeb0 0ac0 	vabs.f32	s0, s0
 800388e:	f003 fb3f 	bl	8006f10 <frexpf>
  l = LOG10_2 * (C[0]*f*f*f + C[1]*f*f + C[2]*f + C[3] + e);
 8003892:	ed9f 8a1d 	vldr	s16, [pc, #116]	; 8003908 <log10_approx+0x88>
 8003896:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800390c <log10_approx+0x8c>
 800389a:	ee20 8a08 	vmul.f32	s16, s0, s16
 800389e:	ee60 7a27 	vmul.f32	s15, s0, s15
 80038a2:	ee28 8a00 	vmul.f32	s16, s16, s0
 80038a6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80038aa:	eea0 8a27 	vfma.f32	s16, s0, s15
 80038ae:	eddf 7a18 	vldr	s15, [pc, #96]	; 8003910 <log10_approx+0x90>
 80038b2:	eea0 8a27 	vfma.f32	s16, s0, s15
 80038b6:	eddd 7a01 	vldr	s15, [sp, #4]
 80038ba:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8003914 <log10_approx+0x94>
 80038be:	ee38 8a40 	vsub.f32	s16, s16, s0
 80038c2:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80038c6:	ee38 8a00 	vadd.f32	s16, s16, s0
 80038ca:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8003918 <log10_approx+0x98>
 80038ce:	ee28 8a00 	vmul.f32	s16, s16, s0
  return (l > 0.000001) ? l : 0.000001;  // for numerical stability
 80038d2:	ee18 0a10 	vmov	r0, s16
 80038d6:	f7fc fe97 	bl	8000608 <__aeabi_f2d>
 80038da:	a309      	add	r3, pc, #36	; (adr r3, 8003900 <log10_approx+0x80>)
 80038dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e0:	f7fd f976 	bl	8000bd0 <__aeabi_dcmpgt>
}
 80038e4:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800391c <log10_approx+0x9c>
  return (l > 0.000001) ? l : 0.000001;  // for numerical stability
 80038e8:	2800      	cmp	r0, #0
}
 80038ea:	bf18      	it	ne
 80038ec:	eeb0 0a48 	vmovne.f32	s0, s16
 80038f0:	b003      	add	sp, #12
 80038f2:	ecbd 8b02 	vpop	{d8}
 80038f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80038fa:	bf00      	nop
 80038fc:	f3af 8000 	nop.w
 8003900:	a0b5ed8d 	.word	0xa0b5ed8d
 8003904:	3eb0c6f7 	.word	0x3eb0c6f7
 8003908:	c083caf5 	.word	0xc083caf5
 800390c:	3f9da1a8 	.word	0x3f9da1a8
 8003910:	40c0b3fb 	.word	0x40c0b3fb
 8003914:	404892e0 	.word	0x404892e0
 8003918:	3e9a209b 	.word	0x3e9a209b
 800391c:	358637bd 	.word	0x358637bd

08003920 <hz2mel>:

// Frequency in Hz to Mel-scale
float32_t hz2mel(float32_t hz) {
  return 2595.0f * log10(hz/700.0f + 1.0f);
 8003920:	eddf 7a11 	vldr	s15, [pc, #68]	; 8003968 <hz2mel+0x48>
 8003924:	ee80 0a27 	vdiv.f32	s0, s0, s15
float32_t hz2mel(float32_t hz) {
 8003928:	b508      	push	{r3, lr}
  return 2595.0f * log10(hz/700.0f + 1.0f);
 800392a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800392e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8003932:	ee17 0a90 	vmov	r0, s15
 8003936:	f7fc fe67 	bl	8000608 <__aeabi_f2d>
 800393a:	ec41 0b10 	vmov	d0, r0, r1
 800393e:	f005 fa0d 	bl	8008d5c <log10>
 8003942:	a307      	add	r3, pc, #28	; (adr r3, 8003960 <hz2mel+0x40>)
 8003944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003948:	ec51 0b10 	vmov	r0, r1, d0
 800394c:	f7fc feb0 	bl	80006b0 <__aeabi_dmul>
 8003950:	f7fd f986 	bl	8000c60 <__aeabi_d2f>
}
 8003954:	ee00 0a10 	vmov	s0, r0
 8003958:	bd08      	pop	{r3, pc}
 800395a:	bf00      	nop
 800395c:	f3af 8000 	nop.w
 8003960:	00000000 	.word	0x00000000
 8003964:	40a44600 	.word	0x40a44600
 8003968:	442f0000 	.word	0x442f0000
 800396c:	00000000 	.word	0x00000000

08003970 <mel2hz>:

// Mel-scale to Frequency in Hz
float32_t mel2hz(float32_t mel) {
  return 700.0 * (pow(10.0, (mel/2595.0f)) - 1.0f);
 8003970:	eddf 7a11 	vldr	s15, [pc, #68]	; 80039b8 <mel2hz+0x48>
 8003974:	ee80 7a27 	vdiv.f32	s14, s0, s15
float32_t mel2hz(float32_t mel) {
 8003978:	b508      	push	{r3, lr}
  return 700.0 * (pow(10.0, (mel/2595.0f)) - 1.0f);
 800397a:	ee17 0a10 	vmov	r0, s14
 800397e:	f7fc fe43 	bl	8000608 <__aeabi_f2d>
 8003982:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 80039b0 <mel2hz+0x40>
 8003986:	ec41 0b11 	vmov	d1, r0, r1
 800398a:	f005 fa67 	bl	8008e5c <pow>
 800398e:	2200      	movs	r2, #0
 8003990:	ec51 0b10 	vmov	r0, r1, d0
 8003994:	4b09      	ldr	r3, [pc, #36]	; (80039bc <mel2hz+0x4c>)
 8003996:	f7fc fcd7 	bl	8000348 <__aeabi_dsub>
 800399a:	2200      	movs	r2, #0
 800399c:	4b08      	ldr	r3, [pc, #32]	; (80039c0 <mel2hz+0x50>)
 800399e:	f7fc fe87 	bl	80006b0 <__aeabi_dmul>
 80039a2:	f7fd f95d 	bl	8000c60 <__aeabi_d2f>
}
 80039a6:	ee00 0a10 	vmov	s0, r0
 80039aa:	bd08      	pop	{r3, pc}
 80039ac:	f3af 8000 	nop.w
 80039b0:	00000000 	.word	0x00000000
 80039b4:	40240000 	.word	0x40240000
 80039b8:	45223000 	.word	0x45223000
 80039bc:	3ff00000 	.word	0x3ff00000
 80039c0:	4085e000 	.word	0x4085e000

080039c4 <n2hz>:

// n to Frequency in Hz
float32_t n2hz(uint32_t n) {
  return (float32_t)n/(float32_t)NN * nyq_fs;
 80039c4:	ee00 0a10 	vmov	s0, r0
 80039c8:	4b03      	ldr	r3, [pc, #12]	; (80039d8 <n2hz+0x14>)
 80039ca:	eebb 0aeb 	vcvt.f32.u32	s0, s0, #9
 80039ce:	edd3 7a00 	vldr	s15, [r3]
}
 80039d2:	ee20 0a27 	vmul.f32	s0, s0, s15
 80039d6:	4770      	bx	lr
 80039d8:	2000220c 	.word	0x2000220c

080039dc <generate_filters>:

/*
 * Mel filter bank
 */
void generate_filters(void) {
 80039dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039e0:	ed2d 8b04 	vpush	{d8-d9}
  float32_t freq_m_minus_1, freq_m, freq_m_plus_1;
  float32_t mel_freq_high;
  float32_t mel_delta;
  float32_t divider;

  mel_freq_high = hz2mel(nyq_fs);
 80039e4:	4d48      	ldr	r5, [pc, #288]	; (8003b08 <generate_filters+0x12c>)
 80039e6:	4e49      	ldr	r6, [pc, #292]	; (8003b0c <generate_filters+0x130>)
 80039e8:	ed95 0a00 	vldr	s0, [r5]
  mel_delta = mel_freq_high/(float32_t)(NUM_FILTERS + 2);

  for (int m = 0; m < NUM_FILTERS + 2; m++) {
    hz_freqs[m] = mel2hz(mel_delta * m);
    hz_freqs_n[m] = (uint32_t)(hz_freqs[m] / nyq_fs * NN / 2);
 80039ec:	4f48      	ldr	r7, [pc, #288]	; (8003b10 <generate_filters+0x134>)
 80039ee:	eddf 8a49 	vldr	s17, [pc, #292]	; 8003b14 <generate_filters+0x138>
void generate_filters(void) {
 80039f2:	b083      	sub	sp, #12
  mel_freq_high = hz2mel(nyq_fs);
 80039f4:	f7ff ff94 	bl	8003920 <hz2mel>
  mel_delta = mel_freq_high/(float32_t)(NUM_FILTERS + 2);
 80039f8:	eddf 7a47 	vldr	s15, [pc, #284]	; 8003b18 <generate_filters+0x13c>
 80039fc:	ee80 9a27 	vdiv.f32	s18, s0, s15
  for (int m = 0; m < NUM_FILTERS + 2; m++) {
 8003a00:	2400      	movs	r4, #0
    hz_freqs_n[m] = (uint32_t)(hz_freqs[m] / nyq_fs * NN / 2);
 8003a02:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
    hz_freqs[m] = mel2hz(mel_delta * m);
 8003a06:	ee07 4a90 	vmov	s15, r4
 8003a0a:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8003a0e:	ee20 0a09 	vmul.f32	s0, s0, s18
 8003a12:	f7ff ffad 	bl	8003970 <mel2hz>
    hz_freqs_n[m] = (uint32_t)(hz_freqs[m] / nyq_fs * NN / 2);
 8003a16:	ed95 7a00 	vldr	s14, [r5]
    hz_freqs[m] = mel2hz(mel_delta * m);
 8003a1a:	eca6 0a01 	vstmia	r6!, {s0}
    hz_freqs_n[m] = (uint32_t)(hz_freqs[m] / nyq_fs * NN / 2);
 8003a1e:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8003a22:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8003a26:	ee67 7a88 	vmul.f32	s15, s15, s16
 8003a2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a2e:	ee17 3a90 	vmov	r3, s15
 8003a32:	f847 3024 	str.w	r3, [r7, r4, lsl #2]
  for (int m = 0; m < NUM_FILTERS + 2; m++) {
 8003a36:	3401      	adds	r4, #1
 8003a38:	2c2a      	cmp	r4, #42	; 0x2a
 8003a3a:	d1e4      	bne.n	8003a06 <generate_filters+0x2a>
 8003a3c:	4e37      	ldr	r6, [pc, #220]	; (8003b1c <generate_filters+0x140>)
 8003a3e:	4c34      	ldr	r4, [pc, #208]	; (8003b10 <generate_filters+0x134>)
 8003a40:	f04f 0901 	mov.w	r9, #1
 8003a44:	4637      	mov	r7, r6

    for (int n = left_n; n < center_n; n++) {
      filterbank[m][n - left_n] = (n2hz(n) - freq_m_minus_1)/(freq_m - freq_m_minus_1)/divider;
    }

    filterbank[m][center_n - left_n] = 1.0f/divider;
 8003a46:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8003a4a:	f06f 0803 	mvn.w	r8, #3
    left_n = hz_freqs_n[m-1];
 8003a4e:	6821      	ldr	r1, [r4, #0]
    center_n = hz_freqs_n[m];
 8003a50:	f854 2f04 	ldr.w	r2, [r4, #4]!
    freq_m_minus_1 = n2hz(left_n);
 8003a54:	4608      	mov	r0, r1
 8003a56:	f7ff ffb5 	bl	80039c4 <n2hz>
    freq_m = n2hz(center_n);
 8003a5a:	4610      	mov	r0, r2
    right_n = hz_freqs_n[m+1];
 8003a5c:	6865      	ldr	r5, [r4, #4]
    freq_m_minus_1 = n2hz(left_n);
 8003a5e:	eef0 5a40 	vmov.f32	s11, s0
    freq_m = n2hz(center_n);
 8003a62:	f7ff ffaf 	bl	80039c4 <n2hz>
    freq_m_plus_1 = n2hz(right_n);
 8003a66:	4628      	mov	r0, r5
    freq_m = n2hz(center_n);
 8003a68:	eef0 6a40 	vmov.f32	s13, s0
    freq_m_plus_1 = n2hz(right_n);
 8003a6c:	f7ff ffaa 	bl	80039c4 <n2hz>
    divider = (float32_t)(right_n - left_n) / ADJUST_MEL_FILTERBANK;
 8003a70:	1a6b      	subs	r3, r5, r1
 8003a72:	ee07 3a10 	vmov	s14, r3
 8003a76:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003a7a:	ea4f 1ac9 	mov.w	sl, r9, lsl #7
 8003a7e:	ee27 7a08 	vmul.f32	s14, s14, s16
    freq_m_plus_1 = n2hz(right_n);
 8003a82:	eeb0 6a40 	vmov.f32	s12, s0
 8003a86:	eb06 030a 	add.w	r3, r6, sl
    for (int n = left_n; n < center_n; n++) {
 8003a8a:	468b      	mov	fp, r1
 8003a8c:	4593      	cmp	fp, r2
 8003a8e:	db17      	blt.n	8003ac0 <generate_filters+0xe4>
    filterbank[m][center_n - left_n] = 1.0f/divider;
 8003a90:	eec5 7a07 	vdiv.f32	s15, s10, s14
 8003a94:	1a53      	subs	r3, r2, r1
 8003a96:	eb03 1349 	add.w	r3, r3, r9, lsl #5
 8003a9a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8003a9e:	fb08 a101 	mla	r1, r8, r1, sl
 8003aa2:	edc3 7a00 	vstr	s15, [r3]
 8003aa6:	3201      	adds	r2, #1

    for (int n= center_n + 1; n <= right_n; n++) {
 8003aa8:	4295      	cmp	r5, r2
 8003aaa:	da1b      	bge.n	8003ae4 <generate_filters+0x108>
 8003aac:	f109 0901 	add.w	r9, r9, #1
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
 8003ab0:	f1b9 0f29 	cmp.w	r9, #41	; 0x29
 8003ab4:	d1cb      	bne.n	8003a4e <generate_filters+0x72>
      filterbank[m][n - left_n] = (freq_m_plus_1 - n2hz(n))/(freq_m_plus_1 - freq_m)/divider;
    }
  }
}
 8003ab6:	b003      	add	sp, #12
 8003ab8:	ecbd 8b04 	vpop	{d8-d9}
 8003abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      filterbank[m][n - left_n] = (n2hz(n) - freq_m_minus_1)/(freq_m - freq_m_minus_1)/divider;
 8003ac0:	4658      	mov	r0, fp
 8003ac2:	9301      	str	r3, [sp, #4]
 8003ac4:	f7ff ff7e 	bl	80039c4 <n2hz>
 8003ac8:	ee76 7ae5 	vsub.f32	s15, s13, s11
 8003acc:	ee30 0a65 	vsub.f32	s0, s0, s11
 8003ad0:	9b01      	ldr	r3, [sp, #4]
 8003ad2:	eec0 4a27 	vdiv.f32	s9, s0, s15
    for (int n = left_n; n < center_n; n++) {
 8003ad6:	f10b 0b01 	add.w	fp, fp, #1
      filterbank[m][n - left_n] = (n2hz(n) - freq_m_minus_1)/(freq_m - freq_m_minus_1)/divider;
 8003ada:	eec4 7a87 	vdiv.f32	s15, s9, s14
 8003ade:	ece3 7a01 	vstmia	r3!, {s15}
 8003ae2:	e7d3      	b.n	8003a8c <generate_filters+0xb0>
      filterbank[m][n - left_n] = (freq_m_plus_1 - n2hz(n))/(freq_m_plus_1 - freq_m)/divider;
 8003ae4:	4610      	mov	r0, r2
 8003ae6:	f7ff ff6d 	bl	80039c4 <n2hz>
 8003aea:	ee76 7a66 	vsub.f32	s15, s12, s13
 8003aee:	ee36 0a40 	vsub.f32	s0, s12, s0
 8003af2:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8003af6:	eec0 5a27 	vdiv.f32	s11, s0, s15
 8003afa:	443b      	add	r3, r7
 8003afc:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8003b00:	edc3 7a00 	vstr	s15, [r3]
 8003b04:	e7cf      	b.n	8003aa6 <generate_filters+0xca>
 8003b06:	bf00      	nop
 8003b08:	2000220c 	.word	0x2000220c
 8003b0c:	2000207c 	.word	0x2000207c
 8003b10:	20002124 	.word	0x20002124
 8003b14:	44000000 	.word	0x44000000
 8003b18:	42280000 	.word	0x42280000
 8003b1c:	20000238 	.word	0x20000238

08003b20 <generate_half_sample_shifter>:

// Generate half sample shifter for DCT2
void generate_half_sample_shifter(void) {
 8003b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int re, im;
  float32_t num_filters_2 = (float32_t)NUM_FILTERS * 2;
  for (int k = 0; k < NUM_FILTERS; k ++) {
    re = k * 2;
    im = re + 1;
    half_sample_shifter[re] = arm_cos_f32(-1.0*PI*(float32_t)k/num_filters_2);
 8003b24:	f20f 0970 	addw	r9, pc, #112	; 0x70
 8003b28:	e9d9 8900 	ldrd	r8, r9, [r9]
void generate_half_sample_shifter(void) {
 8003b2c:	ed2d 8b02 	vpush	{d8}
 8003b30:	4d17      	ldr	r5, [pc, #92]	; (8003b90 <generate_half_sample_shifter+0x70>)
    half_sample_shifter[re] = arm_cos_f32(-1.0*PI*(float32_t)k/num_filters_2);
 8003b32:	4f18      	ldr	r7, [pc, #96]	; (8003b94 <generate_half_sample_shifter+0x74>)
  for (int k = 0; k < NUM_FILTERS; k ++) {
 8003b34:	2400      	movs	r4, #0
    half_sample_shifter[re] = arm_cos_f32(-1.0*PI*(float32_t)k/num_filters_2);
 8003b36:	2600      	movs	r6, #0
 8003b38:	ee07 4a90 	vmov	s15, r4
 8003b3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  for (int k = 0; k < NUM_FILTERS; k ++) {
 8003b40:	3401      	adds	r4, #1
    half_sample_shifter[re] = arm_cos_f32(-1.0*PI*(float32_t)k/num_filters_2);
 8003b42:	ee17 0a90 	vmov	r0, s15
 8003b46:	f7fc fd5f 	bl	8000608 <__aeabi_f2d>
 8003b4a:	4642      	mov	r2, r8
 8003b4c:	464b      	mov	r3, r9
 8003b4e:	f7fc fdaf 	bl	80006b0 <__aeabi_dmul>
 8003b52:	463b      	mov	r3, r7
 8003b54:	4632      	mov	r2, r6
 8003b56:	f7fc fed5 	bl	8000904 <__aeabi_ddiv>
 8003b5a:	f7fd f881 	bl	8000c60 <__aeabi_d2f>
 8003b5e:	ee00 0a10 	vmov	s0, r0
 8003b62:	ee08 0a10 	vmov	s16, r0
 8003b66:	f002 f881 	bl	8005c6c <arm_cos_f32>
 8003b6a:	ed05 0a01 	vstr	s0, [r5, #-4]
    half_sample_shifter[im] = arm_sin_f32(-1.0*PI*(float32_t)k/num_filters_2);
 8003b6e:	eeb0 0a48 	vmov.f32	s0, s16
 8003b72:	f002 f82d 	bl	8005bd0 <arm_sin_f32>
 8003b76:	462b      	mov	r3, r5
  for (int k = 0; k < NUM_FILTERS; k ++) {
 8003b78:	2c28      	cmp	r4, #40	; 0x28
    half_sample_shifter[im] = arm_sin_f32(-1.0*PI*(float32_t)k/num_filters_2);
 8003b7a:	f105 0508 	add.w	r5, r5, #8
 8003b7e:	ed83 0a00 	vstr	s0, [r3]
  for (int k = 0; k < NUM_FILTERS; k ++) {
 8003b82:	d1d9      	bne.n	8003b38 <generate_half_sample_shifter+0x18>
  }
}
 8003b84:	ecbd 8b02 	vpop	{d8}
 8003b88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b8c:	f3af 8000 	nop.w
 8003b90:	20001740 	.word	0x20001740
 8003b94:	40540000 	.word	0x40540000
 8003b98:	60000000 	.word	0x60000000
 8003b9c:	c00921fb 	.word	0xc00921fb

08003ba0 <init_dsp>:

/*
 * DSP pipeline initialization
 */
void init_dsp(float32_t f_s) {
 8003ba0:	b510      	push	{r4, lr}
 8003ba2:	ed2d 8b02 	vpush	{d8}
  // Generate Hanning window
  hann(NN);
 8003ba6:	f44f 7000 	mov.w	r0, #512	; 0x200
void init_dsp(float32_t f_s) {
 8003baa:	b082      	sub	sp, #8
 8003bac:	eeb0 8a40 	vmov.f32	s16, s0
  hann(NN);
 8003bb0:	f7ff fe34 	bl	800381c <hann>
  fs = f_s;
 8003bb4:	4b15      	ldr	r3, [pc, #84]	; (8003c0c <init_dsp+0x6c>)
  nyq_fs = f_s/2.0;
  arm_rfft_fast_init_f32(&S, NN);
 8003bb6:	4816      	ldr	r0, [pc, #88]	; (8003c10 <init_dsp+0x70>)
  fs = f_s;
 8003bb8:	ed83 8a00 	vstr	s16, [r3]
  nyq_fs = f_s/2.0;
 8003bbc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8003bc0:	ee28 8a00 	vmul.f32	s16, s16, s0
 8003bc4:	4b13      	ldr	r3, [pc, #76]	; (8003c14 <init_dsp+0x74>)
  arm_rfft_fast_init_f32(&S, NN);
 8003bc6:	f44f 7100 	mov.w	r1, #512	; 0x200
  nyq_fs = f_s/2.0;
 8003bca:	ed83 8a00 	vstr	s16, [r3]
  arm_rfft_fast_init_f32(&S_DCT, NUM_FILTERS*2);
  arm_fir_init_f32(&S_PRE, 2, fir_coefficients, state_buf, NN+1);
 8003bce:	f240 2401 	movw	r4, #513	; 0x201
  arm_rfft_fast_init_f32(&S, NN);
 8003bd2:	f000 ff11 	bl	80049f8 <arm_rfft_fast_init_f32>
  arm_rfft_fast_init_f32(&S_DCT, NUM_FILTERS*2);
 8003bd6:	2150      	movs	r1, #80	; 0x50
 8003bd8:	480f      	ldr	r0, [pc, #60]	; (8003c18 <init_dsp+0x78>)
 8003bda:	f000 ff0d 	bl	80049f8 <arm_rfft_fast_init_f32>
  arm_fir_init_f32(&S_PRE, 2, fir_coefficients, state_buf, NN+1);
 8003bde:	9400      	str	r4, [sp, #0]
 8003be0:	4b0e      	ldr	r3, [pc, #56]	; (8003c1c <init_dsp+0x7c>)
 8003be2:	4a0f      	ldr	r2, [pc, #60]	; (8003c20 <init_dsp+0x80>)
 8003be4:	480f      	ldr	r0, [pc, #60]	; (8003c24 <init_dsp+0x84>)
 8003be6:	2102      	movs	r1, #2
 8003be8:	f001 fbf4 	bl	80053d4 <arm_fir_init_f32>
  arm_fir_init_f32(&S_WPRE, 2, fir_w_coefficients, state_w_buf, NN+1);
 8003bec:	4b0e      	ldr	r3, [pc, #56]	; (8003c28 <init_dsp+0x88>)
 8003bee:	4a0f      	ldr	r2, [pc, #60]	; (8003c2c <init_dsp+0x8c>)
 8003bf0:	480f      	ldr	r0, [pc, #60]	; (8003c30 <init_dsp+0x90>)
 8003bf2:	9400      	str	r4, [sp, #0]
 8003bf4:	2102      	movs	r1, #2
 8003bf6:	f001 fbed 	bl	80053d4 <arm_fir_init_f32>
  generate_filters();
 8003bfa:	f7ff feef 	bl	80039dc <generate_filters>
  generate_half_sample_shifter();
}
 8003bfe:	b002      	add	sp, #8
 8003c00:	ecbd 8b02 	vpop	{d8}
 8003c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  generate_half_sample_shifter();
 8003c08:	f7ff bf8a 	b.w	8003b20 <generate_half_sample_shifter>
 8003c0c:	20001738 	.word	0x20001738
 8003c10:	200040b0 	.word	0x200040b0
 8003c14:	2000220c 	.word	0x2000220c
 8003c18:	2000408c 	.word	0x2000408c
 8003c1c:	20002a10 	.word	0x20002a10
 8003c20:	20000000 	.word	0x20000000
 8003c24:	200040c8 	.word	0x200040c8
 8003c28:	20003214 	.word	0x20003214
 8003c2c:	20000008 	.word	0x20000008
 8003c30:	200040a4 	.word	0x200040a4

08003c34 <apply_pre_emphasis>:

//--- DSP pipeline functions -----------------------------//

// Apply pre-emphasis
void apply_pre_emphasis(float32_t *signal) {
 8003c34:	4602      	mov	r2, r0
  arm_fir_f32(&S_PRE, signal, signal, NN);
 8003c36:	4601      	mov	r1, r0
 8003c38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c3c:	4801      	ldr	r0, [pc, #4]	; (8003c44 <apply_pre_emphasis+0x10>)
 8003c3e:	f001 bbdb 	b.w	80053f8 <arm_fir_f32>
 8003c42:	bf00      	nop
 8003c44:	200040c8 	.word	0x200040c8

08003c48 <apply_weak_pre_emphasis>:
}

void apply_weak_pre_emphasis(float32_t *signal) {
 8003c48:	4602      	mov	r2, r0
  arm_fir_f32(&S_WPRE, signal, signal, NN);
 8003c4a:	4601      	mov	r1, r0
 8003c4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c50:	4801      	ldr	r0, [pc, #4]	; (8003c58 <apply_weak_pre_emphasis+0x10>)
 8003c52:	f001 bbd1 	b.w	80053f8 <arm_fir_f32>
 8003c56:	bf00      	nop
 8003c58:	200040a4 	.word	0x200040a4

08003c5c <apply_ac_coupling>:
}

// AC coupling (to remove DC)
void apply_ac_coupling(float32_t *signal) {
 8003c5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  float32_t mean;
  static float32_t mean_hist[NUM_MEANS] = { 0.0f };
  arm_copy_f32(mean_hist+1, mean_hist, NUM_MEANS-1);
 8003c5e:	4d0f      	ldr	r5, [pc, #60]	; (8003c9c <apply_ac_coupling+0x40>)
void apply_ac_coupling(float32_t *signal) {
 8003c60:	4604      	mov	r4, r0
  arm_copy_f32(mean_hist+1, mean_hist, NUM_MEANS-1);
 8003c62:	4629      	mov	r1, r5
 8003c64:	1d28      	adds	r0, r5, #4
 8003c66:	220f      	movs	r2, #15
 8003c68:	f000 fe62 	bl	8004930 <arm_copy_f32>
  arm_mean_f32(signal, NN, mean_hist+NUM_MEANS-1);
 8003c6c:	f105 023c 	add.w	r2, r5, #60	; 0x3c
 8003c70:	4620      	mov	r0, r4
 8003c72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c76:	f000 fe8b 	bl	8004990 <arm_mean_f32>
  arm_mean_f32(signal, NUM_MEANS, &mean);
 8003c7a:	aa01      	add	r2, sp, #4
 8003c7c:	4620      	mov	r0, r4
 8003c7e:	2110      	movs	r1, #16
 8003c80:	f000 fe86 	bl	8004990 <arm_mean_f32>
  arm_offset_f32(signal, -mean, signal, NN);
 8003c84:	ed9d 0a01 	vldr	s0, [sp, #4]
 8003c88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c8c:	4621      	mov	r1, r4
 8003c8e:	eeb1 0a40 	vneg.f32	s0, s0
 8003c92:	4620      	mov	r0, r4
 8003c94:	f002 f860 	bl	8005d58 <arm_offset_f32>
}
 8003c98:	b003      	add	sp, #12
 8003c9a:	bd30      	pop	{r4, r5, pc}
 8003c9c:	200021cc 	.word	0x200021cc

08003ca0 <apply_hann>:

// Apply Hann window
void apply_hann(float32_t *signal) {
  arm_mult_f32(signal, hann_window, signal, NN);
 8003ca0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	4901      	ldr	r1, [pc, #4]	; (8003cac <apply_hann+0xc>)
 8003ca8:	f002 b88c 	b.w	8005dc4 <arm_mult_f32>
 8003cac:	2000187c 	.word	0x2000187c

08003cb0 <apply_fft>:
}

// FFT
void apply_fft(float32_t *signal) {
 8003cb0:	b538      	push	{r3, r4, r5, lr}
  // Caution: arm_rfft_fast_f32() rewrites the 2nd arg (signal)
  arm_rfft_fast_f32(&S, signal, signal_buf, 0);
 8003cb2:	4c08      	ldr	r4, [pc, #32]	; (8003cd4 <apply_fft+0x24>)
void apply_fft(float32_t *signal) {
 8003cb4:	4605      	mov	r5, r0
  arm_rfft_fast_f32(&S, signal, signal_buf, 0);
 8003cb6:	4622      	mov	r2, r4
 8003cb8:	4601      	mov	r1, r0
 8003cba:	2300      	movs	r3, #0
 8003cbc:	4806      	ldr	r0, [pc, #24]	; (8003cd8 <apply_fft+0x28>)
 8003cbe:	f000 ff1d 	bl	8004afc <arm_rfft_fast_f32>
  arm_copy_f32(signal_buf, signal, NN);
 8003cc2:	4629      	mov	r1, r5
 8003cc4:	4620      	mov	r0, r4
 8003cc6:	f44f 7200 	mov.w	r2, #512	; 0x200
}
 8003cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  arm_copy_f32(signal_buf, signal, NN);
 8003cce:	f000 be2f 	b.w	8004930 <arm_copy_f32>
 8003cd2:	bf00      	nop
 8003cd4:	20002210 	.word	0x20002210
 8003cd8:	200040b0 	.word	0x200040b0

08003cdc <apply_filterbank>:

// Apply mel filter bank
void apply_filterbank(float32_t *signal) {
 8003cdc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  float32_t sum = 0.0f;
 8003ce0:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8003d40 <apply_filterbank+0x64>
 8003ce4:	4e17      	ldr	r6, [pc, #92]	; (8003d44 <apply_filterbank+0x68>)
 8003ce6:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8003d48 <apply_filterbank+0x6c>
  arm_fill_f32(0.0f, signal_buf, NN/2);
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
    left_n = hz_freqs_n[m-1];
    right_n = hz_freqs_n[m+1];
    len = right_n - left_n + 1;
    arm_dot_prod_f32(&signal[left_n], filterbank[m], len, &sum);
 8003cea:	f8df 9060 	ldr.w	r9, [pc, #96]	; 8003d4c <apply_filterbank+0x70>
void apply_filterbank(float32_t *signal) {
 8003cee:	4607      	mov	r7, r0
  float32_t sum = 0.0f;
 8003cf0:	ad02      	add	r5, sp, #8
  arm_fill_f32(0.0f, signal_buf, NN/2);
 8003cf2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003cf6:	4814      	ldr	r0, [pc, #80]	; (8003d48 <apply_filterbank+0x6c>)
  float32_t sum = 0.0f;
 8003cf8:	ed25 0a01 	vstmdb	r5!, {s0}
  arm_fill_f32(0.0f, signal_buf, NN/2);
 8003cfc:	f000 fdfa 	bl	80048f4 <arm_fill_f32>
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
 8003d00:	2401      	movs	r4, #1
    arm_dot_prod_f32(&signal[left_n], filterbank[m], len, &sum);
 8003d02:	f06f 4a7e 	mvn.w	sl, #4261412864	; 0xfe000000
    left_n = hz_freqs_n[m-1];
 8003d06:	f856 0f04 	ldr.w	r0, [r6, #4]!
    len = right_n - left_n + 1;
 8003d0a:	68b2      	ldr	r2, [r6, #8]
    right_n = hz_freqs_n[m+1];
 8003d0c:	3401      	adds	r4, #1
    len = right_n - left_n + 1;
 8003d0e:	1a12      	subs	r2, r2, r0
    arm_dot_prod_f32(&signal[left_n], filterbank[m], len, &sum);
 8003d10:	eb04 010a 	add.w	r1, r4, sl
 8003d14:	462b      	mov	r3, r5
 8003d16:	3201      	adds	r2, #1
 8003d18:	eb09 11c1 	add.w	r1, r9, r1, lsl #7
 8003d1c:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8003d20:	f002 f896 	bl	8005e50 <arm_dot_prod_f32>
    signal_buf[m-1] = sum;
 8003d24:	9b01      	ldr	r3, [sp, #4]
 8003d26:	f848 3b04 	str.w	r3, [r8], #4
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
 8003d2a:	2c29      	cmp	r4, #41	; 0x29
 8003d2c:	d1eb      	bne.n	8003d06 <apply_filterbank+0x2a>
  }
  arm_copy_f32(signal_buf, signal, NUM_FILTERS);
 8003d2e:	2228      	movs	r2, #40	; 0x28
 8003d30:	4639      	mov	r1, r7
 8003d32:	4805      	ldr	r0, [pc, #20]	; (8003d48 <apply_filterbank+0x6c>)
 8003d34:	f000 fdfc 	bl	8004930 <arm_copy_f32>
}
 8003d38:	b002      	add	sp, #8
 8003d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d3e:	bf00      	nop
 8003d40:	00000000 	.word	0x00000000
 8003d44:	20002120 	.word	0x20002120
 8003d48:	20002210 	.word	0x20002210
 8003d4c:	20000238 	.word	0x20000238

08003d50 <apply_psd_logscale>:

// PSD in logscale
void apply_psd_logscale(float32_t *signal) {
 8003d50:	b570      	push	{r4, r5, r6, lr}
  arm_cmplx_mag_f32(signal, signal_buf, NN / 2);
 8003d52:	f44f 7280 	mov.w	r2, #256	; 0x100
void apply_psd_logscale(float32_t *signal) {
 8003d56:	4604      	mov	r4, r0
 8003d58:	ed2d 8b02 	vpush	{d8}
  arm_cmplx_mag_f32(signal, signal_buf, NN / 2);
 8003d5c:	490e      	ldr	r1, [pc, #56]	; (8003d98 <apply_psd_logscale+0x48>)
 8003d5e:	4d0e      	ldr	r5, [pc, #56]	; (8003d98 <apply_psd_logscale+0x48>)
 8003d60:	f001 fe4e 	bl	8005a00 <arm_cmplx_mag_f32>
  arm_scale_f32(signal, RECIPROCAL_NN, signal, NN / 2);
 8003d64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d68:	4621      	mov	r1, r4
 8003d6a:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8003d9c <apply_psd_logscale+0x4c>
 8003d6e:	4620      	mov	r0, r4
 8003d70:	f001 ffbc 	bl	8005cec <arm_scale_f32>
 8003d74:	f504 6680 	add.w	r6, r4, #1024	; 0x400
  for (int n = 0; n < NN / 2; n++) {
    signal[n] = 20.0 * log10_approx(signal_buf[n]);
 8003d78:	eeb3 8a04 	vmov.f32	s16, #52	; 0x41a00000  20.0
 8003d7c:	ecb5 0a01 	vldmia	r5!, {s0}
 8003d80:	f7ff fd7e 	bl	8003880 <log10_approx>
 8003d84:	ee20 0a08 	vmul.f32	s0, s0, s16
 8003d88:	eca4 0a01 	vstmia	r4!, {s0}
  for (int n = 0; n < NN / 2; n++) {
 8003d8c:	42b4      	cmp	r4, r6
 8003d8e:	d1f5      	bne.n	8003d7c <apply_psd_logscale+0x2c>
  }
}
 8003d90:	ecbd 8b02 	vpop	{d8}
 8003d94:	bd70      	pop	{r4, r5, r6, pc}
 8003d96:	bf00      	nop
 8003d98:	20002210 	.word	0x20002210
 8003d9c:	3b000000 	.word	0x3b000000

08003da0 <apply_dct2>:

// DCT Type-II
void apply_dct2(float32_t *signal) {
 8003da0:	b530      	push	{r4, r5, lr}
 8003da2:	f5ad 7d21 	sub.w	sp, sp, #644	; 0x284
 8003da6:	4605      	mov	r5, r0
  float32_t in[NUM_FILTERS*2] = { 0.0f };
 8003da8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003dac:	2100      	movs	r1, #0
 8003dae:	4668      	mov	r0, sp
  float32_t out[NUM_FILTERS*2] = { 0.0f };
 8003db0:	ac50      	add	r4, sp, #320	; 0x140
  float32_t in[NUM_FILTERS*2] = { 0.0f };
 8003db2:	f002 fba9 	bl	8006508 <memset>
  float32_t out[NUM_FILTERS*2] = { 0.0f };
 8003db6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003dba:	2100      	movs	r1, #0
 8003dbc:	4620      	mov	r0, r4
 8003dbe:	f002 fba3 	bl	8006508 <memset>
  arm_copy_f32(signal, in, NUM_FILTERS);
 8003dc2:	2228      	movs	r2, #40	; 0x28
 8003dc4:	4669      	mov	r1, sp
 8003dc6:	4628      	mov	r0, r5
 8003dc8:	f000 fdb2 	bl	8004930 <arm_copy_f32>
 8003dcc:	aa28      	add	r2, sp, #160	; 0xa0
 8003dce:	4613      	mov	r3, r2
  for (int n = 0; n < NUM_FILTERS; n++) {
    in[n+NUM_FILTERS] = in[NUM_FILTERS-n-1];
 8003dd0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8003dd4:	f843 1b04 	str.w	r1, [r3], #4
  for (int n = 0; n < NUM_FILTERS; n++) {
 8003dd8:	42a3      	cmp	r3, r4
 8003dda:	d1f9      	bne.n	8003dd0 <apply_dct2+0x30>
  }
  arm_rfft_fast_f32(&S_DCT, in, out, 0);
 8003ddc:	2300      	movs	r3, #0
 8003dde:	4622      	mov	r2, r4
 8003de0:	4669      	mov	r1, sp
 8003de2:	480e      	ldr	r0, [pc, #56]	; (8003e1c <apply_dct2+0x7c>)
 8003de4:	f000 fe8a 	bl	8004afc <arm_rfft_fast_f32>
  arm_scale_f32 (out, 2.0, out, NUM_FILTERS*2);
 8003de8:	2250      	movs	r2, #80	; 0x50
 8003dea:	4621      	mov	r1, r4
 8003dec:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003df0:	4620      	mov	r0, r4
 8003df2:	f001 ff7b 	bl	8005cec <arm_scale_f32>
  arm_cmplx_mult_cmplx_f32(out, half_sample_shifter, out, NUM_FILTERS);
 8003df6:	2328      	movs	r3, #40	; 0x28
 8003df8:	4622      	mov	r2, r4
 8003dfa:	4909      	ldr	r1, [pc, #36]	; (8003e20 <apply_dct2+0x80>)
 8003dfc:	4620      	mov	r0, r4
 8003dfe:	f001 fd5f 	bl	80058c0 <arm_cmplx_mult_cmplx_f32>
 8003e02:	2300      	movs	r3, #0
  for (int n = 0; n < NUM_FILTERS; n++) {
    signal[n] = out[n*2];
 8003e04:	18e2      	adds	r2, r4, r3
 8003e06:	3308      	adds	r3, #8
 8003e08:	6812      	ldr	r2, [r2, #0]
 8003e0a:	f845 2b04 	str.w	r2, [r5], #4
  for (int n = 0; n < NUM_FILTERS; n++) {
 8003e0e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8003e12:	d1f7      	bne.n	8003e04 <apply_dct2+0x64>
  }
}
 8003e14:	f50d 7d21 	add.w	sp, sp, #644	; 0x284
 8003e18:	bd30      	pop	{r4, r5, pc}
 8003e1a:	bf00      	nop
 8003e1c:	2000408c 	.word	0x2000408c
 8003e20:	2000173c 	.word	0x2000173c

08003e24 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003e24:	b500      	push	{lr}
 8003e26:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e28:	2214      	movs	r2, #20
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	a803      	add	r0, sp, #12
 8003e2e:	f002 fb6b 	bl	8006508 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e32:	4b18      	ldr	r3, [pc, #96]	; (8003e94 <MX_GPIO_Init+0x70>)

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003e34:	4818      	ldr	r0, [pc, #96]	; (8003e98 <MX_GPIO_Init+0x74>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e38:	f042 0204 	orr.w	r2, r2, #4
 8003e3c:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e3e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e40:	f002 0204 	and.w	r2, r2, #4
 8003e44:	9200      	str	r2, [sp, #0]
 8003e46:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e4a:	f042 0201 	orr.w	r2, r2, #1
 8003e4e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e52:	f002 0201 	and.w	r2, r2, #1
 8003e56:	9201      	str	r2, [sp, #4]
 8003e58:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e5c:	f042 0202 	orr.w	r2, r2, #2
 8003e60:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	9302      	str	r3, [sp, #8]
 8003e6a:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = B1_Pin;
 8003e6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e70:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003e72:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003e74:	4b09      	ldr	r3, [pc, #36]	; (8003e9c <MX_GPIO_Init+0x78>)
 8003e76:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003e78:	f7fd fda4 	bl	80019c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	4611      	mov	r1, r2
 8003e80:	2028      	movs	r0, #40	; 0x28
 8003e82:	f7fd f921 	bl	80010c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003e86:	2028      	movs	r0, #40	; 0x28
 8003e88:	f7fd f952 	bl	8001130 <HAL_NVIC_EnableIRQ>

}
 8003e8c:	b009      	add	sp, #36	; 0x24
 8003e8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e92:	bf00      	nop
 8003e94:	40021000 	.word	0x40021000
 8003e98:	48000800 	.word	0x48000800
 8003e9c:	10210000 	.word	0x10210000

08003ea0 <uart_tx>:
  static int length = 0;
  static int idx = 0;

  static char uart_buf[NN * 2] = { 0.0f };

  if (cnt == 0) {
 8003ea0:	4b41      	ldr	r3, [pc, #260]	; (8003fa8 <uart_tx+0x108>)
bool uart_tx(float32_t *in, mode mode, bool dma_start) {
 8003ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (cnt == 0) {
 8003ea6:	681c      	ldr	r4, [r3, #0]
 8003ea8:	4d40      	ldr	r5, [pc, #256]	; (8003fac <uart_tx+0x10c>)
bool uart_tx(float32_t *in, mode mode, bool dma_start) {
 8003eaa:	4616      	mov	r6, r2
 8003eac:	4a40      	ldr	r2, [pc, #256]	; (8003fb0 <uart_tx+0x110>)
  if (cnt == 0) {
 8003eae:	2c00      	cmp	r4, #0
 8003eb0:	d149      	bne.n	8003f46 <uart_tx+0xa6>
    idx = 0;
 8003eb2:	602c      	str	r4, [r5, #0]

    switch (mode) {
 8003eb4:	1e4c      	subs	r4, r1, #1
 8003eb6:	2c04      	cmp	r4, #4
 8003eb8:	d843      	bhi.n	8003f42 <uart_tx+0xa2>
 8003eba:	e8df f004 	tbb	[pc, r4]
 8003ebe:	2503      	.short	0x2503
 8003ec0:	403b      	.short	0x403b
 8003ec2:	40          	.byte	0x40
 8003ec3:	00          	.byte	0x00

    case RAW_WAVE:
      length = NN;
 8003ec4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ec8:	6011      	str	r1, [r2, #0]
      cnt = 1;
 8003eca:	2101      	movs	r1, #1
 8003ecc:	6019      	str	r1, [r3, #0]
 8003ece:	f8d5 e000 	ldr.w	lr, [r5]
 8003ed2:	4f38      	ldr	r7, [pc, #224]	; (8003fb4 <uart_tx+0x114>)
    }
  }

  // Quantization: convert float into int
  if (mode == RAW_WAVE) {
    for (int n = 0; n < length; n++) {
 8003ed4:	6814      	ldr	r4, [r2, #0]
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	460a      	mov	r2, r1
 8003eda:	4477      	add	r7, lr
 8003edc:	42a2      	cmp	r2, r4
 8003ede:	db35      	blt.n	8003f4c <uart_tx+0xac>
 8003ee0:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8003ee4:	eb0e 0444 	add.w	r4, lr, r4, lsl #1
 8003ee8:	b101      	cbz	r1, 8003eec <uart_tx+0x4c>
 8003eea:	602c      	str	r4, [r5, #0]
      uart_buf[idx++] = (int8_t) in[n];
    }
  }

  // memory-to-peripheral DMA to UART
  if (--cnt == 0) {
 8003eec:	681c      	ldr	r4, [r3, #0]
 8003eee:	3c01      	subs	r4, #1
 8003ef0:	601c      	str	r4, [r3, #0]
 8003ef2:	2c00      	cmp	r4, #0
 8003ef4:	d14c      	bne.n	8003f90 <uart_tx+0xf0>
    HAL_UART_Transmit_DMA(&huart2, (uint8_t *) uart_buf, idx);
 8003ef6:	882a      	ldrh	r2, [r5, #0]
 8003ef8:	492e      	ldr	r1, [pc, #184]	; (8003fb4 <uart_tx+0x114>)
 8003efa:	482f      	ldr	r0, [pc, #188]	; (8003fb8 <uart_tx+0x118>)
 8003efc:	f7fe fe18 	bl	8002b30 <HAL_UART_Transmit_DMA>
    printing = false;
 8003f00:	4626      	mov	r6, r4
  } else {
    printing = true;
  }

  return printing;
}
 8003f02:	4630      	mov	r0, r6
 8003f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      length = NN / 2;
 8003f08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f0c:	6011      	str	r1, [r2, #0]
      cnt = 1;
 8003f0e:	2101      	movs	r1, #1
      cnt = 200;
 8003f10:	6019      	str	r1, [r3, #0]
    for (int n = 0; n < length; n++) {
 8003f12:	f8d2 e000 	ldr.w	lr, [r2]
      uart_buf[idx++] = (int8_t) in[n];
 8003f16:	4f27      	ldr	r7, [pc, #156]	; (8003fb4 <uart_tx+0x114>)
 8003f18:	682a      	ldr	r2, [r5, #0]
    for (int n = 0; n < length; n++) {
 8003f1a:	2400      	movs	r4, #0
 8003f1c:	4621      	mov	r1, r4
      uart_buf[idx++] = (int8_t) in[n];
 8003f1e:	4417      	add	r7, r2
    for (int n = 0; n < length; n++) {
 8003f20:	4571      	cmp	r1, lr
 8003f22:	db2b      	blt.n	8003f7c <uart_tx+0xdc>
 8003f24:	f1be 0f00 	cmp.w	lr, #0
 8003f28:	bfa8      	it	ge
 8003f2a:	4472      	addge	r2, lr
 8003f2c:	2c00      	cmp	r4, #0
 8003f2e:	d0dd      	beq.n	8003eec <uart_tx+0x4c>
 8003f30:	602a      	str	r2, [r5, #0]
 8003f32:	e7db      	b.n	8003eec <uart_tx+0x4c>
      length = NN / 2;
 8003f34:	f44f 7180 	mov.w	r1, #256	; 0x100
      length = NUM_FILTERS;
 8003f38:	6011      	str	r1, [r2, #0]
      cnt = 200;
 8003f3a:	21c8      	movs	r1, #200	; 0xc8
 8003f3c:	e7e8      	b.n	8003f10 <uart_tx+0x70>
      length = NUM_FILTERS;
 8003f3e:	2128      	movs	r1, #40	; 0x28
 8003f40:	e7fa      	b.n	8003f38 <uart_tx+0x98>
      length = 0;
 8003f42:	2400      	movs	r4, #0
 8003f44:	6014      	str	r4, [r2, #0]
  if (mode == RAW_WAVE) {
 8003f46:	2901      	cmp	r1, #1
 8003f48:	d1e3      	bne.n	8003f12 <uart_tx+0x72>
 8003f4a:	e7c0      	b.n	8003ece <uart_tx+0x2e>
 8003f4c:	4680      	mov	r8, r0
      uart_buf[idx++] = (uint8_t) (((int16_t) in[n]) >> 8);
 8003f4e:	ecf0 7a01 	vldmia	r0!, {s15}
 8003f52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
      uart_buf[idx++] = (uint8_t) (((int16_t) in[n] & 0x00ff));
 8003f56:	eb07 0c42 	add.w	ip, r7, r2, lsl #1
      uart_buf[idx++] = (uint8_t) (((int16_t) in[n]) >> 8);
 8003f5a:	ee17 1a90 	vmov	r1, s15
 8003f5e:	f341 2107 	sbfx	r1, r1, #8, #8
 8003f62:	f807 1012 	strb.w	r1, [r7, r2, lsl #1]
      uart_buf[idx++] = (uint8_t) (((int16_t) in[n] & 0x00ff));
 8003f66:	edd8 7a00 	vldr	s15, [r8]
 8003f6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    for (int n = 0; n < length; n++) {
 8003f6e:	3201      	adds	r2, #1
      uart_buf[idx++] = (uint8_t) (((int16_t) in[n] & 0x00ff));
 8003f70:	ee17 1a90 	vmov	r1, s15
 8003f74:	f88c 1001 	strb.w	r1, [ip, #1]
 8003f78:	2101      	movs	r1, #1
 8003f7a:	e7af      	b.n	8003edc <uart_tx+0x3c>
      uart_buf[idx++] = (int8_t) in[n];
 8003f7c:	ecf0 7a01 	vldmia	r0!, {s15}
 8003f80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f84:	ee17 4a90 	vmov	r4, s15
 8003f88:	547c      	strb	r4, [r7, r1]
    for (int n = 0; n < length; n++) {
 8003f8a:	3101      	adds	r1, #1
 8003f8c:	2401      	movs	r4, #1
 8003f8e:	e7c7      	b.n	8003f20 <uart_tx+0x80>
  } else if (dma_start) {
 8003f90:	b13e      	cbz	r6, 8003fa2 <uart_tx+0x102>
    HAL_UART_Transmit_DMA(&huart2, (uint8_t *) uart_buf, idx);
 8003f92:	882a      	ldrh	r2, [r5, #0]
 8003f94:	4907      	ldr	r1, [pc, #28]	; (8003fb4 <uart_tx+0x114>)
 8003f96:	4808      	ldr	r0, [pc, #32]	; (8003fb8 <uart_tx+0x118>)
 8003f98:	f7fe fdca 	bl	8002b30 <HAL_UART_Transmit_DMA>
    idx = 0;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	602b      	str	r3, [r5, #0]
 8003fa0:	e7af      	b.n	8003f02 <uart_tx+0x62>
    printing = true;
 8003fa2:	2601      	movs	r6, #1
 8003fa4:	e7ad      	b.n	8003f02 <uart_tx+0x62>
 8003fa6:	bf00      	nop
 8003fa8:	20003a18 	.word	0x20003a18
 8003fac:	20003a20 	.word	0x20003a20
 8003fb0:	20003a24 	.word	0x20003a24
 8003fb4:	20003a2d 	.word	0x20003a2d
 8003fb8:	20004160 	.word	0x20004160

08003fbc <dsp>:

/*
 * DSP pipeline
 */
void dsp(float32_t *s1, mode mode) {
 8003fbc:	b570      	push	{r4, r5, r6, lr}
 8003fbe:	460e      	mov	r6, r1
 8003fc0:	4604      	mov	r4, r0

  uint32_t start = 0;
  uint32_t end = 0;

  start = HAL_GetTick();
 8003fc2:	f7fd f85b 	bl	800107c <HAL_GetTick>
 8003fc6:	4605      	mov	r5, r0

  apply_ac_coupling(s1);  // remove DC
 8003fc8:	4620      	mov	r0, r4
 8003fca:	f7ff fe47 	bl	8003c5c <apply_ac_coupling>

  if (mode >= FFT) {
 8003fce:	2e01      	cmp	r6, #1
 8003fd0:	d912      	bls.n	8003ff8 <dsp+0x3c>
    apply_hann(s1);
 8003fd2:	4620      	mov	r0, r4
 8003fd4:	f7ff fe64 	bl	8003ca0 <apply_hann>
    apply_fft(s1);
 8003fd8:	4620      	mov	r0, r4
 8003fda:	f7ff fe69 	bl	8003cb0 <apply_fft>
    apply_psd_logscale(s1);
 8003fde:	4620      	mov	r0, r4
 8003fe0:	f7ff feb6 	bl	8003d50 <apply_psd_logscale>
  }
  if (mode >= MEL_SPECTROGRAM) {
 8003fe4:	2e03      	cmp	r6, #3
 8003fe6:	d907      	bls.n	8003ff8 <dsp+0x3c>
    apply_filterbank(s1);
 8003fe8:	4620      	mov	r0, r4
 8003fea:	f7ff fe77 	bl	8003cdc <apply_filterbank>
  }
  if (mode >= MFCC) {
 8003fee:	2e04      	cmp	r6, #4
 8003ff0:	d002      	beq.n	8003ff8 <dsp+0x3c>
    apply_dct2(s1);
 8003ff2:	4620      	mov	r0, r4
 8003ff4:	f7ff fed4 	bl	8003da0 <apply_dct2>
  }

  end = HAL_GetTick();
 8003ff8:	f7fd f840 	bl	800107c <HAL_GetTick>
  elapsed_time = end - start;
 8003ffc:	4b01      	ldr	r3, [pc, #4]	; (8004004 <dsp+0x48>)
 8003ffe:	1b40      	subs	r0, r0, r5
 8004000:	6018      	str	r0, [r3, #0]
 8004002:	bd70      	pop	{r4, r5, r6, pc}
 8004004:	20003a1c 	.word	0x20003a1c

08004008 <overlap_dsp>:
 *       [a1|b0]      b(1/2) ... 13.2msec
 *          [b0|b1]   b(2/2) ... 13.2msec
 * --- overlap dsp -------------
 *             :
 */
void overlap_dsp(float32_t *buf, mode mode, pre_emphasis_mode pre_emphasis) {
 8004008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800400a:	f6ad 0d04 	subw	sp, sp, #2052	; 0x804
 800400e:	4607      	mov	r7, r0
 8004010:	4616      	mov	r6, r2
 8004012:	460d      	mov	r5, r1

  float32_t signal[NN] = { 0.0f };
 8004014:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004018:	2100      	movs	r1, #0
 800401a:	4668      	mov	r0, sp
 800401c:	f002 fa74 	bl	8006508 <memset>

  arm_copy_f32(buf, signal, NN);
 8004020:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004024:	4669      	mov	r1, sp
 8004026:	4638      	mov	r0, r7
 8004028:	f000 fc82 	bl	8004930 <arm_copy_f32>
  if (pre_emphasis == NORMAL) {
 800402c:	2e01      	cmp	r6, #1
 800402e:	d12a      	bne.n	8004086 <overlap_dsp+0x7e>
    apply_pre_emphasis(signal);
 8004030:	4668      	mov	r0, sp
 8004032:	f7ff fdff 	bl	8003c34 <apply_pre_emphasis>
  } else if (pre_emphasis == WEAK) {
    apply_weak_pre_emphasis(signal);
  }
  dsp(signal, mode);  // (1/2)
  if (printing) {
 8004036:	4c1a      	ldr	r4, [pc, #104]	; (80040a0 <overlap_dsp+0x98>)
  dsp(signal, mode);  // (1/2)
 8004038:	4629      	mov	r1, r5
 800403a:	4668      	mov	r0, sp
 800403c:	f7ff ffbe 	bl	8003fbc <dsp>
  if (printing) {
 8004040:	7823      	ldrb	r3, [r4, #0]
 8004042:	b12b      	cbz	r3, 8004050 <overlap_dsp+0x48>
    printing = uart_tx(signal, mode, false);  // false: UART output pending
 8004044:	2200      	movs	r2, #0
 8004046:	4629      	mov	r1, r5
 8004048:	4668      	mov	r0, sp
 800404a:	f7ff ff29 	bl	8003ea0 <uart_tx>
 800404e:	7020      	strb	r0, [r4, #0]
  }

  arm_copy_f32(buf + NN_HALF, signal, NN);
 8004050:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004054:	4669      	mov	r1, sp
 8004056:	f507 6080 	add.w	r0, r7, #1024	; 0x400
 800405a:	f000 fc69 	bl	8004930 <arm_copy_f32>
  if (pre_emphasis == NORMAL) {
 800405e:	2e01      	cmp	r6, #1
 8004060:	d117      	bne.n	8004092 <overlap_dsp+0x8a>
    apply_pre_emphasis(signal);
 8004062:	4668      	mov	r0, sp
 8004064:	f7ff fde6 	bl	8003c34 <apply_pre_emphasis>
  } else if (pre_emphasis == WEAK) {
    apply_weak_pre_emphasis(signal);
  }
  dsp(signal, mode);  // (2/2)
 8004068:	4629      	mov	r1, r5
 800406a:	4668      	mov	r0, sp
 800406c:	f7ff ffa6 	bl	8003fbc <dsp>
  if (printing) {
 8004070:	7823      	ldrb	r3, [r4, #0]
 8004072:	b12b      	cbz	r3, 8004080 <overlap_dsp+0x78>
    printing = uart_tx(signal, mode, true);  // true: UART output
 8004074:	2201      	movs	r2, #1
 8004076:	4629      	mov	r1, r5
 8004078:	4668      	mov	r0, sp
 800407a:	f7ff ff11 	bl	8003ea0 <uart_tx>
 800407e:	7020      	strb	r0, [r4, #0]
  }

}
 8004080:	f60d 0d04 	addw	sp, sp, #2052	; 0x804
 8004084:	bdf0      	pop	{r4, r5, r6, r7, pc}
  } else if (pre_emphasis == WEAK) {
 8004086:	2e02      	cmp	r6, #2
 8004088:	d1d5      	bne.n	8004036 <overlap_dsp+0x2e>
    apply_weak_pre_emphasis(signal);
 800408a:	4668      	mov	r0, sp
 800408c:	f7ff fddc 	bl	8003c48 <apply_weak_pre_emphasis>
 8004090:	e7d1      	b.n	8004036 <overlap_dsp+0x2e>
  } else if (pre_emphasis == WEAK) {
 8004092:	2e02      	cmp	r6, #2
 8004094:	d1e8      	bne.n	8004068 <overlap_dsp+0x60>
    apply_weak_pre_emphasis(signal);
 8004096:	4668      	mov	r0, sp
 8004098:	f7ff fdd6 	bl	8003c48 <apply_weak_pre_emphasis>
 800409c:	e7e4      	b.n	8004068 <overlap_dsp+0x60>
 800409e:	bf00      	nop
 80040a0:	20003a2c 	.word	0x20003a2c

080040a4 <dump>:

/*
 * Dump debug info
 */
void dump(void) {
 80040a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (debug_output != DISABLED) {
 80040a8:	4c19      	ldr	r4, [pc, #100]	; (8004110 <dump+0x6c>)
 80040aa:	7823      	ldrb	r3, [r4, #0]
 80040ac:	b13b      	cbz	r3, 80040be <dump+0x1a>
    switch (debug_output) {
 80040ae:	7823      	ldrb	r3, [r4, #0]
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d005      	beq.n	80040c2 <dump+0x1e>
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d022      	beq.n	8004100 <dump+0x5c>
      printf("mode: %d, elapsed_time: %lu(msec)\n", output_mode, elapsed_time);
      break;
    default:
      break;
    }
    debug_output = DISABLED;
 80040ba:	2300      	movs	r3, #0
 80040bc:	7023      	strb	r3, [r4, #0]
 80040be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040c2:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8004124 <dump+0x80>
          printf("%.3f,", filterbank[m][n]);
 80040c6:	f8df 9060 	ldr.w	r9, [pc, #96]	; 8004128 <dump+0x84>
    switch (debug_output) {
 80040ca:	2500      	movs	r5, #0
 80040cc:	eb05 0708 	add.w	r7, r5, r8
void dump(void) {
 80040d0:	2600      	movs	r6, #0
          printf("%.3f,", filterbank[m][n]);
 80040d2:	f857 0b04 	ldr.w	r0, [r7], #4
 80040d6:	f7fc fa97 	bl	8000608 <__aeabi_f2d>
        for (int n = 0; n < FILTER_LENGTH; n++) {
 80040da:	3601      	adds	r6, #1
          printf("%.3f,", filterbank[m][n]);
 80040dc:	4602      	mov	r2, r0
 80040de:	460b      	mov	r3, r1
 80040e0:	4648      	mov	r0, r9
 80040e2:	f002 fe85 	bl	8006df0 <iprintf>
        for (int n = 0; n < FILTER_LENGTH; n++) {
 80040e6:	2e20      	cmp	r6, #32
 80040e8:	d1f3      	bne.n	80040d2 <dump+0x2e>
        printf("\n");
 80040ea:	200a      	movs	r0, #10
 80040ec:	3580      	adds	r5, #128	; 0x80
 80040ee:	f002 fe97 	bl	8006e20 <putchar>
      for (int m = 0; m < NUM_FILTERS + 2; m++) {
 80040f2:	f5b5 5fa8 	cmp.w	r5, #5376	; 0x1500
 80040f6:	d1e9      	bne.n	80040cc <dump+0x28>
      printf("e\n");
 80040f8:	4806      	ldr	r0, [pc, #24]	; (8004114 <dump+0x70>)
 80040fa:	f002 ff01 	bl	8006f00 <puts>
 80040fe:	e7dc      	b.n	80040ba <dump+0x16>
      printf("mode: %d, elapsed_time: %lu(msec)\n", output_mode, elapsed_time);
 8004100:	4b05      	ldr	r3, [pc, #20]	; (8004118 <dump+0x74>)
 8004102:	4806      	ldr	r0, [pc, #24]	; (800411c <dump+0x78>)
 8004104:	7819      	ldrb	r1, [r3, #0]
 8004106:	4b06      	ldr	r3, [pc, #24]	; (8004120 <dump+0x7c>)
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	f002 fe71 	bl	8006df0 <iprintf>
 800410e:	e7d4      	b.n	80040ba <dump+0x16>
 8004110:	20000012 	.word	0x20000012
 8004114:	0800a5d7 	.word	0x0800a5d7
 8004118:	20000013 	.word	0x20000013
 800411c:	0800a5d9 	.word	0x0800a5d9
 8004120:	20003a1c 	.word	0x20003a1c
 8004124:	20000238 	.word	0x20000238
 8004128:	0800a5d1 	.word	0x0800a5d1

0800412c <apply_beam_forming>:

/*
 * Apply beam forming
 */
pre_emphasis_mode apply_beam_forming(float32_t *signal, int32_t *l, int32_t *r,
    beam_forming mode, int direction) {
 800412c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800412e:	9e05      	ldr	r6, [sp, #20]

  pre_emphasis_mode pre_emphasis;

  switch (mode) {
 8004130:	2b03      	cmp	r3, #3
 8004132:	d81c      	bhi.n	800416e <apply_beam_forming+0x42>
 8004134:	e8df f003 	tbb	[pc, r3]
 8004138:	6a5b2802 	.word	0x6a5b2802
 800413c:	1d17      	adds	r7, r2, #4
 800413e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8004142:	f602 0204 	addw	r2, r2, #2052	; 0x804
  case BROADSIDE:
    for (uint32_t n = 0; n < NN; n++) {
      signal[n] = (float32_t) (l[n + direction] >> 9)
          + (float32_t) (r[n + 2] >> 9);
 8004146:	f857 4f04 	ldr.w	r4, [r7, #4]!
      signal[n] = (float32_t) (l[n + direction] >> 9)
 800414a:	f851 5b04 	ldr.w	r5, [r1], #4
          + (float32_t) (r[n + 2] >> 9);
 800414e:	1264      	asrs	r4, r4, #9
 8004150:	ee07 4a90 	vmov	s15, r4
      signal[n] = (float32_t) (l[n + direction] >> 9)
 8004154:	126c      	asrs	r4, r5, #9
          + (float32_t) (r[n + 2] >> 9);
 8004156:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      signal[n] = (float32_t) (l[n + direction] >> 9)
 800415a:	ee07 4a90 	vmov	s15, r4
 800415e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (uint32_t n = 0; n < NN; n++) {
 8004162:	42ba      	cmp	r2, r7
          + (float32_t) (r[n + 2] >> 9);
 8004164:	ee77 7a27 	vadd.f32	s15, s14, s15
      signal[n] = (float32_t) (l[n + direction] >> 9)
 8004168:	ece0 7a01 	vstmia	r0!, {s15}
    for (uint32_t n = 0; n < NN; n++) {
 800416c:	d1eb      	bne.n	8004146 <apply_beam_forming+0x1a>
      signal[n] = (float32_t) (r[n + 2] >> 9);
    }
    break;
  }

  if (pre_emphasis_enabled) {
 800416e:	4a30      	ldr	r2, [pc, #192]	; (8004230 <apply_beam_forming+0x104>)
 8004170:	7812      	ldrb	r2, [r2, #0]
 8004172:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 8004176:	2a00      	cmp	r2, #0
 8004178:	d058      	beq.n	800422c <apply_beam_forming+0x100>
    if (mode == ENDFIRE && direction != 2) {
 800417a:	2b01      	cmp	r3, #1
 800417c:	d155      	bne.n	800422a <apply_beam_forming+0xfe>
      pre_emphasis = WEAK;
 800417e:	2e02      	cmp	r6, #2
 8004180:	bf0c      	ite	eq
 8004182:	2001      	moveq	r0, #1
 8004184:	2002      	movne	r0, #2
 8004186:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (direction != 2) {
 8004188:	2e02      	cmp	r6, #2
 800418a:	f101 0404 	add.w	r4, r1, #4
 800418e:	f601 0104 	addw	r1, r1, #2052	; 0x804
 8004192:	d016      	beq.n	80041c2 <apply_beam_forming+0x96>
 8004194:	eb02 0286 	add.w	r2, r2, r6, lsl #2
        signal[n] = (float32_t) (l[n + 2] >> 9)
 8004198:	f854 5f04 	ldr.w	r5, [r4, #4]!
            - (float32_t) (r[n + direction] >> 9);
 800419c:	f852 7b04 	ldr.w	r7, [r2], #4
        signal[n] = (float32_t) (l[n + 2] >> 9)
 80041a0:	126d      	asrs	r5, r5, #9
 80041a2:	ee07 5a90 	vmov	s15, r5
            - (float32_t) (r[n + direction] >> 9);
 80041a6:	127d      	asrs	r5, r7, #9
        signal[n] = (float32_t) (l[n + 2] >> 9)
 80041a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
            - (float32_t) (r[n + direction] >> 9);
 80041ac:	ee07 5a90 	vmov	s15, r5
 80041b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      for (uint32_t n = 0; n < NN; n++) {
 80041b4:	42a1      	cmp	r1, r4
            - (float32_t) (r[n + direction] >> 9);
 80041b6:	ee77 7a67 	vsub.f32	s15, s14, s15
        signal[n] = (float32_t) (l[n + 2] >> 9)
 80041ba:	ece0 7a01 	vstmia	r0!, {s15}
      for (uint32_t n = 0; n < NN; n++) {
 80041be:	d1eb      	bne.n	8004198 <apply_beam_forming+0x6c>
 80041c0:	e7d5      	b.n	800416e <apply_beam_forming+0x42>
 80041c2:	3204      	adds	r2, #4
        signal[n] = (float32_t) (l[n + 2] >> 9) + (float32_t) (r[n + 2] >> 9);
 80041c4:	f854 5f04 	ldr.w	r5, [r4, #4]!
 80041c8:	126d      	asrs	r5, r5, #9
 80041ca:	ee07 5a90 	vmov	s15, r5
 80041ce:	f852 5f04 	ldr.w	r5, [r2, #4]!
 80041d2:	126d      	asrs	r5, r5, #9
 80041d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80041d8:	ee07 5a90 	vmov	s15, r5
 80041dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      for (uint32_t n = 0; n < NN; n++) {
 80041e0:	42a1      	cmp	r1, r4
        signal[n] = (float32_t) (l[n + 2] >> 9) + (float32_t) (r[n + 2] >> 9);
 80041e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041e6:	ece0 7a01 	vstmia	r0!, {s15}
      for (uint32_t n = 0; n < NN; n++) {
 80041ea:	d1eb      	bne.n	80041c4 <apply_beam_forming+0x98>
 80041ec:	e7bf      	b.n	800416e <apply_beam_forming+0x42>
 80041ee:	1d0c      	adds	r4, r1, #4
 80041f0:	f601 0104 	addw	r1, r1, #2052	; 0x804
      signal[n] = (float32_t) (l[n + 2] >> 9);
 80041f4:	f854 2f04 	ldr.w	r2, [r4, #4]!
 80041f8:	1252      	asrs	r2, r2, #9
 80041fa:	ee07 2a90 	vmov	s15, r2
 80041fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (uint32_t n = 0; n < NN; n++) {
 8004202:	428c      	cmp	r4, r1
      signal[n] = (float32_t) (l[n + 2] >> 9);
 8004204:	ece0 7a01 	vstmia	r0!, {s15}
    for (uint32_t n = 0; n < NN; n++) {
 8004208:	d1f4      	bne.n	80041f4 <apply_beam_forming+0xc8>
 800420a:	e7b0      	b.n	800416e <apply_beam_forming+0x42>
 800420c:	1d14      	adds	r4, r2, #4
 800420e:	f602 0204 	addw	r2, r2, #2052	; 0x804
      signal[n] = (float32_t) (r[n + 2] >> 9);
 8004212:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8004216:	1249      	asrs	r1, r1, #9
 8004218:	ee07 1a90 	vmov	s15, r1
 800421c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (uint32_t n = 0; n < NN; n++) {
 8004220:	4294      	cmp	r4, r2
      signal[n] = (float32_t) (r[n + 2] >> 9);
 8004222:	ece0 7a01 	vstmia	r0!, {s15}
    for (uint32_t n = 0; n < NN; n++) {
 8004226:	d1f4      	bne.n	8004212 <apply_beam_forming+0xe6>
 8004228:	e7a1      	b.n	800416e <apply_beam_forming+0x42>
    } else {
      pre_emphasis = NORMAL;
 800422a:	2001      	movs	r0, #1
    }
  } else {
    pre_emphasis = NO_EMPHASIS;
  }
  return pre_emphasis;
}
 800422c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800422e:	bf00      	nop
 8004230:	20000014 	.word	0x20000014

08004234 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004234:	b500      	push	{lr}
 8004236:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004238:	2244      	movs	r2, #68	; 0x44
 800423a:	2100      	movs	r1, #0
 800423c:	a805      	add	r0, sp, #20
 800423e:	f002 f963 	bl	8006508 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004242:	2214      	movs	r2, #20
 8004244:	2100      	movs	r1, #0
 8004246:	4668      	mov	r0, sp
 8004248:	f002 f95e 	bl	8006508 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 800424c:	2288      	movs	r2, #136	; 0x88
 800424e:	2100      	movs	r1, #0
 8004250:	a816      	add	r0, sp, #88	; 0x58
 8004252:	f002 f959 	bl	8006508 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004256:	f44f 7280 	mov.w	r2, #256	; 0x100
 800425a:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800425c:	2210      	movs	r2, #16
 800425e:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004260:	2201      	movs	r2, #1
 8004262:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8004264:	220a      	movs	r2, #10
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004266:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 10;
 8004268:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800426a:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800426c:	2207      	movs	r2, #7
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800426e:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004270:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004272:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004274:	9213      	str	r2, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004276:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004278:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800427a:	f7fd fd5f 	bl	8001d3c <HAL_RCC_OscConfig>
 800427e:	b100      	cbz	r0, 8004282 <SystemClock_Config+0x4e>
 8004280:	e7fe      	b.n	8004280 <SystemClock_Config+0x4c>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
      | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004282:	220f      	movs	r2, #15
 8004284:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004286:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004288:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800428a:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800428c:	2104      	movs	r1, #4
 800428e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004290:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8004294:	f7fd ff78 	bl	8002188 <HAL_RCC_ClockConfig>
 8004298:	b100      	cbz	r0, 800429c <SystemClock_Config+0x68>
 800429a:	e7fe      	b.n	800429a <SystemClock_Config+0x66>
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 800429c:	4b08      	ldr	r3, [pc, #32]	; (80042c0 <SystemClock_Config+0x8c>)
      | RCC_PERIPHCLK_DFSDM1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800429e:	9025      	str	r0, [sp, #148]	; 0x94
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80042a0:	9036      	str	r0, [sp, #216]	; 0xd8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80042a2:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 80042a4:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80042a6:	f7fe f931 	bl	800250c <HAL_RCCEx_PeriphCLKConfig>
 80042aa:	b100      	cbz	r0, 80042ae <SystemClock_Config+0x7a>
 80042ac:	e7fe      	b.n	80042ac <SystemClock_Config+0x78>
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) {
 80042ae:	f44f 7000 	mov.w	r0, #512	; 0x200
 80042b2:	f7fd fc77 	bl	8001ba4 <HAL_PWREx_ControlVoltageScaling>
 80042b6:	b100      	cbz	r0, 80042ba <SystemClock_Config+0x86>
 80042b8:	e7fe      	b.n	80042b8 <SystemClock_Config+0x84>
    Error_Handler();
  }
}
 80042ba:	b039      	add	sp, #228	; 0xe4
 80042bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80042c0:	00010002 	.word	0x00010002

080042c4 <main>:
int main(void) {
 80042c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80042c8:	f5ad 5d70 	sub.w	sp, sp, #15360	; 0x3c00
 80042cc:	b08d      	sub	sp, #52	; 0x34
  int32_t input_buf_r[NN * 2 + 5] = { 0 };
 80042ce:	f50d 50e0 	add.w	r0, sp, #7168	; 0x1c00
 80042d2:	f241 0214 	movw	r2, #4116	; 0x1014
 80042d6:	2100      	movs	r1, #0
 80042d8:	3008      	adds	r0, #8
 80042da:	f002 f915 	bl	8006508 <memset>
  int32_t input_buf_l[NN * 2 + 5] = { 0 };
 80042de:	f50d 5030 	add.w	r0, sp, #11264	; 0x2c00
 80042e2:	f241 0214 	movw	r2, #4116	; 0x1014
 80042e6:	2100      	movs	r1, #0
  volatile uint16_t dac_out_buf_a[NN * 2] = { 0 };
 80042e8:	ac02      	add	r4, sp, #8
  int32_t input_buf_l[NN * 2 + 5] = { 0 };
 80042ea:	301c      	adds	r0, #28
 80042ec:	f002 f90c 	bl	8006508 <memset>
  volatile uint16_t dac_out_buf_b[NN * 2] = { 0 };
 80042f0:	f60d 0508 	addw	r5, sp, #2056	; 0x808
  volatile uint16_t dac_out_buf_a[NN * 2] = { 0 };
 80042f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80042f8:	2100      	movs	r1, #0
 80042fa:	4620      	mov	r0, r4
 80042fc:	f002 f904 	bl	8006508 <memset>
  volatile uint16_t dac_out_buf_b[NN * 2] = { 0 };
 8004300:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004304:	2100      	movs	r1, #0
 8004306:	4628      	mov	r0, r5
 8004308:	f002 f8fe 	bl	8006508 <memset>
  float32_t signal_buf[NN + NN / 2] = { 0.0f };  // NN/2 overlap
 800430c:	f50d 5080 	add.w	r0, sp, #4096	; 0x1000
 8004310:	2100      	movs	r1, #0
 8004312:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004316:	3008      	adds	r0, #8
 8004318:	f002 f8f6 	bl	8006508 <memset>
      / hdfsdm1_filter0.Init.FilterParam.Oversampling
 800431c:	4e84      	ldr	r6, [pc, #528]	; (8004530 <main+0x26c>)
  HAL_Init();
 800431e:	f7fc fe8f 	bl	8001040 <HAL_Init>
  SystemClock_Config();
 8004322:	f7ff ff87 	bl	8004234 <SystemClock_Config>
  MX_GPIO_Init();
 8004326:	f7ff fd7d 	bl	8003e24 <MX_GPIO_Init>
  MX_DMA_Init();
 800432a:	f7ff fa35 	bl	8003798 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800432e:	f000 fa45 	bl	80047bc <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8004332:	f7ff f851 	bl	80033d8 <MX_DAC1_Init>
  MX_TIM6_Init();
 8004336:	f000 fa09 	bl	800474c <MX_TIM6_Init>
  MX_DFSDM1_Init();
 800433a:	f7ff f8eb 	bl	8003514 <MX_DFSDM1_Init>
  f_s = SystemCoreClock / hdfsdm1_channel2.Init.OutputClock.Divider
 800433e:	4b7d      	ldr	r3, [pc, #500]	; (8004534 <main+0x270>)
 8004340:	4a7d      	ldr	r2, [pc, #500]	; (8004538 <main+0x274>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68d2      	ldr	r2, [r2, #12]
 8004346:	fbb3 f3f2 	udiv	r3, r3, r2
      / hdfsdm1_filter0.Init.FilterParam.Oversampling
 800434a:	6a32      	ldr	r2, [r6, #32]
 800434c:	fbb3 f3f2 	udiv	r3, r3, r2
      / hdfsdm1_filter0.Init.FilterParam.IntOversampling;
 8004350:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8004352:	fbb3 f3f2 	udiv	r3, r3, r2
 8004356:	ee00 3a10 	vmov	s0, r3
  init_dsp(f_s);
 800435a:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 800435e:	f7ff fc1f 	bl	8003ba0 <init_dsp>
  HAL_TIM_Base_Start(&htim6);
 8004362:	4876      	ldr	r0, [pc, #472]	; (800453c <main+0x278>)
 8004364:	f7fe faba 	bl	80028dc <HAL_TIM_Base_Start>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) dac_out_buf_a, NN * 2,
 8004368:	2700      	movs	r7, #0
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800436a:	2100      	movs	r1, #0
 800436c:	4874      	ldr	r0, [pc, #464]	; (8004540 <main+0x27c>)
 800436e:	f7fc ff14 	bl	800119a <HAL_DAC_Start>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) dac_out_buf_a, NN * 2,
 8004372:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004376:	4622      	mov	r2, r4
 8004378:	4639      	mov	r1, r7
 800437a:	9700      	str	r7, [sp, #0]
 800437c:	4870      	ldr	r0, [pc, #448]	; (8004540 <main+0x27c>)
 800437e:	f7fc ff35 	bl	80011ec <HAL_DAC_Start_DMA>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8004382:	2110      	movs	r1, #16
 8004384:	486e      	ldr	r0, [pc, #440]	; (8004540 <main+0x27c>)
 8004386:	f7fc ff08 	bl	800119a <HAL_DAC_Start>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_2, (uint32_t*) dac_out_buf_b, NN * 2,
 800438a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800438e:	462a      	mov	r2, r5
 8004390:	2110      	movs	r1, #16
 8004392:	9700      	str	r7, [sp, #0]
 8004394:	486a      	ldr	r0, [pc, #424]	; (8004540 <main+0x27c>)
 8004396:	f7fc ff29 	bl	80011ec <HAL_DAC_Start_DMA>
  HAL_Delay(1);
 800439a:	2001      	movs	r0, #1
 800439c:	f7fc fe74 	bl	8001088 <HAL_Delay>
  if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, input_buf_r + 5,
 80043a0:	f50d 53e1 	add.w	r3, sp, #7200	; 0x1c20
 80043a4:	3310      	adds	r3, #16
 80043a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80043aa:	f1a3 0114 	sub.w	r1, r3, #20
 80043ae:	4630      	mov	r0, r6
 80043b0:	f7fd f9a6 	bl	8001700 <HAL_DFSDM_FilterRegularStart_DMA>
 80043b4:	b100      	cbz	r0, 80043b8 <main+0xf4>
 80043b6:	e7fe      	b.n	80043b6 <main+0xf2>
  if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter1, input_buf_l + 5,
 80043b8:	f50d 5130 	add.w	r1, sp, #11264	; 0x2c00
 80043bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80043c0:	3130      	adds	r1, #48	; 0x30
 80043c2:	4860      	ldr	r0, [pc, #384]	; (8004544 <main+0x280>)
 80043c4:	f7fd f99c 	bl	8001700 <HAL_DFSDM_FilterRegularStart_DMA>
 80043c8:	b100      	cbz	r0, 80043cc <main+0x108>
 80043ca:	e7fe      	b.n	80043ca <main+0x106>
  HAL_UART_Receive_IT(&huart2, rxbuf, 1);
 80043cc:	2201      	movs	r2, #1
 80043ce:	495e      	ldr	r1, [pc, #376]	; (8004548 <main+0x284>)
 80043d0:	485e      	ldr	r0, [pc, #376]	; (800454c <main+0x288>)
    if (new_pcm_data_l_a) {  // 1st half of the buffer
 80043d2:	4e5f      	ldr	r6, [pc, #380]	; (8004550 <main+0x28c>)
      pre_emphasis = apply_beam_forming(signal_buf + NN_HALF, input_buf_l, input_buf_r,
 80043d4:	4f5f      	ldr	r7, [pc, #380]	; (8004554 <main+0x290>)
  HAL_UART_Receive_IT(&huart2, rxbuf, 1);
 80043d6:	f7fe fb57 	bl	8002a88 <HAL_UART_Receive_IT>
 80043da:	46b1      	mov	r9, r6
    if (new_pcm_data_l_a) {  // 1st half of the buffer
 80043dc:	7833      	ldrb	r3, [r6, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d040      	beq.n	8004464 <main+0x1a0>
      arm_copy_f32(signal_buf + NN, signal_buf, NN_HALF);
 80043e2:	f50d 5381 	add.w	r3, sp, #4128	; 0x1020
 80043e6:	3310      	adds	r3, #16
 80043e8:	f50d 5180 	add.w	r1, sp, #4096	; 0x1000
 80043ec:	f503 60fb 	add.w	r0, r3, #2008	; 0x7d8
 80043f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80043f4:	3108      	adds	r1, #8
 80043f6:	f000 fa9b 	bl	8004930 <arm_copy_f32>
      pre_emphasis = apply_beam_forming(signal_buf + NN_HALF, input_buf_l, input_buf_r,
 80043fa:	4a57      	ldr	r2, [pc, #348]	; (8004558 <main+0x294>)
 80043fc:	783b      	ldrb	r3, [r7, #0]
 80043fe:	7812      	ldrb	r2, [r2, #0]
 8004400:	9200      	str	r2, [sp, #0]
 8004402:	f50d 5081 	add.w	r0, sp, #4128	; 0x1020
 8004406:	f50d 52e0 	add.w	r2, sp, #7168	; 0x1c00
 800440a:	f50d 5130 	add.w	r1, sp, #11264	; 0x2c00
 800440e:	3010      	adds	r0, #16
 8004410:	3208      	adds	r2, #8
 8004412:	311c      	adds	r1, #28
 8004414:	f500 7076 	add.w	r0, r0, #984	; 0x3d8
 8004418:	f7ff fe88 	bl	800412c <apply_beam_forming>
      overlap_dsp(signal_buf, output_mode, pre_emphasis);
 800441c:	4b4f      	ldr	r3, [pc, #316]	; (800455c <main+0x298>)
 800441e:	4602      	mov	r2, r0
 8004420:	f50d 5080 	add.w	r0, sp, #4096	; 0x1000
 8004424:	7819      	ldrb	r1, [r3, #0]
 8004426:	3008      	adds	r0, #8
 8004428:	f7ff fdee 	bl	8004008 <overlap_dsp>
 800442c:	f50d 5180 	add.w	r1, sp, #4096	; 0x1000
 8004430:	3108      	adds	r1, #8
      for (uint32_t n = 0; n < NN; n++) {
 8004432:	2200      	movs	r2, #0
        dac_out_buf_a[n] = (uint16_t) (((int32_t) signal_buf[n] >> 4) + 2048); // 12bit quantization
 8004434:	ecf1 7a01 	vldmia	r1!, {s15}
 8004438:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800443c:	ee17 3a90 	vmov	r3, s15
 8004440:	111b      	asrs	r3, r3, #4
 8004442:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004446:	b29b      	uxth	r3, r3
 8004448:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
        dac_out_buf_b[n] = dac_out_buf_a[n];
 800444c:	f834 3012 	ldrh.w	r3, [r4, r2, lsl #1]
 8004450:	b29b      	uxth	r3, r3
 8004452:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
      for (uint32_t n = 0; n < NN; n++) {
 8004456:	3201      	adds	r2, #1
 8004458:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800445c:	d1ea      	bne.n	8004434 <main+0x170>
      new_pcm_data_l_a = false;
 800445e:	2300      	movs	r3, #0
 8004460:	f889 3000 	strb.w	r3, [r9]
    if (new_pcm_data_l_b) {  // 2nd half of the buffer
 8004464:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 8004560 <main+0x29c>
 8004468:	f898 3000 	ldrb.w	r3, [r8]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d05b      	beq.n	8004528 <main+0x264>
 8004470:	2300      	movs	r3, #0
 8004472:	009a      	lsls	r2, r3, #2
        input_buf_l[n] = input_buf_l[NN_DOUBLE + n];
 8004474:	f50d 5130 	add.w	r1, sp, #11264	; 0x2c00
 8004478:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800447c:	311c      	adds	r1, #28
 800447e:	f50d 5030 	add.w	r0, sp, #11264	; 0x2c00
 8004482:	301c      	adds	r0, #28
 8004484:	5889      	ldr	r1, [r1, r2]
 8004486:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        input_buf_r[n] = input_buf_r[NN_DOUBLE + n];
 800448a:	f50d 51e0 	add.w	r1, sp, #7168	; 0x1c00
 800448e:	3108      	adds	r1, #8
 8004490:	588a      	ldr	r2, [r1, r2]
 8004492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (int n = 0; n < 5; n++) {
 8004496:	3301      	adds	r3, #1
 8004498:	2b05      	cmp	r3, #5
 800449a:	d1ea      	bne.n	8004472 <main+0x1ae>
      arm_copy_f32(signal_buf + NN, signal_buf, NN_HALF);
 800449c:	f50d 5381 	add.w	r3, sp, #4128	; 0x1020
 80044a0:	3310      	adds	r3, #16
 80044a2:	f50d 5180 	add.w	r1, sp, #4096	; 0x1000
 80044a6:	f503 60fb 	add.w	r0, r3, #2008	; 0x7d8
 80044aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044ae:	3108      	adds	r1, #8
 80044b0:	f000 fa3e 	bl	8004930 <arm_copy_f32>
      pre_emphasis = apply_beam_forming(signal_buf + NN_HALF, input_buf_l + NN,
 80044b4:	4a28      	ldr	r2, [pc, #160]	; (8004558 <main+0x294>)
 80044b6:	783b      	ldrb	r3, [r7, #0]
 80044b8:	7812      	ldrb	r2, [r2, #0]
 80044ba:	9200      	str	r2, [sp, #0]
 80044bc:	f50d 5130 	add.w	r1, sp, #11264	; 0x2c00
 80044c0:	f50d 52e1 	add.w	r2, sp, #7200	; 0x1c20
 80044c4:	f50d 5081 	add.w	r0, sp, #4128	; 0x1020
 80044c8:	3210      	adds	r2, #16
 80044ca:	3130      	adds	r1, #48	; 0x30
 80044cc:	3010      	adds	r0, #16
 80044ce:	f502 62fb 	add.w	r2, r2, #2008	; 0x7d8
 80044d2:	f201 71ec 	addw	r1, r1, #2028	; 0x7ec
 80044d6:	f500 7076 	add.w	r0, r0, #984	; 0x3d8
 80044da:	f7ff fe27 	bl	800412c <apply_beam_forming>
      overlap_dsp(signal_buf, output_mode, pre_emphasis);
 80044de:	4b1f      	ldr	r3, [pc, #124]	; (800455c <main+0x298>)
 80044e0:	4602      	mov	r2, r0
 80044e2:	f50d 5080 	add.w	r0, sp, #4096	; 0x1000
 80044e6:	7819      	ldrb	r1, [r3, #0]
 80044e8:	3008      	adds	r0, #8
 80044ea:	f7ff fd8d 	bl	8004008 <overlap_dsp>
 80044ee:	f50d 5180 	add.w	r1, sp, #4096	; 0x1000
 80044f2:	3108      	adds	r1, #8
 80044f4:	f44f 7200 	mov.w	r2, #512	; 0x200
            (uint16_t) (((int32_t) signal_buf[n] >> 4) + 2048); // 12bit quantization
 80044f8:	ecf1 7a01 	vldmia	r1!, {s15}
 80044fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004500:	ee17 3a90 	vmov	r3, s15
 8004504:	111b      	asrs	r3, r3, #4
 8004506:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800450a:	b29b      	uxth	r3, r3
        dac_out_buf_a[n_nn] =
 800450c:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
        dac_out_buf_b[n_nn] = dac_out_buf_a[n_nn];
 8004510:	f834 3012 	ldrh.w	r3, [r4, r2, lsl #1]
 8004514:	b29b      	uxth	r3, r3
 8004516:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
 800451a:	3201      	adds	r2, #1
      for (uint32_t n = 0; n < NN; n++) {
 800451c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004520:	d1ea      	bne.n	80044f8 <main+0x234>
      new_pcm_data_l_b = false;
 8004522:	2300      	movs	r3, #0
 8004524:	f888 3000 	strb.w	r3, [r8]
    dump();
 8004528:	f7ff fdbc 	bl	80040a4 <dump>
    if (new_pcm_data_l_a) {  // 1st half of the buffer
 800452c:	e756      	b.n	80043dc <main+0x118>
 800452e:	bf00      	nop
 8004530:	20003ee4 	.word	0x20003ee4
 8004534:	20000018 	.word	0x20000018
 8004538:	20004054 	.word	0x20004054
 800453c:	200040d8 	.word	0x200040d8
 8004540:	20003e40 	.word	0x20003e40
 8004544:	20004000 	.word	0x20004000
 8004548:	200040d4 	.word	0x200040d4
 800454c:	20004160 	.word	0x20004160
 8004550:	20003a28 	.word	0x20003a28
 8004554:	20000011 	.word	0x20000011
 8004558:	20000010 	.word	0x20000010
 800455c:	20000013 	.word	0x20000013
 8004560:	20003a29 	.word	0x20003a29

08004564 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
 * @param  hdfsdm_filter DFSDM filter handle.
 * @retval None
 */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(
    DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
  if (!new_pcm_data_l_a && (hdfsdm_filter == &hdfsdm1_filter0)) {
 8004564:	4b05      	ldr	r3, [pc, #20]	; (800457c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x18>)
 8004566:	781a      	ldrb	r2, [r3, #0]
 8004568:	b922      	cbnz	r2, 8004574 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x10>
 800456a:	4a05      	ldr	r2, [pc, #20]	; (8004580 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1c>)
 800456c:	4290      	cmp	r0, r2
    new_pcm_data_l_a = true;  // ready for 1st half of the buffer
 800456e:	bf04      	itt	eq
 8004570:	2201      	moveq	r2, #1
 8004572:	701a      	strbeq	r2, [r3, #0]
  }
  if (!new_pcm_data_r_a && (hdfsdm_filter == &hdfsdm1_filter1)) {
 8004574:	4b03      	ldr	r3, [pc, #12]	; (8004584 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x20>)
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	20003a28 	.word	0x20003a28
 8004580:	20003ee4 	.word	0x20003ee4
 8004584:	20003a2a 	.word	0x20003a2a

08004588 <HAL_DFSDM_FilterRegConvCpltCallback>:
 * @param  hdfsdm_filter : DFSDM filter handle.
 * @retval None
 */
void HAL_DFSDM_FilterRegConvCpltCallback(
    DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
  if (!new_pcm_data_l_b && (hdfsdm_filter == &hdfsdm1_filter0)) {
 8004588:	4b05      	ldr	r3, [pc, #20]	; (80045a0 <HAL_DFSDM_FilterRegConvCpltCallback+0x18>)
 800458a:	781a      	ldrb	r2, [r3, #0]
 800458c:	b922      	cbnz	r2, 8004598 <HAL_DFSDM_FilterRegConvCpltCallback+0x10>
 800458e:	4a05      	ldr	r2, [pc, #20]	; (80045a4 <HAL_DFSDM_FilterRegConvCpltCallback+0x1c>)
 8004590:	4290      	cmp	r0, r2
    new_pcm_data_l_b = true;  // ready for 2nd half of the buffer
 8004592:	bf04      	itt	eq
 8004594:	2201      	moveq	r2, #1
 8004596:	701a      	strbeq	r2, [r3, #0]
  }
  if (!new_pcm_data_r_b && (hdfsdm_filter == &hdfsdm1_filter1)) {
 8004598:	4b03      	ldr	r3, [pc, #12]	; (80045a8 <HAL_DFSDM_FilterRegConvCpltCallback+0x20>)
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	20003a29 	.word	0x20003a29
 80045a4:	20003ee4 	.word	0x20003ee4
 80045a8:	20003a2b 	.word	0x20003a2b

080045ac <_write>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
int _write(int file, char *ptr, int len) {
 80045ac:	b510      	push	{r4, lr}
  HAL_UART_Transmit(&huart2, (uint8_t *) ptr, (uint16_t) len, 0xFFFFFFFF);
 80045ae:	f04f 33ff 	mov.w	r3, #4294967295
int _write(int file, char *ptr, int len) {
 80045b2:	4614      	mov	r4, r2
  HAL_UART_Transmit(&huart2, (uint8_t *) ptr, (uint16_t) len, 0xFFFFFFFF);
 80045b4:	4802      	ldr	r0, [pc, #8]	; (80045c0 <_write+0x14>)
 80045b6:	b292      	uxth	r2, r2
 80045b8:	f7fe fe51 	bl	800325e <HAL_UART_Transmit>
  return len;
}
 80045bc:	4620      	mov	r0, r4
 80045be:	bd10      	pop	{r4, pc}
 80045c0:	20004160 	.word	0x20004160

080045c4 <HAL_GPIO_EXTI_Callback>:

//  (This func is commented out: for a debug purpose only)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80045c4:	4770      	bx	lr
	...

080045c8 <HAL_UART_RxCpltCallback>:
 * One-byte command reception from an application processor
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
  char cmd;

  cmd = rxbuf[0];
 80045c8:	4b23      	ldr	r3, [pc, #140]	; (8004658 <HAL_UART_RxCpltCallback+0x90>)
 80045ca:	781b      	ldrb	r3, [r3, #0]

  switch (cmd) {
 80045cc:	2b63      	cmp	r3, #99	; 0x63
 80045ce:	d036      	beq.n	800463e <HAL_UART_RxCpltCallback+0x76>
 80045d0:	d815      	bhi.n	80045fe <HAL_UART_RxCpltCallback+0x36>
 80045d2:	2b52      	cmp	r3, #82	; 0x52
 80045d4:	d037      	beq.n	8004646 <HAL_UART_RxCpltCallback+0x7e>
 80045d6:	d80a      	bhi.n	80045ee <HAL_UART_RxCpltCallback+0x26>
 80045d8:	2b4c      	cmp	r3, #76	; 0x4c
 80045da:	d02b      	beq.n	8004634 <HAL_UART_RxCpltCallback+0x6c>
 80045dc:	2b50      	cmp	r3, #80	; 0x50
 80045de:	d021      	beq.n	8004624 <HAL_UART_RxCpltCallback+0x5c>
    debug_output = ELAPSED_TIME;
    break;

    // The others
  default:
    output_mode = (mode) (cmd - 0x30);
 80045e0:	4a1e      	ldr	r2, [pc, #120]	; (800465c <HAL_UART_RxCpltCallback+0x94>)
 80045e2:	3b30      	subs	r3, #48	; 0x30
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	7013      	strb	r3, [r2, #0]
    printing = true;
 80045e8:	2201      	movs	r2, #1
 80045ea:	4b1d      	ldr	r3, [pc, #116]	; (8004660 <HAL_UART_RxCpltCallback+0x98>)
 80045ec:	e01c      	b.n	8004628 <HAL_UART_RxCpltCallback+0x60>
  switch (cmd) {
 80045ee:	2b5d      	cmp	r3, #93	; 0x5d
 80045f0:	d02e      	beq.n	8004650 <HAL_UART_RxCpltCallback+0x88>
 80045f2:	2b62      	cmp	r3, #98	; 0x62
 80045f4:	d029      	beq.n	800464a <HAL_UART_RxCpltCallback+0x82>
 80045f6:	2b5b      	cmp	r3, #91	; 0x5b
 80045f8:	d1f2      	bne.n	80045e0 <HAL_UART_RxCpltCallback+0x18>
    beam_forming_mode = LEFT_MIC_ONLY;
 80045fa:	2202      	movs	r2, #2
 80045fc:	e026      	b.n	800464c <HAL_UART_RxCpltCallback+0x84>
  switch (cmd) {
 80045fe:	2b6c      	cmp	r3, #108	; 0x6c
 8004600:	d01b      	beq.n	800463a <HAL_UART_RxCpltCallback+0x72>
 8004602:	d807      	bhi.n	8004614 <HAL_UART_RxCpltCallback+0x4c>
 8004604:	2b65      	cmp	r3, #101	; 0x65
 8004606:	f04f 0201 	mov.w	r2, #1
 800460a:	d01f      	beq.n	800464c <HAL_UART_RxCpltCallback+0x84>
 800460c:	2b66      	cmp	r3, #102	; 0x66
 800460e:	d1e7      	bne.n	80045e0 <HAL_UART_RxCpltCallback+0x18>
    debug_output = ELAPSED_TIME;
 8004610:	4b14      	ldr	r3, [pc, #80]	; (8004664 <HAL_UART_RxCpltCallback+0x9c>)
 8004612:	e009      	b.n	8004628 <HAL_UART_RxCpltCallback+0x60>
  switch (cmd) {
 8004614:	2b72      	cmp	r3, #114	; 0x72
 8004616:	d014      	beq.n	8004642 <HAL_UART_RxCpltCallback+0x7a>
 8004618:	2b74      	cmp	r3, #116	; 0x74
 800461a:	d01b      	beq.n	8004654 <HAL_UART_RxCpltCallback+0x8c>
 800461c:	2b70      	cmp	r3, #112	; 0x70
 800461e:	d1df      	bne.n	80045e0 <HAL_UART_RxCpltCallback+0x18>
    pre_emphasis_enabled = false;
 8004620:	2200      	movs	r2, #0
 8004622:	e000      	b.n	8004626 <HAL_UART_RxCpltCallback+0x5e>
    pre_emphasis_enabled = true;
 8004624:	2201      	movs	r2, #1
    pre_emphasis_enabled = false;
 8004626:	4b10      	ldr	r3, [pc, #64]	; (8004668 <HAL_UART_RxCpltCallback+0xa0>)
    printing = true;
 8004628:	701a      	strb	r2, [r3, #0]
    break;
  }

  HAL_UART_Receive_IT(&huart2, rxbuf, 1);
 800462a:	490b      	ldr	r1, [pc, #44]	; (8004658 <HAL_UART_RxCpltCallback+0x90>)
 800462c:	480f      	ldr	r0, [pc, #60]	; (800466c <HAL_UART_RxCpltCallback+0xa4>)
 800462e:	2201      	movs	r2, #1
 8004630:	f7fe ba2a 	b.w	8002a88 <HAL_UART_Receive_IT>
    angle = LEFT2;
 8004634:	2200      	movs	r2, #0
    angle = RIGHT2;
 8004636:	4b0e      	ldr	r3, [pc, #56]	; (8004670 <HAL_UART_RxCpltCallback+0xa8>)
 8004638:	e7f6      	b.n	8004628 <HAL_UART_RxCpltCallback+0x60>
    angle = LEFT;
 800463a:	2201      	movs	r2, #1
 800463c:	e7fb      	b.n	8004636 <HAL_UART_RxCpltCallback+0x6e>
    angle = CENTER;
 800463e:	2202      	movs	r2, #2
 8004640:	e7f9      	b.n	8004636 <HAL_UART_RxCpltCallback+0x6e>
    angle = RIGHT;
 8004642:	2203      	movs	r2, #3
 8004644:	e7f7      	b.n	8004636 <HAL_UART_RxCpltCallback+0x6e>
    angle = RIGHT2;
 8004646:	2204      	movs	r2, #4
 8004648:	e7f5      	b.n	8004636 <HAL_UART_RxCpltCallback+0x6e>
    beam_forming_mode = BROADSIDE;
 800464a:	2200      	movs	r2, #0
    beam_forming_mode = RIGHT_MIC_ONLY;
 800464c:	4b09      	ldr	r3, [pc, #36]	; (8004674 <HAL_UART_RxCpltCallback+0xac>)
 800464e:	e7eb      	b.n	8004628 <HAL_UART_RxCpltCallback+0x60>
 8004650:	2203      	movs	r2, #3
 8004652:	e7fb      	b.n	800464c <HAL_UART_RxCpltCallback+0x84>
    debug_output = ELAPSED_TIME;
 8004654:	2202      	movs	r2, #2
 8004656:	e7db      	b.n	8004610 <HAL_UART_RxCpltCallback+0x48>
 8004658:	200040d4 	.word	0x200040d4
 800465c:	20000013 	.word	0x20000013
 8004660:	20003a2c 	.word	0x20003a2c
 8004664:	20000012 	.word	0x20000012
 8004668:	20000014 	.word	0x20000014
 800466c:	20004160 	.word	0x20004160
 8004670:	20000010 	.word	0x20000010
 8004674:	20000011 	.word	0x20000011

08004678 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004678:	e7fe      	b.n	8004678 <Error_Handler>
	...

0800467c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800467c:	4b0a      	ldr	r3, [pc, #40]	; (80046a8 <HAL_MspInit+0x2c>)
 800467e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004680:	f042 0201 	orr.w	r2, r2, #1
 8004684:	661a      	str	r2, [r3, #96]	; 0x60
 8004686:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8004688:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800468a:	f002 0201 	and.w	r2, r2, #1
 800468e:	9200      	str	r2, [sp, #0]
 8004690:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004692:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004694:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004698:	659a      	str	r2, [r3, #88]	; 0x58
 800469a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800469c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046a0:	9301      	str	r3, [sp, #4]
 80046a2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046a4:	b002      	add	sp, #8
 80046a6:	4770      	bx	lr
 80046a8:	40021000 	.word	0x40021000

080046ac <SVC_Handler>:
 80046ac:	4770      	bx	lr

080046ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80046ae:	4770      	bx	lr

080046b0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80046b0:	f7fc bcdc 	b.w	800106c <HAL_IncTick>

080046b4 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80046b4:	4801      	ldr	r0, [pc, #4]	; (80046bc <DMA1_Channel3_IRQHandler+0x8>)
 80046b6:	f7fd b93b 	b.w	8001930 <HAL_DMA_IRQHandler>
 80046ba:	bf00      	nop
 80046bc:	20003e54 	.word	0x20003e54

080046c0 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 80046c0:	4801      	ldr	r0, [pc, #4]	; (80046c8 <DMA1_Channel4_IRQHandler+0x8>)
 80046c2:	f7fd b935 	b.w	8001930 <HAL_DMA_IRQHandler>
 80046c6:	bf00      	nop
 80046c8:	20003fb8 	.word	0x20003fb8

080046cc <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt1);
 80046cc:	4801      	ldr	r0, [pc, #4]	; (80046d4 <DMA1_Channel5_IRQHandler+0x8>)
 80046ce:	f7fd b92f 	b.w	8001930 <HAL_DMA_IRQHandler>
 80046d2:	bf00      	nop
 80046d4:	20003f70 	.word	0x20003f70

080046d8 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80046d8:	4801      	ldr	r0, [pc, #4]	; (80046e0 <DMA1_Channel7_IRQHandler+0x8>)
 80046da:	f7fd b929 	b.w	8001930 <HAL_DMA_IRQHandler>
 80046de:	bf00      	nop
 80046e0:	20004118 	.word	0x20004118

080046e4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80046e4:	4801      	ldr	r0, [pc, #4]	; (80046ec <USART2_IRQHandler+0x8>)
 80046e6:	f7fe bafd 	b.w	8002ce4 <HAL_UART_IRQHandler>
 80046ea:	bf00      	nop
 80046ec:	20004160 	.word	0x20004160

080046f0 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80046f0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80046f4:	f7fd ba42 	b.w	8001b7c <HAL_GPIO_EXTI_IRQHandler>

080046f8 <DMA2_Channel5_IRQHandler>:
void DMA2_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 80046f8:	4801      	ldr	r0, [pc, #4]	; (8004700 <DMA2_Channel5_IRQHandler+0x8>)
 80046fa:	f7fd b919 	b.w	8001930 <HAL_DMA_IRQHandler>
 80046fe:	bf00      	nop
 8004700:	20003e9c 	.word	0x20003e9c

08004704 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004704:	490f      	ldr	r1, [pc, #60]	; (8004744 <SystemInit+0x40>)
 8004706:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800470a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800470e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004712:	4b0d      	ldr	r3, [pc, #52]	; (8004748 <SystemInit+0x44>)
 8004714:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004716:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8004718:	f042 0201 	orr.w	r2, r2, #1
 800471c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 800471e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8004726:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800472a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800472c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004730:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004738:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800473a:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800473c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004740:	608b      	str	r3, [r1, #8]
 8004742:	4770      	bx	lr
 8004744:	e000ed00 	.word	0xe000ed00
 8004748:	40021000 	.word	0x40021000

0800474c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800474c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
 800474e:	480f      	ldr	r0, [pc, #60]	; (800478c <MX_TIM6_Init+0x40>)
 8004750:	4b0f      	ldr	r3, [pc, #60]	; (8004790 <MX_TIM6_Init+0x44>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004752:	2400      	movs	r4, #0
  htim6.Init.Prescaler = 0;
 8004754:	e880 0018 	stmia.w	r0, {r3, r4}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 4095;
 8004758:	f640 73ff 	movw	r3, #4095	; 0xfff
 800475c:	60c3      	str	r3, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800475e:	2380      	movs	r3, #128	; 0x80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004760:	9401      	str	r4, [sp, #4]
 8004762:	9402      	str	r4, [sp, #8]
 8004764:	9403      	str	r4, [sp, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004766:	6084      	str	r4, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004768:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800476a:	f7fe f937 	bl	80029dc <HAL_TIM_Base_Init>
 800476e:	b108      	cbz	r0, 8004774 <MX_TIM6_Init+0x28>
  {
    Error_Handler();
 8004770:	f7ff ff82 	bl	8004678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004774:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004776:	a901      	add	r1, sp, #4
 8004778:	4804      	ldr	r0, [pc, #16]	; (800478c <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800477a:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800477c:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800477e:	f7fe f947 	bl	8002a10 <HAL_TIMEx_MasterConfigSynchronization>
 8004782:	b108      	cbz	r0, 8004788 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8004784:	f7ff ff78 	bl	8004678 <Error_Handler>
  }

}
 8004788:	b004      	add	sp, #16
 800478a:	bd10      	pop	{r4, pc}
 800478c:	200040d8 	.word	0x200040d8
 8004790:	40001000 	.word	0x40001000

08004794 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM6)
 8004794:	6802      	ldr	r2, [r0, #0]
 8004796:	4b08      	ldr	r3, [pc, #32]	; (80047b8 <HAL_TIM_Base_MspInit+0x24>)
 8004798:	429a      	cmp	r2, r3
{
 800479a:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM6)
 800479c:	d10a      	bne.n	80047b4 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800479e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80047a2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80047a4:	f042 0210 	orr.w	r2, r2, #16
 80047a8:	659a      	str	r2, [r3, #88]	; 0x58
 80047aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ac:	f003 0310 	and.w	r3, r3, #16
 80047b0:	9301      	str	r3, [sp, #4]
 80047b2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80047b4:	b002      	add	sp, #8
 80047b6:	4770      	bx	lr
 80047b8:	40001000 	.word	0x40001000

080047bc <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80047bc:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 80047be:	480c      	ldr	r0, [pc, #48]	; (80047f0 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 460800;
 80047c0:	4b0c      	ldr	r3, [pc, #48]	; (80047f4 <MX_USART2_UART_Init+0x38>)
 80047c2:	f44f 2ee1 	mov.w	lr, #460800	; 0x70800
 80047c6:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80047ca:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80047cc:	2300      	movs	r3, #0
 80047ce:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80047d0:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80047d2:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80047d4:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047d6:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80047d8:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80047da:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80047dc:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80047de:	f7fe fdc7 	bl	8003370 <HAL_UART_Init>
 80047e2:	b118      	cbz	r0, 80047ec <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 80047e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80047e8:	f7ff bf46 	b.w	8004678 <Error_Handler>
 80047ec:	bd08      	pop	{r3, pc}
 80047ee:	bf00      	nop
 80047f0:	20004160 	.word	0x20004160
 80047f4:	40004400 	.word	0x40004400

080047f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80047f8:	b570      	push	{r4, r5, r6, lr}
 80047fa:	4605      	mov	r5, r0
 80047fc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047fe:	2214      	movs	r2, #20
 8004800:	2100      	movs	r1, #0
 8004802:	a803      	add	r0, sp, #12
 8004804:	f001 fe80 	bl	8006508 <memset>
  if(uartHandle->Instance==USART2)
 8004808:	682a      	ldr	r2, [r5, #0]
 800480a:	4b22      	ldr	r3, [pc, #136]	; (8004894 <HAL_UART_MspInit+0x9c>)
 800480c:	429a      	cmp	r2, r3
 800480e:	d13e      	bne.n	800488e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004810:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004814:	2602      	movs	r6, #2
    __HAL_RCC_USART2_CLK_ENABLE();
 8004816:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8004818:	4c1f      	ldr	r4, [pc, #124]	; (8004898 <HAL_UART_MspInit+0xa0>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800481a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800481e:	659a      	str	r2, [r3, #88]	; 0x58
 8004820:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004822:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004826:	9201      	str	r2, [sp, #4]
 8004828:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800482a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800482c:	f042 0201 	orr.w	r2, r2, #1
 8004830:	64da      	str	r2, [r3, #76]	; 0x4c
 8004832:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004834:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	9302      	str	r3, [sp, #8]
 800483c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800483e:	230c      	movs	r3, #12
 8004840:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004842:	2303      	movs	r3, #3
 8004844:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004846:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800484a:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800484c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800484e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004850:	f7fd f8b8 	bl	80019c4 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8004854:	4b11      	ldr	r3, [pc, #68]	; (800489c <HAL_UART_MspInit+0xa4>)
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8004856:	e884 0048 	stmia.w	r4, {r3, r6}
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800485a:	2310      	movs	r3, #16
 800485c:	60a3      	str	r3, [r4, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800485e:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004860:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004862:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004864:	60e3      	str	r3, [r4, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004866:	6122      	str	r2, [r4, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004868:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800486a:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800486c:	61e3      	str	r3, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800486e:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004870:	f7fc ff96 	bl	80017a0 <HAL_DMA_Init>
 8004874:	b108      	cbz	r0, 800487a <HAL_UART_MspInit+0x82>
    {
      Error_Handler();
 8004876:	f7ff feff 	bl	8004678 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800487a:	2200      	movs	r2, #0
 800487c:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800487e:	66ac      	str	r4, [r5, #104]	; 0x68
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004880:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004882:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004884:	f7fc fc20 	bl	80010c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004888:	2026      	movs	r0, #38	; 0x26
 800488a:	f7fc fc51 	bl	8001130 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800488e:	b008      	add	sp, #32
 8004890:	bd70      	pop	{r4, r5, r6, pc}
 8004892:	bf00      	nop
 8004894:	40004400 	.word	0x40004400
 8004898:	20004118 	.word	0x20004118
 800489c:	40020080 	.word	0x40020080

080048a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80048a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80048d8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80048a4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80048a6:	e003      	b.n	80048b0 <LoopCopyDataInit>

080048a8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80048a8:	4b0c      	ldr	r3, [pc, #48]	; (80048dc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80048aa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80048ac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80048ae:	3104      	adds	r1, #4

080048b0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80048b0:	480b      	ldr	r0, [pc, #44]	; (80048e0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80048b2:	4b0c      	ldr	r3, [pc, #48]	; (80048e4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80048b4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80048b6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80048b8:	d3f6      	bcc.n	80048a8 <CopyDataInit>
	ldr	r2, =_sbss
 80048ba:	4a0b      	ldr	r2, [pc, #44]	; (80048e8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80048bc:	e002      	b.n	80048c4 <LoopFillZerobss>

080048be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80048be:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80048c0:	f842 3b04 	str.w	r3, [r2], #4

080048c4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80048c4:	4b09      	ldr	r3, [pc, #36]	; (80048ec <LoopForever+0x16>)
	cmp	r2, r3
 80048c6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80048c8:	d3f9      	bcc.n	80048be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80048ca:	f7ff ff1b 	bl	8004704 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80048ce:	f001 fdf7 	bl	80064c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80048d2:	f7ff fcf7 	bl	80042c4 <main>

080048d6 <LoopForever>:

LoopForever:
    b LoopForever
 80048d6:	e7fe      	b.n	80048d6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80048d8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80048dc:	0801e5c0 	.word	0x0801e5c0
	ldr	r0, =_sdata
 80048e0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80048e4:	200001f0 	.word	0x200001f0
	ldr	r2, =_sbss
 80048e8:	200001f0 	.word	0x200001f0
	ldr	r3, = _ebss
 80048ec:	200041dc 	.word	0x200041dc

080048f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80048f0:	e7fe      	b.n	80048f0 <ADC1_2_IRQHandler>
	...

080048f4 <arm_fill_f32>:
 80048f4:	b410      	push	{r4}
 80048f6:	088c      	lsrs	r4, r1, #2
 80048f8:	d010      	beq.n	800491c <arm_fill_f32+0x28>
 80048fa:	f100 0310 	add.w	r3, r0, #16
 80048fe:	4622      	mov	r2, r4
 8004900:	3a01      	subs	r2, #1
 8004902:	ed03 0a04 	vstr	s0, [r3, #-16]
 8004906:	ed03 0a03 	vstr	s0, [r3, #-12]
 800490a:	ed03 0a02 	vstr	s0, [r3, #-8]
 800490e:	ed03 0a01 	vstr	s0, [r3, #-4]
 8004912:	f103 0310 	add.w	r3, r3, #16
 8004916:	d1f3      	bne.n	8004900 <arm_fill_f32+0xc>
 8004918:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800491c:	f011 0103 	ands.w	r1, r1, #3
 8004920:	d003      	beq.n	800492a <arm_fill_f32+0x36>
 8004922:	3901      	subs	r1, #1
 8004924:	eca0 0a01 	vstmia	r0!, {s0}
 8004928:	d1fb      	bne.n	8004922 <arm_fill_f32+0x2e>
 800492a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800492e:	4770      	bx	lr

08004930 <arm_copy_f32>:
 8004930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004934:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8004938:	d01e      	beq.n	8004978 <arm_copy_f32+0x48>
 800493a:	f100 0410 	add.w	r4, r0, #16
 800493e:	f101 0310 	add.w	r3, r1, #16
 8004942:	4645      	mov	r5, r8
 8004944:	f854 cc10 	ldr.w	ip, [r4, #-16]
 8004948:	f854 ec0c 	ldr.w	lr, [r4, #-12]
 800494c:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8004950:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8004954:	f843 6c04 	str.w	r6, [r3, #-4]
 8004958:	3d01      	subs	r5, #1
 800495a:	f843 cc10 	str.w	ip, [r3, #-16]
 800495e:	f843 ec0c 	str.w	lr, [r3, #-12]
 8004962:	f843 7c08 	str.w	r7, [r3, #-8]
 8004966:	f104 0410 	add.w	r4, r4, #16
 800496a:	f103 0310 	add.w	r3, r3, #16
 800496e:	d1e9      	bne.n	8004944 <arm_copy_f32+0x14>
 8004970:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8004974:	4440      	add	r0, r8
 8004976:	4441      	add	r1, r8
 8004978:	f012 0203 	ands.w	r2, r2, #3
 800497c:	d005      	beq.n	800498a <arm_copy_f32+0x5a>
 800497e:	f850 3b04 	ldr.w	r3, [r0], #4
 8004982:	f841 3b04 	str.w	r3, [r1], #4
 8004986:	3a01      	subs	r2, #1
 8004988:	d1f9      	bne.n	800497e <arm_copy_f32+0x4e>
 800498a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800498e:	bf00      	nop

08004990 <arm_mean_f32>:
 8004990:	b430      	push	{r4, r5}
 8004992:	088d      	lsrs	r5, r1, #2
 8004994:	eddf 7a17 	vldr	s15, [pc, #92]	; 80049f4 <arm_mean_f32+0x64>
 8004998:	d018      	beq.n	80049cc <arm_mean_f32+0x3c>
 800499a:	f100 0310 	add.w	r3, r0, #16
 800499e:	462c      	mov	r4, r5
 80049a0:	ed13 7a04 	vldr	s14, [r3, #-16]
 80049a4:	ed53 5a03 	vldr	s11, [r3, #-12]
 80049a8:	ed13 6a02 	vldr	s12, [r3, #-8]
 80049ac:	ed53 6a01 	vldr	s13, [r3, #-4]
 80049b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049b4:	3c01      	subs	r4, #1
 80049b6:	ee77 7a25 	vadd.f32	s15, s14, s11
 80049ba:	f103 0310 	add.w	r3, r3, #16
 80049be:	ee77 7a86 	vadd.f32	s15, s15, s12
 80049c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049c6:	d1eb      	bne.n	80049a0 <arm_mean_f32+0x10>
 80049c8:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 80049cc:	f011 0303 	ands.w	r3, r1, #3
 80049d0:	d005      	beq.n	80049de <arm_mean_f32+0x4e>
 80049d2:	ecb0 7a01 	vldmia	r0!, {s14}
 80049d6:	3b01      	subs	r3, #1
 80049d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80049dc:	d1f9      	bne.n	80049d2 <arm_mean_f32+0x42>
 80049de:	ee07 1a10 	vmov	s14, r1
 80049e2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80049e6:	bc30      	pop	{r4, r5}
 80049e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80049ec:	edc2 6a00 	vstr	s13, [r2]
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	00000000 	.word	0x00000000

080049f8 <arm_rfft_fast_init_f32>:
 80049f8:	084b      	lsrs	r3, r1, #1
 80049fa:	2b80      	cmp	r3, #128	; 0x80
 80049fc:	b410      	push	{r4}
 80049fe:	8201      	strh	r1, [r0, #16]
 8004a00:	8003      	strh	r3, [r0, #0]
 8004a02:	d046      	beq.n	8004a92 <arm_rfft_fast_init_f32+0x9a>
 8004a04:	d916      	bls.n	8004a34 <arm_rfft_fast_init_f32+0x3c>
 8004a06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a0a:	d03c      	beq.n	8004a86 <arm_rfft_fast_init_f32+0x8e>
 8004a0c:	d928      	bls.n	8004a60 <arm_rfft_fast_init_f32+0x68>
 8004a0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a12:	d01f      	beq.n	8004a54 <arm_rfft_fast_init_f32+0x5c>
 8004a14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a18:	d112      	bne.n	8004a40 <arm_rfft_fast_init_f32+0x48>
 8004a1a:	4920      	ldr	r1, [pc, #128]	; (8004a9c <arm_rfft_fast_init_f32+0xa4>)
 8004a1c:	4a20      	ldr	r2, [pc, #128]	; (8004aa0 <arm_rfft_fast_init_f32+0xa8>)
 8004a1e:	4b21      	ldr	r3, [pc, #132]	; (8004aa4 <arm_rfft_fast_init_f32+0xac>)
 8004a20:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8004a24:	8184      	strh	r4, [r0, #12]
 8004a26:	6081      	str	r1, [r0, #8]
 8004a28:	6042      	str	r2, [r0, #4]
 8004a2a:	6143      	str	r3, [r0, #20]
 8004a2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a30:	2000      	movs	r0, #0
 8004a32:	4770      	bx	lr
 8004a34:	2b20      	cmp	r3, #32
 8004a36:	d01c      	beq.n	8004a72 <arm_rfft_fast_init_f32+0x7a>
 8004a38:	2b40      	cmp	r3, #64	; 0x40
 8004a3a:	d006      	beq.n	8004a4a <arm_rfft_fast_init_f32+0x52>
 8004a3c:	2b10      	cmp	r3, #16
 8004a3e:	d01d      	beq.n	8004a7c <arm_rfft_fast_init_f32+0x84>
 8004a40:	f04f 30ff 	mov.w	r0, #4294967295
 8004a44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	2438      	movs	r4, #56	; 0x38
 8004a4c:	4916      	ldr	r1, [pc, #88]	; (8004aa8 <arm_rfft_fast_init_f32+0xb0>)
 8004a4e:	4a17      	ldr	r2, [pc, #92]	; (8004aac <arm_rfft_fast_init_f32+0xb4>)
 8004a50:	4b17      	ldr	r3, [pc, #92]	; (8004ab0 <arm_rfft_fast_init_f32+0xb8>)
 8004a52:	e7e7      	b.n	8004a24 <arm_rfft_fast_init_f32+0x2c>
 8004a54:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8004a58:	4916      	ldr	r1, [pc, #88]	; (8004ab4 <arm_rfft_fast_init_f32+0xbc>)
 8004a5a:	4a17      	ldr	r2, [pc, #92]	; (8004ab8 <arm_rfft_fast_init_f32+0xc0>)
 8004a5c:	4b17      	ldr	r3, [pc, #92]	; (8004abc <arm_rfft_fast_init_f32+0xc4>)
 8004a5e:	e7e1      	b.n	8004a24 <arm_rfft_fast_init_f32+0x2c>
 8004a60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a64:	d1ec      	bne.n	8004a40 <arm_rfft_fast_init_f32+0x48>
 8004a66:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8004a6a:	4915      	ldr	r1, [pc, #84]	; (8004ac0 <arm_rfft_fast_init_f32+0xc8>)
 8004a6c:	4a15      	ldr	r2, [pc, #84]	; (8004ac4 <arm_rfft_fast_init_f32+0xcc>)
 8004a6e:	4b16      	ldr	r3, [pc, #88]	; (8004ac8 <arm_rfft_fast_init_f32+0xd0>)
 8004a70:	e7d8      	b.n	8004a24 <arm_rfft_fast_init_f32+0x2c>
 8004a72:	2430      	movs	r4, #48	; 0x30
 8004a74:	4915      	ldr	r1, [pc, #84]	; (8004acc <arm_rfft_fast_init_f32+0xd4>)
 8004a76:	4a16      	ldr	r2, [pc, #88]	; (8004ad0 <arm_rfft_fast_init_f32+0xd8>)
 8004a78:	4b16      	ldr	r3, [pc, #88]	; (8004ad4 <arm_rfft_fast_init_f32+0xdc>)
 8004a7a:	e7d3      	b.n	8004a24 <arm_rfft_fast_init_f32+0x2c>
 8004a7c:	2414      	movs	r4, #20
 8004a7e:	4916      	ldr	r1, [pc, #88]	; (8004ad8 <arm_rfft_fast_init_f32+0xe0>)
 8004a80:	4a16      	ldr	r2, [pc, #88]	; (8004adc <arm_rfft_fast_init_f32+0xe4>)
 8004a82:	4b17      	ldr	r3, [pc, #92]	; (8004ae0 <arm_rfft_fast_init_f32+0xe8>)
 8004a84:	e7ce      	b.n	8004a24 <arm_rfft_fast_init_f32+0x2c>
 8004a86:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8004a8a:	4916      	ldr	r1, [pc, #88]	; (8004ae4 <arm_rfft_fast_init_f32+0xec>)
 8004a8c:	4a16      	ldr	r2, [pc, #88]	; (8004ae8 <arm_rfft_fast_init_f32+0xf0>)
 8004a8e:	4b17      	ldr	r3, [pc, #92]	; (8004aec <arm_rfft_fast_init_f32+0xf4>)
 8004a90:	e7c8      	b.n	8004a24 <arm_rfft_fast_init_f32+0x2c>
 8004a92:	24d0      	movs	r4, #208	; 0xd0
 8004a94:	4916      	ldr	r1, [pc, #88]	; (8004af0 <arm_rfft_fast_init_f32+0xf8>)
 8004a96:	4a17      	ldr	r2, [pc, #92]	; (8004af4 <arm_rfft_fast_init_f32+0xfc>)
 8004a98:	4b17      	ldr	r3, [pc, #92]	; (8004af8 <arm_rfft_fast_init_f32+0x100>)
 8004a9a:	e7c3      	b.n	8004a24 <arm_rfft_fast_init_f32+0x2c>
 8004a9c:	08019c50 	.word	0x08019c50
 8004aa0:	0800a644 	.word	0x0800a644
 8004aa4:	080107b4 	.word	0x080107b4
 8004aa8:	0800e744 	.word	0x0800e744
 8004aac:	0801ba10 	.word	0x0801ba10
 8004ab0:	0801df00 	.word	0x0801df00
 8004ab4:	08017134 	.word	0x08017134
 8004ab8:	08015034 	.word	0x08015034
 8004abc:	0800e7b4 	.word	0x0800e7b4
 8004ac0:	0801db90 	.word	0x0801db90
 8004ac4:	080147b4 	.word	0x080147b4
 8004ac8:	0801bc10 	.word	0x0801bc10
 8004acc:	08017fec 	.word	0x08017fec
 8004ad0:	08017034 	.word	0x08017034
 8004ad4:	0800e644 	.word	0x0800e644
 8004ad8:	08017f44 	.word	0x08017f44
 8004adc:	08014fb4 	.word	0x08014fb4
 8004ae0:	08017f6c 	.word	0x08017f6c
 8004ae4:	0801c410 	.word	0x0801c410
 8004ae8:	08018c50 	.word	0x08018c50
 8004aec:	0801c790 	.word	0x0801c790
 8004af0:	0801e100 	.word	0x0801e100
 8004af4:	08018850 	.word	0x08018850
 8004af8:	0801d790 	.word	0x0801d790

08004afc <arm_rfft_fast_f32>:
 8004afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b00:	8a06      	ldrh	r6, [r0, #16]
 8004b02:	0876      	lsrs	r6, r6, #1
 8004b04:	4607      	mov	r7, r0
 8004b06:	4615      	mov	r5, r2
 8004b08:	8006      	strh	r6, [r0, #0]
 8004b0a:	460c      	mov	r4, r1
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d15c      	bne.n	8004bca <arm_rfft_fast_f32+0xce>
 8004b10:	461a      	mov	r2, r3
 8004b12:	2301      	movs	r3, #1
 8004b14:	f000 fbe4 	bl	80052e0 <arm_cfft_f32>
 8004b18:	edd4 7a00 	vldr	s15, [r4]
 8004b1c:	ed94 7a01 	vldr	s14, [r4, #4]
 8004b20:	883e      	ldrh	r6, [r7, #0]
 8004b22:	6978      	ldr	r0, [r7, #20]
 8004b24:	ee37 7a07 	vadd.f32	s14, s14, s14
 8004b28:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004b2c:	eeb6 3a00 	vmov.f32	s6, #96	; 0x3f000000  0.5
 8004b30:	ee77 6a87 	vadd.f32	s13, s15, s14
 8004b34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004b38:	3e01      	subs	r6, #1
 8004b3a:	ee26 7a83 	vmul.f32	s14, s13, s6
 8004b3e:	ee67 7a83 	vmul.f32	s15, s15, s6
 8004b42:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8004b46:	ed85 7a00 	vstr	s14, [r5]
 8004b4a:	edc5 7a01 	vstr	s15, [r5, #4]
 8004b4e:	3010      	adds	r0, #16
 8004b50:	f105 0210 	add.w	r2, r5, #16
 8004b54:	3b08      	subs	r3, #8
 8004b56:	f104 0110 	add.w	r1, r4, #16
 8004b5a:	ed93 7a02 	vldr	s14, [r3, #8]
 8004b5e:	ed51 6a02 	vldr	s13, [r1, #-8]
 8004b62:	ed10 6a02 	vldr	s12, [r0, #-8]
 8004b66:	edd3 3a03 	vldr	s7, [r3, #12]
 8004b6a:	ed11 5a01 	vldr	s10, [r1, #-4]
 8004b6e:	ed50 5a01 	vldr	s11, [r0, #-4]
 8004b72:	ee77 7a66 	vsub.f32	s15, s14, s13
 8004b76:	ee77 4a26 	vadd.f32	s9, s14, s13
 8004b7a:	ee33 4a85 	vadd.f32	s8, s7, s10
 8004b7e:	ee66 6a27 	vmul.f32	s13, s12, s15
 8004b82:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8004b86:	ee35 5a63 	vsub.f32	s10, s10, s7
 8004b8a:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8004b8e:	ee77 7a05 	vadd.f32	s15, s14, s10
 8004b92:	ee26 6a04 	vmul.f32	s12, s12, s8
 8004b96:	ee65 5a84 	vmul.f32	s11, s11, s8
 8004b9a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8004b9e:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8004ba2:	ee67 7a83 	vmul.f32	s15, s15, s6
 8004ba6:	ee27 7a03 	vmul.f32	s14, s14, s6
 8004baa:	3e01      	subs	r6, #1
 8004bac:	ed02 7a02 	vstr	s14, [r2, #-8]
 8004bb0:	ed42 7a01 	vstr	s15, [r2, #-4]
 8004bb4:	f1a3 0308 	sub.w	r3, r3, #8
 8004bb8:	f101 0108 	add.w	r1, r1, #8
 8004bbc:	f100 0008 	add.w	r0, r0, #8
 8004bc0:	f102 0208 	add.w	r2, r2, #8
 8004bc4:	d1c9      	bne.n	8004b5a <arm_rfft_fast_f32+0x5e>
 8004bc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bca:	edd1 7a00 	vldr	s15, [r1]
 8004bce:	edd1 6a01 	vldr	s13, [r1, #4]
 8004bd2:	6941      	ldr	r1, [r0, #20]
 8004bd4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004bd8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004bdc:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8004be0:	ee27 7a23 	vmul.f32	s14, s14, s7
 8004be4:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8004be8:	3e01      	subs	r6, #1
 8004bea:	ed82 7a00 	vstr	s14, [r2]
 8004bee:	edc2 7a01 	vstr	s15, [r2, #4]
 8004bf2:	00f0      	lsls	r0, r6, #3
 8004bf4:	b3ee      	cbz	r6, 8004c72 <arm_rfft_fast_f32+0x176>
 8004bf6:	3808      	subs	r0, #8
 8004bf8:	f101 0e10 	add.w	lr, r1, #16
 8004bfc:	4420      	add	r0, r4
 8004bfe:	f104 0110 	add.w	r1, r4, #16
 8004c02:	f102 0c10 	add.w	ip, r2, #16
 8004c06:	ed90 7a02 	vldr	s14, [r0, #8]
 8004c0a:	ed51 6a02 	vldr	s13, [r1, #-8]
 8004c0e:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8004c12:	ed90 4a03 	vldr	s8, [r0, #12]
 8004c16:	ed11 5a01 	vldr	s10, [r1, #-4]
 8004c1a:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8004c1e:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8004c22:	ee74 4a05 	vadd.f32	s9, s8, s10
 8004c26:	ee26 3a27 	vmul.f32	s6, s12, s15
 8004c2a:	ee77 6a26 	vadd.f32	s13, s14, s13
 8004c2e:	ee35 5a44 	vsub.f32	s10, s10, s8
 8004c32:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8004c36:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8004c3a:	ee77 7a05 	vadd.f32	s15, s14, s10
 8004c3e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8004c42:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8004c46:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8004c4a:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8004c4e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8004c52:	ee27 7a23 	vmul.f32	s14, s14, s7
 8004c56:	3e01      	subs	r6, #1
 8004c58:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8004c5c:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8004c60:	f1a0 0008 	sub.w	r0, r0, #8
 8004c64:	f101 0108 	add.w	r1, r1, #8
 8004c68:	f10e 0e08 	add.w	lr, lr, #8
 8004c6c:	f10c 0c08 	add.w	ip, ip, #8
 8004c70:	d1c9      	bne.n	8004c06 <arm_rfft_fast_f32+0x10a>
 8004c72:	461a      	mov	r2, r3
 8004c74:	4629      	mov	r1, r5
 8004c76:	4638      	mov	r0, r7
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c7e:	f000 bb2f 	b.w	80052e0 <arm_cfft_f32>
 8004c82:	bf00      	nop

08004c84 <arm_cfft_radix8by2_f32>:
 8004c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c88:	ed2d 8b08 	vpush	{d8-d11}
 8004c8c:	4607      	mov	r7, r0
 8004c8e:	4608      	mov	r0, r1
 8004c90:	f8b7 e000 	ldrh.w	lr, [r7]
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	ea4f 015e 	mov.w	r1, lr, lsr #1
 8004c9a:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 8004c9e:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8004ca2:	f000 80b0 	beq.w	8004e06 <arm_cfft_radix8by2_f32+0x182>
 8004ca6:	008b      	lsls	r3, r1, #2
 8004ca8:	3310      	adds	r3, #16
 8004caa:	18c6      	adds	r6, r0, r3
 8004cac:	3210      	adds	r2, #16
 8004cae:	4443      	add	r3, r8
 8004cb0:	f100 0510 	add.w	r5, r0, #16
 8004cb4:	f108 0410 	add.w	r4, r8, #16
 8004cb8:	ed54 1a04 	vldr	s3, [r4, #-16]
 8004cbc:	ed54 6a03 	vldr	s13, [r4, #-12]
 8004cc0:	ed13 4a04 	vldr	s8, [r3, #-16]
 8004cc4:	ed53 3a03 	vldr	s7, [r3, #-12]
 8004cc8:	ed53 5a02 	vldr	s11, [r3, #-8]
 8004ccc:	ed13 5a01 	vldr	s10, [r3, #-4]
 8004cd0:	ed14 0a02 	vldr	s0, [r4, #-8]
 8004cd4:	ed54 7a01 	vldr	s15, [r4, #-4]
 8004cd8:	ed16 2a04 	vldr	s4, [r6, #-16]
 8004cdc:	ed56 2a03 	vldr	s5, [r6, #-12]
 8004ce0:	ed15 6a03 	vldr	s12, [r5, #-12]
 8004ce4:	ed15 7a01 	vldr	s14, [r5, #-4]
 8004ce8:	ed15 3a04 	vldr	s6, [r5, #-16]
 8004cec:	ed56 0a02 	vldr	s1, [r6, #-8]
 8004cf0:	ed16 1a01 	vldr	s2, [r6, #-4]
 8004cf4:	ed55 4a02 	vldr	s9, [r5, #-8]
 8004cf8:	ee73 ba21 	vadd.f32	s23, s6, s3
 8004cfc:	ee36 ba26 	vadd.f32	s22, s12, s13
 8004d00:	ee37 aa27 	vadd.f32	s20, s14, s15
 8004d04:	ee72 9a04 	vadd.f32	s19, s4, s8
 8004d08:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8004d0c:	ee31 8a05 	vadd.f32	s16, s2, s10
 8004d10:	ee74 aa80 	vadd.f32	s21, s9, s0
 8004d14:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8004d18:	ed45 ba04 	vstr	s23, [r5, #-16]
 8004d1c:	ed05 ba03 	vstr	s22, [r5, #-12]
 8004d20:	ed45 aa02 	vstr	s21, [r5, #-8]
 8004d24:	ed05 aa01 	vstr	s20, [r5, #-4]
 8004d28:	ed06 8a01 	vstr	s16, [r6, #-4]
 8004d2c:	ed46 9a04 	vstr	s19, [r6, #-16]
 8004d30:	ed06 9a03 	vstr	s18, [r6, #-12]
 8004d34:	ed46 8a02 	vstr	s17, [r6, #-8]
 8004d38:	ee76 6a66 	vsub.f32	s13, s12, s13
 8004d3c:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8004d40:	ed12 6a03 	vldr	s12, [r2, #-12]
 8004d44:	ed52 2a04 	vldr	s5, [r2, #-16]
 8004d48:	ee33 3a61 	vsub.f32	s6, s6, s3
 8004d4c:	ee34 4a42 	vsub.f32	s8, s8, s4
 8004d50:	ee26 8a86 	vmul.f32	s16, s13, s12
 8004d54:	ee24 2a06 	vmul.f32	s4, s8, s12
 8004d58:	ee63 1a22 	vmul.f32	s3, s6, s5
 8004d5c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8004d60:	ee23 3a06 	vmul.f32	s6, s6, s12
 8004d64:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8004d68:	ee23 6a86 	vmul.f32	s12, s7, s12
 8004d6c:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8004d70:	ee36 6a04 	vadd.f32	s12, s12, s8
 8004d74:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8004d78:	ee72 3a63 	vsub.f32	s7, s4, s7
 8004d7c:	ee71 2a88 	vadd.f32	s5, s3, s16
 8004d80:	ed44 6a03 	vstr	s13, [r4, #-12]
 8004d84:	ed44 2a04 	vstr	s5, [r4, #-16]
 8004d88:	ed43 3a04 	vstr	s7, [r3, #-16]
 8004d8c:	ed03 6a03 	vstr	s12, [r3, #-12]
 8004d90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d94:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8004d98:	ed12 7a01 	vldr	s14, [r2, #-4]
 8004d9c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8004da0:	ee35 6a41 	vsub.f32	s12, s10, s2
 8004da4:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8004da8:	ee67 3a87 	vmul.f32	s7, s15, s14
 8004dac:	ee26 5a87 	vmul.f32	s10, s13, s14
 8004db0:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8004db4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004db8:	ee64 4a87 	vmul.f32	s9, s9, s14
 8004dbc:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8004dc0:	ee26 7a07 	vmul.f32	s14, s12, s14
 8004dc4:	ee26 6a25 	vmul.f32	s12, s12, s11
 8004dc8:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8004dcc:	ee74 5a23 	vadd.f32	s11, s8, s7
 8004dd0:	ee35 6a46 	vsub.f32	s12, s10, s12
 8004dd4:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004dd8:	f1be 0e01 	subs.w	lr, lr, #1
 8004ddc:	ed44 5a02 	vstr	s11, [r4, #-8]
 8004de0:	f105 0510 	add.w	r5, r5, #16
 8004de4:	ed44 7a01 	vstr	s15, [r4, #-4]
 8004de8:	f106 0610 	add.w	r6, r6, #16
 8004dec:	ed03 6a02 	vstr	s12, [r3, #-8]
 8004df0:	ed03 7a01 	vstr	s14, [r3, #-4]
 8004df4:	f102 0210 	add.w	r2, r2, #16
 8004df8:	f104 0410 	add.w	r4, r4, #16
 8004dfc:	f103 0310 	add.w	r3, r3, #16
 8004e00:	f47f af5a 	bne.w	8004cb8 <arm_cfft_radix8by2_f32+0x34>
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	b28c      	uxth	r4, r1
 8004e08:	4621      	mov	r1, r4
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	f001 f866 	bl	8005edc <arm_radix8_butterfly_f32>
 8004e10:	ecbd 8b08 	vpop	{d8-d11}
 8004e14:	4621      	mov	r1, r4
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	4640      	mov	r0, r8
 8004e1a:	2302      	movs	r3, #2
 8004e1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e20:	f001 b85c 	b.w	8005edc <arm_radix8_butterfly_f32>

08004e24 <arm_cfft_radix8by4_f32>:
 8004e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e28:	ed2d 8b0a 	vpush	{d8-d12}
 8004e2c:	8802      	ldrh	r2, [r0, #0]
 8004e2e:	ed91 6a00 	vldr	s12, [r1]
 8004e32:	b08f      	sub	sp, #60	; 0x3c
 8004e34:	460f      	mov	r7, r1
 8004e36:	0852      	lsrs	r2, r2, #1
 8004e38:	6841      	ldr	r1, [r0, #4]
 8004e3a:	900c      	str	r0, [sp, #48]	; 0x30
 8004e3c:	0093      	lsls	r3, r2, #2
 8004e3e:	4638      	mov	r0, r7
 8004e40:	4418      	add	r0, r3
 8004e42:	4606      	mov	r6, r0
 8004e44:	9009      	str	r0, [sp, #36]	; 0x24
 8004e46:	4418      	add	r0, r3
 8004e48:	edd0 6a00 	vldr	s13, [r0]
 8004e4c:	ed96 4a00 	vldr	s8, [r6]
 8004e50:	edd6 2a01 	vldr	s5, [r6, #4]
 8004e54:	edd0 7a01 	vldr	s15, [r0, #4]
 8004e58:	900a      	str	r0, [sp, #40]	; 0x28
 8004e5a:	ee76 5a26 	vadd.f32	s11, s12, s13
 8004e5e:	4604      	mov	r4, r0
 8004e60:	4625      	mov	r5, r4
 8004e62:	441c      	add	r4, r3
 8004e64:	edd4 4a00 	vldr	s9, [r4]
 8004e68:	ed97 7a01 	vldr	s14, [r7, #4]
 8004e6c:	ed94 3a01 	vldr	s6, [r4, #4]
 8004e70:	9401      	str	r4, [sp, #4]
 8004e72:	ee35 5a84 	vadd.f32	s10, s11, s8
 8004e76:	4630      	mov	r0, r6
 8004e78:	ee35 5a24 	vadd.f32	s10, s10, s9
 8004e7c:	463e      	mov	r6, r7
 8004e7e:	ee15 ea10 	vmov	lr, s10
 8004e82:	ee76 6a66 	vsub.f32	s13, s12, s13
 8004e86:	f846 eb08 	str.w	lr, [r6], #8
 8004e8a:	ee37 6a27 	vadd.f32	s12, s14, s15
 8004e8e:	ed90 5a01 	vldr	s10, [r0, #4]
 8004e92:	9605      	str	r6, [sp, #20]
 8004e94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e98:	9e01      	ldr	r6, [sp, #4]
 8004e9a:	9707      	str	r7, [sp, #28]
 8004e9c:	ee76 3aa2 	vadd.f32	s7, s13, s5
 8004ea0:	ed96 2a01 	vldr	s4, [r6, #4]
 8004ea4:	ee36 7a05 	vadd.f32	s14, s12, s10
 8004ea8:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8004eac:	ee37 5ac4 	vsub.f32	s10, s15, s8
 8004eb0:	ee77 7a84 	vadd.f32	s15, s15, s8
 8004eb4:	ee33 4ac3 	vsub.f32	s8, s7, s6
 8004eb8:	4604      	mov	r4, r0
 8004eba:	46a3      	mov	fp, r4
 8004ebc:	ee37 7a02 	vadd.f32	s14, s14, s4
 8004ec0:	ee35 5a24 	vadd.f32	s10, s10, s9
 8004ec4:	ee14 8a10 	vmov	r8, s8
 8004ec8:	46a4      	mov	ip, r4
 8004eca:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8004ece:	ed87 7a01 	vstr	s14, [r7, #4]
 8004ed2:	f84b 8b08 	str.w	r8, [fp], #8
 8004ed6:	f1ac 0704 	sub.w	r7, ip, #4
 8004eda:	ed8c 5a01 	vstr	s10, [ip, #4]
 8004ede:	f101 0c08 	add.w	ip, r1, #8
 8004ee2:	462c      	mov	r4, r5
 8004ee4:	f8cd c010 	str.w	ip, [sp, #16]
 8004ee8:	ee15 ca90 	vmov	ip, s11
 8004eec:	ee36 6a62 	vsub.f32	s12, s12, s5
 8004ef0:	f844 cb08 	str.w	ip, [r4], #8
 8004ef4:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8004ef8:	ee36 6a43 	vsub.f32	s12, s12, s6
 8004efc:	9406      	str	r4, [sp, #24]
 8004efe:	ee76 6a83 	vadd.f32	s13, s13, s6
 8004f02:	f101 0410 	add.w	r4, r1, #16
 8004f06:	0852      	lsrs	r2, r2, #1
 8004f08:	9402      	str	r4, [sp, #8]
 8004f0a:	ed85 6a01 	vstr	s12, [r5, #4]
 8004f0e:	462c      	mov	r4, r5
 8004f10:	f101 0518 	add.w	r5, r1, #24
 8004f14:	920b      	str	r2, [sp, #44]	; 0x2c
 8004f16:	46b2      	mov	sl, r6
 8004f18:	9503      	str	r5, [sp, #12]
 8004f1a:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8004f1e:	3a02      	subs	r2, #2
 8004f20:	ee16 5a90 	vmov	r5, s13
 8004f24:	46b6      	mov	lr, r6
 8004f26:	4630      	mov	r0, r6
 8004f28:	0852      	lsrs	r2, r2, #1
 8004f2a:	f84a 5b08 	str.w	r5, [sl], #8
 8004f2e:	f1a0 0604 	sub.w	r6, r0, #4
 8004f32:	edce 7a01 	vstr	s15, [lr, #4]
 8004f36:	9208      	str	r2, [sp, #32]
 8004f38:	f000 8130 	beq.w	800519c <arm_cfft_radix8by4_f32+0x378>
 8004f3c:	4691      	mov	r9, r2
 8004f3e:	9a07      	ldr	r2, [sp, #28]
 8004f40:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004f44:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8004f48:	3b08      	subs	r3, #8
 8004f4a:	f102 0510 	add.w	r5, r2, #16
 8004f4e:	f101 0c20 	add.w	ip, r1, #32
 8004f52:	f1a4 020c 	sub.w	r2, r4, #12
 8004f56:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8004f5a:	4433      	add	r3, r6
 8004f5c:	3410      	adds	r4, #16
 8004f5e:	4650      	mov	r0, sl
 8004f60:	4659      	mov	r1, fp
 8004f62:	ed55 3a02 	vldr	s7, [r5, #-8]
 8004f66:	ed14 5a02 	vldr	s10, [r4, #-8]
 8004f6a:	ed91 7a00 	vldr	s14, [r1]
 8004f6e:	edd0 7a00 	vldr	s15, [r0]
 8004f72:	ed54 5a01 	vldr	s11, [r4, #-4]
 8004f76:	ed15 4a01 	vldr	s8, [r5, #-4]
 8004f7a:	edd0 6a01 	vldr	s13, [r0, #4]
 8004f7e:	ed91 6a01 	vldr	s12, [r1, #4]
 8004f82:	ee33 8a85 	vadd.f32	s16, s7, s10
 8004f86:	ee34 0a25 	vadd.f32	s0, s8, s11
 8004f8a:	ee78 4a07 	vadd.f32	s9, s16, s14
 8004f8e:	ee74 5a65 	vsub.f32	s11, s8, s11
 8004f92:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8004f96:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8004f9a:	ed45 4a02 	vstr	s9, [r5, #-8]
 8004f9e:	edd1 4a01 	vldr	s9, [r1, #4]
 8004fa2:	ed90 4a01 	vldr	s8, [r0, #4]
 8004fa6:	ee70 4a24 	vadd.f32	s9, s0, s9
 8004faa:	ee75 aa06 	vadd.f32	s21, s10, s12
 8004fae:	ee74 4a84 	vadd.f32	s9, s9, s8
 8004fb2:	ee35 aac7 	vsub.f32	s20, s11, s14
 8004fb6:	ed45 4a01 	vstr	s9, [r5, #-4]
 8004fba:	edd6 1a00 	vldr	s3, [r6]
 8004fbe:	edd7 0a00 	vldr	s1, [r7]
 8004fc2:	ed92 4a02 	vldr	s8, [r2, #8]
 8004fc6:	edd3 3a02 	vldr	s7, [r3, #8]
 8004fca:	ed93 2a01 	vldr	s4, [r3, #4]
 8004fce:	ed16 1a01 	vldr	s2, [r6, #-4]
 8004fd2:	edd2 2a01 	vldr	s5, [r2, #4]
 8004fd6:	ed57 9a01 	vldr	s19, [r7, #-4]
 8004fda:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8004fde:	ee39 3a81 	vadd.f32	s6, s19, s2
 8004fe2:	ee74 8a84 	vadd.f32	s17, s9, s8
 8004fe6:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8004fea:	ee78 8aa3 	vadd.f32	s17, s17, s7
 8004fee:	ee7a aae6 	vsub.f32	s21, s21, s13
 8004ff2:	ee18 aa90 	vmov	sl, s17
 8004ff6:	f847 a908 	str.w	sl, [r7], #-8
 8004ffa:	edd2 8a01 	vldr	s17, [r2, #4]
 8004ffe:	ed93 9a01 	vldr	s18, [r3, #4]
 8005002:	ee73 8a28 	vadd.f32	s17, s6, s17
 8005006:	ee3a aa27 	vadd.f32	s20, s20, s15
 800500a:	ee78 8a89 	vadd.f32	s17, s17, s18
 800500e:	ee74 0a63 	vsub.f32	s1, s8, s7
 8005012:	edc7 8a01 	vstr	s17, [r7, #4]
 8005016:	ed18 ba02 	vldr	s22, [r8, #-8]
 800501a:	ed58 8a01 	vldr	s17, [r8, #-4]
 800501e:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8005022:	ee6a ba28 	vmul.f32	s23, s20, s17
 8005026:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800502a:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800502e:	ee31 9a20 	vadd.f32	s18, s2, s1
 8005032:	ee79 9a82 	vadd.f32	s19, s19, s4
 8005036:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800503a:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800503e:	ee69 baa8 	vmul.f32	s23, s19, s17
 8005042:	ee2a aa0b 	vmul.f32	s20, s20, s22
 8005046:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800504a:	ee69 8a28 	vmul.f32	s17, s18, s17
 800504e:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8005052:	ee1c aa10 	vmov	sl, s24
 8005056:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800505a:	f841 ab08 	str.w	sl, [r1], #8
 800505e:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8005062:	ee3b bacb 	vsub.f32	s22, s23, s22
 8005066:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800506a:	ee33 3a62 	vsub.f32	s6, s6, s5
 800506e:	ed01 aa01 	vstr	s20, [r1, #-4]
 8005072:	edc2 8a01 	vstr	s17, [r2, #4]
 8005076:	ed82 ba02 	vstr	s22, [r2, #8]
 800507a:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800507e:	ee74 3a63 	vsub.f32	s7, s8, s7
 8005082:	ee38 8a47 	vsub.f32	s16, s16, s14
 8005086:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800508a:	ee30 0a46 	vsub.f32	s0, s0, s12
 800508e:	ee33 3a42 	vsub.f32	s6, s6, s4
 8005092:	ee38 8a67 	vsub.f32	s16, s16, s15
 8005096:	ee30 0a66 	vsub.f32	s0, s0, s13
 800509a:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800509e:	ee63 8a04 	vmul.f32	s17, s6, s8
 80050a2:	ee28 aa24 	vmul.f32	s20, s16, s9
 80050a6:	ee60 9a04 	vmul.f32	s19, s0, s8
 80050aa:	ee28 8a04 	vmul.f32	s16, s16, s8
 80050ae:	ee20 0a24 	vmul.f32	s0, s0, s9
 80050b2:	ee63 3a84 	vmul.f32	s7, s7, s8
 80050b6:	ee39 4a68 	vsub.f32	s8, s18, s17
 80050ba:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80050be:	ee14 aa10 	vmov	sl, s8
 80050c2:	ee30 0a48 	vsub.f32	s0, s0, s16
 80050c6:	ee63 4a24 	vmul.f32	s9, s6, s9
 80050ca:	ed44 9a02 	vstr	s19, [r4, #-8]
 80050ce:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80050d2:	ed04 0a01 	vstr	s0, [r4, #-4]
 80050d6:	f846 a908 	str.w	sl, [r6], #-8
 80050da:	ee35 6a46 	vsub.f32	s12, s10, s12
 80050de:	ee35 7a87 	vadd.f32	s14, s11, s14
 80050e2:	edc6 3a01 	vstr	s7, [r6, #4]
 80050e6:	ee76 6a26 	vadd.f32	s13, s12, s13
 80050ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050ee:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 80050f2:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 80050f6:	ee67 5a86 	vmul.f32	s11, s15, s12
 80050fa:	ee26 5a87 	vmul.f32	s10, s13, s14
 80050fe:	ee72 2a62 	vsub.f32	s5, s4, s5
 8005102:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8005106:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800510a:	ee75 5a25 	vadd.f32	s11, s10, s11
 800510e:	ee62 0a86 	vmul.f32	s1, s5, s12
 8005112:	ee66 6a86 	vmul.f32	s13, s13, s12
 8005116:	ee67 7a87 	vmul.f32	s15, s15, s14
 800511a:	ee21 6a06 	vmul.f32	s12, s2, s12
 800511e:	ee62 2a87 	vmul.f32	s5, s5, s14
 8005122:	ee21 1a07 	vmul.f32	s2, s2, s14
 8005126:	ee15 aa90 	vmov	sl, s11
 800512a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800512e:	f840 ab08 	str.w	sl, [r0], #8
 8005132:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8005136:	ee76 2a22 	vadd.f32	s5, s12, s5
 800513a:	f1b9 0901 	subs.w	r9, r9, #1
 800513e:	ed40 7a01 	vstr	s15, [r0, #-4]
 8005142:	f105 0508 	add.w	r5, r5, #8
 8005146:	ed83 1a02 	vstr	s2, [r3, #8]
 800514a:	edc3 2a01 	vstr	s5, [r3, #4]
 800514e:	f108 0808 	add.w	r8, r8, #8
 8005152:	f1a2 0208 	sub.w	r2, r2, #8
 8005156:	f10c 0c10 	add.w	ip, ip, #16
 800515a:	f104 0408 	add.w	r4, r4, #8
 800515e:	f10e 0e18 	add.w	lr, lr, #24
 8005162:	f1a3 0308 	sub.w	r3, r3, #8
 8005166:	f47f aefc 	bne.w	8004f62 <arm_cfft_radix8by4_f32+0x13e>
 800516a:	9908      	ldr	r1, [sp, #32]
 800516c:	9802      	ldr	r0, [sp, #8]
 800516e:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 8005172:	00cb      	lsls	r3, r1, #3
 8005174:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8005178:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800517c:	9102      	str	r1, [sp, #8]
 800517e:	9905      	ldr	r1, [sp, #20]
 8005180:	4419      	add	r1, r3
 8005182:	9105      	str	r1, [sp, #20]
 8005184:	9904      	ldr	r1, [sp, #16]
 8005186:	4419      	add	r1, r3
 8005188:	9104      	str	r1, [sp, #16]
 800518a:	9906      	ldr	r1, [sp, #24]
 800518c:	449b      	add	fp, r3
 800518e:	4419      	add	r1, r3
 8005190:	449a      	add	sl, r3
 8005192:	9b03      	ldr	r3, [sp, #12]
 8005194:	9106      	str	r1, [sp, #24]
 8005196:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800519a:	9303      	str	r3, [sp, #12]
 800519c:	9a05      	ldr	r2, [sp, #20]
 800519e:	9806      	ldr	r0, [sp, #24]
 80051a0:	ed92 4a00 	vldr	s8, [r2]
 80051a4:	ed90 7a00 	vldr	s14, [r0]
 80051a8:	ed9b 3a00 	vldr	s6, [fp]
 80051ac:	edda 3a00 	vldr	s7, [sl]
 80051b0:	edd2 4a01 	vldr	s9, [r2, #4]
 80051b4:	edd0 6a01 	vldr	s13, [r0, #4]
 80051b8:	ed9a 2a01 	vldr	s4, [sl, #4]
 80051bc:	eddb 7a01 	vldr	s15, [fp, #4]
 80051c0:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 80051c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80051c6:	ee34 6a07 	vadd.f32	s12, s8, s14
 80051ca:	ee74 5aa6 	vadd.f32	s11, s9, s13
 80051ce:	ee36 5a03 	vadd.f32	s10, s12, s6
 80051d2:	ee74 6ae6 	vsub.f32	s13, s9, s13
 80051d6:	ee35 5a23 	vadd.f32	s10, s10, s7
 80051da:	ee34 7a47 	vsub.f32	s14, s8, s14
 80051de:	ed82 5a00 	vstr	s10, [r2]
 80051e2:	ed9b 5a01 	vldr	s10, [fp, #4]
 80051e6:	edda 4a01 	vldr	s9, [sl, #4]
 80051ea:	ee35 5a85 	vadd.f32	s10, s11, s10
 80051ee:	ee37 4a27 	vadd.f32	s8, s14, s15
 80051f2:	ee35 5a24 	vadd.f32	s10, s10, s9
 80051f6:	ee76 4ac3 	vsub.f32	s9, s13, s6
 80051fa:	ed82 5a01 	vstr	s10, [r2, #4]
 80051fe:	9a04      	ldr	r2, [sp, #16]
 8005200:	ee34 5aa3 	vadd.f32	s10, s9, s7
 8005204:	edd2 1a00 	vldr	s3, [r2]
 8005208:	edd2 2a01 	vldr	s5, [r2, #4]
 800520c:	9a02      	ldr	r2, [sp, #8]
 800520e:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005212:	ee36 6a43 	vsub.f32	s12, s12, s6
 8005216:	ee64 4a21 	vmul.f32	s9, s8, s3
 800521a:	ee24 4a22 	vmul.f32	s8, s8, s5
 800521e:	ee65 2a22 	vmul.f32	s5, s10, s5
 8005222:	ee25 5a21 	vmul.f32	s10, s10, s3
 8005226:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800522a:	ee35 5a44 	vsub.f32	s10, s10, s8
 800522e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8005232:	edcb 2a00 	vstr	s5, [fp]
 8005236:	ed8b 5a01 	vstr	s10, [fp, #4]
 800523a:	ed92 4a01 	vldr	s8, [r2, #4]
 800523e:	ed92 5a00 	vldr	s10, [r2]
 8005242:	9a03      	ldr	r2, [sp, #12]
 8005244:	ee36 6a63 	vsub.f32	s12, s12, s7
 8005248:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800524c:	ee66 4a05 	vmul.f32	s9, s12, s10
 8005250:	ee25 5a85 	vmul.f32	s10, s11, s10
 8005254:	ee26 6a04 	vmul.f32	s12, s12, s8
 8005258:	ee65 5a84 	vmul.f32	s11, s11, s8
 800525c:	ee35 6a46 	vsub.f32	s12, s10, s12
 8005260:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8005264:	ee76 6a83 	vadd.f32	s13, s13, s6
 8005268:	ee37 7a67 	vsub.f32	s14, s14, s15
 800526c:	ed80 6a01 	vstr	s12, [r0, #4]
 8005270:	edc0 5a00 	vstr	s11, [r0]
 8005274:	edd2 5a01 	vldr	s11, [r2, #4]
 8005278:	9807      	ldr	r0, [sp, #28]
 800527a:	ee77 7a02 	vadd.f32	s15, s14, s4
 800527e:	ee36 7ae3 	vsub.f32	s14, s13, s7
 8005282:	edd2 6a00 	vldr	s13, [r2]
 8005286:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800528a:	ee67 6a26 	vmul.f32	s13, s14, s13
 800528e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005292:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005296:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800529a:	ee36 7a07 	vadd.f32	s14, s12, s14
 800529e:	edca 7a01 	vstr	s15, [sl, #4]
 80052a2:	ed8a 7a00 	vstr	s14, [sl]
 80052a6:	6872      	ldr	r2, [r6, #4]
 80052a8:	4621      	mov	r1, r4
 80052aa:	2304      	movs	r3, #4
 80052ac:	f000 fe16 	bl	8005edc <arm_radix8_butterfly_f32>
 80052b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80052b2:	6872      	ldr	r2, [r6, #4]
 80052b4:	4621      	mov	r1, r4
 80052b6:	2304      	movs	r3, #4
 80052b8:	f000 fe10 	bl	8005edc <arm_radix8_butterfly_f32>
 80052bc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80052be:	6872      	ldr	r2, [r6, #4]
 80052c0:	4621      	mov	r1, r4
 80052c2:	2304      	movs	r3, #4
 80052c4:	f000 fe0a 	bl	8005edc <arm_radix8_butterfly_f32>
 80052c8:	6872      	ldr	r2, [r6, #4]
 80052ca:	9801      	ldr	r0, [sp, #4]
 80052cc:	4621      	mov	r1, r4
 80052ce:	2304      	movs	r3, #4
 80052d0:	b00f      	add	sp, #60	; 0x3c
 80052d2:	ecbd 8b0a 	vpop	{d8-d12}
 80052d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052da:	f000 bdff 	b.w	8005edc <arm_radix8_butterfly_f32>
 80052de:	bf00      	nop

080052e0 <arm_cfft_f32>:
 80052e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e4:	2a01      	cmp	r2, #1
 80052e6:	4606      	mov	r6, r0
 80052e8:	4617      	mov	r7, r2
 80052ea:	460c      	mov	r4, r1
 80052ec:	4698      	mov	r8, r3
 80052ee:	8805      	ldrh	r5, [r0, #0]
 80052f0:	d054      	beq.n	800539c <arm_cfft_f32+0xbc>
 80052f2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80052f6:	d04c      	beq.n	8005392 <arm_cfft_f32+0xb2>
 80052f8:	d916      	bls.n	8005328 <arm_cfft_f32+0x48>
 80052fa:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80052fe:	d01a      	beq.n	8005336 <arm_cfft_f32+0x56>
 8005300:	d95c      	bls.n	80053bc <arm_cfft_f32+0xdc>
 8005302:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8005306:	d044      	beq.n	8005392 <arm_cfft_f32+0xb2>
 8005308:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800530c:	d105      	bne.n	800531a <arm_cfft_f32+0x3a>
 800530e:	2301      	movs	r3, #1
 8005310:	6872      	ldr	r2, [r6, #4]
 8005312:	4629      	mov	r1, r5
 8005314:	4620      	mov	r0, r4
 8005316:	f000 fde1 	bl	8005edc <arm_radix8_butterfly_f32>
 800531a:	f1b8 0f00 	cmp.w	r8, #0
 800531e:	d111      	bne.n	8005344 <arm_cfft_f32+0x64>
 8005320:	2f01      	cmp	r7, #1
 8005322:	d016      	beq.n	8005352 <arm_cfft_f32+0x72>
 8005324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005328:	2d20      	cmp	r5, #32
 800532a:	d032      	beq.n	8005392 <arm_cfft_f32+0xb2>
 800532c:	d94a      	bls.n	80053c4 <arm_cfft_f32+0xe4>
 800532e:	2d40      	cmp	r5, #64	; 0x40
 8005330:	d0ed      	beq.n	800530e <arm_cfft_f32+0x2e>
 8005332:	2d80      	cmp	r5, #128	; 0x80
 8005334:	d1f1      	bne.n	800531a <arm_cfft_f32+0x3a>
 8005336:	4621      	mov	r1, r4
 8005338:	4630      	mov	r0, r6
 800533a:	f7ff fca3 	bl	8004c84 <arm_cfft_radix8by2_f32>
 800533e:	f1b8 0f00 	cmp.w	r8, #0
 8005342:	d0ed      	beq.n	8005320 <arm_cfft_f32+0x40>
 8005344:	68b2      	ldr	r2, [r6, #8]
 8005346:	89b1      	ldrh	r1, [r6, #12]
 8005348:	4620      	mov	r0, r4
 800534a:	f7fa ff41 	bl	80001d0 <arm_bitreversal_32>
 800534e:	2f01      	cmp	r7, #1
 8005350:	d1e8      	bne.n	8005324 <arm_cfft_f32+0x44>
 8005352:	ee07 5a90 	vmov	s15, r5
 8005356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800535a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800535e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005362:	2d00      	cmp	r5, #0
 8005364:	d0de      	beq.n	8005324 <arm_cfft_f32+0x44>
 8005366:	f104 0108 	add.w	r1, r4, #8
 800536a:	2300      	movs	r3, #0
 800536c:	3301      	adds	r3, #1
 800536e:	429d      	cmp	r5, r3
 8005370:	f101 0108 	add.w	r1, r1, #8
 8005374:	ed11 7a04 	vldr	s14, [r1, #-16]
 8005378:	ed51 7a03 	vldr	s15, [r1, #-12]
 800537c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005380:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005384:	ed01 7a04 	vstr	s14, [r1, #-16]
 8005388:	ed41 7a03 	vstr	s15, [r1, #-12]
 800538c:	d1ee      	bne.n	800536c <arm_cfft_f32+0x8c>
 800538e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005392:	4621      	mov	r1, r4
 8005394:	4630      	mov	r0, r6
 8005396:	f7ff fd45 	bl	8004e24 <arm_cfft_radix8by4_f32>
 800539a:	e7be      	b.n	800531a <arm_cfft_f32+0x3a>
 800539c:	b1ad      	cbz	r5, 80053ca <arm_cfft_f32+0xea>
 800539e:	f101 030c 	add.w	r3, r1, #12
 80053a2:	2200      	movs	r2, #0
 80053a4:	ed53 7a02 	vldr	s15, [r3, #-8]
 80053a8:	3201      	adds	r2, #1
 80053aa:	eef1 7a67 	vneg.f32	s15, s15
 80053ae:	4295      	cmp	r5, r2
 80053b0:	ed43 7a02 	vstr	s15, [r3, #-8]
 80053b4:	f103 0308 	add.w	r3, r3, #8
 80053b8:	d1f4      	bne.n	80053a4 <arm_cfft_f32+0xc4>
 80053ba:	e79a      	b.n	80052f2 <arm_cfft_f32+0x12>
 80053bc:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 80053c0:	d0a5      	beq.n	800530e <arm_cfft_f32+0x2e>
 80053c2:	e7aa      	b.n	800531a <arm_cfft_f32+0x3a>
 80053c4:	2d10      	cmp	r5, #16
 80053c6:	d0b6      	beq.n	8005336 <arm_cfft_f32+0x56>
 80053c8:	e7a7      	b.n	800531a <arm_cfft_f32+0x3a>
 80053ca:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80053ce:	d894      	bhi.n	80052fa <arm_cfft_f32+0x1a>
 80053d0:	e7aa      	b.n	8005328 <arm_cfft_f32+0x48>
 80053d2:	bf00      	nop

080053d4 <arm_fir_init_f32>:
 80053d4:	b570      	push	{r4, r5, r6, lr}
 80053d6:	9c04      	ldr	r4, [sp, #16]
 80053d8:	6082      	str	r2, [r0, #8]
 80053da:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80053de:	3c01      	subs	r4, #1
 80053e0:	4605      	mov	r5, r0
 80053e2:	440c      	add	r4, r1
 80053e4:	8001      	strh	r1, [r0, #0]
 80053e6:	461e      	mov	r6, r3
 80053e8:	00a2      	lsls	r2, r4, #2
 80053ea:	4618      	mov	r0, r3
 80053ec:	2100      	movs	r1, #0
 80053ee:	f001 f88b 	bl	8006508 <memset>
 80053f2:	606e      	str	r6, [r5, #4]
 80053f4:	bd70      	pop	{r4, r5, r6, pc}
 80053f6:	bf00      	nop

080053f8 <arm_fir_f32>:
 80053f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053fc:	ed2d 8b10 	vpush	{d8-d15}
 8005400:	b089      	sub	sp, #36	; 0x24
 8005402:	4605      	mov	r5, r0
 8005404:	9003      	str	r0, [sp, #12]
 8005406:	8800      	ldrh	r0, [r0, #0]
 8005408:	9304      	str	r3, [sp, #16]
 800540a:	461e      	mov	r6, r3
 800540c:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8005410:	9001      	str	r0, [sp, #4]
 8005412:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 8005416:	3b01      	subs	r3, #1
 8005418:	eb0c 0483 	add.w	r4, ip, r3, lsl #2
 800541c:	08f3      	lsrs	r3, r6, #3
 800541e:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8005422:	9400      	str	r4, [sp, #0]
 8005424:	9302      	str	r3, [sp, #8]
 8005426:	f000 81ef 	beq.w	8005808 <arm_fir_f32+0x410>
 800542a:	ea4f 09d0 	mov.w	r9, r0, lsr #3
 800542e:	469e      	mov	lr, r3
 8005430:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8005434:	1f1e      	subs	r6, r3, #4
 8005436:	4625      	mov	r5, r4
 8005438:	9605      	str	r6, [sp, #20]
 800543a:	4604      	mov	r4, r0
 800543c:	eb08 0003 	add.w	r0, r8, r3
 8005440:	f004 0a07 	and.w	sl, r4, #7
 8005444:	4613      	mov	r3, r2
 8005446:	f10c 0420 	add.w	r4, ip, #32
 800544a:	f8cd c018 	str.w	ip, [sp, #24]
 800544e:	4684      	mov	ip, r0
 8005450:	4648      	mov	r0, r9
 8005452:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005456:	9107      	str	r1, [sp, #28]
 8005458:	f105 0720 	add.w	r7, r5, #32
 800545c:	f101 0620 	add.w	r6, r1, #32
 8005460:	f102 0520 	add.w	r5, r2, #32
 8005464:	4652      	mov	r2, sl
 8005466:	469a      	mov	sl, r3
 8005468:	f856 3c20 	ldr.w	r3, [r6, #-32]
 800546c:	f847 3c20 	str.w	r3, [r7, #-32]
 8005470:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 8005474:	f847 3c1c 	str.w	r3, [r7, #-28]
 8005478:	f856 3c18 	ldr.w	r3, [r6, #-24]
 800547c:	f847 3c18 	str.w	r3, [r7, #-24]
 8005480:	f856 3c14 	ldr.w	r3, [r6, #-20]
 8005484:	f847 3c14 	str.w	r3, [r7, #-20]
 8005488:	f856 3c10 	ldr.w	r3, [r6, #-16]
 800548c:	f847 3c10 	str.w	r3, [r7, #-16]
 8005490:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 8005494:	f847 3c0c 	str.w	r3, [r7, #-12]
 8005498:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800549c:	f847 3c08 	str.w	r3, [r7, #-8]
 80054a0:	eddf 3af1 	vldr	s7, [pc, #964]	; 8005868 <arm_fir_f32+0x470>
 80054a4:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80054a8:	f847 3c04 	str.w	r3, [r7, #-4]
 80054ac:	ed14 3a08 	vldr	s6, [r4, #-32]	; 0xffffffe0
 80054b0:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 80054b4:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 80054b8:	ed54 1a05 	vldr	s3, [r4, #-20]	; 0xffffffec
 80054bc:	ed14 1a04 	vldr	s2, [r4, #-16]
 80054c0:	ed54 0a03 	vldr	s1, [r4, #-12]
 80054c4:	ed14 0a02 	vldr	s0, [r4, #-8]
 80054c8:	1f21      	subs	r1, r4, #4
 80054ca:	eef0 8a63 	vmov.f32	s17, s7
 80054ce:	eef0 9a63 	vmov.f32	s19, s7
 80054d2:	eef0 aa63 	vmov.f32	s21, s7
 80054d6:	eef0 ba63 	vmov.f32	s23, s7
 80054da:	eeb0 ca63 	vmov.f32	s24, s7
 80054de:	eef0 ca63 	vmov.f32	s25, s7
 80054e2:	eeb0 da63 	vmov.f32	s26, s7
 80054e6:	2800      	cmp	r0, #0
 80054e8:	f000 81e8 	beq.w	80058bc <arm_fir_f32+0x4c4>
 80054ec:	f108 0120 	add.w	r1, r8, #32
 80054f0:	f104 031c 	add.w	r3, r4, #28
 80054f4:	4683      	mov	fp, r0
 80054f6:	ed11 4a08 	vldr	s8, [r1, #-32]	; 0xffffffe0
 80054fa:	ed13 8a08 	vldr	s16, [r3, #-32]	; 0xffffffe0
 80054fe:	ed51 4a07 	vldr	s9, [r1, #-28]	; 0xffffffe4
 8005502:	ed11 5a06 	vldr	s10, [r1, #-24]	; 0xffffffe8
 8005506:	ed51 5a05 	vldr	s11, [r1, #-20]	; 0xffffffec
 800550a:	ed11 6a04 	vldr	s12, [r1, #-16]
 800550e:	ed51 6a03 	vldr	s13, [r1, #-12]
 8005512:	ed11 7a02 	vldr	s14, [r1, #-8]
 8005516:	ed51 7a01 	vldr	s15, [r1, #-4]
 800551a:	ee24 fa03 	vmul.f32	s30, s8, s6
 800551e:	ee64 ea22 	vmul.f32	s29, s8, s5
 8005522:	ed13 3a07 	vldr	s6, [r3, #-28]	; 0xffffffe4
 8005526:	ee24 ea02 	vmul.f32	s28, s8, s4
 800552a:	ee64 da21 	vmul.f32	s27, s8, s3
 800552e:	ee24 ba01 	vmul.f32	s22, s8, s2
 8005532:	ee24 aa20 	vmul.f32	s20, s8, s1
 8005536:	ee24 9a00 	vmul.f32	s18, s8, s0
 800553a:	ee24 4a08 	vmul.f32	s8, s8, s16
 800553e:	ee3f da0d 	vadd.f32	s26, s30, s26
 8005542:	ee74 3a23 	vadd.f32	s7, s8, s7
 8005546:	ee24 faa2 	vmul.f32	s30, s9, s5
 800554a:	ee7e caac 	vadd.f32	s25, s29, s25
 800554e:	ed53 2a06 	vldr	s5, [r3, #-24]	; 0xffffffe8
 8005552:	ee64 ea82 	vmul.f32	s29, s9, s4
 8005556:	ee3e ca0c 	vadd.f32	s24, s28, s24
 800555a:	ee7d baab 	vadd.f32	s23, s27, s23
 800555e:	ee24 eaa1 	vmul.f32	s28, s9, s3
 8005562:	ee64 da81 	vmul.f32	s27, s9, s2
 8005566:	ee7b aa2a 	vadd.f32	s21, s22, s21
 800556a:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800556e:	ee24 baa0 	vmul.f32	s22, s9, s1
 8005572:	ee24 aa80 	vmul.f32	s20, s9, s0
 8005576:	ee79 8a28 	vadd.f32	s17, s18, s17
 800557a:	ee28 9a24 	vmul.f32	s18, s16, s9
 800557e:	ee64 4a83 	vmul.f32	s9, s9, s6
 8005582:	ee25 4a02 	vmul.f32	s8, s10, s4
 8005586:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800558a:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 800558e:	ee7e caac 	vadd.f32	s25, s29, s25
 8005592:	ee3e ca0c 	vadd.f32	s24, s28, s24
 8005596:	ee65 ea21 	vmul.f32	s29, s10, s3
 800559a:	ee25 ea01 	vmul.f32	s28, s10, s2
 800559e:	ee7d baab 	vadd.f32	s23, s27, s23
 80055a2:	ee7b aa2a 	vadd.f32	s21, s22, s21
 80055a6:	ee65 da20 	vmul.f32	s27, s10, s1
 80055aa:	ee25 ba00 	vmul.f32	s22, s10, s0
 80055ae:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80055b2:	ee79 8a28 	vadd.f32	s17, s18, s17
 80055b6:	ee28 aa05 	vmul.f32	s20, s16, s10
 80055ba:	ee23 9a05 	vmul.f32	s18, s6, s10
 80055be:	ee3d da0f 	vadd.f32	s26, s26, s30
 80055c2:	ee25 5a22 	vmul.f32	s10, s10, s5
 80055c6:	ee65 3aa1 	vmul.f32	s7, s11, s3
 80055ca:	ee35 5a24 	vadd.f32	s10, s10, s9
 80055ce:	ed53 1a04 	vldr	s3, [r3, #-16]
 80055d2:	ee7e caac 	vadd.f32	s25, s29, s25
 80055d6:	ee3e ca0c 	vadd.f32	s24, s28, s24
 80055da:	ee65 ea81 	vmul.f32	s29, s11, s2
 80055de:	ee25 eaa0 	vmul.f32	s28, s11, s1
 80055e2:	ee7d baab 	vadd.f32	s23, s27, s23
 80055e6:	ee7b aa2a 	vadd.f32	s21, s22, s21
 80055ea:	ee65 da80 	vmul.f32	s27, s11, s0
 80055ee:	ee28 ba25 	vmul.f32	s22, s16, s11
 80055f2:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80055f6:	ee79 8a28 	vadd.f32	s17, s18, s17
 80055fa:	ee23 aa25 	vmul.f32	s20, s6, s11
 80055fe:	ee22 9aa5 	vmul.f32	s18, s5, s11
 8005602:	ee3d da04 	vadd.f32	s26, s26, s8
 8005606:	ee65 5a82 	vmul.f32	s11, s11, s4
 800560a:	ee66 4a01 	vmul.f32	s9, s12, s2
 800560e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8005612:	ed13 1a03 	vldr	s2, [r3, #-12]
 8005616:	ee75 5a85 	vadd.f32	s11, s11, s10
 800561a:	ee3d da23 	vadd.f32	s26, s26, s7
 800561e:	ee22 5a06 	vmul.f32	s10, s4, s12
 8005622:	ee7e caac 	vadd.f32	s25, s29, s25
 8005626:	ee3e ca0c 	vadd.f32	s24, s28, s24
 800562a:	ee66 ea20 	vmul.f32	s29, s12, s1
 800562e:	ee26 ea00 	vmul.f32	s28, s12, s0
 8005632:	ee7d baab 	vadd.f32	s23, s27, s23
 8005636:	ee7b aa2a 	vadd.f32	s21, s22, s21
 800563a:	ee68 da06 	vmul.f32	s27, s16, s12
 800563e:	ee23 ba06 	vmul.f32	s22, s6, s12
 8005642:	ee22 aa86 	vmul.f32	s20, s5, s12
 8005646:	ee79 8a28 	vadd.f32	s17, s18, s17
 800564a:	ee26 6a21 	vmul.f32	s12, s12, s3
 800564e:	ee26 9aa0 	vmul.f32	s18, s13, s1
 8005652:	ee36 6a25 	vadd.f32	s12, s12, s11
 8005656:	ed53 0a02 	vldr	s1, [r3, #-8]
 800565a:	ee61 5aa6 	vmul.f32	s11, s3, s13
 800565e:	ee3d da24 	vadd.f32	s26, s26, s9
 8005662:	ee7e caac 	vadd.f32	s25, s29, s25
 8005666:	ee3e ca0c 	vadd.f32	s24, s28, s24
 800566a:	ee66 ea80 	vmul.f32	s29, s13, s0
 800566e:	ee28 ea26 	vmul.f32	s28, s16, s13
 8005672:	ee7d baab 	vadd.f32	s23, s27, s23
 8005676:	ee7b aa2a 	vadd.f32	s21, s22, s21
 800567a:	ee63 da26 	vmul.f32	s27, s6, s13
 800567e:	ee22 baa6 	vmul.f32	s22, s5, s13
 8005682:	ee3a aa29 	vadd.f32	s20, s20, s19
 8005686:	ee75 8a28 	vadd.f32	s17, s10, s17
 800568a:	ee62 9a26 	vmul.f32	s19, s4, s13
 800568e:	ee66 6a81 	vmul.f32	s13, s13, s2
 8005692:	ee27 5a00 	vmul.f32	s10, s14, s0
 8005696:	ee7b aa2a 	vadd.f32	s21, s22, s21
 800569a:	ee75 8aa8 	vadd.f32	s17, s11, s17
 800569e:	ee7e caac 	vadd.f32	s25, s29, s25
 80056a2:	ee3e ca0c 	vadd.f32	s24, s28, s24
 80056a6:	ee68 ea07 	vmul.f32	s29, s16, s14
 80056aa:	ee23 ea07 	vmul.f32	s28, s6, s14
 80056ae:	ee7d baab 	vadd.f32	s23, s27, s23
 80056b2:	ee22 ba07 	vmul.f32	s22, s4, s14
 80056b6:	ee62 da87 	vmul.f32	s27, s5, s14
 80056ba:	ee39 aa8a 	vadd.f32	s20, s19, s20
 80056be:	ee76 6a86 	vadd.f32	s13, s13, s12
 80056c2:	ee61 9a87 	vmul.f32	s19, s3, s14
 80056c6:	ee67 3a20 	vmul.f32	s7, s14, s1
 80056ca:	ed13 0a01 	vldr	s0, [r3, #-4]
 80056ce:	ee3d da09 	vadd.f32	s26, s26, s18
 80056d2:	ee21 6a07 	vmul.f32	s12, s2, s14
 80056d6:	ee3d da05 	vadd.f32	s26, s26, s10
 80056da:	ee28 8a27 	vmul.f32	s16, s16, s15
 80056de:	ee63 5a27 	vmul.f32	s11, s6, s15
 80056e2:	ee22 5aa7 	vmul.f32	s10, s5, s15
 80056e6:	ee62 4a27 	vmul.f32	s9, s4, s15
 80056ea:	ee3b ba2a 	vadd.f32	s22, s22, s21
 80056ee:	ee39 aa8a 	vadd.f32	s20, s19, s20
 80056f2:	ee61 aaa7 	vmul.f32	s21, s3, s15
 80056f6:	ee61 9a27 	vmul.f32	s19, s2, s15
 80056fa:	ee36 7a28 	vadd.f32	s14, s12, s17
 80056fe:	ee7e caac 	vadd.f32	s25, s29, s25
 8005702:	ee60 8aa7 	vmul.f32	s17, s1, s15
 8005706:	ee3e ca0c 	vadd.f32	s24, s28, s24
 800570a:	ee7d baab 	vadd.f32	s23, s27, s23
 800570e:	ee73 3aa6 	vadd.f32	s7, s7, s13
 8005712:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005716:	f1bb 0b01 	subs.w	fp, fp, #1
 800571a:	f101 0120 	add.w	r1, r1, #32
 800571e:	ee38 da0d 	vadd.f32	s26, s16, s26
 8005722:	ee75 caac 	vadd.f32	s25, s11, s25
 8005726:	ee35 ca0c 	vadd.f32	s24, s10, s24
 800572a:	ee74 baab 	vadd.f32	s23, s9, s23
 800572e:	ee7a aa8b 	vadd.f32	s21, s21, s22
 8005732:	ee79 9a8a 	vadd.f32	s19, s19, s20
 8005736:	ee78 8a87 	vadd.f32	s17, s17, s14
 800573a:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800573e:	f103 0320 	add.w	r3, r3, #32
 8005742:	f47f aed8 	bne.w	80054f6 <arm_fir_f32+0xfe>
 8005746:	eb09 0104 	add.w	r1, r9, r4
 800574a:	46e3      	mov	fp, ip
 800574c:	b3a2      	cbz	r2, 80057b8 <arm_fir_f32+0x3c0>
 800574e:	4613      	mov	r3, r2
 8005750:	ecbb 6a01 	vldmia	fp!, {s12}
 8005754:	ecf1 7a01 	vldmia	r1!, {s15}
 8005758:	ee26 3a03 	vmul.f32	s6, s12, s6
 800575c:	ee26 4a22 	vmul.f32	s8, s12, s5
 8005760:	ee66 4a02 	vmul.f32	s9, s12, s4
 8005764:	ee26 5a21 	vmul.f32	s10, s12, s3
 8005768:	ee66 5a01 	vmul.f32	s11, s12, s2
 800576c:	ee66 6a20 	vmul.f32	s13, s12, s1
 8005770:	ee26 7a00 	vmul.f32	s14, s12, s0
 8005774:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005778:	3b01      	subs	r3, #1
 800577a:	ee3d da03 	vadd.f32	s26, s26, s6
 800577e:	ee7c ca84 	vadd.f32	s25, s25, s8
 8005782:	eeb0 3a62 	vmov.f32	s6, s5
 8005786:	ee3c ca24 	vadd.f32	s24, s24, s9
 800578a:	eef0 2a42 	vmov.f32	s5, s4
 800578e:	ee7b ba85 	vadd.f32	s23, s23, s10
 8005792:	eeb0 2a61 	vmov.f32	s4, s3
 8005796:	ee7a aaa5 	vadd.f32	s21, s21, s11
 800579a:	eef0 1a41 	vmov.f32	s3, s2
 800579e:	ee79 9aa6 	vadd.f32	s19, s19, s13
 80057a2:	eeb0 1a60 	vmov.f32	s2, s1
 80057a6:	ee78 8a87 	vadd.f32	s17, s17, s14
 80057aa:	eef0 0a40 	vmov.f32	s1, s0
 80057ae:	ee73 3a86 	vadd.f32	s7, s7, s12
 80057b2:	eeb0 0a67 	vmov.f32	s0, s15
 80057b6:	d1cb      	bne.n	8005750 <arm_fir_f32+0x358>
 80057b8:	f1be 0e01 	subs.w	lr, lr, #1
 80057bc:	ed05 da08 	vstr	s26, [r5, #-32]	; 0xffffffe0
 80057c0:	ed45 ca07 	vstr	s25, [r5, #-28]	; 0xffffffe4
 80057c4:	ed05 ca06 	vstr	s24, [r5, #-24]	; 0xffffffe8
 80057c8:	ed45 ba05 	vstr	s23, [r5, #-20]	; 0xffffffec
 80057cc:	ed45 aa04 	vstr	s21, [r5, #-16]
 80057d0:	ed45 9a03 	vstr	s19, [r5, #-12]
 80057d4:	ed45 8a02 	vstr	s17, [r5, #-8]
 80057d8:	ed45 3a01 	vstr	s7, [r5, #-4]
 80057dc:	f107 0720 	add.w	r7, r7, #32
 80057e0:	f106 0620 	add.w	r6, r6, #32
 80057e4:	f104 0420 	add.w	r4, r4, #32
 80057e8:	f105 0520 	add.w	r5, r5, #32
 80057ec:	f47f ae3c 	bne.w	8005468 <arm_fir_f32+0x70>
 80057f0:	9b02      	ldr	r3, [sp, #8]
 80057f2:	9800      	ldr	r0, [sp, #0]
 80057f4:	f8dd c018 	ldr.w	ip, [sp, #24]
 80057f8:	9907      	ldr	r1, [sp, #28]
 80057fa:	015b      	lsls	r3, r3, #5
 80057fc:	4652      	mov	r2, sl
 80057fe:	4418      	add	r0, r3
 8005800:	9000      	str	r0, [sp, #0]
 8005802:	4419      	add	r1, r3
 8005804:	449c      	add	ip, r3
 8005806:	441a      	add	r2, r3
 8005808:	9b04      	ldr	r3, [sp, #16]
 800580a:	f013 0e07 	ands.w	lr, r3, #7
 800580e:	d01f      	beq.n	8005850 <arm_fir_f32+0x458>
 8005810:	9f00      	ldr	r7, [sp, #0]
 8005812:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005816:	4676      	mov	r6, lr
 8005818:	4665      	mov	r5, ip
 800581a:	f851 3b04 	ldr.w	r3, [r1], #4
 800581e:	eddf 6a12 	vldr	s13, [pc, #72]	; 8005868 <arm_fir_f32+0x470>
 8005822:	f847 3b04 	str.w	r3, [r7], #4
 8005826:	4644      	mov	r4, r8
 8005828:	464b      	mov	r3, r9
 800582a:	4628      	mov	r0, r5
 800582c:	ecb0 7a01 	vldmia	r0!, {s14}
 8005830:	ecf4 7a01 	vldmia	r4!, {s15}
 8005834:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005838:	3b01      	subs	r3, #1
 800583a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800583e:	d1f5      	bne.n	800582c <arm_fir_f32+0x434>
 8005840:	3e01      	subs	r6, #1
 8005842:	ece2 6a01 	vstmia	r2!, {s13}
 8005846:	f105 0504 	add.w	r5, r5, #4
 800584a:	d1e6      	bne.n	800581a <arm_fir_f32+0x422>
 800584c:	eb0c 0c8e 	add.w	ip, ip, lr, lsl #2
 8005850:	9b01      	ldr	r3, [sp, #4]
 8005852:	1e59      	subs	r1, r3, #1
 8005854:	9b03      	ldr	r3, [sp, #12]
 8005856:	088e      	lsrs	r6, r1, #2
 8005858:	685c      	ldr	r4, [r3, #4]
 800585a:	d020      	beq.n	800589e <arm_fir_f32+0x4a6>
 800585c:	f104 0210 	add.w	r2, r4, #16
 8005860:	f10c 0310 	add.w	r3, ip, #16
 8005864:	4630      	mov	r0, r6
 8005866:	e001      	b.n	800586c <arm_fir_f32+0x474>
 8005868:	00000000 	.word	0x00000000
 800586c:	f853 5c10 	ldr.w	r5, [r3, #-16]
 8005870:	f842 5c10 	str.w	r5, [r2, #-16]
 8005874:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 8005878:	f842 5c0c 	str.w	r5, [r2, #-12]
 800587c:	f853 5c08 	ldr.w	r5, [r3, #-8]
 8005880:	f842 5c08 	str.w	r5, [r2, #-8]
 8005884:	f853 5c04 	ldr.w	r5, [r3, #-4]
 8005888:	f842 5c04 	str.w	r5, [r2, #-4]
 800588c:	3801      	subs	r0, #1
 800588e:	f103 0310 	add.w	r3, r3, #16
 8005892:	f102 0210 	add.w	r2, r2, #16
 8005896:	d1e9      	bne.n	800586c <arm_fir_f32+0x474>
 8005898:	0133      	lsls	r3, r6, #4
 800589a:	441c      	add	r4, r3
 800589c:	449c      	add	ip, r3
 800589e:	f011 0303 	ands.w	r3, r1, #3
 80058a2:	d006      	beq.n	80058b2 <arm_fir_f32+0x4ba>
 80058a4:	4622      	mov	r2, r4
 80058a6:	f85c 1b04 	ldr.w	r1, [ip], #4
 80058aa:	f842 1b04 	str.w	r1, [r2], #4
 80058ae:	3b01      	subs	r3, #1
 80058b0:	d1f9      	bne.n	80058a6 <arm_fir_f32+0x4ae>
 80058b2:	b009      	add	sp, #36	; 0x24
 80058b4:	ecbd 8b10 	vpop	{d8-d15}
 80058b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058bc:	46c3      	mov	fp, r8
 80058be:	e745      	b.n	800574c <arm_fir_f32+0x354>

080058c0 <arm_cmplx_mult_cmplx_f32>:
 80058c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058c2:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 80058c6:	d073      	beq.n	80059b0 <arm_cmplx_mult_cmplx_f32+0xf0>
 80058c8:	f100 0620 	add.w	r6, r0, #32
 80058cc:	f101 0520 	add.w	r5, r1, #32
 80058d0:	f102 0420 	add.w	r4, r2, #32
 80058d4:	4677      	mov	r7, lr
 80058d6:	ed16 7a08 	vldr	s14, [r6, #-32]	; 0xffffffe0
 80058da:	ed15 5a08 	vldr	s10, [r5, #-32]	; 0xffffffe0
 80058de:	ed16 2a07 	vldr	s4, [r6, #-28]	; 0xffffffe4
 80058e2:	ed55 2a07 	vldr	s5, [r5, #-28]	; 0xffffffe4
 80058e6:	ed16 3a05 	vldr	s6, [r6, #-20]	; 0xffffffec
 80058ea:	ed16 6a06 	vldr	s12, [r6, #-24]	; 0xffffffe8
 80058ee:	ed55 7a06 	vldr	s15, [r5, #-24]	; 0xffffffe8
 80058f2:	ed55 5a05 	vldr	s11, [r5, #-20]	; 0xffffffec
 80058f6:	ed56 6a04 	vldr	s13, [r6, #-16]
 80058fa:	ed55 3a04 	vldr	s7, [r5, #-16]
 80058fe:	ee67 4a05 	vmul.f32	s9, s14, s10
 8005902:	ee22 4a22 	vmul.f32	s8, s4, s5
 8005906:	ee25 5a02 	vmul.f32	s10, s10, s4
 800590a:	ee27 7a22 	vmul.f32	s14, s14, s5
 800590e:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8005912:	ee66 4a27 	vmul.f32	s9, s12, s15
 8005916:	ee26 6a25 	vmul.f32	s12, s12, s11
 800591a:	ee67 7a83 	vmul.f32	s15, s15, s6
 800591e:	ee65 5a83 	vmul.f32	s11, s11, s6
 8005922:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005926:	ed04 4a08 	vstr	s8, [r4, #-32]	; 0xffffffe0
 800592a:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800592e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8005932:	ed16 5a03 	vldr	s10, [r6, #-12]
 8005936:	ed04 7a07 	vstr	s14, [r4, #-28]	; 0xffffffe4
 800593a:	ed15 7a03 	vldr	s14, [r5, #-12]
 800593e:	ed44 5a06 	vstr	s11, [r4, #-24]	; 0xffffffe8
 8005942:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8005946:	ed56 7a02 	vldr	s15, [r6, #-8]
 800594a:	ed15 6a02 	vldr	s12, [r5, #-8]
 800594e:	ed56 5a01 	vldr	s11, [r6, #-4]
 8005952:	ed15 4a01 	vldr	s8, [r5, #-4]
 8005956:	ee67 4a86 	vmul.f32	s9, s15, s12
 800595a:	ee23 3a85 	vmul.f32	s6, s7, s10
 800595e:	ee26 6a25 	vmul.f32	s12, s12, s11
 8005962:	ee25 5a07 	vmul.f32	s10, s10, s14
 8005966:	ee65 5a84 	vmul.f32	s11, s11, s8
 800596a:	ee26 7a87 	vmul.f32	s14, s13, s14
 800596e:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005972:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8005976:	ee37 7a03 	vadd.f32	s14, s14, s6
 800597a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800597e:	ee74 5ae5 	vsub.f32	s11, s9, s11
 8005982:	ee77 7a86 	vadd.f32	s15, s15, s12
 8005986:	3f01      	subs	r7, #1
 8005988:	ed44 6a04 	vstr	s13, [r4, #-16]
 800598c:	ed04 7a03 	vstr	s14, [r4, #-12]
 8005990:	ed44 5a02 	vstr	s11, [r4, #-8]
 8005994:	ed44 7a01 	vstr	s15, [r4, #-4]
 8005998:	f106 0620 	add.w	r6, r6, #32
 800599c:	f105 0520 	add.w	r5, r5, #32
 80059a0:	f104 0420 	add.w	r4, r4, #32
 80059a4:	d197      	bne.n	80058d6 <arm_cmplx_mult_cmplx_f32+0x16>
 80059a6:	ea4f 144e 	mov.w	r4, lr, lsl #5
 80059aa:	4420      	add	r0, r4
 80059ac:	4421      	add	r1, r4
 80059ae:	4422      	add	r2, r4
 80059b0:	f013 0303 	ands.w	r3, r3, #3
 80059b4:	d022      	beq.n	80059fc <arm_cmplx_mult_cmplx_f32+0x13c>
 80059b6:	3008      	adds	r0, #8
 80059b8:	3108      	adds	r1, #8
 80059ba:	3208      	adds	r2, #8
 80059bc:	ed50 7a02 	vldr	s15, [r0, #-8]
 80059c0:	ed11 7a02 	vldr	s14, [r1, #-8]
 80059c4:	ed50 6a01 	vldr	s13, [r0, #-4]
 80059c8:	ed51 5a01 	vldr	s11, [r1, #-4]
 80059cc:	ee27 6a87 	vmul.f32	s12, s15, s14
 80059d0:	ee26 7a87 	vmul.f32	s14, s13, s14
 80059d4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80059d8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80059dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80059e0:	ee76 6a66 	vsub.f32	s13, s12, s13
 80059e4:	3b01      	subs	r3, #1
 80059e6:	ed42 6a02 	vstr	s13, [r2, #-8]
 80059ea:	ed42 7a01 	vstr	s15, [r2, #-4]
 80059ee:	f100 0008 	add.w	r0, r0, #8
 80059f2:	f101 0108 	add.w	r1, r1, #8
 80059f6:	f102 0208 	add.w	r2, r2, #8
 80059fa:	d1df      	bne.n	80059bc <arm_cmplx_mult_cmplx_f32+0xfc>
 80059fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059fe:	bf00      	nop

08005a00 <arm_cmplx_mag_f32>:
 8005a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a04:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8005a08:	b084      	sub	sp, #16
 8005a0a:	d07f      	beq.n	8005b0c <arm_cmplx_mag_f32+0x10c>
 8005a0c:	2700      	movs	r7, #0
 8005a0e:	f100 0420 	add.w	r4, r0, #32
 8005a12:	f101 0510 	add.w	r5, r1, #16
 8005a16:	4646      	mov	r6, r8
 8005a18:	e05a      	b.n	8005ad0 <arm_cmplx_mag_f32+0xd0>
 8005a1a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005a1e:	eeb4 0a40 	vcmp.f32	s0, s0
 8005a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a26:	f040 80a4 	bne.w	8005b72 <arm_cmplx_mag_f32+0x172>
 8005a2a:	ed05 0a04 	vstr	s0, [r5, #-16]
 8005a2e:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8005a32:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8005a36:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005a3a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005a3e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005a42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a4a:	f2c0 808f 	blt.w	8005b6c <arm_cmplx_mag_f32+0x16c>
 8005a4e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005a52:	eeb4 0a40 	vcmp.f32	s0, s0
 8005a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a5a:	f040 80af 	bne.w	8005bbc <arm_cmplx_mag_f32+0x1bc>
 8005a5e:	ed05 0a03 	vstr	s0, [r5, #-12]
 8005a62:	ed54 7a04 	vldr	s15, [r4, #-16]
 8005a66:	ed14 0a03 	vldr	s0, [r4, #-12]
 8005a6a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005a6e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005a72:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005a76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a7e:	db72      	blt.n	8005b66 <arm_cmplx_mag_f32+0x166>
 8005a80:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005a84:	eeb4 0a40 	vcmp.f32	s0, s0
 8005a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a8c:	f040 808c 	bne.w	8005ba8 <arm_cmplx_mag_f32+0x1a8>
 8005a90:	ed05 0a02 	vstr	s0, [r5, #-8]
 8005a94:	ed54 7a02 	vldr	s15, [r4, #-8]
 8005a98:	ed14 0a01 	vldr	s0, [r4, #-4]
 8005a9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005aa0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005aa4:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005aa8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ab0:	db20      	blt.n	8005af4 <arm_cmplx_mag_f32+0xf4>
 8005ab2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005ab6:	eeb4 0a40 	vcmp.f32	s0, s0
 8005aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005abe:	d169      	bne.n	8005b94 <arm_cmplx_mag_f32+0x194>
 8005ac0:	3e01      	subs	r6, #1
 8005ac2:	ed05 0a01 	vstr	s0, [r5, #-4]
 8005ac6:	f104 0420 	add.w	r4, r4, #32
 8005aca:	f105 0510 	add.w	r5, r5, #16
 8005ace:	d019      	beq.n	8005b04 <arm_cmplx_mag_f32+0x104>
 8005ad0:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8005ad4:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8005ad8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005adc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005ae0:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005ae4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aec:	da95      	bge.n	8005a1a <arm_cmplx_mag_f32+0x1a>
 8005aee:	f845 7c10 	str.w	r7, [r5, #-16]
 8005af2:	e79c      	b.n	8005a2e <arm_cmplx_mag_f32+0x2e>
 8005af4:	3e01      	subs	r6, #1
 8005af6:	f845 7c04 	str.w	r7, [r5, #-4]
 8005afa:	f104 0420 	add.w	r4, r4, #32
 8005afe:	f105 0510 	add.w	r5, r5, #16
 8005b02:	d1e5      	bne.n	8005ad0 <arm_cmplx_mag_f32+0xd0>
 8005b04:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8005b08:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8005b0c:	f012 0503 	ands.w	r5, r2, #3
 8005b10:	d026      	beq.n	8005b60 <arm_cmplx_mag_f32+0x160>
 8005b12:	2600      	movs	r6, #0
 8005b14:	f100 0408 	add.w	r4, r0, #8
 8005b18:	e00c      	b.n	8005b34 <arm_cmplx_mag_f32+0x134>
 8005b1a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005b1e:	eeb4 0a40 	vcmp.f32	s0, s0
 8005b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b26:	d12e      	bne.n	8005b86 <arm_cmplx_mag_f32+0x186>
 8005b28:	3d01      	subs	r5, #1
 8005b2a:	ed01 0a01 	vstr	s0, [r1, #-4]
 8005b2e:	f104 0408 	add.w	r4, r4, #8
 8005b32:	d015      	beq.n	8005b60 <arm_cmplx_mag_f32+0x160>
 8005b34:	ed54 7a02 	vldr	s15, [r4, #-8]
 8005b38:	ed14 0a01 	vldr	s0, [r4, #-4]
 8005b3c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005b40:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005b44:	3104      	adds	r1, #4
 8005b46:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005b4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b52:	dae2      	bge.n	8005b1a <arm_cmplx_mag_f32+0x11a>
 8005b54:	3d01      	subs	r5, #1
 8005b56:	f841 6c04 	str.w	r6, [r1, #-4]
 8005b5a:	f104 0408 	add.w	r4, r4, #8
 8005b5e:	d1e9      	bne.n	8005b34 <arm_cmplx_mag_f32+0x134>
 8005b60:	b004      	add	sp, #16
 8005b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b66:	f845 7c08 	str.w	r7, [r5, #-8]
 8005b6a:	e793      	b.n	8005a94 <arm_cmplx_mag_f32+0x94>
 8005b6c:	f845 7c0c 	str.w	r7, [r5, #-12]
 8005b70:	e777      	b.n	8005a62 <arm_cmplx_mag_f32+0x62>
 8005b72:	eeb0 0a67 	vmov.f32	s0, s15
 8005b76:	9203      	str	r2, [sp, #12]
 8005b78:	9102      	str	r1, [sp, #8]
 8005b7a:	9001      	str	r0, [sp, #4]
 8005b7c:	f003 fae6 	bl	800914c <sqrtf>
 8005b80:	a801      	add	r0, sp, #4
 8005b82:	c807      	ldmia	r0, {r0, r1, r2}
 8005b84:	e751      	b.n	8005a2a <arm_cmplx_mag_f32+0x2a>
 8005b86:	eeb0 0a67 	vmov.f32	s0, s15
 8005b8a:	9101      	str	r1, [sp, #4]
 8005b8c:	f003 fade 	bl	800914c <sqrtf>
 8005b90:	9901      	ldr	r1, [sp, #4]
 8005b92:	e7c9      	b.n	8005b28 <arm_cmplx_mag_f32+0x128>
 8005b94:	eeb0 0a67 	vmov.f32	s0, s15
 8005b98:	9203      	str	r2, [sp, #12]
 8005b9a:	9102      	str	r1, [sp, #8]
 8005b9c:	9001      	str	r0, [sp, #4]
 8005b9e:	f003 fad5 	bl	800914c <sqrtf>
 8005ba2:	a801      	add	r0, sp, #4
 8005ba4:	c807      	ldmia	r0, {r0, r1, r2}
 8005ba6:	e78b      	b.n	8005ac0 <arm_cmplx_mag_f32+0xc0>
 8005ba8:	eeb0 0a67 	vmov.f32	s0, s15
 8005bac:	9203      	str	r2, [sp, #12]
 8005bae:	9102      	str	r1, [sp, #8]
 8005bb0:	9001      	str	r0, [sp, #4]
 8005bb2:	f003 facb 	bl	800914c <sqrtf>
 8005bb6:	a801      	add	r0, sp, #4
 8005bb8:	c807      	ldmia	r0, {r0, r1, r2}
 8005bba:	e769      	b.n	8005a90 <arm_cmplx_mag_f32+0x90>
 8005bbc:	eeb0 0a67 	vmov.f32	s0, s15
 8005bc0:	9203      	str	r2, [sp, #12]
 8005bc2:	9102      	str	r1, [sp, #8]
 8005bc4:	9001      	str	r0, [sp, #4]
 8005bc6:	f003 fac1 	bl	800914c <sqrtf>
 8005bca:	a801      	add	r0, sp, #4
 8005bcc:	c807      	ldmia	r0, {r0, r1, r2}
 8005bce:	e746      	b.n	8005a5e <arm_cmplx_mag_f32+0x5e>

08005bd0 <arm_sin_f32>:
 8005bd0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bd8:	d42c      	bmi.n	8005c34 <arm_sin_f32+0x64>
 8005bda:	eddf 7a20 	vldr	s15, [pc, #128]	; 8005c5c <arm_sin_f32+0x8c>
 8005bde:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005be2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005be6:	d432      	bmi.n	8005c4e <arm_sin_f32+0x7e>
 8005be8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bec:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8005c60 <arm_sin_f32+0x90>
 8005bf0:	4a1c      	ldr	r2, [pc, #112]	; (8005c64 <arm_sin_f32+0x94>)
 8005bf2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005bf6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005bfa:	ee20 0a26 	vmul.f32	s0, s0, s13
 8005bfe:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8005c02:	ee17 3a90 	vmov	r3, s15
 8005c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c0a:	ee07 3a90 	vmov	s15, r3
 8005c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c12:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8005c16:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005c1a:	edd1 6a01 	vldr	s13, [r1, #4]
 8005c1e:	ed91 0a00 	vldr	s0, [r1]
 8005c22:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c26:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005c2a:	ee27 0a00 	vmul.f32	s0, s14, s0
 8005c2e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005c32:	4770      	bx	lr
 8005c34:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8005c68 <arm_sin_f32+0x98>
 8005c38:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8005c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c40:	da0b      	bge.n	8005c5a <arm_sin_f32+0x8a>
 8005c42:	eddf 7a06 	vldr	s15, [pc, #24]	; 8005c5c <arm_sin_f32+0x8c>
 8005c46:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005c4a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005c4e:	ee17 3a90 	vmov	r3, s15
 8005c52:	3b01      	subs	r3, #1
 8005c54:	ee07 3a90 	vmov	s15, r3
 8005c58:	e7c6      	b.n	8005be8 <arm_sin_f32+0x18>
 8005c5a:	4770      	bx	lr
 8005c5c:	3e22f983 	.word	0x3e22f983
 8005c60:	44000000 	.word	0x44000000
 8005c64:	0801804c 	.word	0x0801804c
 8005c68:	b44c02cd 	.word	0xb44c02cd

08005c6c <arm_cos_f32>:
 8005c6c:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8005ce0 <arm_cos_f32+0x74>
 8005c70:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005c74:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8005c78:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005c7c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c84:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005c88:	d504      	bpl.n	8005c94 <arm_cos_f32+0x28>
 8005c8a:	ee17 3a90 	vmov	r3, s15
 8005c8e:	3b01      	subs	r3, #1
 8005c90:	ee07 3a90 	vmov	s15, r3
 8005c94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c98:	eddf 6a12 	vldr	s13, [pc, #72]	; 8005ce4 <arm_cos_f32+0x78>
 8005c9c:	4a12      	ldr	r2, [pc, #72]	; (8005ce8 <arm_cos_f32+0x7c>)
 8005c9e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005ca2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005ca6:	ee20 0a26 	vmul.f32	s0, s0, s13
 8005caa:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8005cae:	ee17 3a90 	vmov	r3, s15
 8005cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cb6:	ee07 3a90 	vmov	s15, r3
 8005cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cbe:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8005cc2:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005cc6:	edd1 6a01 	vldr	s13, [r1, #4]
 8005cca:	ed91 0a00 	vldr	s0, [r1]
 8005cce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005cd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005cd6:	ee27 0a00 	vmul.f32	s0, s14, s0
 8005cda:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005cde:	4770      	bx	lr
 8005ce0:	3e22f983 	.word	0x3e22f983
 8005ce4:	44000000 	.word	0x44000000
 8005ce8:	0801804c 	.word	0x0801804c

08005cec <arm_scale_f32>:
 8005cec:	b470      	push	{r4, r5, r6}
 8005cee:	0896      	lsrs	r6, r2, #2
 8005cf0:	d025      	beq.n	8005d3e <arm_scale_f32+0x52>
 8005cf2:	f100 0410 	add.w	r4, r0, #16
 8005cf6:	f101 0310 	add.w	r3, r1, #16
 8005cfa:	4635      	mov	r5, r6
 8005cfc:	ed14 6a04 	vldr	s12, [r4, #-16]
 8005d00:	ed54 6a03 	vldr	s13, [r4, #-12]
 8005d04:	ed14 7a02 	vldr	s14, [r4, #-8]
 8005d08:	ed54 7a01 	vldr	s15, [r4, #-4]
 8005d0c:	ee26 6a00 	vmul.f32	s12, s12, s0
 8005d10:	ee66 6a80 	vmul.f32	s13, s13, s0
 8005d14:	ee20 7a07 	vmul.f32	s14, s0, s14
 8005d18:	ee60 7a27 	vmul.f32	s15, s0, s15
 8005d1c:	3d01      	subs	r5, #1
 8005d1e:	ed03 6a04 	vstr	s12, [r3, #-16]
 8005d22:	ed43 6a03 	vstr	s13, [r3, #-12]
 8005d26:	ed03 7a02 	vstr	s14, [r3, #-8]
 8005d2a:	ed43 7a01 	vstr	s15, [r3, #-4]
 8005d2e:	f104 0410 	add.w	r4, r4, #16
 8005d32:	f103 0310 	add.w	r3, r3, #16
 8005d36:	d1e1      	bne.n	8005cfc <arm_scale_f32+0x10>
 8005d38:	0136      	lsls	r6, r6, #4
 8005d3a:	4430      	add	r0, r6
 8005d3c:	4431      	add	r1, r6
 8005d3e:	f012 0203 	ands.w	r2, r2, #3
 8005d42:	d007      	beq.n	8005d54 <arm_scale_f32+0x68>
 8005d44:	ecf0 7a01 	vldmia	r0!, {s15}
 8005d48:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005d4c:	3a01      	subs	r2, #1
 8005d4e:	ece1 7a01 	vstmia	r1!, {s15}
 8005d52:	d1f7      	bne.n	8005d44 <arm_scale_f32+0x58>
 8005d54:	bc70      	pop	{r4, r5, r6}
 8005d56:	4770      	bx	lr

08005d58 <arm_offset_f32>:
 8005d58:	b470      	push	{r4, r5, r6}
 8005d5a:	0896      	lsrs	r6, r2, #2
 8005d5c:	d025      	beq.n	8005daa <arm_offset_f32+0x52>
 8005d5e:	f100 0410 	add.w	r4, r0, #16
 8005d62:	f101 0310 	add.w	r3, r1, #16
 8005d66:	4635      	mov	r5, r6
 8005d68:	ed14 6a04 	vldr	s12, [r4, #-16]
 8005d6c:	ed54 6a03 	vldr	s13, [r4, #-12]
 8005d70:	ed14 7a02 	vldr	s14, [r4, #-8]
 8005d74:	ed54 7a01 	vldr	s15, [r4, #-4]
 8005d78:	ee36 6a00 	vadd.f32	s12, s12, s0
 8005d7c:	ee76 6a80 	vadd.f32	s13, s13, s0
 8005d80:	ee30 7a07 	vadd.f32	s14, s0, s14
 8005d84:	ee70 7a27 	vadd.f32	s15, s0, s15
 8005d88:	3d01      	subs	r5, #1
 8005d8a:	ed03 6a04 	vstr	s12, [r3, #-16]
 8005d8e:	ed43 6a03 	vstr	s13, [r3, #-12]
 8005d92:	ed03 7a02 	vstr	s14, [r3, #-8]
 8005d96:	ed43 7a01 	vstr	s15, [r3, #-4]
 8005d9a:	f104 0410 	add.w	r4, r4, #16
 8005d9e:	f103 0310 	add.w	r3, r3, #16
 8005da2:	d1e1      	bne.n	8005d68 <arm_offset_f32+0x10>
 8005da4:	0136      	lsls	r6, r6, #4
 8005da6:	4430      	add	r0, r6
 8005da8:	4431      	add	r1, r6
 8005daa:	f012 0203 	ands.w	r2, r2, #3
 8005dae:	d007      	beq.n	8005dc0 <arm_offset_f32+0x68>
 8005db0:	ecf0 7a01 	vldmia	r0!, {s15}
 8005db4:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005db8:	3a01      	subs	r2, #1
 8005dba:	ece1 7a01 	vstmia	r1!, {s15}
 8005dbe:	d1f7      	bne.n	8005db0 <arm_offset_f32+0x58>
 8005dc0:	bc70      	pop	{r4, r5, r6}
 8005dc2:	4770      	bx	lr

08005dc4 <arm_mult_f32>:
 8005dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dc6:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 8005dca:	d033      	beq.n	8005e34 <arm_mult_f32+0x70>
 8005dcc:	f100 0610 	add.w	r6, r0, #16
 8005dd0:	f101 0510 	add.w	r5, r1, #16
 8005dd4:	f102 0410 	add.w	r4, r2, #16
 8005dd8:	4677      	mov	r7, lr
 8005dda:	ed16 6a04 	vldr	s12, [r6, #-16]
 8005dde:	ed55 4a04 	vldr	s9, [r5, #-16]
 8005de2:	ed56 6a02 	vldr	s13, [r6, #-8]
 8005de6:	ed15 5a02 	vldr	s10, [r5, #-8]
 8005dea:	ed16 7a03 	vldr	s14, [r6, #-12]
 8005dee:	ed55 5a03 	vldr	s11, [r5, #-12]
 8005df2:	ed56 7a01 	vldr	s15, [r6, #-4]
 8005df6:	ee26 6a24 	vmul.f32	s12, s12, s9
 8005dfa:	ee66 6a85 	vmul.f32	s13, s13, s10
 8005dfe:	ed04 6a04 	vstr	s12, [r4, #-16]
 8005e02:	ed15 6a01 	vldr	s12, [r5, #-4]
 8005e06:	ed44 6a02 	vstr	s13, [r4, #-8]
 8005e0a:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005e0e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005e12:	3f01      	subs	r7, #1
 8005e14:	ed04 7a03 	vstr	s14, [r4, #-12]
 8005e18:	ed44 7a01 	vstr	s15, [r4, #-4]
 8005e1c:	f106 0610 	add.w	r6, r6, #16
 8005e20:	f105 0510 	add.w	r5, r5, #16
 8005e24:	f104 0410 	add.w	r4, r4, #16
 8005e28:	d1d7      	bne.n	8005dda <arm_mult_f32+0x16>
 8005e2a:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8005e2e:	4420      	add	r0, r4
 8005e30:	4421      	add	r1, r4
 8005e32:	4422      	add	r2, r4
 8005e34:	f013 0303 	ands.w	r3, r3, #3
 8005e38:	d009      	beq.n	8005e4e <arm_mult_f32+0x8a>
 8005e3a:	ecf0 7a01 	vldmia	r0!, {s15}
 8005e3e:	ecb1 7a01 	vldmia	r1!, {s14}
 8005e42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e46:	3b01      	subs	r3, #1
 8005e48:	ece2 7a01 	vstmia	r2!, {s15}
 8005e4c:	d1f5      	bne.n	8005e3a <arm_mult_f32+0x76>
 8005e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e50 <arm_dot_prod_f32>:
 8005e50:	b4f0      	push	{r4, r5, r6, r7}
 8005e52:	0897      	lsrs	r7, r2, #2
 8005e54:	eddf 5a20 	vldr	s11, [pc, #128]	; 8005ed8 <arm_dot_prod_f32+0x88>
 8005e58:	d02d      	beq.n	8005eb6 <arm_dot_prod_f32+0x66>
 8005e5a:	f100 0510 	add.w	r5, r0, #16
 8005e5e:	f101 0410 	add.w	r4, r1, #16
 8005e62:	463e      	mov	r6, r7
 8005e64:	ed54 7a04 	vldr	s15, [r4, #-16]
 8005e68:	ed15 6a04 	vldr	s12, [r5, #-16]
 8005e6c:	ed55 6a03 	vldr	s13, [r5, #-12]
 8005e70:	ed54 3a03 	vldr	s7, [r4, #-12]
 8005e74:	ed15 7a02 	vldr	s14, [r5, #-8]
 8005e78:	ed14 4a02 	vldr	s8, [r4, #-8]
 8005e7c:	ed15 5a01 	vldr	s10, [r5, #-4]
 8005e80:	ed54 4a01 	vldr	s9, [r4, #-4]
 8005e84:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005e88:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8005e8c:	ee76 7a25 	vadd.f32	s15, s12, s11
 8005e90:	ee27 7a04 	vmul.f32	s14, s14, s8
 8005e94:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e98:	ee65 5a24 	vmul.f32	s11, s10, s9
 8005e9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ea0:	3e01      	subs	r6, #1
 8005ea2:	f105 0510 	add.w	r5, r5, #16
 8005ea6:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8005eaa:	f104 0410 	add.w	r4, r4, #16
 8005eae:	d1d9      	bne.n	8005e64 <arm_dot_prod_f32+0x14>
 8005eb0:	013f      	lsls	r7, r7, #4
 8005eb2:	4438      	add	r0, r7
 8005eb4:	4439      	add	r1, r7
 8005eb6:	f012 0203 	ands.w	r2, r2, #3
 8005eba:	d009      	beq.n	8005ed0 <arm_dot_prod_f32+0x80>
 8005ebc:	ecf0 7a01 	vldmia	r0!, {s15}
 8005ec0:	ecb1 7a01 	vldmia	r1!, {s14}
 8005ec4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ec8:	3a01      	subs	r2, #1
 8005eca:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8005ece:	d1f5      	bne.n	8005ebc <arm_dot_prod_f32+0x6c>
 8005ed0:	edc3 5a00 	vstr	s11, [r3]
 8005ed4:	bcf0      	pop	{r4, r5, r6, r7}
 8005ed6:	4770      	bx	lr
 8005ed8:	00000000 	.word	0x00000000

08005edc <arm_radix8_butterfly_f32>:
 8005edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee0:	ed2d 8b10 	vpush	{d8-d15}
 8005ee4:	461c      	mov	r4, r3
 8005ee6:	b09d      	sub	sp, #116	; 0x74
 8005ee8:	4603      	mov	r3, r0
 8005eea:	3304      	adds	r3, #4
 8005eec:	ed9f bac4 	vldr	s22, [pc, #784]	; 8006200 <arm_radix8_butterfly_f32+0x324>
 8005ef0:	9019      	str	r0, [sp, #100]	; 0x64
 8005ef2:	921a      	str	r2, [sp, #104]	; 0x68
 8005ef4:	468b      	mov	fp, r1
 8005ef6:	931b      	str	r3, [sp, #108]	; 0x6c
 8005ef8:	468a      	mov	sl, r1
 8005efa:	46a1      	mov	r9, r4
 8005efc:	4607      	mov	r7, r0
 8005efe:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8005f02:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8005f06:	eb03 0508 	add.w	r5, r3, r8
 8005f0a:	195c      	adds	r4, r3, r5
 8005f0c:	00de      	lsls	r6, r3, #3
 8005f0e:	191a      	adds	r2, r3, r4
 8005f10:	9600      	str	r6, [sp, #0]
 8005f12:	1898      	adds	r0, r3, r2
 8005f14:	4619      	mov	r1, r3
 8005f16:	9e00      	ldr	r6, [sp, #0]
 8005f18:	9311      	str	r3, [sp, #68]	; 0x44
 8005f1a:	4401      	add	r1, r0
 8005f1c:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8005f20:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8005f24:	19be      	adds	r6, r7, r6
 8005f26:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8005f2a:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 8005f2e:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 8005f32:	9f00      	ldr	r7, [sp, #0]
 8005f34:	011b      	lsls	r3, r3, #4
 8005f36:	eb06 0e07 	add.w	lr, r6, r7
 8005f3a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8005f3c:	9302      	str	r3, [sp, #8]
 8005f3e:	3204      	adds	r2, #4
 8005f40:	3104      	adds	r1, #4
 8005f42:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f46:	f04f 0c00 	mov.w	ip, #0
 8005f4a:	edde 7a00 	vldr	s15, [lr]
 8005f4e:	edd6 6a00 	vldr	s13, [r6]
 8005f52:	ed95 2a00 	vldr	s4, [r5]
 8005f56:	ed17 aa01 	vldr	s20, [r7, #-4]
 8005f5a:	edd4 4a00 	vldr	s9, [r4]
 8005f5e:	ed90 5a00 	vldr	s10, [r0]
 8005f62:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005f66:	ed51 0a01 	vldr	s1, [r1, #-4]
 8005f6a:	ee77 8a85 	vadd.f32	s17, s15, s10
 8005f6e:	ee76 3a87 	vadd.f32	s7, s13, s14
 8005f72:	ee32 4a20 	vadd.f32	s8, s4, s1
 8005f76:	ee3a 3a24 	vadd.f32	s6, s20, s9
 8005f7a:	ee33 6a84 	vadd.f32	s12, s7, s8
 8005f7e:	ee73 5a28 	vadd.f32	s11, s6, s17
 8005f82:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005f86:	ee75 6a86 	vadd.f32	s13, s11, s12
 8005f8a:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8005f8e:	ed47 6a01 	vstr	s13, [r7, #-4]
 8005f92:	edc4 5a00 	vstr	s11, [r4]
 8005f96:	ed92 9a00 	vldr	s18, [r2]
 8005f9a:	ed95 1a01 	vldr	s2, [r5, #4]
 8005f9e:	edd6 5a01 	vldr	s11, [r6, #4]
 8005fa2:	ed91 6a00 	vldr	s12, [r1]
 8005fa6:	edd7 2a00 	vldr	s5, [r7]
 8005faa:	edd4 1a01 	vldr	s3, [r4, #4]
 8005fae:	edde 6a01 	vldr	s13, [lr, #4]
 8005fb2:	edd0 9a01 	vldr	s19, [r0, #4]
 8005fb6:	ee72 0a60 	vsub.f32	s1, s4, s1
 8005fba:	ee71 aa46 	vsub.f32	s21, s2, s12
 8005fbe:	ee35 2ac9 	vsub.f32	s4, s11, s18
 8005fc2:	ee37 0a60 	vsub.f32	s0, s14, s1
 8005fc6:	ee32 8a2a 	vadd.f32	s16, s4, s21
 8005fca:	ee37 7a20 	vadd.f32	s14, s14, s1
 8005fce:	ee32 2a6a 	vsub.f32	s4, s4, s21
 8005fd2:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8005fd6:	ee75 5a89 	vadd.f32	s11, s11, s18
 8005fda:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8005fde:	ee7a 4a64 	vsub.f32	s9, s20, s9
 8005fe2:	ee31 6a06 	vadd.f32	s12, s2, s12
 8005fe6:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8005fea:	ee32 1aa1 	vadd.f32	s2, s5, s3
 8005fee:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8005ff2:	ee72 1ae1 	vsub.f32	s3, s5, s3
 8005ff6:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8005ffa:	ee62 2a0b 	vmul.f32	s5, s4, s22
 8005ffe:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8006002:	ee33 3a68 	vsub.f32	s6, s6, s17
 8006006:	ee36 0a88 	vadd.f32	s0, s13, s16
 800600a:	ee75 8a86 	vadd.f32	s17, s11, s12
 800600e:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8006012:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8006016:	ee74 6ae0 	vsub.f32	s13, s9, s1
 800601a:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800601e:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8006022:	ee75 4a27 	vadd.f32	s9, s10, s15
 8006026:	ee71 5a49 	vsub.f32	s11, s2, s18
 800602a:	ee31 2a09 	vadd.f32	s4, s2, s18
 800602e:	ee75 7a67 	vsub.f32	s15, s10, s15
 8006032:	ee31 1aa2 	vadd.f32	s2, s3, s5
 8006036:	ee71 2ae2 	vsub.f32	s5, s3, s5
 800603a:	ee73 0a06 	vadd.f32	s1, s6, s12
 800603e:	ee75 1ac4 	vsub.f32	s3, s11, s8
 8006042:	ee36 5a87 	vadd.f32	s10, s13, s14
 8006046:	ee32 8a28 	vadd.f32	s16, s4, s17
 800604a:	ee33 6a46 	vsub.f32	s12, s6, s12
 800604e:	ee34 4a25 	vadd.f32	s8, s8, s11
 8006052:	ee33 3a80 	vadd.f32	s6, s7, s0
 8006056:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800605a:	ee71 5a64 	vsub.f32	s11, s2, s9
 800605e:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8006062:	ee32 2a68 	vsub.f32	s4, s4, s17
 8006066:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800606a:	ee74 4a81 	vadd.f32	s9, s9, s2
 800606e:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8006072:	44dc      	add	ip, fp
 8006074:	45e2      	cmp	sl, ip
 8006076:	ed87 8a00 	vstr	s16, [r7]
 800607a:	ed84 2a01 	vstr	s4, [r4, #4]
 800607e:	441f      	add	r7, r3
 8006080:	edce 0a00 	vstr	s1, [lr]
 8006084:	441c      	add	r4, r3
 8006086:	ed80 6a00 	vstr	s12, [r0]
 800608a:	edce 1a01 	vstr	s3, [lr, #4]
 800608e:	ed80 4a01 	vstr	s8, [r0, #4]
 8006092:	449e      	add	lr, r3
 8006094:	ed86 3a00 	vstr	s6, [r6]
 8006098:	4418      	add	r0, r3
 800609a:	ed41 3a01 	vstr	s7, [r1, #-4]
 800609e:	ed02 5a01 	vstr	s10, [r2, #-4]
 80060a2:	ed85 7a00 	vstr	s14, [r5]
 80060a6:	edc6 5a01 	vstr	s11, [r6, #4]
 80060aa:	edc1 4a00 	vstr	s9, [r1]
 80060ae:	441e      	add	r6, r3
 80060b0:	edc2 6a00 	vstr	s13, [r2]
 80060b4:	4419      	add	r1, r3
 80060b6:	edc5 7a01 	vstr	s15, [r5, #4]
 80060ba:	441a      	add	r2, r3
 80060bc:	441d      	add	r5, r3
 80060be:	f63f af44 	bhi.w	8005f4a <arm_radix8_butterfly_f32+0x6e>
 80060c2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80060c4:	2a07      	cmp	r2, #7
 80060c6:	f240 81f5 	bls.w	80064b4 <arm_radix8_butterfly_f32+0x5d8>
 80060ca:	f108 0101 	add.w	r1, r8, #1
 80060ce:	188f      	adds	r7, r1, r2
 80060d0:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 80060d4:	19d6      	adds	r6, r2, r7
 80060d6:	eb08 0c09 	add.w	ip, r8, r9
 80060da:	1994      	adds	r4, r2, r6
 80060dc:	eb0c 0e09 	add.w	lr, ip, r9
 80060e0:	4610      	mov	r0, r2
 80060e2:	9701      	str	r7, [sp, #4]
 80060e4:	4420      	add	r0, r4
 80060e6:	eb0e 0709 	add.w	r7, lr, r9
 80060ea:	1815      	adds	r5, r2, r0
 80060ec:	eb07 0209 	add.w	r2, r7, r9
 80060f0:	9203      	str	r2, [sp, #12]
 80060f2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80060f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80060f8:	9117      	str	r1, [sp, #92]	; 0x5c
 80060fa:	440a      	add	r2, r1
 80060fc:	9900      	ldr	r1, [sp, #0]
 80060fe:	3108      	adds	r1, #8
 8006100:	9100      	str	r1, [sp, #0]
 8006102:	9902      	ldr	r1, [sp, #8]
 8006104:	3108      	adds	r1, #8
 8006106:	9102      	str	r1, [sp, #8]
 8006108:	9919      	ldr	r1, [sp, #100]	; 0x64
 800610a:	00ff      	lsls	r7, r7, #3
 800610c:	9715      	str	r7, [sp, #84]	; 0x54
 800610e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8006112:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8006116:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800611a:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 800611c:	9903      	ldr	r1, [sp, #12]
 800611e:	19d7      	adds	r7, r2, r7
 8006120:	00c9      	lsls	r1, r1, #3
 8006122:	9114      	str	r1, [sp, #80]	; 0x50
 8006124:	9710      	str	r7, [sp, #64]	; 0x40
 8006126:	9919      	ldr	r1, [sp, #100]	; 0x64
 8006128:	9f00      	ldr	r7, [sp, #0]
 800612a:	19cf      	adds	r7, r1, r7
 800612c:	970d      	str	r7, [sp, #52]	; 0x34
 800612e:	9f02      	ldr	r7, [sp, #8]
 8006130:	19cf      	adds	r7, r1, r7
 8006132:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8006136:	970c      	str	r7, [sp, #48]	; 0x30
 8006138:	9f01      	ldr	r7, [sp, #4]
 800613a:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 800613e:	3504      	adds	r5, #4
 8006140:	3004      	adds	r0, #4
 8006142:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 8006146:	9508      	str	r5, [sp, #32]
 8006148:	9009      	str	r0, [sp, #36]	; 0x24
 800614a:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800614c:	981a      	ldr	r0, [sp, #104]	; 0x68
 800614e:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 8006152:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8006156:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800615a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800615c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8006160:	1945      	adds	r5, r0, r5
 8006162:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8006166:	460f      	mov	r7, r1
 8006168:	3404      	adds	r4, #4
 800616a:	4641      	mov	r1, r8
 800616c:	1841      	adds	r1, r0, r1
 800616e:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 8006172:	940a      	str	r4, [sp, #40]	; 0x28
 8006174:	eb00 0c06 	add.w	ip, r0, r6
 8006178:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800617c:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800617e:	9506      	str	r5, [sp, #24]
 8006180:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8006182:	9105      	str	r1, [sp, #20]
 8006184:	4639      	mov	r1, r7
 8006186:	1905      	adds	r5, r0, r4
 8006188:	3108      	adds	r1, #8
 800618a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800618c:	9507      	str	r5, [sp, #28]
 800618e:	910f      	str	r1, [sp, #60]	; 0x3c
 8006190:	ea4f 1509 	mov.w	r5, r9, lsl #4
 8006194:	2101      	movs	r1, #1
 8006196:	eb00 0e06 	add.w	lr, r0, r6
 800619a:	9518      	str	r5, [sp, #96]	; 0x60
 800619c:	9404      	str	r4, [sp, #16]
 800619e:	9103      	str	r1, [sp, #12]
 80061a0:	4620      	mov	r0, r4
 80061a2:	4689      	mov	r9, r1
 80061a4:	9e06      	ldr	r6, [sp, #24]
 80061a6:	ed90 fa00 	vldr	s30, [r0]
 80061aa:	edd6 7a01 	vldr	s15, [r6, #4]
 80061ae:	edd0 ba01 	vldr	s23, [r0, #4]
 80061b2:	edcd 7a00 	vstr	s15, [sp]
 80061b6:	a80d      	add	r0, sp, #52	; 0x34
 80061b8:	edde 7a01 	vldr	s15, [lr, #4]
 80061bc:	9c05      	ldr	r4, [sp, #20]
 80061be:	9d07      	ldr	r5, [sp, #28]
 80061c0:	edd2 fa00 	vldr	s31, [r2]
 80061c4:	ed92 ca01 	vldr	s24, [r2, #4]
 80061c8:	edcd 7a01 	vstr	s15, [sp, #4]
 80061cc:	c807      	ldmia	r0, {r0, r1, r2}
 80061ce:	eddc 7a01 	vldr	s15, [ip, #4]
 80061d2:	edd4 ea00 	vldr	s29, [r4]
 80061d6:	ed95 ea00 	vldr	s28, [r5]
 80061da:	edd6 da00 	vldr	s27, [r6]
 80061de:	edd4 aa01 	vldr	s21, [r4, #4]
 80061e2:	ed95 aa01 	vldr	s20, [r5, #4]
 80061e6:	ed9e da00 	vldr	s26, [lr]
 80061ea:	eddc ca00 	vldr	s25, [ip]
 80061ee:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061f2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80061f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80061f6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80061f8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80061fa:	edcd 7a02 	vstr	s15, [sp, #8]
 80061fe:	e001      	b.n	8006204 <arm_radix8_butterfly_f32+0x328>
 8006200:	3f3504f3 	.word	0x3f3504f3
 8006204:	ed16 6a01 	vldr	s12, [r6, #-4]
 8006208:	ed91 5a00 	vldr	s10, [r1]
 800620c:	ed57 9a01 	vldr	s19, [r7, #-4]
 8006210:	edd5 7a00 	vldr	s15, [r5]
 8006214:	ed18 7a01 	vldr	s14, [r8, #-4]
 8006218:	edd2 3a00 	vldr	s7, [r2]
 800621c:	ed94 3a00 	vldr	s6, [r4]
 8006220:	ed90 2a00 	vldr	s4, [r0]
 8006224:	ed92 0a01 	vldr	s0, [r2, #4]
 8006228:	ee33 8a85 	vadd.f32	s16, s7, s10
 800622c:	ee32 1a06 	vadd.f32	s2, s4, s12
 8006230:	ee33 4a29 	vadd.f32	s8, s6, s19
 8006234:	ee77 4a87 	vadd.f32	s9, s15, s14
 8006238:	ee78 1a04 	vadd.f32	s3, s16, s8
 800623c:	ee71 6a24 	vadd.f32	s13, s2, s9
 8006240:	ee32 2a46 	vsub.f32	s4, s4, s12
 8006244:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8006248:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800624c:	ed82 6a00 	vstr	s12, [r2]
 8006250:	edd5 8a01 	vldr	s17, [r5, #4]
 8006254:	ed90 9a01 	vldr	s18, [r0, #4]
 8006258:	edd6 2a00 	vldr	s5, [r6]
 800625c:	ed98 7a00 	vldr	s14, [r8]
 8006260:	edd4 0a01 	vldr	s1, [r4, #4]
 8006264:	ed91 6a01 	vldr	s12, [r1, #4]
 8006268:	edd7 5a00 	vldr	s11, [r7]
 800626c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8006270:	ee33 3a69 	vsub.f32	s6, s6, s19
 8006274:	ee39 5a62 	vsub.f32	s10, s18, s5
 8006278:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800627c:	ee38 4a44 	vsub.f32	s8, s16, s8
 8006280:	ee38 7a87 	vadd.f32	s14, s17, s14
 8006284:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8006288:	ee79 2a22 	vadd.f32	s5, s18, s5
 800628c:	ee75 8a69 	vsub.f32	s17, s10, s19
 8006290:	ee32 9a27 	vadd.f32	s18, s4, s15
 8006294:	ee35 5a29 	vadd.f32	s10, s10, s19
 8006298:	ee72 7a67 	vsub.f32	s15, s4, s15
 800629c:	ee30 2a06 	vadd.f32	s4, s0, s12
 80062a0:	ee69 9a0b 	vmul.f32	s19, s18, s22
 80062a4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80062a8:	ee32 9a08 	vadd.f32	s18, s4, s16
 80062ac:	ee68 8a8b 	vmul.f32	s17, s17, s22
 80062b0:	ee32 2a48 	vsub.f32	s4, s4, s16
 80062b4:	ee71 4a64 	vsub.f32	s9, s2, s9
 80062b8:	ee25 5a0b 	vmul.f32	s10, s10, s22
 80062bc:	ee32 1a87 	vadd.f32	s2, s5, s14
 80062c0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80062c4:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80062c8:	ee30 6a46 	vsub.f32	s12, s0, s12
 80062cc:	ee73 0a29 	vadd.f32	s1, s6, s19
 80062d0:	ee36 0a28 	vadd.f32	s0, s12, s17
 80062d4:	ee33 3a69 	vsub.f32	s6, s6, s19
 80062d8:	ee32 7a64 	vsub.f32	s14, s4, s9
 80062dc:	ee73 9aa7 	vadd.f32	s19, s7, s15
 80062e0:	ee36 6a68 	vsub.f32	s12, s12, s17
 80062e4:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80062e8:	ee75 8a85 	vadd.f32	s17, s11, s10
 80062ec:	ee74 3a22 	vadd.f32	s7, s8, s5
 80062f0:	ee35 5ac5 	vsub.f32	s10, s11, s10
 80062f4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80062f8:	ee79 1a41 	vsub.f32	s3, s18, s2
 80062fc:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8006300:	ee76 5a43 	vsub.f32	s11, s12, s6
 8006304:	ee74 2a62 	vsub.f32	s5, s8, s5
 8006308:	ee74 4a82 	vadd.f32	s9, s9, s4
 800630c:	ee30 4a60 	vsub.f32	s8, s0, s1
 8006310:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8006314:	ee30 0a80 	vadd.f32	s0, s1, s0
 8006318:	ee77 9a85 	vadd.f32	s19, s15, s10
 800631c:	ee33 6a06 	vadd.f32	s12, s6, s12
 8006320:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8006324:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8006328:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800632c:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8006330:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8006334:	ee39 1a01 	vadd.f32	s2, s18, s2
 8006338:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800633c:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8006340:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8006344:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8006348:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800634c:	ee35 3a03 	vadd.f32	s6, s10, s6
 8006350:	ee72 6a66 	vsub.f32	s13, s4, s13
 8006354:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8006358:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800635c:	ed9d 4a02 	vldr	s8, [sp, #8]
 8006360:	ed82 1a01 	vstr	s2, [r2, #4]
 8006364:	ee77 3a63 	vsub.f32	s7, s14, s7
 8006368:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800636c:	ed9d 7a01 	vldr	s14, [sp, #4]
 8006370:	ed81 3a00 	vstr	s6, [r1]
 8006374:	ee30 9a89 	vadd.f32	s18, s1, s18
 8006378:	ee32 2a05 	vadd.f32	s4, s4, s10
 800637c:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8006380:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8006384:	ee67 2a22 	vmul.f32	s5, s14, s5
 8006388:	ee64 1a00 	vmul.f32	s3, s8, s0
 800638c:	ee27 7a24 	vmul.f32	s14, s14, s9
 8006390:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8006394:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8006398:	ee64 8a28 	vmul.f32	s17, s8, s17
 800639c:	ed9d 4a00 	vldr	s8, [sp]
 80063a0:	edc1 6a01 	vstr	s13, [r1, #4]
 80063a4:	ee74 2ae2 	vsub.f32	s5, s9, s5
 80063a8:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 80063ac:	ee64 9a29 	vmul.f32	s19, s8, s19
 80063b0:	ee24 4a25 	vmul.f32	s8, s8, s11
 80063b4:	ee30 7a87 	vadd.f32	s14, s1, s14
 80063b8:	ee74 4a84 	vadd.f32	s9, s9, s8
 80063bc:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 80063c0:	ee2a 4a86 	vmul.f32	s8, s21, s12
 80063c4:	ee2c 0a80 	vmul.f32	s0, s25, s0
 80063c8:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 80063cc:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 80063d0:	ee2e 6a86 	vmul.f32	s12, s29, s12
 80063d4:	ee75 1a21 	vadd.f32	s3, s10, s3
 80063d8:	ee30 0a68 	vsub.f32	s0, s0, s17
 80063dc:	ee75 9ae9 	vsub.f32	s19, s11, s19
 80063e0:	ee70 0a84 	vadd.f32	s1, s1, s8
 80063e4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80063e8:	44d9      	add	r9, fp
 80063ea:	45ca      	cmp	sl, r9
 80063ec:	ed84 9a00 	vstr	s18, [r4]
 80063f0:	edc4 3a01 	vstr	s7, [r4, #4]
 80063f4:	441a      	add	r2, r3
 80063f6:	ed07 7a01 	vstr	s14, [r7, #-4]
 80063fa:	edc7 2a00 	vstr	s5, [r7]
 80063fe:	4419      	add	r1, r3
 8006400:	ed80 2a00 	vstr	s4, [r0]
 8006404:	ed80 8a01 	vstr	s16, [r0, #4]
 8006408:	441c      	add	r4, r3
 800640a:	ed48 1a01 	vstr	s3, [r8, #-4]
 800640e:	ed88 0a00 	vstr	s0, [r8]
 8006412:	441f      	add	r7, r3
 8006414:	ed46 4a01 	vstr	s9, [r6, #-4]
 8006418:	4418      	add	r0, r3
 800641a:	edc6 9a00 	vstr	s19, [r6]
 800641e:	4498      	add	r8, r3
 8006420:	edc5 0a00 	vstr	s1, [r5]
 8006424:	ed85 6a01 	vstr	s12, [r5, #4]
 8006428:	441e      	add	r6, r3
 800642a:	441d      	add	r5, r3
 800642c:	f63f aeea 	bhi.w	8006204 <arm_radix8_butterfly_f32+0x328>
 8006430:	9a03      	ldr	r2, [sp, #12]
 8006432:	9818      	ldr	r0, [sp, #96]	; 0x60
 8006434:	3201      	adds	r2, #1
 8006436:	4611      	mov	r1, r2
 8006438:	9203      	str	r2, [sp, #12]
 800643a:	9a04      	ldr	r2, [sp, #16]
 800643c:	4402      	add	r2, r0
 800643e:	9204      	str	r2, [sp, #16]
 8006440:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006442:	9a05      	ldr	r2, [sp, #20]
 8006444:	4402      	add	r2, r0
 8006446:	9205      	str	r2, [sp, #20]
 8006448:	9812      	ldr	r0, [sp, #72]	; 0x48
 800644a:	9a07      	ldr	r2, [sp, #28]
 800644c:	4402      	add	r2, r0
 800644e:	9207      	str	r2, [sp, #28]
 8006450:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006452:	9a06      	ldr	r2, [sp, #24]
 8006454:	4402      	add	r2, r0
 8006456:	9206      	str	r2, [sp, #24]
 8006458:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800645a:	4496      	add	lr, r2
 800645c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800645e:	4494      	add	ip, r2
 8006460:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006462:	3208      	adds	r2, #8
 8006464:	920f      	str	r2, [sp, #60]	; 0x3c
 8006466:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006468:	3208      	adds	r2, #8
 800646a:	920e      	str	r2, [sp, #56]	; 0x38
 800646c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800646e:	3208      	adds	r2, #8
 8006470:	920d      	str	r2, [sp, #52]	; 0x34
 8006472:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006474:	3208      	adds	r2, #8
 8006476:	920c      	str	r2, [sp, #48]	; 0x30
 8006478:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800647a:	3208      	adds	r2, #8
 800647c:	920b      	str	r2, [sp, #44]	; 0x2c
 800647e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006480:	3208      	adds	r2, #8
 8006482:	920a      	str	r2, [sp, #40]	; 0x28
 8006484:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006486:	3208      	adds	r2, #8
 8006488:	9209      	str	r2, [sp, #36]	; 0x24
 800648a:	9a08      	ldr	r2, [sp, #32]
 800648c:	3208      	adds	r2, #8
 800648e:	9208      	str	r2, [sp, #32]
 8006490:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8006492:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006494:	4288      	cmp	r0, r1
 8006496:	4622      	mov	r2, r4
 8006498:	d007      	beq.n	80064aa <arm_radix8_butterfly_f32+0x5ce>
 800649a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800649c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80064a0:	4621      	mov	r1, r4
 80064a2:	4401      	add	r1, r0
 80064a4:	9110      	str	r1, [sp, #64]	; 0x40
 80064a6:	9804      	ldr	r0, [sp, #16]
 80064a8:	e67c      	b.n	80061a4 <arm_radix8_butterfly_f32+0x2c8>
 80064aa:	4683      	mov	fp, r0
 80064ac:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 80064b0:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80064b2:	e524      	b.n	8005efe <arm_radix8_butterfly_f32+0x22>
 80064b4:	b01d      	add	sp, #116	; 0x74
 80064b6:	ecbd 8b10 	vpop	{d8-d15}
 80064ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064be:	bf00      	nop

080064c0 <__libc_init_array>:
 80064c0:	b570      	push	{r4, r5, r6, lr}
 80064c2:	4e0d      	ldr	r6, [pc, #52]	; (80064f8 <__libc_init_array+0x38>)
 80064c4:	4c0d      	ldr	r4, [pc, #52]	; (80064fc <__libc_init_array+0x3c>)
 80064c6:	1ba4      	subs	r4, r4, r6
 80064c8:	10a4      	asrs	r4, r4, #2
 80064ca:	2500      	movs	r5, #0
 80064cc:	42a5      	cmp	r5, r4
 80064ce:	d109      	bne.n	80064e4 <__libc_init_array+0x24>
 80064d0:	4e0b      	ldr	r6, [pc, #44]	; (8006500 <__libc_init_array+0x40>)
 80064d2:	4c0c      	ldr	r4, [pc, #48]	; (8006504 <__libc_init_array+0x44>)
 80064d4:	f004 f866 	bl	800a5a4 <_init>
 80064d8:	1ba4      	subs	r4, r4, r6
 80064da:	10a4      	asrs	r4, r4, #2
 80064dc:	2500      	movs	r5, #0
 80064de:	42a5      	cmp	r5, r4
 80064e0:	d105      	bne.n	80064ee <__libc_init_array+0x2e>
 80064e2:	bd70      	pop	{r4, r5, r6, pc}
 80064e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064e8:	4798      	blx	r3
 80064ea:	3501      	adds	r5, #1
 80064ec:	e7ee      	b.n	80064cc <__libc_init_array+0xc>
 80064ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064f2:	4798      	blx	r3
 80064f4:	3501      	adds	r5, #1
 80064f6:	e7f2      	b.n	80064de <__libc_init_array+0x1e>
 80064f8:	0801e5b8 	.word	0x0801e5b8
 80064fc:	0801e5b8 	.word	0x0801e5b8
 8006500:	0801e5b8 	.word	0x0801e5b8
 8006504:	0801e5bc 	.word	0x0801e5bc

08006508 <memset>:
 8006508:	4402      	add	r2, r0
 800650a:	4603      	mov	r3, r0
 800650c:	4293      	cmp	r3, r2
 800650e:	d100      	bne.n	8006512 <memset+0xa>
 8006510:	4770      	bx	lr
 8006512:	f803 1b01 	strb.w	r1, [r3], #1
 8006516:	e7f9      	b.n	800650c <memset+0x4>

08006518 <__cvt>:
 8006518:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800651c:	ec55 4b10 	vmov	r4, r5, d0
 8006520:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006522:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006526:	2d00      	cmp	r5, #0
 8006528:	460e      	mov	r6, r1
 800652a:	4691      	mov	r9, r2
 800652c:	4619      	mov	r1, r3
 800652e:	bfb8      	it	lt
 8006530:	4622      	movlt	r2, r4
 8006532:	462b      	mov	r3, r5
 8006534:	f027 0720 	bic.w	r7, r7, #32
 8006538:	bfbb      	ittet	lt
 800653a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800653e:	461d      	movlt	r5, r3
 8006540:	2300      	movge	r3, #0
 8006542:	232d      	movlt	r3, #45	; 0x2d
 8006544:	bfb8      	it	lt
 8006546:	4614      	movlt	r4, r2
 8006548:	2f46      	cmp	r7, #70	; 0x46
 800654a:	700b      	strb	r3, [r1, #0]
 800654c:	d004      	beq.n	8006558 <__cvt+0x40>
 800654e:	2f45      	cmp	r7, #69	; 0x45
 8006550:	d100      	bne.n	8006554 <__cvt+0x3c>
 8006552:	3601      	adds	r6, #1
 8006554:	2102      	movs	r1, #2
 8006556:	e000      	b.n	800655a <__cvt+0x42>
 8006558:	2103      	movs	r1, #3
 800655a:	ab03      	add	r3, sp, #12
 800655c:	9301      	str	r3, [sp, #4]
 800655e:	ab02      	add	r3, sp, #8
 8006560:	9300      	str	r3, [sp, #0]
 8006562:	4632      	mov	r2, r6
 8006564:	4653      	mov	r3, sl
 8006566:	ec45 4b10 	vmov	d0, r4, r5
 800656a:	f000 fe49 	bl	8007200 <_dtoa_r>
 800656e:	2f47      	cmp	r7, #71	; 0x47
 8006570:	4680      	mov	r8, r0
 8006572:	d102      	bne.n	800657a <__cvt+0x62>
 8006574:	f019 0f01 	tst.w	r9, #1
 8006578:	d026      	beq.n	80065c8 <__cvt+0xb0>
 800657a:	2f46      	cmp	r7, #70	; 0x46
 800657c:	eb08 0906 	add.w	r9, r8, r6
 8006580:	d111      	bne.n	80065a6 <__cvt+0x8e>
 8006582:	f898 3000 	ldrb.w	r3, [r8]
 8006586:	2b30      	cmp	r3, #48	; 0x30
 8006588:	d10a      	bne.n	80065a0 <__cvt+0x88>
 800658a:	2200      	movs	r2, #0
 800658c:	2300      	movs	r3, #0
 800658e:	4620      	mov	r0, r4
 8006590:	4629      	mov	r1, r5
 8006592:	f7fa faf5 	bl	8000b80 <__aeabi_dcmpeq>
 8006596:	b918      	cbnz	r0, 80065a0 <__cvt+0x88>
 8006598:	f1c6 0601 	rsb	r6, r6, #1
 800659c:	f8ca 6000 	str.w	r6, [sl]
 80065a0:	f8da 3000 	ldr.w	r3, [sl]
 80065a4:	4499      	add	r9, r3
 80065a6:	2200      	movs	r2, #0
 80065a8:	2300      	movs	r3, #0
 80065aa:	4620      	mov	r0, r4
 80065ac:	4629      	mov	r1, r5
 80065ae:	f7fa fae7 	bl	8000b80 <__aeabi_dcmpeq>
 80065b2:	b938      	cbnz	r0, 80065c4 <__cvt+0xac>
 80065b4:	2230      	movs	r2, #48	; 0x30
 80065b6:	9b03      	ldr	r3, [sp, #12]
 80065b8:	4599      	cmp	r9, r3
 80065ba:	d905      	bls.n	80065c8 <__cvt+0xb0>
 80065bc:	1c59      	adds	r1, r3, #1
 80065be:	9103      	str	r1, [sp, #12]
 80065c0:	701a      	strb	r2, [r3, #0]
 80065c2:	e7f8      	b.n	80065b6 <__cvt+0x9e>
 80065c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80065c8:	9b03      	ldr	r3, [sp, #12]
 80065ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065cc:	eba3 0308 	sub.w	r3, r3, r8
 80065d0:	4640      	mov	r0, r8
 80065d2:	6013      	str	r3, [r2, #0]
 80065d4:	b004      	add	sp, #16
 80065d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080065da <__exponent>:
 80065da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065dc:	4603      	mov	r3, r0
 80065de:	2900      	cmp	r1, #0
 80065e0:	bfb8      	it	lt
 80065e2:	4249      	neglt	r1, r1
 80065e4:	f803 2b02 	strb.w	r2, [r3], #2
 80065e8:	bfb4      	ite	lt
 80065ea:	222d      	movlt	r2, #45	; 0x2d
 80065ec:	222b      	movge	r2, #43	; 0x2b
 80065ee:	2909      	cmp	r1, #9
 80065f0:	7042      	strb	r2, [r0, #1]
 80065f2:	dd20      	ble.n	8006636 <__exponent+0x5c>
 80065f4:	f10d 0207 	add.w	r2, sp, #7
 80065f8:	4617      	mov	r7, r2
 80065fa:	260a      	movs	r6, #10
 80065fc:	fb91 f5f6 	sdiv	r5, r1, r6
 8006600:	fb06 1115 	mls	r1, r6, r5, r1
 8006604:	3130      	adds	r1, #48	; 0x30
 8006606:	2d09      	cmp	r5, #9
 8006608:	f802 1c01 	strb.w	r1, [r2, #-1]
 800660c:	f102 34ff 	add.w	r4, r2, #4294967295
 8006610:	4629      	mov	r1, r5
 8006612:	dc09      	bgt.n	8006628 <__exponent+0x4e>
 8006614:	3130      	adds	r1, #48	; 0x30
 8006616:	3a02      	subs	r2, #2
 8006618:	f804 1c01 	strb.w	r1, [r4, #-1]
 800661c:	42ba      	cmp	r2, r7
 800661e:	461c      	mov	r4, r3
 8006620:	d304      	bcc.n	800662c <__exponent+0x52>
 8006622:	1a20      	subs	r0, r4, r0
 8006624:	b003      	add	sp, #12
 8006626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006628:	4622      	mov	r2, r4
 800662a:	e7e7      	b.n	80065fc <__exponent+0x22>
 800662c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006630:	f803 1b01 	strb.w	r1, [r3], #1
 8006634:	e7f2      	b.n	800661c <__exponent+0x42>
 8006636:	2230      	movs	r2, #48	; 0x30
 8006638:	461c      	mov	r4, r3
 800663a:	4411      	add	r1, r2
 800663c:	f804 2b02 	strb.w	r2, [r4], #2
 8006640:	7059      	strb	r1, [r3, #1]
 8006642:	e7ee      	b.n	8006622 <__exponent+0x48>

08006644 <_printf_float>:
 8006644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006648:	b08d      	sub	sp, #52	; 0x34
 800664a:	460c      	mov	r4, r1
 800664c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006650:	4616      	mov	r6, r2
 8006652:	461f      	mov	r7, r3
 8006654:	4605      	mov	r5, r0
 8006656:	f001 fd1d 	bl	8008094 <_localeconv_r>
 800665a:	6803      	ldr	r3, [r0, #0]
 800665c:	9304      	str	r3, [sp, #16]
 800665e:	4618      	mov	r0, r3
 8006660:	f7f9 fe16 	bl	8000290 <strlen>
 8006664:	2300      	movs	r3, #0
 8006666:	930a      	str	r3, [sp, #40]	; 0x28
 8006668:	f8d8 3000 	ldr.w	r3, [r8]
 800666c:	9005      	str	r0, [sp, #20]
 800666e:	3307      	adds	r3, #7
 8006670:	f023 0307 	bic.w	r3, r3, #7
 8006674:	f103 0208 	add.w	r2, r3, #8
 8006678:	f894 a018 	ldrb.w	sl, [r4, #24]
 800667c:	f8d4 b000 	ldr.w	fp, [r4]
 8006680:	f8c8 2000 	str.w	r2, [r8]
 8006684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006688:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800668c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006690:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006694:	9307      	str	r3, [sp, #28]
 8006696:	f8cd 8018 	str.w	r8, [sp, #24]
 800669a:	f04f 32ff 	mov.w	r2, #4294967295
 800669e:	4ba5      	ldr	r3, [pc, #660]	; (8006934 <_printf_float+0x2f0>)
 80066a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066a4:	f7fa fa9e 	bl	8000be4 <__aeabi_dcmpun>
 80066a8:	2800      	cmp	r0, #0
 80066aa:	f040 81fb 	bne.w	8006aa4 <_printf_float+0x460>
 80066ae:	f04f 32ff 	mov.w	r2, #4294967295
 80066b2:	4ba0      	ldr	r3, [pc, #640]	; (8006934 <_printf_float+0x2f0>)
 80066b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066b8:	f7fa fa76 	bl	8000ba8 <__aeabi_dcmple>
 80066bc:	2800      	cmp	r0, #0
 80066be:	f040 81f1 	bne.w	8006aa4 <_printf_float+0x460>
 80066c2:	2200      	movs	r2, #0
 80066c4:	2300      	movs	r3, #0
 80066c6:	4640      	mov	r0, r8
 80066c8:	4649      	mov	r1, r9
 80066ca:	f7fa fa63 	bl	8000b94 <__aeabi_dcmplt>
 80066ce:	b110      	cbz	r0, 80066d6 <_printf_float+0x92>
 80066d0:	232d      	movs	r3, #45	; 0x2d
 80066d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066d6:	4b98      	ldr	r3, [pc, #608]	; (8006938 <_printf_float+0x2f4>)
 80066d8:	4a98      	ldr	r2, [pc, #608]	; (800693c <_printf_float+0x2f8>)
 80066da:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80066de:	bf8c      	ite	hi
 80066e0:	4690      	movhi	r8, r2
 80066e2:	4698      	movls	r8, r3
 80066e4:	2303      	movs	r3, #3
 80066e6:	f02b 0204 	bic.w	r2, fp, #4
 80066ea:	6123      	str	r3, [r4, #16]
 80066ec:	6022      	str	r2, [r4, #0]
 80066ee:	f04f 0900 	mov.w	r9, #0
 80066f2:	9700      	str	r7, [sp, #0]
 80066f4:	4633      	mov	r3, r6
 80066f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80066f8:	4621      	mov	r1, r4
 80066fa:	4628      	mov	r0, r5
 80066fc:	f000 f9e2 	bl	8006ac4 <_printf_common>
 8006700:	3001      	adds	r0, #1
 8006702:	f040 8093 	bne.w	800682c <_printf_float+0x1e8>
 8006706:	f04f 30ff 	mov.w	r0, #4294967295
 800670a:	b00d      	add	sp, #52	; 0x34
 800670c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006710:	6861      	ldr	r1, [r4, #4]
 8006712:	1c4b      	adds	r3, r1, #1
 8006714:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006718:	d13f      	bne.n	800679a <_printf_float+0x156>
 800671a:	2306      	movs	r3, #6
 800671c:	6063      	str	r3, [r4, #4]
 800671e:	2300      	movs	r3, #0
 8006720:	9303      	str	r3, [sp, #12]
 8006722:	ab0a      	add	r3, sp, #40	; 0x28
 8006724:	9302      	str	r3, [sp, #8]
 8006726:	ab09      	add	r3, sp, #36	; 0x24
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	ec49 8b10 	vmov	d0, r8, r9
 800672e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006732:	6022      	str	r2, [r4, #0]
 8006734:	f8cd a004 	str.w	sl, [sp, #4]
 8006738:	6861      	ldr	r1, [r4, #4]
 800673a:	4628      	mov	r0, r5
 800673c:	f7ff feec 	bl	8006518 <__cvt>
 8006740:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006744:	2b47      	cmp	r3, #71	; 0x47
 8006746:	4680      	mov	r8, r0
 8006748:	d109      	bne.n	800675e <_printf_float+0x11a>
 800674a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800674c:	1cd8      	adds	r0, r3, #3
 800674e:	db02      	blt.n	8006756 <_printf_float+0x112>
 8006750:	6862      	ldr	r2, [r4, #4]
 8006752:	4293      	cmp	r3, r2
 8006754:	dd57      	ble.n	8006806 <_printf_float+0x1c2>
 8006756:	f1aa 0a02 	sub.w	sl, sl, #2
 800675a:	fa5f fa8a 	uxtb.w	sl, sl
 800675e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006762:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006764:	d834      	bhi.n	80067d0 <_printf_float+0x18c>
 8006766:	3901      	subs	r1, #1
 8006768:	4652      	mov	r2, sl
 800676a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800676e:	9109      	str	r1, [sp, #36]	; 0x24
 8006770:	f7ff ff33 	bl	80065da <__exponent>
 8006774:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006776:	1883      	adds	r3, r0, r2
 8006778:	2a01      	cmp	r2, #1
 800677a:	4681      	mov	r9, r0
 800677c:	6123      	str	r3, [r4, #16]
 800677e:	dc02      	bgt.n	8006786 <_printf_float+0x142>
 8006780:	6822      	ldr	r2, [r4, #0]
 8006782:	07d1      	lsls	r1, r2, #31
 8006784:	d501      	bpl.n	800678a <_printf_float+0x146>
 8006786:	3301      	adds	r3, #1
 8006788:	6123      	str	r3, [r4, #16]
 800678a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800678e:	2b00      	cmp	r3, #0
 8006790:	d0af      	beq.n	80066f2 <_printf_float+0xae>
 8006792:	232d      	movs	r3, #45	; 0x2d
 8006794:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006798:	e7ab      	b.n	80066f2 <_printf_float+0xae>
 800679a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800679e:	d002      	beq.n	80067a6 <_printf_float+0x162>
 80067a0:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80067a4:	d1bb      	bne.n	800671e <_printf_float+0xda>
 80067a6:	b189      	cbz	r1, 80067cc <_printf_float+0x188>
 80067a8:	2300      	movs	r3, #0
 80067aa:	9303      	str	r3, [sp, #12]
 80067ac:	ab0a      	add	r3, sp, #40	; 0x28
 80067ae:	9302      	str	r3, [sp, #8]
 80067b0:	ab09      	add	r3, sp, #36	; 0x24
 80067b2:	9300      	str	r3, [sp, #0]
 80067b4:	ec49 8b10 	vmov	d0, r8, r9
 80067b8:	6022      	str	r2, [r4, #0]
 80067ba:	f8cd a004 	str.w	sl, [sp, #4]
 80067be:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80067c2:	4628      	mov	r0, r5
 80067c4:	f7ff fea8 	bl	8006518 <__cvt>
 80067c8:	4680      	mov	r8, r0
 80067ca:	e7be      	b.n	800674a <_printf_float+0x106>
 80067cc:	2301      	movs	r3, #1
 80067ce:	e7a5      	b.n	800671c <_printf_float+0xd8>
 80067d0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80067d4:	d119      	bne.n	800680a <_printf_float+0x1c6>
 80067d6:	2900      	cmp	r1, #0
 80067d8:	6863      	ldr	r3, [r4, #4]
 80067da:	dd0c      	ble.n	80067f6 <_printf_float+0x1b2>
 80067dc:	6121      	str	r1, [r4, #16]
 80067de:	b913      	cbnz	r3, 80067e6 <_printf_float+0x1a2>
 80067e0:	6822      	ldr	r2, [r4, #0]
 80067e2:	07d2      	lsls	r2, r2, #31
 80067e4:	d502      	bpl.n	80067ec <_printf_float+0x1a8>
 80067e6:	3301      	adds	r3, #1
 80067e8:	440b      	add	r3, r1
 80067ea:	6123      	str	r3, [r4, #16]
 80067ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ee:	65a3      	str	r3, [r4, #88]	; 0x58
 80067f0:	f04f 0900 	mov.w	r9, #0
 80067f4:	e7c9      	b.n	800678a <_printf_float+0x146>
 80067f6:	b913      	cbnz	r3, 80067fe <_printf_float+0x1ba>
 80067f8:	6822      	ldr	r2, [r4, #0]
 80067fa:	07d0      	lsls	r0, r2, #31
 80067fc:	d501      	bpl.n	8006802 <_printf_float+0x1be>
 80067fe:	3302      	adds	r3, #2
 8006800:	e7f3      	b.n	80067ea <_printf_float+0x1a6>
 8006802:	2301      	movs	r3, #1
 8006804:	e7f1      	b.n	80067ea <_printf_float+0x1a6>
 8006806:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800680a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800680c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800680e:	4293      	cmp	r3, r2
 8006810:	db05      	blt.n	800681e <_printf_float+0x1da>
 8006812:	6822      	ldr	r2, [r4, #0]
 8006814:	6123      	str	r3, [r4, #16]
 8006816:	07d1      	lsls	r1, r2, #31
 8006818:	d5e8      	bpl.n	80067ec <_printf_float+0x1a8>
 800681a:	3301      	adds	r3, #1
 800681c:	e7e5      	b.n	80067ea <_printf_float+0x1a6>
 800681e:	2b00      	cmp	r3, #0
 8006820:	bfd4      	ite	le
 8006822:	f1c3 0302 	rsble	r3, r3, #2
 8006826:	2301      	movgt	r3, #1
 8006828:	4413      	add	r3, r2
 800682a:	e7de      	b.n	80067ea <_printf_float+0x1a6>
 800682c:	6823      	ldr	r3, [r4, #0]
 800682e:	055a      	lsls	r2, r3, #21
 8006830:	d407      	bmi.n	8006842 <_printf_float+0x1fe>
 8006832:	6923      	ldr	r3, [r4, #16]
 8006834:	4642      	mov	r2, r8
 8006836:	4631      	mov	r1, r6
 8006838:	4628      	mov	r0, r5
 800683a:	47b8      	blx	r7
 800683c:	3001      	adds	r0, #1
 800683e:	d12b      	bne.n	8006898 <_printf_float+0x254>
 8006840:	e761      	b.n	8006706 <_printf_float+0xc2>
 8006842:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006846:	f240 80e2 	bls.w	8006a0e <_printf_float+0x3ca>
 800684a:	2200      	movs	r2, #0
 800684c:	2300      	movs	r3, #0
 800684e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006852:	f7fa f995 	bl	8000b80 <__aeabi_dcmpeq>
 8006856:	2800      	cmp	r0, #0
 8006858:	d03c      	beq.n	80068d4 <_printf_float+0x290>
 800685a:	2301      	movs	r3, #1
 800685c:	4a38      	ldr	r2, [pc, #224]	; (8006940 <_printf_float+0x2fc>)
 800685e:	4631      	mov	r1, r6
 8006860:	4628      	mov	r0, r5
 8006862:	47b8      	blx	r7
 8006864:	3001      	adds	r0, #1
 8006866:	f43f af4e 	beq.w	8006706 <_printf_float+0xc2>
 800686a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800686c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800686e:	429a      	cmp	r2, r3
 8006870:	db02      	blt.n	8006878 <_printf_float+0x234>
 8006872:	6823      	ldr	r3, [r4, #0]
 8006874:	07d8      	lsls	r0, r3, #31
 8006876:	d50f      	bpl.n	8006898 <_printf_float+0x254>
 8006878:	9b05      	ldr	r3, [sp, #20]
 800687a:	9a04      	ldr	r2, [sp, #16]
 800687c:	4631      	mov	r1, r6
 800687e:	4628      	mov	r0, r5
 8006880:	47b8      	blx	r7
 8006882:	3001      	adds	r0, #1
 8006884:	f43f af3f 	beq.w	8006706 <_printf_float+0xc2>
 8006888:	f04f 0800 	mov.w	r8, #0
 800688c:	f104 091a 	add.w	r9, r4, #26
 8006890:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006892:	3b01      	subs	r3, #1
 8006894:	4598      	cmp	r8, r3
 8006896:	db12      	blt.n	80068be <_printf_float+0x27a>
 8006898:	6823      	ldr	r3, [r4, #0]
 800689a:	079b      	lsls	r3, r3, #30
 800689c:	d509      	bpl.n	80068b2 <_printf_float+0x26e>
 800689e:	f04f 0800 	mov.w	r8, #0
 80068a2:	f104 0919 	add.w	r9, r4, #25
 80068a6:	68e3      	ldr	r3, [r4, #12]
 80068a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068aa:	1a9b      	subs	r3, r3, r2
 80068ac:	4598      	cmp	r8, r3
 80068ae:	f2c0 80ee 	blt.w	8006a8e <_printf_float+0x44a>
 80068b2:	68e0      	ldr	r0, [r4, #12]
 80068b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068b6:	4298      	cmp	r0, r3
 80068b8:	bfb8      	it	lt
 80068ba:	4618      	movlt	r0, r3
 80068bc:	e725      	b.n	800670a <_printf_float+0xc6>
 80068be:	2301      	movs	r3, #1
 80068c0:	464a      	mov	r2, r9
 80068c2:	4631      	mov	r1, r6
 80068c4:	4628      	mov	r0, r5
 80068c6:	47b8      	blx	r7
 80068c8:	3001      	adds	r0, #1
 80068ca:	f43f af1c 	beq.w	8006706 <_printf_float+0xc2>
 80068ce:	f108 0801 	add.w	r8, r8, #1
 80068d2:	e7dd      	b.n	8006890 <_printf_float+0x24c>
 80068d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	dc34      	bgt.n	8006944 <_printf_float+0x300>
 80068da:	2301      	movs	r3, #1
 80068dc:	4a18      	ldr	r2, [pc, #96]	; (8006940 <_printf_float+0x2fc>)
 80068de:	4631      	mov	r1, r6
 80068e0:	4628      	mov	r0, r5
 80068e2:	47b8      	blx	r7
 80068e4:	3001      	adds	r0, #1
 80068e6:	f43f af0e 	beq.w	8006706 <_printf_float+0xc2>
 80068ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ec:	b923      	cbnz	r3, 80068f8 <_printf_float+0x2b4>
 80068ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068f0:	b913      	cbnz	r3, 80068f8 <_printf_float+0x2b4>
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	07d9      	lsls	r1, r3, #31
 80068f6:	d5cf      	bpl.n	8006898 <_printf_float+0x254>
 80068f8:	9b05      	ldr	r3, [sp, #20]
 80068fa:	9a04      	ldr	r2, [sp, #16]
 80068fc:	4631      	mov	r1, r6
 80068fe:	4628      	mov	r0, r5
 8006900:	47b8      	blx	r7
 8006902:	3001      	adds	r0, #1
 8006904:	f43f aeff 	beq.w	8006706 <_printf_float+0xc2>
 8006908:	f04f 0900 	mov.w	r9, #0
 800690c:	f104 0a1a 	add.w	sl, r4, #26
 8006910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006912:	425b      	negs	r3, r3
 8006914:	4599      	cmp	r9, r3
 8006916:	db01      	blt.n	800691c <_printf_float+0x2d8>
 8006918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800691a:	e78b      	b.n	8006834 <_printf_float+0x1f0>
 800691c:	2301      	movs	r3, #1
 800691e:	4652      	mov	r2, sl
 8006920:	4631      	mov	r1, r6
 8006922:	4628      	mov	r0, r5
 8006924:	47b8      	blx	r7
 8006926:	3001      	adds	r0, #1
 8006928:	f43f aeed 	beq.w	8006706 <_printf_float+0xc2>
 800692c:	f109 0901 	add.w	r9, r9, #1
 8006930:	e7ee      	b.n	8006910 <_printf_float+0x2cc>
 8006932:	bf00      	nop
 8006934:	7fefffff 	.word	0x7fefffff
 8006938:	0801e2a0 	.word	0x0801e2a0
 800693c:	0801e2a4 	.word	0x0801e2a4
 8006940:	0801e564 	.word	0x0801e564
 8006944:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006946:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006948:	429a      	cmp	r2, r3
 800694a:	bfa8      	it	ge
 800694c:	461a      	movge	r2, r3
 800694e:	2a00      	cmp	r2, #0
 8006950:	4691      	mov	r9, r2
 8006952:	dc38      	bgt.n	80069c6 <_printf_float+0x382>
 8006954:	f104 031a 	add.w	r3, r4, #26
 8006958:	f04f 0b00 	mov.w	fp, #0
 800695c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006960:	9306      	str	r3, [sp, #24]
 8006962:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006966:	ebaa 0309 	sub.w	r3, sl, r9
 800696a:	459b      	cmp	fp, r3
 800696c:	db33      	blt.n	80069d6 <_printf_float+0x392>
 800696e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006970:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006972:	429a      	cmp	r2, r3
 8006974:	db3a      	blt.n	80069ec <_printf_float+0x3a8>
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	07da      	lsls	r2, r3, #31
 800697a:	d437      	bmi.n	80069ec <_printf_float+0x3a8>
 800697c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800697e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006980:	eba3 020a 	sub.w	r2, r3, sl
 8006984:	eba3 0901 	sub.w	r9, r3, r1
 8006988:	4591      	cmp	r9, r2
 800698a:	bfa8      	it	ge
 800698c:	4691      	movge	r9, r2
 800698e:	f1b9 0f00 	cmp.w	r9, #0
 8006992:	dc33      	bgt.n	80069fc <_printf_float+0x3b8>
 8006994:	f04f 0800 	mov.w	r8, #0
 8006998:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800699c:	f104 0a1a 	add.w	sl, r4, #26
 80069a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069a4:	1a9b      	subs	r3, r3, r2
 80069a6:	eba3 0309 	sub.w	r3, r3, r9
 80069aa:	4598      	cmp	r8, r3
 80069ac:	f6bf af74 	bge.w	8006898 <_printf_float+0x254>
 80069b0:	2301      	movs	r3, #1
 80069b2:	4652      	mov	r2, sl
 80069b4:	4631      	mov	r1, r6
 80069b6:	4628      	mov	r0, r5
 80069b8:	47b8      	blx	r7
 80069ba:	3001      	adds	r0, #1
 80069bc:	f43f aea3 	beq.w	8006706 <_printf_float+0xc2>
 80069c0:	f108 0801 	add.w	r8, r8, #1
 80069c4:	e7ec      	b.n	80069a0 <_printf_float+0x35c>
 80069c6:	4613      	mov	r3, r2
 80069c8:	4631      	mov	r1, r6
 80069ca:	4642      	mov	r2, r8
 80069cc:	4628      	mov	r0, r5
 80069ce:	47b8      	blx	r7
 80069d0:	3001      	adds	r0, #1
 80069d2:	d1bf      	bne.n	8006954 <_printf_float+0x310>
 80069d4:	e697      	b.n	8006706 <_printf_float+0xc2>
 80069d6:	2301      	movs	r3, #1
 80069d8:	9a06      	ldr	r2, [sp, #24]
 80069da:	4631      	mov	r1, r6
 80069dc:	4628      	mov	r0, r5
 80069de:	47b8      	blx	r7
 80069e0:	3001      	adds	r0, #1
 80069e2:	f43f ae90 	beq.w	8006706 <_printf_float+0xc2>
 80069e6:	f10b 0b01 	add.w	fp, fp, #1
 80069ea:	e7ba      	b.n	8006962 <_printf_float+0x31e>
 80069ec:	9b05      	ldr	r3, [sp, #20]
 80069ee:	9a04      	ldr	r2, [sp, #16]
 80069f0:	4631      	mov	r1, r6
 80069f2:	4628      	mov	r0, r5
 80069f4:	47b8      	blx	r7
 80069f6:	3001      	adds	r0, #1
 80069f8:	d1c0      	bne.n	800697c <_printf_float+0x338>
 80069fa:	e684      	b.n	8006706 <_printf_float+0xc2>
 80069fc:	464b      	mov	r3, r9
 80069fe:	eb08 020a 	add.w	r2, r8, sl
 8006a02:	4631      	mov	r1, r6
 8006a04:	4628      	mov	r0, r5
 8006a06:	47b8      	blx	r7
 8006a08:	3001      	adds	r0, #1
 8006a0a:	d1c3      	bne.n	8006994 <_printf_float+0x350>
 8006a0c:	e67b      	b.n	8006706 <_printf_float+0xc2>
 8006a0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a10:	2a01      	cmp	r2, #1
 8006a12:	dc01      	bgt.n	8006a18 <_printf_float+0x3d4>
 8006a14:	07db      	lsls	r3, r3, #31
 8006a16:	d537      	bpl.n	8006a88 <_printf_float+0x444>
 8006a18:	2301      	movs	r3, #1
 8006a1a:	4642      	mov	r2, r8
 8006a1c:	4631      	mov	r1, r6
 8006a1e:	4628      	mov	r0, r5
 8006a20:	47b8      	blx	r7
 8006a22:	3001      	adds	r0, #1
 8006a24:	f43f ae6f 	beq.w	8006706 <_printf_float+0xc2>
 8006a28:	9b05      	ldr	r3, [sp, #20]
 8006a2a:	9a04      	ldr	r2, [sp, #16]
 8006a2c:	4631      	mov	r1, r6
 8006a2e:	4628      	mov	r0, r5
 8006a30:	47b8      	blx	r7
 8006a32:	3001      	adds	r0, #1
 8006a34:	f43f ae67 	beq.w	8006706 <_printf_float+0xc2>
 8006a38:	2200      	movs	r2, #0
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a40:	f7fa f89e 	bl	8000b80 <__aeabi_dcmpeq>
 8006a44:	b158      	cbz	r0, 8006a5e <_printf_float+0x41a>
 8006a46:	f04f 0800 	mov.w	r8, #0
 8006a4a:	f104 0a1a 	add.w	sl, r4, #26
 8006a4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a50:	3b01      	subs	r3, #1
 8006a52:	4598      	cmp	r8, r3
 8006a54:	db0d      	blt.n	8006a72 <_printf_float+0x42e>
 8006a56:	464b      	mov	r3, r9
 8006a58:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a5c:	e6eb      	b.n	8006836 <_printf_float+0x1f2>
 8006a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a60:	f108 0201 	add.w	r2, r8, #1
 8006a64:	3b01      	subs	r3, #1
 8006a66:	4631      	mov	r1, r6
 8006a68:	4628      	mov	r0, r5
 8006a6a:	47b8      	blx	r7
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	d1f2      	bne.n	8006a56 <_printf_float+0x412>
 8006a70:	e649      	b.n	8006706 <_printf_float+0xc2>
 8006a72:	2301      	movs	r3, #1
 8006a74:	4652      	mov	r2, sl
 8006a76:	4631      	mov	r1, r6
 8006a78:	4628      	mov	r0, r5
 8006a7a:	47b8      	blx	r7
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	f43f ae42 	beq.w	8006706 <_printf_float+0xc2>
 8006a82:	f108 0801 	add.w	r8, r8, #1
 8006a86:	e7e2      	b.n	8006a4e <_printf_float+0x40a>
 8006a88:	2301      	movs	r3, #1
 8006a8a:	4642      	mov	r2, r8
 8006a8c:	e7eb      	b.n	8006a66 <_printf_float+0x422>
 8006a8e:	2301      	movs	r3, #1
 8006a90:	464a      	mov	r2, r9
 8006a92:	4631      	mov	r1, r6
 8006a94:	4628      	mov	r0, r5
 8006a96:	47b8      	blx	r7
 8006a98:	3001      	adds	r0, #1
 8006a9a:	f43f ae34 	beq.w	8006706 <_printf_float+0xc2>
 8006a9e:	f108 0801 	add.w	r8, r8, #1
 8006aa2:	e700      	b.n	80068a6 <_printf_float+0x262>
 8006aa4:	4642      	mov	r2, r8
 8006aa6:	464b      	mov	r3, r9
 8006aa8:	4640      	mov	r0, r8
 8006aaa:	4649      	mov	r1, r9
 8006aac:	f7fa f89a 	bl	8000be4 <__aeabi_dcmpun>
 8006ab0:	2800      	cmp	r0, #0
 8006ab2:	f43f ae2d 	beq.w	8006710 <_printf_float+0xcc>
 8006ab6:	4b01      	ldr	r3, [pc, #4]	; (8006abc <_printf_float+0x478>)
 8006ab8:	4a01      	ldr	r2, [pc, #4]	; (8006ac0 <_printf_float+0x47c>)
 8006aba:	e60e      	b.n	80066da <_printf_float+0x96>
 8006abc:	0801e2a8 	.word	0x0801e2a8
 8006ac0:	0801e2ac 	.word	0x0801e2ac

08006ac4 <_printf_common>:
 8006ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ac8:	4691      	mov	r9, r2
 8006aca:	461f      	mov	r7, r3
 8006acc:	688a      	ldr	r2, [r1, #8]
 8006ace:	690b      	ldr	r3, [r1, #16]
 8006ad0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	bfb8      	it	lt
 8006ad8:	4613      	movlt	r3, r2
 8006ada:	f8c9 3000 	str.w	r3, [r9]
 8006ade:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	460c      	mov	r4, r1
 8006ae6:	b112      	cbz	r2, 8006aee <_printf_common+0x2a>
 8006ae8:	3301      	adds	r3, #1
 8006aea:	f8c9 3000 	str.w	r3, [r9]
 8006aee:	6823      	ldr	r3, [r4, #0]
 8006af0:	0699      	lsls	r1, r3, #26
 8006af2:	bf42      	ittt	mi
 8006af4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006af8:	3302      	addmi	r3, #2
 8006afa:	f8c9 3000 	strmi.w	r3, [r9]
 8006afe:	6825      	ldr	r5, [r4, #0]
 8006b00:	f015 0506 	ands.w	r5, r5, #6
 8006b04:	d107      	bne.n	8006b16 <_printf_common+0x52>
 8006b06:	f104 0a19 	add.w	sl, r4, #25
 8006b0a:	68e3      	ldr	r3, [r4, #12]
 8006b0c:	f8d9 2000 	ldr.w	r2, [r9]
 8006b10:	1a9b      	subs	r3, r3, r2
 8006b12:	429d      	cmp	r5, r3
 8006b14:	db29      	blt.n	8006b6a <_printf_common+0xa6>
 8006b16:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006b1a:	6822      	ldr	r2, [r4, #0]
 8006b1c:	3300      	adds	r3, #0
 8006b1e:	bf18      	it	ne
 8006b20:	2301      	movne	r3, #1
 8006b22:	0692      	lsls	r2, r2, #26
 8006b24:	d42e      	bmi.n	8006b84 <_printf_common+0xc0>
 8006b26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b2a:	4639      	mov	r1, r7
 8006b2c:	4630      	mov	r0, r6
 8006b2e:	47c0      	blx	r8
 8006b30:	3001      	adds	r0, #1
 8006b32:	d021      	beq.n	8006b78 <_printf_common+0xb4>
 8006b34:	6823      	ldr	r3, [r4, #0]
 8006b36:	68e5      	ldr	r5, [r4, #12]
 8006b38:	f8d9 2000 	ldr.w	r2, [r9]
 8006b3c:	f003 0306 	and.w	r3, r3, #6
 8006b40:	2b04      	cmp	r3, #4
 8006b42:	bf08      	it	eq
 8006b44:	1aad      	subeq	r5, r5, r2
 8006b46:	68a3      	ldr	r3, [r4, #8]
 8006b48:	6922      	ldr	r2, [r4, #16]
 8006b4a:	bf0c      	ite	eq
 8006b4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b50:	2500      	movne	r5, #0
 8006b52:	4293      	cmp	r3, r2
 8006b54:	bfc4      	itt	gt
 8006b56:	1a9b      	subgt	r3, r3, r2
 8006b58:	18ed      	addgt	r5, r5, r3
 8006b5a:	f04f 0900 	mov.w	r9, #0
 8006b5e:	341a      	adds	r4, #26
 8006b60:	454d      	cmp	r5, r9
 8006b62:	d11b      	bne.n	8006b9c <_printf_common+0xd8>
 8006b64:	2000      	movs	r0, #0
 8006b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	4652      	mov	r2, sl
 8006b6e:	4639      	mov	r1, r7
 8006b70:	4630      	mov	r0, r6
 8006b72:	47c0      	blx	r8
 8006b74:	3001      	adds	r0, #1
 8006b76:	d103      	bne.n	8006b80 <_printf_common+0xbc>
 8006b78:	f04f 30ff 	mov.w	r0, #4294967295
 8006b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b80:	3501      	adds	r5, #1
 8006b82:	e7c2      	b.n	8006b0a <_printf_common+0x46>
 8006b84:	18e1      	adds	r1, r4, r3
 8006b86:	1c5a      	adds	r2, r3, #1
 8006b88:	2030      	movs	r0, #48	; 0x30
 8006b8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b8e:	4422      	add	r2, r4
 8006b90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b98:	3302      	adds	r3, #2
 8006b9a:	e7c4      	b.n	8006b26 <_printf_common+0x62>
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	4622      	mov	r2, r4
 8006ba0:	4639      	mov	r1, r7
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	47c0      	blx	r8
 8006ba6:	3001      	adds	r0, #1
 8006ba8:	d0e6      	beq.n	8006b78 <_printf_common+0xb4>
 8006baa:	f109 0901 	add.w	r9, r9, #1
 8006bae:	e7d7      	b.n	8006b60 <_printf_common+0x9c>

08006bb0 <_printf_i>:
 8006bb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006bb4:	4617      	mov	r7, r2
 8006bb6:	7e0a      	ldrb	r2, [r1, #24]
 8006bb8:	b085      	sub	sp, #20
 8006bba:	2a6e      	cmp	r2, #110	; 0x6e
 8006bbc:	4698      	mov	r8, r3
 8006bbe:	4606      	mov	r6, r0
 8006bc0:	460c      	mov	r4, r1
 8006bc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bc4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006bc8:	f000 80bc 	beq.w	8006d44 <_printf_i+0x194>
 8006bcc:	d81a      	bhi.n	8006c04 <_printf_i+0x54>
 8006bce:	2a63      	cmp	r2, #99	; 0x63
 8006bd0:	d02e      	beq.n	8006c30 <_printf_i+0x80>
 8006bd2:	d80a      	bhi.n	8006bea <_printf_i+0x3a>
 8006bd4:	2a00      	cmp	r2, #0
 8006bd6:	f000 80c8 	beq.w	8006d6a <_printf_i+0x1ba>
 8006bda:	2a58      	cmp	r2, #88	; 0x58
 8006bdc:	f000 808a 	beq.w	8006cf4 <_printf_i+0x144>
 8006be0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006be4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006be8:	e02a      	b.n	8006c40 <_printf_i+0x90>
 8006bea:	2a64      	cmp	r2, #100	; 0x64
 8006bec:	d001      	beq.n	8006bf2 <_printf_i+0x42>
 8006bee:	2a69      	cmp	r2, #105	; 0x69
 8006bf0:	d1f6      	bne.n	8006be0 <_printf_i+0x30>
 8006bf2:	6821      	ldr	r1, [r4, #0]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006bfa:	d023      	beq.n	8006c44 <_printf_i+0x94>
 8006bfc:	1d11      	adds	r1, r2, #4
 8006bfe:	6019      	str	r1, [r3, #0]
 8006c00:	6813      	ldr	r3, [r2, #0]
 8006c02:	e027      	b.n	8006c54 <_printf_i+0xa4>
 8006c04:	2a73      	cmp	r2, #115	; 0x73
 8006c06:	f000 80b4 	beq.w	8006d72 <_printf_i+0x1c2>
 8006c0a:	d808      	bhi.n	8006c1e <_printf_i+0x6e>
 8006c0c:	2a6f      	cmp	r2, #111	; 0x6f
 8006c0e:	d02a      	beq.n	8006c66 <_printf_i+0xb6>
 8006c10:	2a70      	cmp	r2, #112	; 0x70
 8006c12:	d1e5      	bne.n	8006be0 <_printf_i+0x30>
 8006c14:	680a      	ldr	r2, [r1, #0]
 8006c16:	f042 0220 	orr.w	r2, r2, #32
 8006c1a:	600a      	str	r2, [r1, #0]
 8006c1c:	e003      	b.n	8006c26 <_printf_i+0x76>
 8006c1e:	2a75      	cmp	r2, #117	; 0x75
 8006c20:	d021      	beq.n	8006c66 <_printf_i+0xb6>
 8006c22:	2a78      	cmp	r2, #120	; 0x78
 8006c24:	d1dc      	bne.n	8006be0 <_printf_i+0x30>
 8006c26:	2278      	movs	r2, #120	; 0x78
 8006c28:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006c2c:	496e      	ldr	r1, [pc, #440]	; (8006de8 <_printf_i+0x238>)
 8006c2e:	e064      	b.n	8006cfa <_printf_i+0x14a>
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8006c36:	1d11      	adds	r1, r2, #4
 8006c38:	6019      	str	r1, [r3, #0]
 8006c3a:	6813      	ldr	r3, [r2, #0]
 8006c3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c40:	2301      	movs	r3, #1
 8006c42:	e0a3      	b.n	8006d8c <_printf_i+0x1dc>
 8006c44:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006c48:	f102 0104 	add.w	r1, r2, #4
 8006c4c:	6019      	str	r1, [r3, #0]
 8006c4e:	d0d7      	beq.n	8006c00 <_printf_i+0x50>
 8006c50:	f9b2 3000 	ldrsh.w	r3, [r2]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	da03      	bge.n	8006c60 <_printf_i+0xb0>
 8006c58:	222d      	movs	r2, #45	; 0x2d
 8006c5a:	425b      	negs	r3, r3
 8006c5c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006c60:	4962      	ldr	r1, [pc, #392]	; (8006dec <_printf_i+0x23c>)
 8006c62:	220a      	movs	r2, #10
 8006c64:	e017      	b.n	8006c96 <_printf_i+0xe6>
 8006c66:	6820      	ldr	r0, [r4, #0]
 8006c68:	6819      	ldr	r1, [r3, #0]
 8006c6a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006c6e:	d003      	beq.n	8006c78 <_printf_i+0xc8>
 8006c70:	1d08      	adds	r0, r1, #4
 8006c72:	6018      	str	r0, [r3, #0]
 8006c74:	680b      	ldr	r3, [r1, #0]
 8006c76:	e006      	b.n	8006c86 <_printf_i+0xd6>
 8006c78:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006c7c:	f101 0004 	add.w	r0, r1, #4
 8006c80:	6018      	str	r0, [r3, #0]
 8006c82:	d0f7      	beq.n	8006c74 <_printf_i+0xc4>
 8006c84:	880b      	ldrh	r3, [r1, #0]
 8006c86:	4959      	ldr	r1, [pc, #356]	; (8006dec <_printf_i+0x23c>)
 8006c88:	2a6f      	cmp	r2, #111	; 0x6f
 8006c8a:	bf14      	ite	ne
 8006c8c:	220a      	movne	r2, #10
 8006c8e:	2208      	moveq	r2, #8
 8006c90:	2000      	movs	r0, #0
 8006c92:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006c96:	6865      	ldr	r5, [r4, #4]
 8006c98:	60a5      	str	r5, [r4, #8]
 8006c9a:	2d00      	cmp	r5, #0
 8006c9c:	f2c0 809c 	blt.w	8006dd8 <_printf_i+0x228>
 8006ca0:	6820      	ldr	r0, [r4, #0]
 8006ca2:	f020 0004 	bic.w	r0, r0, #4
 8006ca6:	6020      	str	r0, [r4, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d13f      	bne.n	8006d2c <_printf_i+0x17c>
 8006cac:	2d00      	cmp	r5, #0
 8006cae:	f040 8095 	bne.w	8006ddc <_printf_i+0x22c>
 8006cb2:	4675      	mov	r5, lr
 8006cb4:	2a08      	cmp	r2, #8
 8006cb6:	d10b      	bne.n	8006cd0 <_printf_i+0x120>
 8006cb8:	6823      	ldr	r3, [r4, #0]
 8006cba:	07da      	lsls	r2, r3, #31
 8006cbc:	d508      	bpl.n	8006cd0 <_printf_i+0x120>
 8006cbe:	6923      	ldr	r3, [r4, #16]
 8006cc0:	6862      	ldr	r2, [r4, #4]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	bfde      	ittt	le
 8006cc6:	2330      	movle	r3, #48	; 0x30
 8006cc8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006ccc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006cd0:	ebae 0305 	sub.w	r3, lr, r5
 8006cd4:	6123      	str	r3, [r4, #16]
 8006cd6:	f8cd 8000 	str.w	r8, [sp]
 8006cda:	463b      	mov	r3, r7
 8006cdc:	aa03      	add	r2, sp, #12
 8006cde:	4621      	mov	r1, r4
 8006ce0:	4630      	mov	r0, r6
 8006ce2:	f7ff feef 	bl	8006ac4 <_printf_common>
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	d155      	bne.n	8006d96 <_printf_i+0x1e6>
 8006cea:	f04f 30ff 	mov.w	r0, #4294967295
 8006cee:	b005      	add	sp, #20
 8006cf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cf4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006cf8:	493c      	ldr	r1, [pc, #240]	; (8006dec <_printf_i+0x23c>)
 8006cfa:	6822      	ldr	r2, [r4, #0]
 8006cfc:	6818      	ldr	r0, [r3, #0]
 8006cfe:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006d02:	f100 0504 	add.w	r5, r0, #4
 8006d06:	601d      	str	r5, [r3, #0]
 8006d08:	d001      	beq.n	8006d0e <_printf_i+0x15e>
 8006d0a:	6803      	ldr	r3, [r0, #0]
 8006d0c:	e002      	b.n	8006d14 <_printf_i+0x164>
 8006d0e:	0655      	lsls	r5, r2, #25
 8006d10:	d5fb      	bpl.n	8006d0a <_printf_i+0x15a>
 8006d12:	8803      	ldrh	r3, [r0, #0]
 8006d14:	07d0      	lsls	r0, r2, #31
 8006d16:	bf44      	itt	mi
 8006d18:	f042 0220 	orrmi.w	r2, r2, #32
 8006d1c:	6022      	strmi	r2, [r4, #0]
 8006d1e:	b91b      	cbnz	r3, 8006d28 <_printf_i+0x178>
 8006d20:	6822      	ldr	r2, [r4, #0]
 8006d22:	f022 0220 	bic.w	r2, r2, #32
 8006d26:	6022      	str	r2, [r4, #0]
 8006d28:	2210      	movs	r2, #16
 8006d2a:	e7b1      	b.n	8006c90 <_printf_i+0xe0>
 8006d2c:	4675      	mov	r5, lr
 8006d2e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006d32:	fb02 3310 	mls	r3, r2, r0, r3
 8006d36:	5ccb      	ldrb	r3, [r1, r3]
 8006d38:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d1f5      	bne.n	8006d2e <_printf_i+0x17e>
 8006d42:	e7b7      	b.n	8006cb4 <_printf_i+0x104>
 8006d44:	6808      	ldr	r0, [r1, #0]
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	6949      	ldr	r1, [r1, #20]
 8006d4a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006d4e:	d004      	beq.n	8006d5a <_printf_i+0x1aa>
 8006d50:	1d10      	adds	r0, r2, #4
 8006d52:	6018      	str	r0, [r3, #0]
 8006d54:	6813      	ldr	r3, [r2, #0]
 8006d56:	6019      	str	r1, [r3, #0]
 8006d58:	e007      	b.n	8006d6a <_printf_i+0x1ba>
 8006d5a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006d5e:	f102 0004 	add.w	r0, r2, #4
 8006d62:	6018      	str	r0, [r3, #0]
 8006d64:	6813      	ldr	r3, [r2, #0]
 8006d66:	d0f6      	beq.n	8006d56 <_printf_i+0x1a6>
 8006d68:	8019      	strh	r1, [r3, #0]
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	6123      	str	r3, [r4, #16]
 8006d6e:	4675      	mov	r5, lr
 8006d70:	e7b1      	b.n	8006cd6 <_printf_i+0x126>
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	1d11      	adds	r1, r2, #4
 8006d76:	6019      	str	r1, [r3, #0]
 8006d78:	6815      	ldr	r5, [r2, #0]
 8006d7a:	6862      	ldr	r2, [r4, #4]
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	4628      	mov	r0, r5
 8006d80:	f7f9 fa8e 	bl	80002a0 <memchr>
 8006d84:	b108      	cbz	r0, 8006d8a <_printf_i+0x1da>
 8006d86:	1b40      	subs	r0, r0, r5
 8006d88:	6060      	str	r0, [r4, #4]
 8006d8a:	6863      	ldr	r3, [r4, #4]
 8006d8c:	6123      	str	r3, [r4, #16]
 8006d8e:	2300      	movs	r3, #0
 8006d90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d94:	e79f      	b.n	8006cd6 <_printf_i+0x126>
 8006d96:	6923      	ldr	r3, [r4, #16]
 8006d98:	462a      	mov	r2, r5
 8006d9a:	4639      	mov	r1, r7
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	47c0      	blx	r8
 8006da0:	3001      	adds	r0, #1
 8006da2:	d0a2      	beq.n	8006cea <_printf_i+0x13a>
 8006da4:	6823      	ldr	r3, [r4, #0]
 8006da6:	079b      	lsls	r3, r3, #30
 8006da8:	d507      	bpl.n	8006dba <_printf_i+0x20a>
 8006daa:	2500      	movs	r5, #0
 8006dac:	f104 0919 	add.w	r9, r4, #25
 8006db0:	68e3      	ldr	r3, [r4, #12]
 8006db2:	9a03      	ldr	r2, [sp, #12]
 8006db4:	1a9b      	subs	r3, r3, r2
 8006db6:	429d      	cmp	r5, r3
 8006db8:	db05      	blt.n	8006dc6 <_printf_i+0x216>
 8006dba:	68e0      	ldr	r0, [r4, #12]
 8006dbc:	9b03      	ldr	r3, [sp, #12]
 8006dbe:	4298      	cmp	r0, r3
 8006dc0:	bfb8      	it	lt
 8006dc2:	4618      	movlt	r0, r3
 8006dc4:	e793      	b.n	8006cee <_printf_i+0x13e>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	464a      	mov	r2, r9
 8006dca:	4639      	mov	r1, r7
 8006dcc:	4630      	mov	r0, r6
 8006dce:	47c0      	blx	r8
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	d08a      	beq.n	8006cea <_printf_i+0x13a>
 8006dd4:	3501      	adds	r5, #1
 8006dd6:	e7eb      	b.n	8006db0 <_printf_i+0x200>
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d1a7      	bne.n	8006d2c <_printf_i+0x17c>
 8006ddc:	780b      	ldrb	r3, [r1, #0]
 8006dde:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006de2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006de6:	e765      	b.n	8006cb4 <_printf_i+0x104>
 8006de8:	0801e2c1 	.word	0x0801e2c1
 8006dec:	0801e2b0 	.word	0x0801e2b0

08006df0 <iprintf>:
 8006df0:	b40f      	push	{r0, r1, r2, r3}
 8006df2:	4b0a      	ldr	r3, [pc, #40]	; (8006e1c <iprintf+0x2c>)
 8006df4:	b513      	push	{r0, r1, r4, lr}
 8006df6:	681c      	ldr	r4, [r3, #0]
 8006df8:	b124      	cbz	r4, 8006e04 <iprintf+0x14>
 8006dfa:	69a3      	ldr	r3, [r4, #24]
 8006dfc:	b913      	cbnz	r3, 8006e04 <iprintf+0x14>
 8006dfe:	4620      	mov	r0, r4
 8006e00:	f001 f8be 	bl	8007f80 <__sinit>
 8006e04:	ab05      	add	r3, sp, #20
 8006e06:	9a04      	ldr	r2, [sp, #16]
 8006e08:	68a1      	ldr	r1, [r4, #8]
 8006e0a:	9301      	str	r3, [sp, #4]
 8006e0c:	4620      	mov	r0, r4
 8006e0e:	f001 fd7b 	bl	8008908 <_vfiprintf_r>
 8006e12:	b002      	add	sp, #8
 8006e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e18:	b004      	add	sp, #16
 8006e1a:	4770      	bx	lr
 8006e1c:	2000001c 	.word	0x2000001c

08006e20 <putchar>:
 8006e20:	b538      	push	{r3, r4, r5, lr}
 8006e22:	4b08      	ldr	r3, [pc, #32]	; (8006e44 <putchar+0x24>)
 8006e24:	681c      	ldr	r4, [r3, #0]
 8006e26:	4605      	mov	r5, r0
 8006e28:	b124      	cbz	r4, 8006e34 <putchar+0x14>
 8006e2a:	69a3      	ldr	r3, [r4, #24]
 8006e2c:	b913      	cbnz	r3, 8006e34 <putchar+0x14>
 8006e2e:	4620      	mov	r0, r4
 8006e30:	f001 f8a6 	bl	8007f80 <__sinit>
 8006e34:	68a2      	ldr	r2, [r4, #8]
 8006e36:	4629      	mov	r1, r5
 8006e38:	4620      	mov	r0, r4
 8006e3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e3e:	f001 be79 	b.w	8008b34 <_putc_r>
 8006e42:	bf00      	nop
 8006e44:	2000001c 	.word	0x2000001c

08006e48 <_puts_r>:
 8006e48:	b570      	push	{r4, r5, r6, lr}
 8006e4a:	460e      	mov	r6, r1
 8006e4c:	4605      	mov	r5, r0
 8006e4e:	b118      	cbz	r0, 8006e58 <_puts_r+0x10>
 8006e50:	6983      	ldr	r3, [r0, #24]
 8006e52:	b90b      	cbnz	r3, 8006e58 <_puts_r+0x10>
 8006e54:	f001 f894 	bl	8007f80 <__sinit>
 8006e58:	69ab      	ldr	r3, [r5, #24]
 8006e5a:	68ac      	ldr	r4, [r5, #8]
 8006e5c:	b913      	cbnz	r3, 8006e64 <_puts_r+0x1c>
 8006e5e:	4628      	mov	r0, r5
 8006e60:	f001 f88e 	bl	8007f80 <__sinit>
 8006e64:	4b23      	ldr	r3, [pc, #140]	; (8006ef4 <_puts_r+0xac>)
 8006e66:	429c      	cmp	r4, r3
 8006e68:	d117      	bne.n	8006e9a <_puts_r+0x52>
 8006e6a:	686c      	ldr	r4, [r5, #4]
 8006e6c:	89a3      	ldrh	r3, [r4, #12]
 8006e6e:	071b      	lsls	r3, r3, #28
 8006e70:	d51d      	bpl.n	8006eae <_puts_r+0x66>
 8006e72:	6923      	ldr	r3, [r4, #16]
 8006e74:	b1db      	cbz	r3, 8006eae <_puts_r+0x66>
 8006e76:	3e01      	subs	r6, #1
 8006e78:	68a3      	ldr	r3, [r4, #8]
 8006e7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006e7e:	3b01      	subs	r3, #1
 8006e80:	60a3      	str	r3, [r4, #8]
 8006e82:	b9e9      	cbnz	r1, 8006ec0 <_puts_r+0x78>
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	da2e      	bge.n	8006ee6 <_puts_r+0x9e>
 8006e88:	4622      	mov	r2, r4
 8006e8a:	210a      	movs	r1, #10
 8006e8c:	4628      	mov	r0, r5
 8006e8e:	f000 f869 	bl	8006f64 <__swbuf_r>
 8006e92:	3001      	adds	r0, #1
 8006e94:	d011      	beq.n	8006eba <_puts_r+0x72>
 8006e96:	200a      	movs	r0, #10
 8006e98:	bd70      	pop	{r4, r5, r6, pc}
 8006e9a:	4b17      	ldr	r3, [pc, #92]	; (8006ef8 <_puts_r+0xb0>)
 8006e9c:	429c      	cmp	r4, r3
 8006e9e:	d101      	bne.n	8006ea4 <_puts_r+0x5c>
 8006ea0:	68ac      	ldr	r4, [r5, #8]
 8006ea2:	e7e3      	b.n	8006e6c <_puts_r+0x24>
 8006ea4:	4b15      	ldr	r3, [pc, #84]	; (8006efc <_puts_r+0xb4>)
 8006ea6:	429c      	cmp	r4, r3
 8006ea8:	bf08      	it	eq
 8006eaa:	68ec      	ldreq	r4, [r5, #12]
 8006eac:	e7de      	b.n	8006e6c <_puts_r+0x24>
 8006eae:	4621      	mov	r1, r4
 8006eb0:	4628      	mov	r0, r5
 8006eb2:	f000 f8a9 	bl	8007008 <__swsetup_r>
 8006eb6:	2800      	cmp	r0, #0
 8006eb8:	d0dd      	beq.n	8006e76 <_puts_r+0x2e>
 8006eba:	f04f 30ff 	mov.w	r0, #4294967295
 8006ebe:	bd70      	pop	{r4, r5, r6, pc}
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	da04      	bge.n	8006ece <_puts_r+0x86>
 8006ec4:	69a2      	ldr	r2, [r4, #24]
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	db06      	blt.n	8006ed8 <_puts_r+0x90>
 8006eca:	290a      	cmp	r1, #10
 8006ecc:	d004      	beq.n	8006ed8 <_puts_r+0x90>
 8006ece:	6823      	ldr	r3, [r4, #0]
 8006ed0:	1c5a      	adds	r2, r3, #1
 8006ed2:	6022      	str	r2, [r4, #0]
 8006ed4:	7019      	strb	r1, [r3, #0]
 8006ed6:	e7cf      	b.n	8006e78 <_puts_r+0x30>
 8006ed8:	4622      	mov	r2, r4
 8006eda:	4628      	mov	r0, r5
 8006edc:	f000 f842 	bl	8006f64 <__swbuf_r>
 8006ee0:	3001      	adds	r0, #1
 8006ee2:	d1c9      	bne.n	8006e78 <_puts_r+0x30>
 8006ee4:	e7e9      	b.n	8006eba <_puts_r+0x72>
 8006ee6:	6823      	ldr	r3, [r4, #0]
 8006ee8:	200a      	movs	r0, #10
 8006eea:	1c5a      	adds	r2, r3, #1
 8006eec:	6022      	str	r2, [r4, #0]
 8006eee:	7018      	strb	r0, [r3, #0]
 8006ef0:	bd70      	pop	{r4, r5, r6, pc}
 8006ef2:	bf00      	nop
 8006ef4:	0801e300 	.word	0x0801e300
 8006ef8:	0801e320 	.word	0x0801e320
 8006efc:	0801e2e0 	.word	0x0801e2e0

08006f00 <puts>:
 8006f00:	4b02      	ldr	r3, [pc, #8]	; (8006f0c <puts+0xc>)
 8006f02:	4601      	mov	r1, r0
 8006f04:	6818      	ldr	r0, [r3, #0]
 8006f06:	f7ff bf9f 	b.w	8006e48 <_puts_r>
 8006f0a:	bf00      	nop
 8006f0c:	2000001c 	.word	0x2000001c

08006f10 <frexpf>:
 8006f10:	ee10 1a10 	vmov	r1, s0
 8006f14:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006f18:	b510      	push	{r4, lr}
 8006f1a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006f1e:	f04f 0400 	mov.w	r4, #0
 8006f22:	ee10 2a10 	vmov	r2, s0
 8006f26:	6004      	str	r4, [r0, #0]
 8006f28:	da17      	bge.n	8006f5a <frexpf+0x4a>
 8006f2a:	b1b3      	cbz	r3, 8006f5a <frexpf+0x4a>
 8006f2c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006f30:	da0a      	bge.n	8006f48 <frexpf+0x38>
 8006f32:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8006f60 <frexpf+0x50>
 8006f36:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006f3a:	f06f 0118 	mvn.w	r1, #24
 8006f3e:	ee17 2a90 	vmov	r2, s15
 8006f42:	6001      	str	r1, [r0, #0]
 8006f44:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8006f48:	6801      	ldr	r1, [r0, #0]
 8006f4a:	15db      	asrs	r3, r3, #23
 8006f4c:	3b7e      	subs	r3, #126	; 0x7e
 8006f4e:	440b      	add	r3, r1
 8006f50:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8006f54:	6003      	str	r3, [r0, #0]
 8006f56:	f042 517c 	orr.w	r1, r2, #1056964608	; 0x3f000000
 8006f5a:	ee00 1a10 	vmov	s0, r1
 8006f5e:	bd10      	pop	{r4, pc}
 8006f60:	4c000000 	.word	0x4c000000

08006f64 <__swbuf_r>:
 8006f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f66:	460e      	mov	r6, r1
 8006f68:	4614      	mov	r4, r2
 8006f6a:	4605      	mov	r5, r0
 8006f6c:	b118      	cbz	r0, 8006f76 <__swbuf_r+0x12>
 8006f6e:	6983      	ldr	r3, [r0, #24]
 8006f70:	b90b      	cbnz	r3, 8006f76 <__swbuf_r+0x12>
 8006f72:	f001 f805 	bl	8007f80 <__sinit>
 8006f76:	4b21      	ldr	r3, [pc, #132]	; (8006ffc <__swbuf_r+0x98>)
 8006f78:	429c      	cmp	r4, r3
 8006f7a:	d12a      	bne.n	8006fd2 <__swbuf_r+0x6e>
 8006f7c:	686c      	ldr	r4, [r5, #4]
 8006f7e:	69a3      	ldr	r3, [r4, #24]
 8006f80:	60a3      	str	r3, [r4, #8]
 8006f82:	89a3      	ldrh	r3, [r4, #12]
 8006f84:	071a      	lsls	r2, r3, #28
 8006f86:	d52e      	bpl.n	8006fe6 <__swbuf_r+0x82>
 8006f88:	6923      	ldr	r3, [r4, #16]
 8006f8a:	b363      	cbz	r3, 8006fe6 <__swbuf_r+0x82>
 8006f8c:	6923      	ldr	r3, [r4, #16]
 8006f8e:	6820      	ldr	r0, [r4, #0]
 8006f90:	1ac0      	subs	r0, r0, r3
 8006f92:	6963      	ldr	r3, [r4, #20]
 8006f94:	b2f6      	uxtb	r6, r6
 8006f96:	4298      	cmp	r0, r3
 8006f98:	4637      	mov	r7, r6
 8006f9a:	db04      	blt.n	8006fa6 <__swbuf_r+0x42>
 8006f9c:	4621      	mov	r1, r4
 8006f9e:	4628      	mov	r0, r5
 8006fa0:	f000 ff84 	bl	8007eac <_fflush_r>
 8006fa4:	bb28      	cbnz	r0, 8006ff2 <__swbuf_r+0x8e>
 8006fa6:	68a3      	ldr	r3, [r4, #8]
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	60a3      	str	r3, [r4, #8]
 8006fac:	6823      	ldr	r3, [r4, #0]
 8006fae:	1c5a      	adds	r2, r3, #1
 8006fb0:	6022      	str	r2, [r4, #0]
 8006fb2:	701e      	strb	r6, [r3, #0]
 8006fb4:	6963      	ldr	r3, [r4, #20]
 8006fb6:	3001      	adds	r0, #1
 8006fb8:	4298      	cmp	r0, r3
 8006fba:	d004      	beq.n	8006fc6 <__swbuf_r+0x62>
 8006fbc:	89a3      	ldrh	r3, [r4, #12]
 8006fbe:	07db      	lsls	r3, r3, #31
 8006fc0:	d519      	bpl.n	8006ff6 <__swbuf_r+0x92>
 8006fc2:	2e0a      	cmp	r6, #10
 8006fc4:	d117      	bne.n	8006ff6 <__swbuf_r+0x92>
 8006fc6:	4621      	mov	r1, r4
 8006fc8:	4628      	mov	r0, r5
 8006fca:	f000 ff6f 	bl	8007eac <_fflush_r>
 8006fce:	b190      	cbz	r0, 8006ff6 <__swbuf_r+0x92>
 8006fd0:	e00f      	b.n	8006ff2 <__swbuf_r+0x8e>
 8006fd2:	4b0b      	ldr	r3, [pc, #44]	; (8007000 <__swbuf_r+0x9c>)
 8006fd4:	429c      	cmp	r4, r3
 8006fd6:	d101      	bne.n	8006fdc <__swbuf_r+0x78>
 8006fd8:	68ac      	ldr	r4, [r5, #8]
 8006fda:	e7d0      	b.n	8006f7e <__swbuf_r+0x1a>
 8006fdc:	4b09      	ldr	r3, [pc, #36]	; (8007004 <__swbuf_r+0xa0>)
 8006fde:	429c      	cmp	r4, r3
 8006fe0:	bf08      	it	eq
 8006fe2:	68ec      	ldreq	r4, [r5, #12]
 8006fe4:	e7cb      	b.n	8006f7e <__swbuf_r+0x1a>
 8006fe6:	4621      	mov	r1, r4
 8006fe8:	4628      	mov	r0, r5
 8006fea:	f000 f80d 	bl	8007008 <__swsetup_r>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	d0cc      	beq.n	8006f8c <__swbuf_r+0x28>
 8006ff2:	f04f 37ff 	mov.w	r7, #4294967295
 8006ff6:	4638      	mov	r0, r7
 8006ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ffa:	bf00      	nop
 8006ffc:	0801e300 	.word	0x0801e300
 8007000:	0801e320 	.word	0x0801e320
 8007004:	0801e2e0 	.word	0x0801e2e0

08007008 <__swsetup_r>:
 8007008:	4b32      	ldr	r3, [pc, #200]	; (80070d4 <__swsetup_r+0xcc>)
 800700a:	b570      	push	{r4, r5, r6, lr}
 800700c:	681d      	ldr	r5, [r3, #0]
 800700e:	4606      	mov	r6, r0
 8007010:	460c      	mov	r4, r1
 8007012:	b125      	cbz	r5, 800701e <__swsetup_r+0x16>
 8007014:	69ab      	ldr	r3, [r5, #24]
 8007016:	b913      	cbnz	r3, 800701e <__swsetup_r+0x16>
 8007018:	4628      	mov	r0, r5
 800701a:	f000 ffb1 	bl	8007f80 <__sinit>
 800701e:	4b2e      	ldr	r3, [pc, #184]	; (80070d8 <__swsetup_r+0xd0>)
 8007020:	429c      	cmp	r4, r3
 8007022:	d10f      	bne.n	8007044 <__swsetup_r+0x3c>
 8007024:	686c      	ldr	r4, [r5, #4]
 8007026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800702a:	b29a      	uxth	r2, r3
 800702c:	0715      	lsls	r5, r2, #28
 800702e:	d42c      	bmi.n	800708a <__swsetup_r+0x82>
 8007030:	06d0      	lsls	r0, r2, #27
 8007032:	d411      	bmi.n	8007058 <__swsetup_r+0x50>
 8007034:	2209      	movs	r2, #9
 8007036:	6032      	str	r2, [r6, #0]
 8007038:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800703c:	81a3      	strh	r3, [r4, #12]
 800703e:	f04f 30ff 	mov.w	r0, #4294967295
 8007042:	bd70      	pop	{r4, r5, r6, pc}
 8007044:	4b25      	ldr	r3, [pc, #148]	; (80070dc <__swsetup_r+0xd4>)
 8007046:	429c      	cmp	r4, r3
 8007048:	d101      	bne.n	800704e <__swsetup_r+0x46>
 800704a:	68ac      	ldr	r4, [r5, #8]
 800704c:	e7eb      	b.n	8007026 <__swsetup_r+0x1e>
 800704e:	4b24      	ldr	r3, [pc, #144]	; (80070e0 <__swsetup_r+0xd8>)
 8007050:	429c      	cmp	r4, r3
 8007052:	bf08      	it	eq
 8007054:	68ec      	ldreq	r4, [r5, #12]
 8007056:	e7e6      	b.n	8007026 <__swsetup_r+0x1e>
 8007058:	0751      	lsls	r1, r2, #29
 800705a:	d512      	bpl.n	8007082 <__swsetup_r+0x7a>
 800705c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800705e:	b141      	cbz	r1, 8007072 <__swsetup_r+0x6a>
 8007060:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007064:	4299      	cmp	r1, r3
 8007066:	d002      	beq.n	800706e <__swsetup_r+0x66>
 8007068:	4630      	mov	r0, r6
 800706a:	f001 fb77 	bl	800875c <_free_r>
 800706e:	2300      	movs	r3, #0
 8007070:	6363      	str	r3, [r4, #52]	; 0x34
 8007072:	89a3      	ldrh	r3, [r4, #12]
 8007074:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007078:	81a3      	strh	r3, [r4, #12]
 800707a:	2300      	movs	r3, #0
 800707c:	6063      	str	r3, [r4, #4]
 800707e:	6923      	ldr	r3, [r4, #16]
 8007080:	6023      	str	r3, [r4, #0]
 8007082:	89a3      	ldrh	r3, [r4, #12]
 8007084:	f043 0308 	orr.w	r3, r3, #8
 8007088:	81a3      	strh	r3, [r4, #12]
 800708a:	6923      	ldr	r3, [r4, #16]
 800708c:	b94b      	cbnz	r3, 80070a2 <__swsetup_r+0x9a>
 800708e:	89a3      	ldrh	r3, [r4, #12]
 8007090:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007094:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007098:	d003      	beq.n	80070a2 <__swsetup_r+0x9a>
 800709a:	4621      	mov	r1, r4
 800709c:	4630      	mov	r0, r6
 800709e:	f001 f82b 	bl	80080f8 <__smakebuf_r>
 80070a2:	89a2      	ldrh	r2, [r4, #12]
 80070a4:	f012 0301 	ands.w	r3, r2, #1
 80070a8:	d00c      	beq.n	80070c4 <__swsetup_r+0xbc>
 80070aa:	2300      	movs	r3, #0
 80070ac:	60a3      	str	r3, [r4, #8]
 80070ae:	6963      	ldr	r3, [r4, #20]
 80070b0:	425b      	negs	r3, r3
 80070b2:	61a3      	str	r3, [r4, #24]
 80070b4:	6923      	ldr	r3, [r4, #16]
 80070b6:	b953      	cbnz	r3, 80070ce <__swsetup_r+0xc6>
 80070b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80070c0:	d1ba      	bne.n	8007038 <__swsetup_r+0x30>
 80070c2:	bd70      	pop	{r4, r5, r6, pc}
 80070c4:	0792      	lsls	r2, r2, #30
 80070c6:	bf58      	it	pl
 80070c8:	6963      	ldrpl	r3, [r4, #20]
 80070ca:	60a3      	str	r3, [r4, #8]
 80070cc:	e7f2      	b.n	80070b4 <__swsetup_r+0xac>
 80070ce:	2000      	movs	r0, #0
 80070d0:	e7f7      	b.n	80070c2 <__swsetup_r+0xba>
 80070d2:	bf00      	nop
 80070d4:	2000001c 	.word	0x2000001c
 80070d8:	0801e300 	.word	0x0801e300
 80070dc:	0801e320 	.word	0x0801e320
 80070e0:	0801e2e0 	.word	0x0801e2e0

080070e4 <quorem>:
 80070e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e8:	6903      	ldr	r3, [r0, #16]
 80070ea:	690c      	ldr	r4, [r1, #16]
 80070ec:	429c      	cmp	r4, r3
 80070ee:	4680      	mov	r8, r0
 80070f0:	f300 8082 	bgt.w	80071f8 <quorem+0x114>
 80070f4:	3c01      	subs	r4, #1
 80070f6:	f101 0714 	add.w	r7, r1, #20
 80070fa:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80070fe:	f100 0614 	add.w	r6, r0, #20
 8007102:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007106:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800710a:	eb06 030e 	add.w	r3, r6, lr
 800710e:	3501      	adds	r5, #1
 8007110:	eb07 090e 	add.w	r9, r7, lr
 8007114:	9301      	str	r3, [sp, #4]
 8007116:	fbb0 f5f5 	udiv	r5, r0, r5
 800711a:	b395      	cbz	r5, 8007182 <quorem+0x9e>
 800711c:	f04f 0a00 	mov.w	sl, #0
 8007120:	4638      	mov	r0, r7
 8007122:	46b4      	mov	ip, r6
 8007124:	46d3      	mov	fp, sl
 8007126:	f850 2b04 	ldr.w	r2, [r0], #4
 800712a:	b293      	uxth	r3, r2
 800712c:	fb05 a303 	mla	r3, r5, r3, sl
 8007130:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007134:	b29b      	uxth	r3, r3
 8007136:	ebab 0303 	sub.w	r3, fp, r3
 800713a:	0c12      	lsrs	r2, r2, #16
 800713c:	f8bc b000 	ldrh.w	fp, [ip]
 8007140:	fb05 a202 	mla	r2, r5, r2, sl
 8007144:	fa13 f38b 	uxtah	r3, r3, fp
 8007148:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800714c:	fa1f fb82 	uxth.w	fp, r2
 8007150:	f8dc 2000 	ldr.w	r2, [ip]
 8007154:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007158:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800715c:	b29b      	uxth	r3, r3
 800715e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007162:	4581      	cmp	r9, r0
 8007164:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007168:	f84c 3b04 	str.w	r3, [ip], #4
 800716c:	d2db      	bcs.n	8007126 <quorem+0x42>
 800716e:	f856 300e 	ldr.w	r3, [r6, lr]
 8007172:	b933      	cbnz	r3, 8007182 <quorem+0x9e>
 8007174:	9b01      	ldr	r3, [sp, #4]
 8007176:	3b04      	subs	r3, #4
 8007178:	429e      	cmp	r6, r3
 800717a:	461a      	mov	r2, r3
 800717c:	d330      	bcc.n	80071e0 <quorem+0xfc>
 800717e:	f8c8 4010 	str.w	r4, [r8, #16]
 8007182:	4640      	mov	r0, r8
 8007184:	f001 fa15 	bl	80085b2 <__mcmp>
 8007188:	2800      	cmp	r0, #0
 800718a:	db25      	blt.n	80071d8 <quorem+0xf4>
 800718c:	3501      	adds	r5, #1
 800718e:	4630      	mov	r0, r6
 8007190:	f04f 0e00 	mov.w	lr, #0
 8007194:	f857 2b04 	ldr.w	r2, [r7], #4
 8007198:	f8d0 c000 	ldr.w	ip, [r0]
 800719c:	b293      	uxth	r3, r2
 800719e:	ebae 0303 	sub.w	r3, lr, r3
 80071a2:	0c12      	lsrs	r2, r2, #16
 80071a4:	fa13 f38c 	uxtah	r3, r3, ip
 80071a8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80071ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071b6:	45b9      	cmp	r9, r7
 80071b8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80071bc:	f840 3b04 	str.w	r3, [r0], #4
 80071c0:	d2e8      	bcs.n	8007194 <quorem+0xb0>
 80071c2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80071c6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80071ca:	b92a      	cbnz	r2, 80071d8 <quorem+0xf4>
 80071cc:	3b04      	subs	r3, #4
 80071ce:	429e      	cmp	r6, r3
 80071d0:	461a      	mov	r2, r3
 80071d2:	d30b      	bcc.n	80071ec <quorem+0x108>
 80071d4:	f8c8 4010 	str.w	r4, [r8, #16]
 80071d8:	4628      	mov	r0, r5
 80071da:	b003      	add	sp, #12
 80071dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e0:	6812      	ldr	r2, [r2, #0]
 80071e2:	3b04      	subs	r3, #4
 80071e4:	2a00      	cmp	r2, #0
 80071e6:	d1ca      	bne.n	800717e <quorem+0x9a>
 80071e8:	3c01      	subs	r4, #1
 80071ea:	e7c5      	b.n	8007178 <quorem+0x94>
 80071ec:	6812      	ldr	r2, [r2, #0]
 80071ee:	3b04      	subs	r3, #4
 80071f0:	2a00      	cmp	r2, #0
 80071f2:	d1ef      	bne.n	80071d4 <quorem+0xf0>
 80071f4:	3c01      	subs	r4, #1
 80071f6:	e7ea      	b.n	80071ce <quorem+0xea>
 80071f8:	2000      	movs	r0, #0
 80071fa:	e7ee      	b.n	80071da <quorem+0xf6>
 80071fc:	0000      	movs	r0, r0
	...

08007200 <_dtoa_r>:
 8007200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007204:	ec57 6b10 	vmov	r6, r7, d0
 8007208:	b097      	sub	sp, #92	; 0x5c
 800720a:	e9cd 6700 	strd	r6, r7, [sp]
 800720e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007210:	9107      	str	r1, [sp, #28]
 8007212:	4604      	mov	r4, r0
 8007214:	920a      	str	r2, [sp, #40]	; 0x28
 8007216:	930f      	str	r3, [sp, #60]	; 0x3c
 8007218:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800721a:	b93e      	cbnz	r6, 800722c <_dtoa_r+0x2c>
 800721c:	2010      	movs	r0, #16
 800721e:	f000 ffab 	bl	8008178 <malloc>
 8007222:	6260      	str	r0, [r4, #36]	; 0x24
 8007224:	6046      	str	r6, [r0, #4]
 8007226:	6086      	str	r6, [r0, #8]
 8007228:	6006      	str	r6, [r0, #0]
 800722a:	60c6      	str	r6, [r0, #12]
 800722c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800722e:	6819      	ldr	r1, [r3, #0]
 8007230:	b151      	cbz	r1, 8007248 <_dtoa_r+0x48>
 8007232:	685a      	ldr	r2, [r3, #4]
 8007234:	604a      	str	r2, [r1, #4]
 8007236:	2301      	movs	r3, #1
 8007238:	4093      	lsls	r3, r2
 800723a:	608b      	str	r3, [r1, #8]
 800723c:	4620      	mov	r0, r4
 800723e:	f000 ffe2 	bl	8008206 <_Bfree>
 8007242:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007244:	2200      	movs	r2, #0
 8007246:	601a      	str	r2, [r3, #0]
 8007248:	9b01      	ldr	r3, [sp, #4]
 800724a:	2b00      	cmp	r3, #0
 800724c:	bfbf      	itttt	lt
 800724e:	2301      	movlt	r3, #1
 8007250:	602b      	strlt	r3, [r5, #0]
 8007252:	9b01      	ldrlt	r3, [sp, #4]
 8007254:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007258:	bfb2      	itee	lt
 800725a:	9301      	strlt	r3, [sp, #4]
 800725c:	2300      	movge	r3, #0
 800725e:	602b      	strge	r3, [r5, #0]
 8007260:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007264:	4ba8      	ldr	r3, [pc, #672]	; (8007508 <_dtoa_r+0x308>)
 8007266:	ea33 0308 	bics.w	r3, r3, r8
 800726a:	d11b      	bne.n	80072a4 <_dtoa_r+0xa4>
 800726c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800726e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007272:	6013      	str	r3, [r2, #0]
 8007274:	9b00      	ldr	r3, [sp, #0]
 8007276:	b923      	cbnz	r3, 8007282 <_dtoa_r+0x82>
 8007278:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800727c:	2800      	cmp	r0, #0
 800727e:	f000 8578 	beq.w	8007d72 <_dtoa_r+0xb72>
 8007282:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007284:	b953      	cbnz	r3, 800729c <_dtoa_r+0x9c>
 8007286:	4ba1      	ldr	r3, [pc, #644]	; (800750c <_dtoa_r+0x30c>)
 8007288:	e021      	b.n	80072ce <_dtoa_r+0xce>
 800728a:	4ba1      	ldr	r3, [pc, #644]	; (8007510 <_dtoa_r+0x310>)
 800728c:	9302      	str	r3, [sp, #8]
 800728e:	3308      	adds	r3, #8
 8007290:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007292:	6013      	str	r3, [r2, #0]
 8007294:	9802      	ldr	r0, [sp, #8]
 8007296:	b017      	add	sp, #92	; 0x5c
 8007298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800729c:	4b9b      	ldr	r3, [pc, #620]	; (800750c <_dtoa_r+0x30c>)
 800729e:	9302      	str	r3, [sp, #8]
 80072a0:	3303      	adds	r3, #3
 80072a2:	e7f5      	b.n	8007290 <_dtoa_r+0x90>
 80072a4:	e9dd 6700 	ldrd	r6, r7, [sp]
 80072a8:	2200      	movs	r2, #0
 80072aa:	2300      	movs	r3, #0
 80072ac:	4630      	mov	r0, r6
 80072ae:	4639      	mov	r1, r7
 80072b0:	f7f9 fc66 	bl	8000b80 <__aeabi_dcmpeq>
 80072b4:	4681      	mov	r9, r0
 80072b6:	b160      	cbz	r0, 80072d2 <_dtoa_r+0xd2>
 80072b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072ba:	2301      	movs	r3, #1
 80072bc:	6013      	str	r3, [r2, #0]
 80072be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	f000 8553 	beq.w	8007d6c <_dtoa_r+0xb6c>
 80072c6:	4b93      	ldr	r3, [pc, #588]	; (8007514 <_dtoa_r+0x314>)
 80072c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80072ca:	6013      	str	r3, [r2, #0]
 80072cc:	3b01      	subs	r3, #1
 80072ce:	9302      	str	r3, [sp, #8]
 80072d0:	e7e0      	b.n	8007294 <_dtoa_r+0x94>
 80072d2:	aa14      	add	r2, sp, #80	; 0x50
 80072d4:	a915      	add	r1, sp, #84	; 0x54
 80072d6:	ec47 6b10 	vmov	d0, r6, r7
 80072da:	4620      	mov	r0, r4
 80072dc:	f001 f9e1 	bl	80086a2 <__d2b>
 80072e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80072e4:	4682      	mov	sl, r0
 80072e6:	2d00      	cmp	r5, #0
 80072e8:	d07e      	beq.n	80073e8 <_dtoa_r+0x1e8>
 80072ea:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80072ee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80072f2:	4630      	mov	r0, r6
 80072f4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80072f8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80072fc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8007300:	2200      	movs	r2, #0
 8007302:	4b85      	ldr	r3, [pc, #532]	; (8007518 <_dtoa_r+0x318>)
 8007304:	f7f9 f820 	bl	8000348 <__aeabi_dsub>
 8007308:	a379      	add	r3, pc, #484	; (adr r3, 80074f0 <_dtoa_r+0x2f0>)
 800730a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730e:	f7f9 f9cf 	bl	80006b0 <__aeabi_dmul>
 8007312:	a379      	add	r3, pc, #484	; (adr r3, 80074f8 <_dtoa_r+0x2f8>)
 8007314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007318:	f7f9 f818 	bl	800034c <__adddf3>
 800731c:	4606      	mov	r6, r0
 800731e:	4628      	mov	r0, r5
 8007320:	460f      	mov	r7, r1
 8007322:	f7f9 f95f 	bl	80005e4 <__aeabi_i2d>
 8007326:	a376      	add	r3, pc, #472	; (adr r3, 8007500 <_dtoa_r+0x300>)
 8007328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732c:	f7f9 f9c0 	bl	80006b0 <__aeabi_dmul>
 8007330:	4602      	mov	r2, r0
 8007332:	460b      	mov	r3, r1
 8007334:	4630      	mov	r0, r6
 8007336:	4639      	mov	r1, r7
 8007338:	f7f9 f808 	bl	800034c <__adddf3>
 800733c:	4606      	mov	r6, r0
 800733e:	460f      	mov	r7, r1
 8007340:	f7f9 fc66 	bl	8000c10 <__aeabi_d2iz>
 8007344:	2200      	movs	r2, #0
 8007346:	4683      	mov	fp, r0
 8007348:	2300      	movs	r3, #0
 800734a:	4630      	mov	r0, r6
 800734c:	4639      	mov	r1, r7
 800734e:	f7f9 fc21 	bl	8000b94 <__aeabi_dcmplt>
 8007352:	b158      	cbz	r0, 800736c <_dtoa_r+0x16c>
 8007354:	4658      	mov	r0, fp
 8007356:	f7f9 f945 	bl	80005e4 <__aeabi_i2d>
 800735a:	4602      	mov	r2, r0
 800735c:	460b      	mov	r3, r1
 800735e:	4630      	mov	r0, r6
 8007360:	4639      	mov	r1, r7
 8007362:	f7f9 fc0d 	bl	8000b80 <__aeabi_dcmpeq>
 8007366:	b908      	cbnz	r0, 800736c <_dtoa_r+0x16c>
 8007368:	f10b 3bff 	add.w	fp, fp, #4294967295
 800736c:	f1bb 0f16 	cmp.w	fp, #22
 8007370:	d859      	bhi.n	8007426 <_dtoa_r+0x226>
 8007372:	496a      	ldr	r1, [pc, #424]	; (800751c <_dtoa_r+0x31c>)
 8007374:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8007378:	e9dd 2300 	ldrd	r2, r3, [sp]
 800737c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007380:	f7f9 fc26 	bl	8000bd0 <__aeabi_dcmpgt>
 8007384:	2800      	cmp	r0, #0
 8007386:	d050      	beq.n	800742a <_dtoa_r+0x22a>
 8007388:	f10b 3bff 	add.w	fp, fp, #4294967295
 800738c:	2300      	movs	r3, #0
 800738e:	930e      	str	r3, [sp, #56]	; 0x38
 8007390:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007392:	1b5d      	subs	r5, r3, r5
 8007394:	1e6b      	subs	r3, r5, #1
 8007396:	9306      	str	r3, [sp, #24]
 8007398:	bf45      	ittet	mi
 800739a:	f1c5 0301 	rsbmi	r3, r5, #1
 800739e:	9305      	strmi	r3, [sp, #20]
 80073a0:	2300      	movpl	r3, #0
 80073a2:	2300      	movmi	r3, #0
 80073a4:	bf4c      	ite	mi
 80073a6:	9306      	strmi	r3, [sp, #24]
 80073a8:	9305      	strpl	r3, [sp, #20]
 80073aa:	f1bb 0f00 	cmp.w	fp, #0
 80073ae:	db3e      	blt.n	800742e <_dtoa_r+0x22e>
 80073b0:	9b06      	ldr	r3, [sp, #24]
 80073b2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80073b6:	445b      	add	r3, fp
 80073b8:	9306      	str	r3, [sp, #24]
 80073ba:	2300      	movs	r3, #0
 80073bc:	9308      	str	r3, [sp, #32]
 80073be:	9b07      	ldr	r3, [sp, #28]
 80073c0:	2b09      	cmp	r3, #9
 80073c2:	f200 80af 	bhi.w	8007524 <_dtoa_r+0x324>
 80073c6:	2b05      	cmp	r3, #5
 80073c8:	bfc4      	itt	gt
 80073ca:	3b04      	subgt	r3, #4
 80073cc:	9307      	strgt	r3, [sp, #28]
 80073ce:	9b07      	ldr	r3, [sp, #28]
 80073d0:	f1a3 0302 	sub.w	r3, r3, #2
 80073d4:	bfcc      	ite	gt
 80073d6:	2600      	movgt	r6, #0
 80073d8:	2601      	movle	r6, #1
 80073da:	2b03      	cmp	r3, #3
 80073dc:	f200 80ae 	bhi.w	800753c <_dtoa_r+0x33c>
 80073e0:	e8df f003 	tbb	[pc, r3]
 80073e4:	772f8482 	.word	0x772f8482
 80073e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073ea:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80073ec:	441d      	add	r5, r3
 80073ee:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80073f2:	2b20      	cmp	r3, #32
 80073f4:	dd11      	ble.n	800741a <_dtoa_r+0x21a>
 80073f6:	9a00      	ldr	r2, [sp, #0]
 80073f8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80073fc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8007400:	fa22 f000 	lsr.w	r0, r2, r0
 8007404:	fa08 f303 	lsl.w	r3, r8, r3
 8007408:	4318      	orrs	r0, r3
 800740a:	f7f9 f8db 	bl	80005c4 <__aeabi_ui2d>
 800740e:	2301      	movs	r3, #1
 8007410:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007414:	3d01      	subs	r5, #1
 8007416:	9312      	str	r3, [sp, #72]	; 0x48
 8007418:	e772      	b.n	8007300 <_dtoa_r+0x100>
 800741a:	f1c3 0020 	rsb	r0, r3, #32
 800741e:	9b00      	ldr	r3, [sp, #0]
 8007420:	fa03 f000 	lsl.w	r0, r3, r0
 8007424:	e7f1      	b.n	800740a <_dtoa_r+0x20a>
 8007426:	2301      	movs	r3, #1
 8007428:	e7b1      	b.n	800738e <_dtoa_r+0x18e>
 800742a:	900e      	str	r0, [sp, #56]	; 0x38
 800742c:	e7b0      	b.n	8007390 <_dtoa_r+0x190>
 800742e:	9b05      	ldr	r3, [sp, #20]
 8007430:	eba3 030b 	sub.w	r3, r3, fp
 8007434:	9305      	str	r3, [sp, #20]
 8007436:	f1cb 0300 	rsb	r3, fp, #0
 800743a:	9308      	str	r3, [sp, #32]
 800743c:	2300      	movs	r3, #0
 800743e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007440:	e7bd      	b.n	80073be <_dtoa_r+0x1be>
 8007442:	2301      	movs	r3, #1
 8007444:	9309      	str	r3, [sp, #36]	; 0x24
 8007446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007448:	2b00      	cmp	r3, #0
 800744a:	dd7a      	ble.n	8007542 <_dtoa_r+0x342>
 800744c:	9304      	str	r3, [sp, #16]
 800744e:	9303      	str	r3, [sp, #12]
 8007450:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007452:	2200      	movs	r2, #0
 8007454:	606a      	str	r2, [r5, #4]
 8007456:	2104      	movs	r1, #4
 8007458:	f101 0214 	add.w	r2, r1, #20
 800745c:	429a      	cmp	r2, r3
 800745e:	d975      	bls.n	800754c <_dtoa_r+0x34c>
 8007460:	6869      	ldr	r1, [r5, #4]
 8007462:	4620      	mov	r0, r4
 8007464:	f000 fe9b 	bl	800819e <_Balloc>
 8007468:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800746a:	6028      	str	r0, [r5, #0]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	9302      	str	r3, [sp, #8]
 8007470:	9b03      	ldr	r3, [sp, #12]
 8007472:	2b0e      	cmp	r3, #14
 8007474:	f200 80e5 	bhi.w	8007642 <_dtoa_r+0x442>
 8007478:	2e00      	cmp	r6, #0
 800747a:	f000 80e2 	beq.w	8007642 <_dtoa_r+0x442>
 800747e:	ed9d 7b00 	vldr	d7, [sp]
 8007482:	f1bb 0f00 	cmp.w	fp, #0
 8007486:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800748a:	dd74      	ble.n	8007576 <_dtoa_r+0x376>
 800748c:	4a23      	ldr	r2, [pc, #140]	; (800751c <_dtoa_r+0x31c>)
 800748e:	f00b 030f 	and.w	r3, fp, #15
 8007492:	ea4f 162b 	mov.w	r6, fp, asr #4
 8007496:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800749a:	06f0      	lsls	r0, r6, #27
 800749c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074a0:	d559      	bpl.n	8007556 <_dtoa_r+0x356>
 80074a2:	4b1f      	ldr	r3, [pc, #124]	; (8007520 <_dtoa_r+0x320>)
 80074a4:	ec51 0b17 	vmov	r0, r1, d7
 80074a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074ac:	f7f9 fa2a 	bl	8000904 <__aeabi_ddiv>
 80074b0:	e9cd 0100 	strd	r0, r1, [sp]
 80074b4:	f006 060f 	and.w	r6, r6, #15
 80074b8:	2503      	movs	r5, #3
 80074ba:	4f19      	ldr	r7, [pc, #100]	; (8007520 <_dtoa_r+0x320>)
 80074bc:	2e00      	cmp	r6, #0
 80074be:	d14c      	bne.n	800755a <_dtoa_r+0x35a>
 80074c0:	4642      	mov	r2, r8
 80074c2:	464b      	mov	r3, r9
 80074c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074c8:	f7f9 fa1c 	bl	8000904 <__aeabi_ddiv>
 80074cc:	e9cd 0100 	strd	r0, r1, [sp]
 80074d0:	e06a      	b.n	80075a8 <_dtoa_r+0x3a8>
 80074d2:	2301      	movs	r3, #1
 80074d4:	9309      	str	r3, [sp, #36]	; 0x24
 80074d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074d8:	445b      	add	r3, fp
 80074da:	9304      	str	r3, [sp, #16]
 80074dc:	3301      	adds	r3, #1
 80074de:	2b01      	cmp	r3, #1
 80074e0:	9303      	str	r3, [sp, #12]
 80074e2:	bfb8      	it	lt
 80074e4:	2301      	movlt	r3, #1
 80074e6:	e7b3      	b.n	8007450 <_dtoa_r+0x250>
 80074e8:	2300      	movs	r3, #0
 80074ea:	e7ab      	b.n	8007444 <_dtoa_r+0x244>
 80074ec:	2300      	movs	r3, #0
 80074ee:	e7f1      	b.n	80074d4 <_dtoa_r+0x2d4>
 80074f0:	636f4361 	.word	0x636f4361
 80074f4:	3fd287a7 	.word	0x3fd287a7
 80074f8:	8b60c8b3 	.word	0x8b60c8b3
 80074fc:	3fc68a28 	.word	0x3fc68a28
 8007500:	509f79fb 	.word	0x509f79fb
 8007504:	3fd34413 	.word	0x3fd34413
 8007508:	7ff00000 	.word	0x7ff00000
 800750c:	0801e2db 	.word	0x0801e2db
 8007510:	0801e2d2 	.word	0x0801e2d2
 8007514:	0801e565 	.word	0x0801e565
 8007518:	3ff80000 	.word	0x3ff80000
 800751c:	0801e370 	.word	0x0801e370
 8007520:	0801e348 	.word	0x0801e348
 8007524:	2601      	movs	r6, #1
 8007526:	2300      	movs	r3, #0
 8007528:	9307      	str	r3, [sp, #28]
 800752a:	9609      	str	r6, [sp, #36]	; 0x24
 800752c:	f04f 33ff 	mov.w	r3, #4294967295
 8007530:	9304      	str	r3, [sp, #16]
 8007532:	9303      	str	r3, [sp, #12]
 8007534:	2200      	movs	r2, #0
 8007536:	2312      	movs	r3, #18
 8007538:	920a      	str	r2, [sp, #40]	; 0x28
 800753a:	e789      	b.n	8007450 <_dtoa_r+0x250>
 800753c:	2301      	movs	r3, #1
 800753e:	9309      	str	r3, [sp, #36]	; 0x24
 8007540:	e7f4      	b.n	800752c <_dtoa_r+0x32c>
 8007542:	2301      	movs	r3, #1
 8007544:	9304      	str	r3, [sp, #16]
 8007546:	9303      	str	r3, [sp, #12]
 8007548:	461a      	mov	r2, r3
 800754a:	e7f5      	b.n	8007538 <_dtoa_r+0x338>
 800754c:	686a      	ldr	r2, [r5, #4]
 800754e:	3201      	adds	r2, #1
 8007550:	606a      	str	r2, [r5, #4]
 8007552:	0049      	lsls	r1, r1, #1
 8007554:	e780      	b.n	8007458 <_dtoa_r+0x258>
 8007556:	2502      	movs	r5, #2
 8007558:	e7af      	b.n	80074ba <_dtoa_r+0x2ba>
 800755a:	07f1      	lsls	r1, r6, #31
 800755c:	d508      	bpl.n	8007570 <_dtoa_r+0x370>
 800755e:	4640      	mov	r0, r8
 8007560:	4649      	mov	r1, r9
 8007562:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007566:	f7f9 f8a3 	bl	80006b0 <__aeabi_dmul>
 800756a:	3501      	adds	r5, #1
 800756c:	4680      	mov	r8, r0
 800756e:	4689      	mov	r9, r1
 8007570:	1076      	asrs	r6, r6, #1
 8007572:	3708      	adds	r7, #8
 8007574:	e7a2      	b.n	80074bc <_dtoa_r+0x2bc>
 8007576:	f000 809d 	beq.w	80076b4 <_dtoa_r+0x4b4>
 800757a:	f1cb 0600 	rsb	r6, fp, #0
 800757e:	4b9f      	ldr	r3, [pc, #636]	; (80077fc <_dtoa_r+0x5fc>)
 8007580:	4f9f      	ldr	r7, [pc, #636]	; (8007800 <_dtoa_r+0x600>)
 8007582:	f006 020f 	and.w	r2, r6, #15
 8007586:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800758a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007592:	f7f9 f88d 	bl	80006b0 <__aeabi_dmul>
 8007596:	e9cd 0100 	strd	r0, r1, [sp]
 800759a:	1136      	asrs	r6, r6, #4
 800759c:	2300      	movs	r3, #0
 800759e:	2502      	movs	r5, #2
 80075a0:	2e00      	cmp	r6, #0
 80075a2:	d17c      	bne.n	800769e <_dtoa_r+0x49e>
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d191      	bne.n	80074cc <_dtoa_r+0x2cc>
 80075a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	f000 8084 	beq.w	80076b8 <_dtoa_r+0x4b8>
 80075b0:	e9dd 8900 	ldrd	r8, r9, [sp]
 80075b4:	2200      	movs	r2, #0
 80075b6:	4b93      	ldr	r3, [pc, #588]	; (8007804 <_dtoa_r+0x604>)
 80075b8:	4640      	mov	r0, r8
 80075ba:	4649      	mov	r1, r9
 80075bc:	f7f9 faea 	bl	8000b94 <__aeabi_dcmplt>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	d079      	beq.n	80076b8 <_dtoa_r+0x4b8>
 80075c4:	9b03      	ldr	r3, [sp, #12]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d076      	beq.n	80076b8 <_dtoa_r+0x4b8>
 80075ca:	9b04      	ldr	r3, [sp, #16]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	dd34      	ble.n	800763a <_dtoa_r+0x43a>
 80075d0:	2200      	movs	r2, #0
 80075d2:	4b8d      	ldr	r3, [pc, #564]	; (8007808 <_dtoa_r+0x608>)
 80075d4:	4640      	mov	r0, r8
 80075d6:	4649      	mov	r1, r9
 80075d8:	f7f9 f86a 	bl	80006b0 <__aeabi_dmul>
 80075dc:	e9cd 0100 	strd	r0, r1, [sp]
 80075e0:	9e04      	ldr	r6, [sp, #16]
 80075e2:	f10b 37ff 	add.w	r7, fp, #4294967295
 80075e6:	3501      	adds	r5, #1
 80075e8:	4628      	mov	r0, r5
 80075ea:	f7f8 fffb 	bl	80005e4 <__aeabi_i2d>
 80075ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075f2:	f7f9 f85d 	bl	80006b0 <__aeabi_dmul>
 80075f6:	2200      	movs	r2, #0
 80075f8:	4b84      	ldr	r3, [pc, #528]	; (800780c <_dtoa_r+0x60c>)
 80075fa:	f7f8 fea7 	bl	800034c <__adddf3>
 80075fe:	4680      	mov	r8, r0
 8007600:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8007604:	2e00      	cmp	r6, #0
 8007606:	d15a      	bne.n	80076be <_dtoa_r+0x4be>
 8007608:	2200      	movs	r2, #0
 800760a:	4b81      	ldr	r3, [pc, #516]	; (8007810 <_dtoa_r+0x610>)
 800760c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007610:	f7f8 fe9a 	bl	8000348 <__aeabi_dsub>
 8007614:	4642      	mov	r2, r8
 8007616:	464b      	mov	r3, r9
 8007618:	e9cd 0100 	strd	r0, r1, [sp]
 800761c:	f7f9 fad8 	bl	8000bd0 <__aeabi_dcmpgt>
 8007620:	2800      	cmp	r0, #0
 8007622:	f040 829b 	bne.w	8007b5c <_dtoa_r+0x95c>
 8007626:	4642      	mov	r2, r8
 8007628:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800762c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007630:	f7f9 fab0 	bl	8000b94 <__aeabi_dcmplt>
 8007634:	2800      	cmp	r0, #0
 8007636:	f040 828f 	bne.w	8007b58 <_dtoa_r+0x958>
 800763a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800763e:	e9cd 2300 	strd	r2, r3, [sp]
 8007642:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007644:	2b00      	cmp	r3, #0
 8007646:	f2c0 8150 	blt.w	80078ea <_dtoa_r+0x6ea>
 800764a:	f1bb 0f0e 	cmp.w	fp, #14
 800764e:	f300 814c 	bgt.w	80078ea <_dtoa_r+0x6ea>
 8007652:	4b6a      	ldr	r3, [pc, #424]	; (80077fc <_dtoa_r+0x5fc>)
 8007654:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007658:	e9d3 8900 	ldrd	r8, r9, [r3]
 800765c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800765e:	2b00      	cmp	r3, #0
 8007660:	f280 80da 	bge.w	8007818 <_dtoa_r+0x618>
 8007664:	9b03      	ldr	r3, [sp, #12]
 8007666:	2b00      	cmp	r3, #0
 8007668:	f300 80d6 	bgt.w	8007818 <_dtoa_r+0x618>
 800766c:	f040 8273 	bne.w	8007b56 <_dtoa_r+0x956>
 8007670:	2200      	movs	r2, #0
 8007672:	4b67      	ldr	r3, [pc, #412]	; (8007810 <_dtoa_r+0x610>)
 8007674:	4640      	mov	r0, r8
 8007676:	4649      	mov	r1, r9
 8007678:	f7f9 f81a 	bl	80006b0 <__aeabi_dmul>
 800767c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007680:	f7f9 fa9c 	bl	8000bbc <__aeabi_dcmpge>
 8007684:	9e03      	ldr	r6, [sp, #12]
 8007686:	4637      	mov	r7, r6
 8007688:	2800      	cmp	r0, #0
 800768a:	f040 824a 	bne.w	8007b22 <_dtoa_r+0x922>
 800768e:	9b02      	ldr	r3, [sp, #8]
 8007690:	9a02      	ldr	r2, [sp, #8]
 8007692:	1c5d      	adds	r5, r3, #1
 8007694:	2331      	movs	r3, #49	; 0x31
 8007696:	7013      	strb	r3, [r2, #0]
 8007698:	f10b 0b01 	add.w	fp, fp, #1
 800769c:	e245      	b.n	8007b2a <_dtoa_r+0x92a>
 800769e:	07f2      	lsls	r2, r6, #31
 80076a0:	d505      	bpl.n	80076ae <_dtoa_r+0x4ae>
 80076a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076a6:	f7f9 f803 	bl	80006b0 <__aeabi_dmul>
 80076aa:	3501      	adds	r5, #1
 80076ac:	2301      	movs	r3, #1
 80076ae:	1076      	asrs	r6, r6, #1
 80076b0:	3708      	adds	r7, #8
 80076b2:	e775      	b.n	80075a0 <_dtoa_r+0x3a0>
 80076b4:	2502      	movs	r5, #2
 80076b6:	e777      	b.n	80075a8 <_dtoa_r+0x3a8>
 80076b8:	465f      	mov	r7, fp
 80076ba:	9e03      	ldr	r6, [sp, #12]
 80076bc:	e794      	b.n	80075e8 <_dtoa_r+0x3e8>
 80076be:	9a02      	ldr	r2, [sp, #8]
 80076c0:	4b4e      	ldr	r3, [pc, #312]	; (80077fc <_dtoa_r+0x5fc>)
 80076c2:	4432      	add	r2, r6
 80076c4:	9213      	str	r2, [sp, #76]	; 0x4c
 80076c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076c8:	1e71      	subs	r1, r6, #1
 80076ca:	2a00      	cmp	r2, #0
 80076cc:	d048      	beq.n	8007760 <_dtoa_r+0x560>
 80076ce:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80076d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d6:	2000      	movs	r0, #0
 80076d8:	494e      	ldr	r1, [pc, #312]	; (8007814 <_dtoa_r+0x614>)
 80076da:	f7f9 f913 	bl	8000904 <__aeabi_ddiv>
 80076de:	4642      	mov	r2, r8
 80076e0:	464b      	mov	r3, r9
 80076e2:	f7f8 fe31 	bl	8000348 <__aeabi_dsub>
 80076e6:	9d02      	ldr	r5, [sp, #8]
 80076e8:	4680      	mov	r8, r0
 80076ea:	4689      	mov	r9, r1
 80076ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076f0:	f7f9 fa8e 	bl	8000c10 <__aeabi_d2iz>
 80076f4:	4606      	mov	r6, r0
 80076f6:	f7f8 ff75 	bl	80005e4 <__aeabi_i2d>
 80076fa:	4602      	mov	r2, r0
 80076fc:	460b      	mov	r3, r1
 80076fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007702:	f7f8 fe21 	bl	8000348 <__aeabi_dsub>
 8007706:	3630      	adds	r6, #48	; 0x30
 8007708:	f805 6b01 	strb.w	r6, [r5], #1
 800770c:	4642      	mov	r2, r8
 800770e:	464b      	mov	r3, r9
 8007710:	e9cd 0100 	strd	r0, r1, [sp]
 8007714:	f7f9 fa3e 	bl	8000b94 <__aeabi_dcmplt>
 8007718:	2800      	cmp	r0, #0
 800771a:	d165      	bne.n	80077e8 <_dtoa_r+0x5e8>
 800771c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007720:	2000      	movs	r0, #0
 8007722:	4938      	ldr	r1, [pc, #224]	; (8007804 <_dtoa_r+0x604>)
 8007724:	f7f8 fe10 	bl	8000348 <__aeabi_dsub>
 8007728:	4642      	mov	r2, r8
 800772a:	464b      	mov	r3, r9
 800772c:	f7f9 fa32 	bl	8000b94 <__aeabi_dcmplt>
 8007730:	2800      	cmp	r0, #0
 8007732:	f040 80ba 	bne.w	80078aa <_dtoa_r+0x6aa>
 8007736:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007738:	429d      	cmp	r5, r3
 800773a:	f43f af7e 	beq.w	800763a <_dtoa_r+0x43a>
 800773e:	2200      	movs	r2, #0
 8007740:	4b31      	ldr	r3, [pc, #196]	; (8007808 <_dtoa_r+0x608>)
 8007742:	4640      	mov	r0, r8
 8007744:	4649      	mov	r1, r9
 8007746:	f7f8 ffb3 	bl	80006b0 <__aeabi_dmul>
 800774a:	2200      	movs	r2, #0
 800774c:	4680      	mov	r8, r0
 800774e:	4689      	mov	r9, r1
 8007750:	4b2d      	ldr	r3, [pc, #180]	; (8007808 <_dtoa_r+0x608>)
 8007752:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007756:	f7f8 ffab 	bl	80006b0 <__aeabi_dmul>
 800775a:	e9cd 0100 	strd	r0, r1, [sp]
 800775e:	e7c5      	b.n	80076ec <_dtoa_r+0x4ec>
 8007760:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8007764:	4642      	mov	r2, r8
 8007766:	464b      	mov	r3, r9
 8007768:	e9d1 0100 	ldrd	r0, r1, [r1]
 800776c:	f7f8 ffa0 	bl	80006b0 <__aeabi_dmul>
 8007770:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007774:	9d02      	ldr	r5, [sp, #8]
 8007776:	e9dd 0100 	ldrd	r0, r1, [sp]
 800777a:	f7f9 fa49 	bl	8000c10 <__aeabi_d2iz>
 800777e:	4606      	mov	r6, r0
 8007780:	f7f8 ff30 	bl	80005e4 <__aeabi_i2d>
 8007784:	3630      	adds	r6, #48	; 0x30
 8007786:	4602      	mov	r2, r0
 8007788:	460b      	mov	r3, r1
 800778a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800778e:	f7f8 fddb 	bl	8000348 <__aeabi_dsub>
 8007792:	f805 6b01 	strb.w	r6, [r5], #1
 8007796:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007798:	42ab      	cmp	r3, r5
 800779a:	4680      	mov	r8, r0
 800779c:	4689      	mov	r9, r1
 800779e:	f04f 0200 	mov.w	r2, #0
 80077a2:	d125      	bne.n	80077f0 <_dtoa_r+0x5f0>
 80077a4:	4b1b      	ldr	r3, [pc, #108]	; (8007814 <_dtoa_r+0x614>)
 80077a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80077aa:	f7f8 fdcf 	bl	800034c <__adddf3>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	4640      	mov	r0, r8
 80077b4:	4649      	mov	r1, r9
 80077b6:	f7f9 fa0b 	bl	8000bd0 <__aeabi_dcmpgt>
 80077ba:	2800      	cmp	r0, #0
 80077bc:	d175      	bne.n	80078aa <_dtoa_r+0x6aa>
 80077be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077c2:	2000      	movs	r0, #0
 80077c4:	4913      	ldr	r1, [pc, #76]	; (8007814 <_dtoa_r+0x614>)
 80077c6:	f7f8 fdbf 	bl	8000348 <__aeabi_dsub>
 80077ca:	4602      	mov	r2, r0
 80077cc:	460b      	mov	r3, r1
 80077ce:	4640      	mov	r0, r8
 80077d0:	4649      	mov	r1, r9
 80077d2:	f7f9 f9df 	bl	8000b94 <__aeabi_dcmplt>
 80077d6:	2800      	cmp	r0, #0
 80077d8:	f43f af2f 	beq.w	800763a <_dtoa_r+0x43a>
 80077dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80077e0:	2b30      	cmp	r3, #48	; 0x30
 80077e2:	f105 32ff 	add.w	r2, r5, #4294967295
 80077e6:	d001      	beq.n	80077ec <_dtoa_r+0x5ec>
 80077e8:	46bb      	mov	fp, r7
 80077ea:	e04d      	b.n	8007888 <_dtoa_r+0x688>
 80077ec:	4615      	mov	r5, r2
 80077ee:	e7f5      	b.n	80077dc <_dtoa_r+0x5dc>
 80077f0:	4b05      	ldr	r3, [pc, #20]	; (8007808 <_dtoa_r+0x608>)
 80077f2:	f7f8 ff5d 	bl	80006b0 <__aeabi_dmul>
 80077f6:	e9cd 0100 	strd	r0, r1, [sp]
 80077fa:	e7bc      	b.n	8007776 <_dtoa_r+0x576>
 80077fc:	0801e370 	.word	0x0801e370
 8007800:	0801e348 	.word	0x0801e348
 8007804:	3ff00000 	.word	0x3ff00000
 8007808:	40240000 	.word	0x40240000
 800780c:	401c0000 	.word	0x401c0000
 8007810:	40140000 	.word	0x40140000
 8007814:	3fe00000 	.word	0x3fe00000
 8007818:	e9dd 6700 	ldrd	r6, r7, [sp]
 800781c:	9d02      	ldr	r5, [sp, #8]
 800781e:	4642      	mov	r2, r8
 8007820:	464b      	mov	r3, r9
 8007822:	4630      	mov	r0, r6
 8007824:	4639      	mov	r1, r7
 8007826:	f7f9 f86d 	bl	8000904 <__aeabi_ddiv>
 800782a:	f7f9 f9f1 	bl	8000c10 <__aeabi_d2iz>
 800782e:	9000      	str	r0, [sp, #0]
 8007830:	f7f8 fed8 	bl	80005e4 <__aeabi_i2d>
 8007834:	4642      	mov	r2, r8
 8007836:	464b      	mov	r3, r9
 8007838:	f7f8 ff3a 	bl	80006b0 <__aeabi_dmul>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	4630      	mov	r0, r6
 8007842:	4639      	mov	r1, r7
 8007844:	f7f8 fd80 	bl	8000348 <__aeabi_dsub>
 8007848:	9e00      	ldr	r6, [sp, #0]
 800784a:	9f03      	ldr	r7, [sp, #12]
 800784c:	3630      	adds	r6, #48	; 0x30
 800784e:	f805 6b01 	strb.w	r6, [r5], #1
 8007852:	9e02      	ldr	r6, [sp, #8]
 8007854:	1bae      	subs	r6, r5, r6
 8007856:	42b7      	cmp	r7, r6
 8007858:	4602      	mov	r2, r0
 800785a:	460b      	mov	r3, r1
 800785c:	d138      	bne.n	80078d0 <_dtoa_r+0x6d0>
 800785e:	f7f8 fd75 	bl	800034c <__adddf3>
 8007862:	4606      	mov	r6, r0
 8007864:	460f      	mov	r7, r1
 8007866:	4602      	mov	r2, r0
 8007868:	460b      	mov	r3, r1
 800786a:	4640      	mov	r0, r8
 800786c:	4649      	mov	r1, r9
 800786e:	f7f9 f991 	bl	8000b94 <__aeabi_dcmplt>
 8007872:	b9c8      	cbnz	r0, 80078a8 <_dtoa_r+0x6a8>
 8007874:	4632      	mov	r2, r6
 8007876:	463b      	mov	r3, r7
 8007878:	4640      	mov	r0, r8
 800787a:	4649      	mov	r1, r9
 800787c:	f7f9 f980 	bl	8000b80 <__aeabi_dcmpeq>
 8007880:	b110      	cbz	r0, 8007888 <_dtoa_r+0x688>
 8007882:	9b00      	ldr	r3, [sp, #0]
 8007884:	07db      	lsls	r3, r3, #31
 8007886:	d40f      	bmi.n	80078a8 <_dtoa_r+0x6a8>
 8007888:	4651      	mov	r1, sl
 800788a:	4620      	mov	r0, r4
 800788c:	f000 fcbb 	bl	8008206 <_Bfree>
 8007890:	2300      	movs	r3, #0
 8007892:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007894:	702b      	strb	r3, [r5, #0]
 8007896:	f10b 0301 	add.w	r3, fp, #1
 800789a:	6013      	str	r3, [r2, #0]
 800789c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800789e:	2b00      	cmp	r3, #0
 80078a0:	f43f acf8 	beq.w	8007294 <_dtoa_r+0x94>
 80078a4:	601d      	str	r5, [r3, #0]
 80078a6:	e4f5      	b.n	8007294 <_dtoa_r+0x94>
 80078a8:	465f      	mov	r7, fp
 80078aa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80078ae:	2a39      	cmp	r2, #57	; 0x39
 80078b0:	f105 33ff 	add.w	r3, r5, #4294967295
 80078b4:	d106      	bne.n	80078c4 <_dtoa_r+0x6c4>
 80078b6:	9a02      	ldr	r2, [sp, #8]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d107      	bne.n	80078cc <_dtoa_r+0x6cc>
 80078bc:	2330      	movs	r3, #48	; 0x30
 80078be:	7013      	strb	r3, [r2, #0]
 80078c0:	3701      	adds	r7, #1
 80078c2:	4613      	mov	r3, r2
 80078c4:	781a      	ldrb	r2, [r3, #0]
 80078c6:	3201      	adds	r2, #1
 80078c8:	701a      	strb	r2, [r3, #0]
 80078ca:	e78d      	b.n	80077e8 <_dtoa_r+0x5e8>
 80078cc:	461d      	mov	r5, r3
 80078ce:	e7ec      	b.n	80078aa <_dtoa_r+0x6aa>
 80078d0:	2200      	movs	r2, #0
 80078d2:	4ba4      	ldr	r3, [pc, #656]	; (8007b64 <_dtoa_r+0x964>)
 80078d4:	f7f8 feec 	bl	80006b0 <__aeabi_dmul>
 80078d8:	2200      	movs	r2, #0
 80078da:	2300      	movs	r3, #0
 80078dc:	4606      	mov	r6, r0
 80078de:	460f      	mov	r7, r1
 80078e0:	f7f9 f94e 	bl	8000b80 <__aeabi_dcmpeq>
 80078e4:	2800      	cmp	r0, #0
 80078e6:	d09a      	beq.n	800781e <_dtoa_r+0x61e>
 80078e8:	e7ce      	b.n	8007888 <_dtoa_r+0x688>
 80078ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078ec:	2a00      	cmp	r2, #0
 80078ee:	f000 80cd 	beq.w	8007a8c <_dtoa_r+0x88c>
 80078f2:	9a07      	ldr	r2, [sp, #28]
 80078f4:	2a01      	cmp	r2, #1
 80078f6:	f300 80af 	bgt.w	8007a58 <_dtoa_r+0x858>
 80078fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80078fc:	2a00      	cmp	r2, #0
 80078fe:	f000 80a7 	beq.w	8007a50 <_dtoa_r+0x850>
 8007902:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007906:	9e08      	ldr	r6, [sp, #32]
 8007908:	9d05      	ldr	r5, [sp, #20]
 800790a:	9a05      	ldr	r2, [sp, #20]
 800790c:	441a      	add	r2, r3
 800790e:	9205      	str	r2, [sp, #20]
 8007910:	9a06      	ldr	r2, [sp, #24]
 8007912:	2101      	movs	r1, #1
 8007914:	441a      	add	r2, r3
 8007916:	4620      	mov	r0, r4
 8007918:	9206      	str	r2, [sp, #24]
 800791a:	f000 fd14 	bl	8008346 <__i2b>
 800791e:	4607      	mov	r7, r0
 8007920:	2d00      	cmp	r5, #0
 8007922:	dd0c      	ble.n	800793e <_dtoa_r+0x73e>
 8007924:	9b06      	ldr	r3, [sp, #24]
 8007926:	2b00      	cmp	r3, #0
 8007928:	dd09      	ble.n	800793e <_dtoa_r+0x73e>
 800792a:	42ab      	cmp	r3, r5
 800792c:	9a05      	ldr	r2, [sp, #20]
 800792e:	bfa8      	it	ge
 8007930:	462b      	movge	r3, r5
 8007932:	1ad2      	subs	r2, r2, r3
 8007934:	9205      	str	r2, [sp, #20]
 8007936:	9a06      	ldr	r2, [sp, #24]
 8007938:	1aed      	subs	r5, r5, r3
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	9306      	str	r3, [sp, #24]
 800793e:	9b08      	ldr	r3, [sp, #32]
 8007940:	b1f3      	cbz	r3, 8007980 <_dtoa_r+0x780>
 8007942:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007944:	2b00      	cmp	r3, #0
 8007946:	f000 80a5 	beq.w	8007a94 <_dtoa_r+0x894>
 800794a:	2e00      	cmp	r6, #0
 800794c:	dd10      	ble.n	8007970 <_dtoa_r+0x770>
 800794e:	4639      	mov	r1, r7
 8007950:	4632      	mov	r2, r6
 8007952:	4620      	mov	r0, r4
 8007954:	f000 fd8e 	bl	8008474 <__pow5mult>
 8007958:	4652      	mov	r2, sl
 800795a:	4601      	mov	r1, r0
 800795c:	4607      	mov	r7, r0
 800795e:	4620      	mov	r0, r4
 8007960:	f000 fcfa 	bl	8008358 <__multiply>
 8007964:	4651      	mov	r1, sl
 8007966:	4680      	mov	r8, r0
 8007968:	4620      	mov	r0, r4
 800796a:	f000 fc4c 	bl	8008206 <_Bfree>
 800796e:	46c2      	mov	sl, r8
 8007970:	9b08      	ldr	r3, [sp, #32]
 8007972:	1b9a      	subs	r2, r3, r6
 8007974:	d004      	beq.n	8007980 <_dtoa_r+0x780>
 8007976:	4651      	mov	r1, sl
 8007978:	4620      	mov	r0, r4
 800797a:	f000 fd7b 	bl	8008474 <__pow5mult>
 800797e:	4682      	mov	sl, r0
 8007980:	2101      	movs	r1, #1
 8007982:	4620      	mov	r0, r4
 8007984:	f000 fcdf 	bl	8008346 <__i2b>
 8007988:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800798a:	2b00      	cmp	r3, #0
 800798c:	4606      	mov	r6, r0
 800798e:	f340 8083 	ble.w	8007a98 <_dtoa_r+0x898>
 8007992:	461a      	mov	r2, r3
 8007994:	4601      	mov	r1, r0
 8007996:	4620      	mov	r0, r4
 8007998:	f000 fd6c 	bl	8008474 <__pow5mult>
 800799c:	9b07      	ldr	r3, [sp, #28]
 800799e:	2b01      	cmp	r3, #1
 80079a0:	4606      	mov	r6, r0
 80079a2:	dd7c      	ble.n	8007a9e <_dtoa_r+0x89e>
 80079a4:	f04f 0800 	mov.w	r8, #0
 80079a8:	6933      	ldr	r3, [r6, #16]
 80079aa:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80079ae:	6918      	ldr	r0, [r3, #16]
 80079b0:	f000 fc7b 	bl	80082aa <__hi0bits>
 80079b4:	f1c0 0020 	rsb	r0, r0, #32
 80079b8:	9b06      	ldr	r3, [sp, #24]
 80079ba:	4418      	add	r0, r3
 80079bc:	f010 001f 	ands.w	r0, r0, #31
 80079c0:	f000 8096 	beq.w	8007af0 <_dtoa_r+0x8f0>
 80079c4:	f1c0 0320 	rsb	r3, r0, #32
 80079c8:	2b04      	cmp	r3, #4
 80079ca:	f340 8087 	ble.w	8007adc <_dtoa_r+0x8dc>
 80079ce:	9b05      	ldr	r3, [sp, #20]
 80079d0:	f1c0 001c 	rsb	r0, r0, #28
 80079d4:	4403      	add	r3, r0
 80079d6:	9305      	str	r3, [sp, #20]
 80079d8:	9b06      	ldr	r3, [sp, #24]
 80079da:	4405      	add	r5, r0
 80079dc:	4403      	add	r3, r0
 80079de:	9306      	str	r3, [sp, #24]
 80079e0:	9b05      	ldr	r3, [sp, #20]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	dd05      	ble.n	80079f2 <_dtoa_r+0x7f2>
 80079e6:	4651      	mov	r1, sl
 80079e8:	461a      	mov	r2, r3
 80079ea:	4620      	mov	r0, r4
 80079ec:	f000 fd90 	bl	8008510 <__lshift>
 80079f0:	4682      	mov	sl, r0
 80079f2:	9b06      	ldr	r3, [sp, #24]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	dd05      	ble.n	8007a04 <_dtoa_r+0x804>
 80079f8:	4631      	mov	r1, r6
 80079fa:	461a      	mov	r2, r3
 80079fc:	4620      	mov	r0, r4
 80079fe:	f000 fd87 	bl	8008510 <__lshift>
 8007a02:	4606      	mov	r6, r0
 8007a04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d074      	beq.n	8007af4 <_dtoa_r+0x8f4>
 8007a0a:	4631      	mov	r1, r6
 8007a0c:	4650      	mov	r0, sl
 8007a0e:	f000 fdd0 	bl	80085b2 <__mcmp>
 8007a12:	2800      	cmp	r0, #0
 8007a14:	da6e      	bge.n	8007af4 <_dtoa_r+0x8f4>
 8007a16:	2300      	movs	r3, #0
 8007a18:	4651      	mov	r1, sl
 8007a1a:	220a      	movs	r2, #10
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	f000 fc09 	bl	8008234 <__multadd>
 8007a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a24:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a28:	4682      	mov	sl, r0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f000 81a8 	beq.w	8007d80 <_dtoa_r+0xb80>
 8007a30:	2300      	movs	r3, #0
 8007a32:	4639      	mov	r1, r7
 8007a34:	220a      	movs	r2, #10
 8007a36:	4620      	mov	r0, r4
 8007a38:	f000 fbfc 	bl	8008234 <__multadd>
 8007a3c:	9b04      	ldr	r3, [sp, #16]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	4607      	mov	r7, r0
 8007a42:	f300 80c8 	bgt.w	8007bd6 <_dtoa_r+0x9d6>
 8007a46:	9b07      	ldr	r3, [sp, #28]
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	f340 80c4 	ble.w	8007bd6 <_dtoa_r+0x9d6>
 8007a4e:	e059      	b.n	8007b04 <_dtoa_r+0x904>
 8007a50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a52:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a56:	e756      	b.n	8007906 <_dtoa_r+0x706>
 8007a58:	9b03      	ldr	r3, [sp, #12]
 8007a5a:	1e5e      	subs	r6, r3, #1
 8007a5c:	9b08      	ldr	r3, [sp, #32]
 8007a5e:	42b3      	cmp	r3, r6
 8007a60:	bfbf      	itttt	lt
 8007a62:	9b08      	ldrlt	r3, [sp, #32]
 8007a64:	9608      	strlt	r6, [sp, #32]
 8007a66:	1af2      	sublt	r2, r6, r3
 8007a68:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8007a6a:	bfb6      	itet	lt
 8007a6c:	189b      	addlt	r3, r3, r2
 8007a6e:	1b9e      	subge	r6, r3, r6
 8007a70:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8007a72:	9b03      	ldr	r3, [sp, #12]
 8007a74:	bfb8      	it	lt
 8007a76:	2600      	movlt	r6, #0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	bfb9      	ittee	lt
 8007a7c:	9b05      	ldrlt	r3, [sp, #20]
 8007a7e:	9a03      	ldrlt	r2, [sp, #12]
 8007a80:	9d05      	ldrge	r5, [sp, #20]
 8007a82:	9b03      	ldrge	r3, [sp, #12]
 8007a84:	bfbc      	itt	lt
 8007a86:	1a9d      	sublt	r5, r3, r2
 8007a88:	2300      	movlt	r3, #0
 8007a8a:	e73e      	b.n	800790a <_dtoa_r+0x70a>
 8007a8c:	9e08      	ldr	r6, [sp, #32]
 8007a8e:	9d05      	ldr	r5, [sp, #20]
 8007a90:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007a92:	e745      	b.n	8007920 <_dtoa_r+0x720>
 8007a94:	9a08      	ldr	r2, [sp, #32]
 8007a96:	e76e      	b.n	8007976 <_dtoa_r+0x776>
 8007a98:	9b07      	ldr	r3, [sp, #28]
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	dc19      	bgt.n	8007ad2 <_dtoa_r+0x8d2>
 8007a9e:	9b00      	ldr	r3, [sp, #0]
 8007aa0:	b9bb      	cbnz	r3, 8007ad2 <_dtoa_r+0x8d2>
 8007aa2:	9b01      	ldr	r3, [sp, #4]
 8007aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007aa8:	b99b      	cbnz	r3, 8007ad2 <_dtoa_r+0x8d2>
 8007aaa:	9b01      	ldr	r3, [sp, #4]
 8007aac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ab0:	0d1b      	lsrs	r3, r3, #20
 8007ab2:	051b      	lsls	r3, r3, #20
 8007ab4:	b183      	cbz	r3, 8007ad8 <_dtoa_r+0x8d8>
 8007ab6:	9b05      	ldr	r3, [sp, #20]
 8007ab8:	3301      	adds	r3, #1
 8007aba:	9305      	str	r3, [sp, #20]
 8007abc:	9b06      	ldr	r3, [sp, #24]
 8007abe:	3301      	adds	r3, #1
 8007ac0:	9306      	str	r3, [sp, #24]
 8007ac2:	f04f 0801 	mov.w	r8, #1
 8007ac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f47f af6d 	bne.w	80079a8 <_dtoa_r+0x7a8>
 8007ace:	2001      	movs	r0, #1
 8007ad0:	e772      	b.n	80079b8 <_dtoa_r+0x7b8>
 8007ad2:	f04f 0800 	mov.w	r8, #0
 8007ad6:	e7f6      	b.n	8007ac6 <_dtoa_r+0x8c6>
 8007ad8:	4698      	mov	r8, r3
 8007ada:	e7f4      	b.n	8007ac6 <_dtoa_r+0x8c6>
 8007adc:	d080      	beq.n	80079e0 <_dtoa_r+0x7e0>
 8007ade:	9a05      	ldr	r2, [sp, #20]
 8007ae0:	331c      	adds	r3, #28
 8007ae2:	441a      	add	r2, r3
 8007ae4:	9205      	str	r2, [sp, #20]
 8007ae6:	9a06      	ldr	r2, [sp, #24]
 8007ae8:	441a      	add	r2, r3
 8007aea:	441d      	add	r5, r3
 8007aec:	4613      	mov	r3, r2
 8007aee:	e776      	b.n	80079de <_dtoa_r+0x7de>
 8007af0:	4603      	mov	r3, r0
 8007af2:	e7f4      	b.n	8007ade <_dtoa_r+0x8de>
 8007af4:	9b03      	ldr	r3, [sp, #12]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	dc36      	bgt.n	8007b68 <_dtoa_r+0x968>
 8007afa:	9b07      	ldr	r3, [sp, #28]
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	dd33      	ble.n	8007b68 <_dtoa_r+0x968>
 8007b00:	9b03      	ldr	r3, [sp, #12]
 8007b02:	9304      	str	r3, [sp, #16]
 8007b04:	9b04      	ldr	r3, [sp, #16]
 8007b06:	b963      	cbnz	r3, 8007b22 <_dtoa_r+0x922>
 8007b08:	4631      	mov	r1, r6
 8007b0a:	2205      	movs	r2, #5
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	f000 fb91 	bl	8008234 <__multadd>
 8007b12:	4601      	mov	r1, r0
 8007b14:	4606      	mov	r6, r0
 8007b16:	4650      	mov	r0, sl
 8007b18:	f000 fd4b 	bl	80085b2 <__mcmp>
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	f73f adb6 	bgt.w	800768e <_dtoa_r+0x48e>
 8007b22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b24:	9d02      	ldr	r5, [sp, #8]
 8007b26:	ea6f 0b03 	mvn.w	fp, r3
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	9303      	str	r3, [sp, #12]
 8007b2e:	4631      	mov	r1, r6
 8007b30:	4620      	mov	r0, r4
 8007b32:	f000 fb68 	bl	8008206 <_Bfree>
 8007b36:	2f00      	cmp	r7, #0
 8007b38:	f43f aea6 	beq.w	8007888 <_dtoa_r+0x688>
 8007b3c:	9b03      	ldr	r3, [sp, #12]
 8007b3e:	b12b      	cbz	r3, 8007b4c <_dtoa_r+0x94c>
 8007b40:	42bb      	cmp	r3, r7
 8007b42:	d003      	beq.n	8007b4c <_dtoa_r+0x94c>
 8007b44:	4619      	mov	r1, r3
 8007b46:	4620      	mov	r0, r4
 8007b48:	f000 fb5d 	bl	8008206 <_Bfree>
 8007b4c:	4639      	mov	r1, r7
 8007b4e:	4620      	mov	r0, r4
 8007b50:	f000 fb59 	bl	8008206 <_Bfree>
 8007b54:	e698      	b.n	8007888 <_dtoa_r+0x688>
 8007b56:	2600      	movs	r6, #0
 8007b58:	4637      	mov	r7, r6
 8007b5a:	e7e2      	b.n	8007b22 <_dtoa_r+0x922>
 8007b5c:	46bb      	mov	fp, r7
 8007b5e:	4637      	mov	r7, r6
 8007b60:	e595      	b.n	800768e <_dtoa_r+0x48e>
 8007b62:	bf00      	nop
 8007b64:	40240000 	.word	0x40240000
 8007b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b6a:	bb93      	cbnz	r3, 8007bd2 <_dtoa_r+0x9d2>
 8007b6c:	9b03      	ldr	r3, [sp, #12]
 8007b6e:	9304      	str	r3, [sp, #16]
 8007b70:	9d02      	ldr	r5, [sp, #8]
 8007b72:	4631      	mov	r1, r6
 8007b74:	4650      	mov	r0, sl
 8007b76:	f7ff fab5 	bl	80070e4 <quorem>
 8007b7a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007b7e:	f805 9b01 	strb.w	r9, [r5], #1
 8007b82:	9b02      	ldr	r3, [sp, #8]
 8007b84:	9a04      	ldr	r2, [sp, #16]
 8007b86:	1aeb      	subs	r3, r5, r3
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	f300 80dc 	bgt.w	8007d46 <_dtoa_r+0xb46>
 8007b8e:	9b02      	ldr	r3, [sp, #8]
 8007b90:	2a01      	cmp	r2, #1
 8007b92:	bfac      	ite	ge
 8007b94:	189b      	addge	r3, r3, r2
 8007b96:	3301      	addlt	r3, #1
 8007b98:	4698      	mov	r8, r3
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	9303      	str	r3, [sp, #12]
 8007b9e:	4651      	mov	r1, sl
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	f000 fcb4 	bl	8008510 <__lshift>
 8007ba8:	4631      	mov	r1, r6
 8007baa:	4682      	mov	sl, r0
 8007bac:	f000 fd01 	bl	80085b2 <__mcmp>
 8007bb0:	2800      	cmp	r0, #0
 8007bb2:	f300 808d 	bgt.w	8007cd0 <_dtoa_r+0xad0>
 8007bb6:	d103      	bne.n	8007bc0 <_dtoa_r+0x9c0>
 8007bb8:	f019 0f01 	tst.w	r9, #1
 8007bbc:	f040 8088 	bne.w	8007cd0 <_dtoa_r+0xad0>
 8007bc0:	4645      	mov	r5, r8
 8007bc2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007bc6:	2b30      	cmp	r3, #48	; 0x30
 8007bc8:	f105 32ff 	add.w	r2, r5, #4294967295
 8007bcc:	d1af      	bne.n	8007b2e <_dtoa_r+0x92e>
 8007bce:	4615      	mov	r5, r2
 8007bd0:	e7f7      	b.n	8007bc2 <_dtoa_r+0x9c2>
 8007bd2:	9b03      	ldr	r3, [sp, #12]
 8007bd4:	9304      	str	r3, [sp, #16]
 8007bd6:	2d00      	cmp	r5, #0
 8007bd8:	dd05      	ble.n	8007be6 <_dtoa_r+0x9e6>
 8007bda:	4639      	mov	r1, r7
 8007bdc:	462a      	mov	r2, r5
 8007bde:	4620      	mov	r0, r4
 8007be0:	f000 fc96 	bl	8008510 <__lshift>
 8007be4:	4607      	mov	r7, r0
 8007be6:	f1b8 0f00 	cmp.w	r8, #0
 8007bea:	d04c      	beq.n	8007c86 <_dtoa_r+0xa86>
 8007bec:	6879      	ldr	r1, [r7, #4]
 8007bee:	4620      	mov	r0, r4
 8007bf0:	f000 fad5 	bl	800819e <_Balloc>
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	3202      	adds	r2, #2
 8007bf8:	4605      	mov	r5, r0
 8007bfa:	0092      	lsls	r2, r2, #2
 8007bfc:	f107 010c 	add.w	r1, r7, #12
 8007c00:	300c      	adds	r0, #12
 8007c02:	f000 fac1 	bl	8008188 <memcpy>
 8007c06:	2201      	movs	r2, #1
 8007c08:	4629      	mov	r1, r5
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	f000 fc80 	bl	8008510 <__lshift>
 8007c10:	9b00      	ldr	r3, [sp, #0]
 8007c12:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007c16:	9703      	str	r7, [sp, #12]
 8007c18:	f003 0301 	and.w	r3, r3, #1
 8007c1c:	4607      	mov	r7, r0
 8007c1e:	9305      	str	r3, [sp, #20]
 8007c20:	4631      	mov	r1, r6
 8007c22:	4650      	mov	r0, sl
 8007c24:	f7ff fa5e 	bl	80070e4 <quorem>
 8007c28:	9903      	ldr	r1, [sp, #12]
 8007c2a:	4605      	mov	r5, r0
 8007c2c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007c30:	4650      	mov	r0, sl
 8007c32:	f000 fcbe 	bl	80085b2 <__mcmp>
 8007c36:	463a      	mov	r2, r7
 8007c38:	9000      	str	r0, [sp, #0]
 8007c3a:	4631      	mov	r1, r6
 8007c3c:	4620      	mov	r0, r4
 8007c3e:	f000 fcd2 	bl	80085e6 <__mdiff>
 8007c42:	68c3      	ldr	r3, [r0, #12]
 8007c44:	4602      	mov	r2, r0
 8007c46:	bb03      	cbnz	r3, 8007c8a <_dtoa_r+0xa8a>
 8007c48:	4601      	mov	r1, r0
 8007c4a:	9006      	str	r0, [sp, #24]
 8007c4c:	4650      	mov	r0, sl
 8007c4e:	f000 fcb0 	bl	80085b2 <__mcmp>
 8007c52:	9a06      	ldr	r2, [sp, #24]
 8007c54:	4603      	mov	r3, r0
 8007c56:	4611      	mov	r1, r2
 8007c58:	4620      	mov	r0, r4
 8007c5a:	9306      	str	r3, [sp, #24]
 8007c5c:	f000 fad3 	bl	8008206 <_Bfree>
 8007c60:	9b06      	ldr	r3, [sp, #24]
 8007c62:	b9a3      	cbnz	r3, 8007c8e <_dtoa_r+0xa8e>
 8007c64:	9a07      	ldr	r2, [sp, #28]
 8007c66:	b992      	cbnz	r2, 8007c8e <_dtoa_r+0xa8e>
 8007c68:	9a05      	ldr	r2, [sp, #20]
 8007c6a:	b982      	cbnz	r2, 8007c8e <_dtoa_r+0xa8e>
 8007c6c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c70:	d029      	beq.n	8007cc6 <_dtoa_r+0xac6>
 8007c72:	9b00      	ldr	r3, [sp, #0]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	dd01      	ble.n	8007c7c <_dtoa_r+0xa7c>
 8007c78:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8007c7c:	f108 0501 	add.w	r5, r8, #1
 8007c80:	f888 9000 	strb.w	r9, [r8]
 8007c84:	e753      	b.n	8007b2e <_dtoa_r+0x92e>
 8007c86:	4638      	mov	r0, r7
 8007c88:	e7c2      	b.n	8007c10 <_dtoa_r+0xa10>
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e7e3      	b.n	8007c56 <_dtoa_r+0xa56>
 8007c8e:	9a00      	ldr	r2, [sp, #0]
 8007c90:	2a00      	cmp	r2, #0
 8007c92:	db04      	blt.n	8007c9e <_dtoa_r+0xa9e>
 8007c94:	d125      	bne.n	8007ce2 <_dtoa_r+0xae2>
 8007c96:	9a07      	ldr	r2, [sp, #28]
 8007c98:	bb1a      	cbnz	r2, 8007ce2 <_dtoa_r+0xae2>
 8007c9a:	9a05      	ldr	r2, [sp, #20]
 8007c9c:	bb0a      	cbnz	r2, 8007ce2 <_dtoa_r+0xae2>
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	ddec      	ble.n	8007c7c <_dtoa_r+0xa7c>
 8007ca2:	4651      	mov	r1, sl
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	f000 fc32 	bl	8008510 <__lshift>
 8007cac:	4631      	mov	r1, r6
 8007cae:	4682      	mov	sl, r0
 8007cb0:	f000 fc7f 	bl	80085b2 <__mcmp>
 8007cb4:	2800      	cmp	r0, #0
 8007cb6:	dc03      	bgt.n	8007cc0 <_dtoa_r+0xac0>
 8007cb8:	d1e0      	bne.n	8007c7c <_dtoa_r+0xa7c>
 8007cba:	f019 0f01 	tst.w	r9, #1
 8007cbe:	d0dd      	beq.n	8007c7c <_dtoa_r+0xa7c>
 8007cc0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007cc4:	d1d8      	bne.n	8007c78 <_dtoa_r+0xa78>
 8007cc6:	2339      	movs	r3, #57	; 0x39
 8007cc8:	f888 3000 	strb.w	r3, [r8]
 8007ccc:	f108 0801 	add.w	r8, r8, #1
 8007cd0:	4645      	mov	r5, r8
 8007cd2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007cd6:	2b39      	cmp	r3, #57	; 0x39
 8007cd8:	f105 32ff 	add.w	r2, r5, #4294967295
 8007cdc:	d03b      	beq.n	8007d56 <_dtoa_r+0xb56>
 8007cde:	3301      	adds	r3, #1
 8007ce0:	e040      	b.n	8007d64 <_dtoa_r+0xb64>
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	f108 0501 	add.w	r5, r8, #1
 8007ce8:	dd05      	ble.n	8007cf6 <_dtoa_r+0xaf6>
 8007cea:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007cee:	d0ea      	beq.n	8007cc6 <_dtoa_r+0xac6>
 8007cf0:	f109 0901 	add.w	r9, r9, #1
 8007cf4:	e7c4      	b.n	8007c80 <_dtoa_r+0xa80>
 8007cf6:	9b02      	ldr	r3, [sp, #8]
 8007cf8:	9a04      	ldr	r2, [sp, #16]
 8007cfa:	f805 9c01 	strb.w	r9, [r5, #-1]
 8007cfe:	1aeb      	subs	r3, r5, r3
 8007d00:	4293      	cmp	r3, r2
 8007d02:	46a8      	mov	r8, r5
 8007d04:	f43f af4b 	beq.w	8007b9e <_dtoa_r+0x99e>
 8007d08:	4651      	mov	r1, sl
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	220a      	movs	r2, #10
 8007d0e:	4620      	mov	r0, r4
 8007d10:	f000 fa90 	bl	8008234 <__multadd>
 8007d14:	9b03      	ldr	r3, [sp, #12]
 8007d16:	9903      	ldr	r1, [sp, #12]
 8007d18:	42bb      	cmp	r3, r7
 8007d1a:	4682      	mov	sl, r0
 8007d1c:	f04f 0300 	mov.w	r3, #0
 8007d20:	f04f 020a 	mov.w	r2, #10
 8007d24:	4620      	mov	r0, r4
 8007d26:	d104      	bne.n	8007d32 <_dtoa_r+0xb32>
 8007d28:	f000 fa84 	bl	8008234 <__multadd>
 8007d2c:	9003      	str	r0, [sp, #12]
 8007d2e:	4607      	mov	r7, r0
 8007d30:	e776      	b.n	8007c20 <_dtoa_r+0xa20>
 8007d32:	f000 fa7f 	bl	8008234 <__multadd>
 8007d36:	2300      	movs	r3, #0
 8007d38:	9003      	str	r0, [sp, #12]
 8007d3a:	220a      	movs	r2, #10
 8007d3c:	4639      	mov	r1, r7
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f000 fa78 	bl	8008234 <__multadd>
 8007d44:	e7f3      	b.n	8007d2e <_dtoa_r+0xb2e>
 8007d46:	4651      	mov	r1, sl
 8007d48:	2300      	movs	r3, #0
 8007d4a:	220a      	movs	r2, #10
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	f000 fa71 	bl	8008234 <__multadd>
 8007d52:	4682      	mov	sl, r0
 8007d54:	e70d      	b.n	8007b72 <_dtoa_r+0x972>
 8007d56:	9b02      	ldr	r3, [sp, #8]
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d105      	bne.n	8007d68 <_dtoa_r+0xb68>
 8007d5c:	9a02      	ldr	r2, [sp, #8]
 8007d5e:	f10b 0b01 	add.w	fp, fp, #1
 8007d62:	2331      	movs	r3, #49	; 0x31
 8007d64:	7013      	strb	r3, [r2, #0]
 8007d66:	e6e2      	b.n	8007b2e <_dtoa_r+0x92e>
 8007d68:	4615      	mov	r5, r2
 8007d6a:	e7b2      	b.n	8007cd2 <_dtoa_r+0xad2>
 8007d6c:	4b09      	ldr	r3, [pc, #36]	; (8007d94 <_dtoa_r+0xb94>)
 8007d6e:	f7ff baae 	b.w	80072ce <_dtoa_r+0xce>
 8007d72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f47f aa88 	bne.w	800728a <_dtoa_r+0x8a>
 8007d7a:	4b07      	ldr	r3, [pc, #28]	; (8007d98 <_dtoa_r+0xb98>)
 8007d7c:	f7ff baa7 	b.w	80072ce <_dtoa_r+0xce>
 8007d80:	9b04      	ldr	r3, [sp, #16]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	f73f aef4 	bgt.w	8007b70 <_dtoa_r+0x970>
 8007d88:	9b07      	ldr	r3, [sp, #28]
 8007d8a:	2b02      	cmp	r3, #2
 8007d8c:	f77f aef0 	ble.w	8007b70 <_dtoa_r+0x970>
 8007d90:	e6b8      	b.n	8007b04 <_dtoa_r+0x904>
 8007d92:	bf00      	nop
 8007d94:	0801e564 	.word	0x0801e564
 8007d98:	0801e2d2 	.word	0x0801e2d2

08007d9c <__sflush_r>:
 8007d9c:	898a      	ldrh	r2, [r1, #12]
 8007d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007da2:	4605      	mov	r5, r0
 8007da4:	0710      	lsls	r0, r2, #28
 8007da6:	460c      	mov	r4, r1
 8007da8:	d45a      	bmi.n	8007e60 <__sflush_r+0xc4>
 8007daa:	684b      	ldr	r3, [r1, #4]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	dc05      	bgt.n	8007dbc <__sflush_r+0x20>
 8007db0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	dc02      	bgt.n	8007dbc <__sflush_r+0x20>
 8007db6:	2000      	movs	r0, #0
 8007db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dbe:	2e00      	cmp	r6, #0
 8007dc0:	d0f9      	beq.n	8007db6 <__sflush_r+0x1a>
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007dc8:	682f      	ldr	r7, [r5, #0]
 8007dca:	602b      	str	r3, [r5, #0]
 8007dcc:	d033      	beq.n	8007e36 <__sflush_r+0x9a>
 8007dce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007dd0:	89a3      	ldrh	r3, [r4, #12]
 8007dd2:	075a      	lsls	r2, r3, #29
 8007dd4:	d505      	bpl.n	8007de2 <__sflush_r+0x46>
 8007dd6:	6863      	ldr	r3, [r4, #4]
 8007dd8:	1ac0      	subs	r0, r0, r3
 8007dda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007ddc:	b10b      	cbz	r3, 8007de2 <__sflush_r+0x46>
 8007dde:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007de0:	1ac0      	subs	r0, r0, r3
 8007de2:	2300      	movs	r3, #0
 8007de4:	4602      	mov	r2, r0
 8007de6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007de8:	6a21      	ldr	r1, [r4, #32]
 8007dea:	4628      	mov	r0, r5
 8007dec:	47b0      	blx	r6
 8007dee:	1c43      	adds	r3, r0, #1
 8007df0:	89a3      	ldrh	r3, [r4, #12]
 8007df2:	d106      	bne.n	8007e02 <__sflush_r+0x66>
 8007df4:	6829      	ldr	r1, [r5, #0]
 8007df6:	291d      	cmp	r1, #29
 8007df8:	d84b      	bhi.n	8007e92 <__sflush_r+0xf6>
 8007dfa:	4a2b      	ldr	r2, [pc, #172]	; (8007ea8 <__sflush_r+0x10c>)
 8007dfc:	40ca      	lsrs	r2, r1
 8007dfe:	07d6      	lsls	r6, r2, #31
 8007e00:	d547      	bpl.n	8007e92 <__sflush_r+0xf6>
 8007e02:	2200      	movs	r2, #0
 8007e04:	6062      	str	r2, [r4, #4]
 8007e06:	04d9      	lsls	r1, r3, #19
 8007e08:	6922      	ldr	r2, [r4, #16]
 8007e0a:	6022      	str	r2, [r4, #0]
 8007e0c:	d504      	bpl.n	8007e18 <__sflush_r+0x7c>
 8007e0e:	1c42      	adds	r2, r0, #1
 8007e10:	d101      	bne.n	8007e16 <__sflush_r+0x7a>
 8007e12:	682b      	ldr	r3, [r5, #0]
 8007e14:	b903      	cbnz	r3, 8007e18 <__sflush_r+0x7c>
 8007e16:	6560      	str	r0, [r4, #84]	; 0x54
 8007e18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e1a:	602f      	str	r7, [r5, #0]
 8007e1c:	2900      	cmp	r1, #0
 8007e1e:	d0ca      	beq.n	8007db6 <__sflush_r+0x1a>
 8007e20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e24:	4299      	cmp	r1, r3
 8007e26:	d002      	beq.n	8007e2e <__sflush_r+0x92>
 8007e28:	4628      	mov	r0, r5
 8007e2a:	f000 fc97 	bl	800875c <_free_r>
 8007e2e:	2000      	movs	r0, #0
 8007e30:	6360      	str	r0, [r4, #52]	; 0x34
 8007e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e36:	6a21      	ldr	r1, [r4, #32]
 8007e38:	2301      	movs	r3, #1
 8007e3a:	4628      	mov	r0, r5
 8007e3c:	47b0      	blx	r6
 8007e3e:	1c41      	adds	r1, r0, #1
 8007e40:	d1c6      	bne.n	8007dd0 <__sflush_r+0x34>
 8007e42:	682b      	ldr	r3, [r5, #0]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d0c3      	beq.n	8007dd0 <__sflush_r+0x34>
 8007e48:	2b1d      	cmp	r3, #29
 8007e4a:	d001      	beq.n	8007e50 <__sflush_r+0xb4>
 8007e4c:	2b16      	cmp	r3, #22
 8007e4e:	d101      	bne.n	8007e54 <__sflush_r+0xb8>
 8007e50:	602f      	str	r7, [r5, #0]
 8007e52:	e7b0      	b.n	8007db6 <__sflush_r+0x1a>
 8007e54:	89a3      	ldrh	r3, [r4, #12]
 8007e56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e5a:	81a3      	strh	r3, [r4, #12]
 8007e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e60:	690f      	ldr	r7, [r1, #16]
 8007e62:	2f00      	cmp	r7, #0
 8007e64:	d0a7      	beq.n	8007db6 <__sflush_r+0x1a>
 8007e66:	0793      	lsls	r3, r2, #30
 8007e68:	680e      	ldr	r6, [r1, #0]
 8007e6a:	bf08      	it	eq
 8007e6c:	694b      	ldreq	r3, [r1, #20]
 8007e6e:	600f      	str	r7, [r1, #0]
 8007e70:	bf18      	it	ne
 8007e72:	2300      	movne	r3, #0
 8007e74:	eba6 0807 	sub.w	r8, r6, r7
 8007e78:	608b      	str	r3, [r1, #8]
 8007e7a:	f1b8 0f00 	cmp.w	r8, #0
 8007e7e:	dd9a      	ble.n	8007db6 <__sflush_r+0x1a>
 8007e80:	4643      	mov	r3, r8
 8007e82:	463a      	mov	r2, r7
 8007e84:	6a21      	ldr	r1, [r4, #32]
 8007e86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e88:	4628      	mov	r0, r5
 8007e8a:	47b0      	blx	r6
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	dc07      	bgt.n	8007ea0 <__sflush_r+0x104>
 8007e90:	89a3      	ldrh	r3, [r4, #12]
 8007e92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e96:	81a3      	strh	r3, [r4, #12]
 8007e98:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ea0:	4407      	add	r7, r0
 8007ea2:	eba8 0800 	sub.w	r8, r8, r0
 8007ea6:	e7e8      	b.n	8007e7a <__sflush_r+0xde>
 8007ea8:	20400001 	.word	0x20400001

08007eac <_fflush_r>:
 8007eac:	b538      	push	{r3, r4, r5, lr}
 8007eae:	690b      	ldr	r3, [r1, #16]
 8007eb0:	4605      	mov	r5, r0
 8007eb2:	460c      	mov	r4, r1
 8007eb4:	b1db      	cbz	r3, 8007eee <_fflush_r+0x42>
 8007eb6:	b118      	cbz	r0, 8007ec0 <_fflush_r+0x14>
 8007eb8:	6983      	ldr	r3, [r0, #24]
 8007eba:	b90b      	cbnz	r3, 8007ec0 <_fflush_r+0x14>
 8007ebc:	f000 f860 	bl	8007f80 <__sinit>
 8007ec0:	4b0c      	ldr	r3, [pc, #48]	; (8007ef4 <_fflush_r+0x48>)
 8007ec2:	429c      	cmp	r4, r3
 8007ec4:	d109      	bne.n	8007eda <_fflush_r+0x2e>
 8007ec6:	686c      	ldr	r4, [r5, #4]
 8007ec8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ecc:	b17b      	cbz	r3, 8007eee <_fflush_r+0x42>
 8007ece:	4621      	mov	r1, r4
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ed6:	f7ff bf61 	b.w	8007d9c <__sflush_r>
 8007eda:	4b07      	ldr	r3, [pc, #28]	; (8007ef8 <_fflush_r+0x4c>)
 8007edc:	429c      	cmp	r4, r3
 8007ede:	d101      	bne.n	8007ee4 <_fflush_r+0x38>
 8007ee0:	68ac      	ldr	r4, [r5, #8]
 8007ee2:	e7f1      	b.n	8007ec8 <_fflush_r+0x1c>
 8007ee4:	4b05      	ldr	r3, [pc, #20]	; (8007efc <_fflush_r+0x50>)
 8007ee6:	429c      	cmp	r4, r3
 8007ee8:	bf08      	it	eq
 8007eea:	68ec      	ldreq	r4, [r5, #12]
 8007eec:	e7ec      	b.n	8007ec8 <_fflush_r+0x1c>
 8007eee:	2000      	movs	r0, #0
 8007ef0:	bd38      	pop	{r3, r4, r5, pc}
 8007ef2:	bf00      	nop
 8007ef4:	0801e300 	.word	0x0801e300
 8007ef8:	0801e320 	.word	0x0801e320
 8007efc:	0801e2e0 	.word	0x0801e2e0

08007f00 <_cleanup_r>:
 8007f00:	4901      	ldr	r1, [pc, #4]	; (8007f08 <_cleanup_r+0x8>)
 8007f02:	f000 b8a9 	b.w	8008058 <_fwalk_reent>
 8007f06:	bf00      	nop
 8007f08:	08007ead 	.word	0x08007ead

08007f0c <std.isra.0>:
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	b510      	push	{r4, lr}
 8007f10:	4604      	mov	r4, r0
 8007f12:	6003      	str	r3, [r0, #0]
 8007f14:	6043      	str	r3, [r0, #4]
 8007f16:	6083      	str	r3, [r0, #8]
 8007f18:	8181      	strh	r1, [r0, #12]
 8007f1a:	6643      	str	r3, [r0, #100]	; 0x64
 8007f1c:	81c2      	strh	r2, [r0, #14]
 8007f1e:	6103      	str	r3, [r0, #16]
 8007f20:	6143      	str	r3, [r0, #20]
 8007f22:	6183      	str	r3, [r0, #24]
 8007f24:	4619      	mov	r1, r3
 8007f26:	2208      	movs	r2, #8
 8007f28:	305c      	adds	r0, #92	; 0x5c
 8007f2a:	f7fe faed 	bl	8006508 <memset>
 8007f2e:	4b05      	ldr	r3, [pc, #20]	; (8007f44 <std.isra.0+0x38>)
 8007f30:	6263      	str	r3, [r4, #36]	; 0x24
 8007f32:	4b05      	ldr	r3, [pc, #20]	; (8007f48 <std.isra.0+0x3c>)
 8007f34:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f36:	4b05      	ldr	r3, [pc, #20]	; (8007f4c <std.isra.0+0x40>)
 8007f38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f3a:	4b05      	ldr	r3, [pc, #20]	; (8007f50 <std.isra.0+0x44>)
 8007f3c:	6224      	str	r4, [r4, #32]
 8007f3e:	6323      	str	r3, [r4, #48]	; 0x30
 8007f40:	bd10      	pop	{r4, pc}
 8007f42:	bf00      	nop
 8007f44:	08008bc1 	.word	0x08008bc1
 8007f48:	08008be3 	.word	0x08008be3
 8007f4c:	08008c1b 	.word	0x08008c1b
 8007f50:	08008c3f 	.word	0x08008c3f

08007f54 <__sfmoreglue>:
 8007f54:	b570      	push	{r4, r5, r6, lr}
 8007f56:	1e4a      	subs	r2, r1, #1
 8007f58:	2568      	movs	r5, #104	; 0x68
 8007f5a:	4355      	muls	r5, r2
 8007f5c:	460e      	mov	r6, r1
 8007f5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f62:	f000 fc49 	bl	80087f8 <_malloc_r>
 8007f66:	4604      	mov	r4, r0
 8007f68:	b140      	cbz	r0, 8007f7c <__sfmoreglue+0x28>
 8007f6a:	2100      	movs	r1, #0
 8007f6c:	e880 0042 	stmia.w	r0, {r1, r6}
 8007f70:	300c      	adds	r0, #12
 8007f72:	60a0      	str	r0, [r4, #8]
 8007f74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f78:	f7fe fac6 	bl	8006508 <memset>
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	bd70      	pop	{r4, r5, r6, pc}

08007f80 <__sinit>:
 8007f80:	6983      	ldr	r3, [r0, #24]
 8007f82:	b510      	push	{r4, lr}
 8007f84:	4604      	mov	r4, r0
 8007f86:	bb33      	cbnz	r3, 8007fd6 <__sinit+0x56>
 8007f88:	6483      	str	r3, [r0, #72]	; 0x48
 8007f8a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8007f8c:	6503      	str	r3, [r0, #80]	; 0x50
 8007f8e:	4b12      	ldr	r3, [pc, #72]	; (8007fd8 <__sinit+0x58>)
 8007f90:	4a12      	ldr	r2, [pc, #72]	; (8007fdc <__sinit+0x5c>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	6282      	str	r2, [r0, #40]	; 0x28
 8007f96:	4298      	cmp	r0, r3
 8007f98:	bf04      	itt	eq
 8007f9a:	2301      	moveq	r3, #1
 8007f9c:	6183      	streq	r3, [r0, #24]
 8007f9e:	f000 f81f 	bl	8007fe0 <__sfp>
 8007fa2:	6060      	str	r0, [r4, #4]
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	f000 f81b 	bl	8007fe0 <__sfp>
 8007faa:	60a0      	str	r0, [r4, #8]
 8007fac:	4620      	mov	r0, r4
 8007fae:	f000 f817 	bl	8007fe0 <__sfp>
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	60e0      	str	r0, [r4, #12]
 8007fb6:	2104      	movs	r1, #4
 8007fb8:	6860      	ldr	r0, [r4, #4]
 8007fba:	f7ff ffa7 	bl	8007f0c <std.isra.0>
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	2109      	movs	r1, #9
 8007fc2:	68a0      	ldr	r0, [r4, #8]
 8007fc4:	f7ff ffa2 	bl	8007f0c <std.isra.0>
 8007fc8:	2202      	movs	r2, #2
 8007fca:	2112      	movs	r1, #18
 8007fcc:	68e0      	ldr	r0, [r4, #12]
 8007fce:	f7ff ff9d 	bl	8007f0c <std.isra.0>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	61a3      	str	r3, [r4, #24]
 8007fd6:	bd10      	pop	{r4, pc}
 8007fd8:	0801e340 	.word	0x0801e340
 8007fdc:	08007f01 	.word	0x08007f01

08007fe0 <__sfp>:
 8007fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe2:	4b1c      	ldr	r3, [pc, #112]	; (8008054 <__sfp+0x74>)
 8007fe4:	681e      	ldr	r6, [r3, #0]
 8007fe6:	69b3      	ldr	r3, [r6, #24]
 8007fe8:	4607      	mov	r7, r0
 8007fea:	b913      	cbnz	r3, 8007ff2 <__sfp+0x12>
 8007fec:	4630      	mov	r0, r6
 8007fee:	f7ff ffc7 	bl	8007f80 <__sinit>
 8007ff2:	3648      	adds	r6, #72	; 0x48
 8007ff4:	68b4      	ldr	r4, [r6, #8]
 8007ff6:	6873      	ldr	r3, [r6, #4]
 8007ff8:	3b01      	subs	r3, #1
 8007ffa:	d503      	bpl.n	8008004 <__sfp+0x24>
 8007ffc:	6833      	ldr	r3, [r6, #0]
 8007ffe:	b133      	cbz	r3, 800800e <__sfp+0x2e>
 8008000:	6836      	ldr	r6, [r6, #0]
 8008002:	e7f7      	b.n	8007ff4 <__sfp+0x14>
 8008004:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008008:	b16d      	cbz	r5, 8008026 <__sfp+0x46>
 800800a:	3468      	adds	r4, #104	; 0x68
 800800c:	e7f4      	b.n	8007ff8 <__sfp+0x18>
 800800e:	2104      	movs	r1, #4
 8008010:	4638      	mov	r0, r7
 8008012:	f7ff ff9f 	bl	8007f54 <__sfmoreglue>
 8008016:	6030      	str	r0, [r6, #0]
 8008018:	2800      	cmp	r0, #0
 800801a:	d1f1      	bne.n	8008000 <__sfp+0x20>
 800801c:	230c      	movs	r3, #12
 800801e:	603b      	str	r3, [r7, #0]
 8008020:	4604      	mov	r4, r0
 8008022:	4620      	mov	r0, r4
 8008024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008026:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800802a:	81e3      	strh	r3, [r4, #14]
 800802c:	2301      	movs	r3, #1
 800802e:	81a3      	strh	r3, [r4, #12]
 8008030:	6665      	str	r5, [r4, #100]	; 0x64
 8008032:	6025      	str	r5, [r4, #0]
 8008034:	60a5      	str	r5, [r4, #8]
 8008036:	6065      	str	r5, [r4, #4]
 8008038:	6125      	str	r5, [r4, #16]
 800803a:	6165      	str	r5, [r4, #20]
 800803c:	61a5      	str	r5, [r4, #24]
 800803e:	2208      	movs	r2, #8
 8008040:	4629      	mov	r1, r5
 8008042:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008046:	f7fe fa5f 	bl	8006508 <memset>
 800804a:	6365      	str	r5, [r4, #52]	; 0x34
 800804c:	63a5      	str	r5, [r4, #56]	; 0x38
 800804e:	64a5      	str	r5, [r4, #72]	; 0x48
 8008050:	64e5      	str	r5, [r4, #76]	; 0x4c
 8008052:	e7e6      	b.n	8008022 <__sfp+0x42>
 8008054:	0801e340 	.word	0x0801e340

08008058 <_fwalk_reent>:
 8008058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800805c:	4680      	mov	r8, r0
 800805e:	4689      	mov	r9, r1
 8008060:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008064:	2600      	movs	r6, #0
 8008066:	b914      	cbnz	r4, 800806e <_fwalk_reent+0x16>
 8008068:	4630      	mov	r0, r6
 800806a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800806e:	68a5      	ldr	r5, [r4, #8]
 8008070:	6867      	ldr	r7, [r4, #4]
 8008072:	3f01      	subs	r7, #1
 8008074:	d501      	bpl.n	800807a <_fwalk_reent+0x22>
 8008076:	6824      	ldr	r4, [r4, #0]
 8008078:	e7f5      	b.n	8008066 <_fwalk_reent+0xe>
 800807a:	89ab      	ldrh	r3, [r5, #12]
 800807c:	2b01      	cmp	r3, #1
 800807e:	d907      	bls.n	8008090 <_fwalk_reent+0x38>
 8008080:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008084:	3301      	adds	r3, #1
 8008086:	d003      	beq.n	8008090 <_fwalk_reent+0x38>
 8008088:	4629      	mov	r1, r5
 800808a:	4640      	mov	r0, r8
 800808c:	47c8      	blx	r9
 800808e:	4306      	orrs	r6, r0
 8008090:	3568      	adds	r5, #104	; 0x68
 8008092:	e7ee      	b.n	8008072 <_fwalk_reent+0x1a>

08008094 <_localeconv_r>:
 8008094:	4b04      	ldr	r3, [pc, #16]	; (80080a8 <_localeconv_r+0x14>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	6a18      	ldr	r0, [r3, #32]
 800809a:	4b04      	ldr	r3, [pc, #16]	; (80080ac <_localeconv_r+0x18>)
 800809c:	2800      	cmp	r0, #0
 800809e:	bf08      	it	eq
 80080a0:	4618      	moveq	r0, r3
 80080a2:	30f0      	adds	r0, #240	; 0xf0
 80080a4:	4770      	bx	lr
 80080a6:	bf00      	nop
 80080a8:	2000001c 	.word	0x2000001c
 80080ac:	20000080 	.word	0x20000080

080080b0 <__swhatbuf_r>:
 80080b0:	b570      	push	{r4, r5, r6, lr}
 80080b2:	460e      	mov	r6, r1
 80080b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080b8:	2900      	cmp	r1, #0
 80080ba:	b090      	sub	sp, #64	; 0x40
 80080bc:	4614      	mov	r4, r2
 80080be:	461d      	mov	r5, r3
 80080c0:	da07      	bge.n	80080d2 <__swhatbuf_r+0x22>
 80080c2:	2300      	movs	r3, #0
 80080c4:	602b      	str	r3, [r5, #0]
 80080c6:	89b3      	ldrh	r3, [r6, #12]
 80080c8:	061a      	lsls	r2, r3, #24
 80080ca:	d410      	bmi.n	80080ee <__swhatbuf_r+0x3e>
 80080cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080d0:	e00e      	b.n	80080f0 <__swhatbuf_r+0x40>
 80080d2:	aa01      	add	r2, sp, #4
 80080d4:	f000 fdda 	bl	8008c8c <_fstat_r>
 80080d8:	2800      	cmp	r0, #0
 80080da:	dbf2      	blt.n	80080c2 <__swhatbuf_r+0x12>
 80080dc:	9a02      	ldr	r2, [sp, #8]
 80080de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80080e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80080e6:	425a      	negs	r2, r3
 80080e8:	415a      	adcs	r2, r3
 80080ea:	602a      	str	r2, [r5, #0]
 80080ec:	e7ee      	b.n	80080cc <__swhatbuf_r+0x1c>
 80080ee:	2340      	movs	r3, #64	; 0x40
 80080f0:	2000      	movs	r0, #0
 80080f2:	6023      	str	r3, [r4, #0]
 80080f4:	b010      	add	sp, #64	; 0x40
 80080f6:	bd70      	pop	{r4, r5, r6, pc}

080080f8 <__smakebuf_r>:
 80080f8:	898b      	ldrh	r3, [r1, #12]
 80080fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80080fc:	079d      	lsls	r5, r3, #30
 80080fe:	4606      	mov	r6, r0
 8008100:	460c      	mov	r4, r1
 8008102:	d507      	bpl.n	8008114 <__smakebuf_r+0x1c>
 8008104:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008108:	6023      	str	r3, [r4, #0]
 800810a:	6123      	str	r3, [r4, #16]
 800810c:	2301      	movs	r3, #1
 800810e:	6163      	str	r3, [r4, #20]
 8008110:	b002      	add	sp, #8
 8008112:	bd70      	pop	{r4, r5, r6, pc}
 8008114:	ab01      	add	r3, sp, #4
 8008116:	466a      	mov	r2, sp
 8008118:	f7ff ffca 	bl	80080b0 <__swhatbuf_r>
 800811c:	9900      	ldr	r1, [sp, #0]
 800811e:	4605      	mov	r5, r0
 8008120:	4630      	mov	r0, r6
 8008122:	f000 fb69 	bl	80087f8 <_malloc_r>
 8008126:	b948      	cbnz	r0, 800813c <__smakebuf_r+0x44>
 8008128:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800812c:	059a      	lsls	r2, r3, #22
 800812e:	d4ef      	bmi.n	8008110 <__smakebuf_r+0x18>
 8008130:	f023 0303 	bic.w	r3, r3, #3
 8008134:	f043 0302 	orr.w	r3, r3, #2
 8008138:	81a3      	strh	r3, [r4, #12]
 800813a:	e7e3      	b.n	8008104 <__smakebuf_r+0xc>
 800813c:	4b0d      	ldr	r3, [pc, #52]	; (8008174 <__smakebuf_r+0x7c>)
 800813e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008140:	89a3      	ldrh	r3, [r4, #12]
 8008142:	6020      	str	r0, [r4, #0]
 8008144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008148:	81a3      	strh	r3, [r4, #12]
 800814a:	9b00      	ldr	r3, [sp, #0]
 800814c:	6163      	str	r3, [r4, #20]
 800814e:	9b01      	ldr	r3, [sp, #4]
 8008150:	6120      	str	r0, [r4, #16]
 8008152:	b15b      	cbz	r3, 800816c <__smakebuf_r+0x74>
 8008154:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008158:	4630      	mov	r0, r6
 800815a:	f000 fda9 	bl	8008cb0 <_isatty_r>
 800815e:	b128      	cbz	r0, 800816c <__smakebuf_r+0x74>
 8008160:	89a3      	ldrh	r3, [r4, #12]
 8008162:	f023 0303 	bic.w	r3, r3, #3
 8008166:	f043 0301 	orr.w	r3, r3, #1
 800816a:	81a3      	strh	r3, [r4, #12]
 800816c:	89a3      	ldrh	r3, [r4, #12]
 800816e:	431d      	orrs	r5, r3
 8008170:	81a5      	strh	r5, [r4, #12]
 8008172:	e7cd      	b.n	8008110 <__smakebuf_r+0x18>
 8008174:	08007f01 	.word	0x08007f01

08008178 <malloc>:
 8008178:	4b02      	ldr	r3, [pc, #8]	; (8008184 <malloc+0xc>)
 800817a:	4601      	mov	r1, r0
 800817c:	6818      	ldr	r0, [r3, #0]
 800817e:	f000 bb3b 	b.w	80087f8 <_malloc_r>
 8008182:	bf00      	nop
 8008184:	2000001c 	.word	0x2000001c

08008188 <memcpy>:
 8008188:	b510      	push	{r4, lr}
 800818a:	1e43      	subs	r3, r0, #1
 800818c:	440a      	add	r2, r1
 800818e:	4291      	cmp	r1, r2
 8008190:	d100      	bne.n	8008194 <memcpy+0xc>
 8008192:	bd10      	pop	{r4, pc}
 8008194:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008198:	f803 4f01 	strb.w	r4, [r3, #1]!
 800819c:	e7f7      	b.n	800818e <memcpy+0x6>

0800819e <_Balloc>:
 800819e:	b570      	push	{r4, r5, r6, lr}
 80081a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80081a2:	4604      	mov	r4, r0
 80081a4:	460e      	mov	r6, r1
 80081a6:	b93d      	cbnz	r5, 80081b8 <_Balloc+0x1a>
 80081a8:	2010      	movs	r0, #16
 80081aa:	f7ff ffe5 	bl	8008178 <malloc>
 80081ae:	6260      	str	r0, [r4, #36]	; 0x24
 80081b0:	6045      	str	r5, [r0, #4]
 80081b2:	6085      	str	r5, [r0, #8]
 80081b4:	6005      	str	r5, [r0, #0]
 80081b6:	60c5      	str	r5, [r0, #12]
 80081b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80081ba:	68eb      	ldr	r3, [r5, #12]
 80081bc:	b183      	cbz	r3, 80081e0 <_Balloc+0x42>
 80081be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081c0:	68db      	ldr	r3, [r3, #12]
 80081c2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80081c6:	b9b8      	cbnz	r0, 80081f8 <_Balloc+0x5a>
 80081c8:	2101      	movs	r1, #1
 80081ca:	fa01 f506 	lsl.w	r5, r1, r6
 80081ce:	1d6a      	adds	r2, r5, #5
 80081d0:	0092      	lsls	r2, r2, #2
 80081d2:	4620      	mov	r0, r4
 80081d4:	f000 fab4 	bl	8008740 <_calloc_r>
 80081d8:	b160      	cbz	r0, 80081f4 <_Balloc+0x56>
 80081da:	6046      	str	r6, [r0, #4]
 80081dc:	6085      	str	r5, [r0, #8]
 80081de:	e00e      	b.n	80081fe <_Balloc+0x60>
 80081e0:	2221      	movs	r2, #33	; 0x21
 80081e2:	2104      	movs	r1, #4
 80081e4:	4620      	mov	r0, r4
 80081e6:	f000 faab 	bl	8008740 <_calloc_r>
 80081ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081ec:	60e8      	str	r0, [r5, #12]
 80081ee:	68db      	ldr	r3, [r3, #12]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d1e4      	bne.n	80081be <_Balloc+0x20>
 80081f4:	2000      	movs	r0, #0
 80081f6:	bd70      	pop	{r4, r5, r6, pc}
 80081f8:	6802      	ldr	r2, [r0, #0]
 80081fa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80081fe:	2300      	movs	r3, #0
 8008200:	6103      	str	r3, [r0, #16]
 8008202:	60c3      	str	r3, [r0, #12]
 8008204:	bd70      	pop	{r4, r5, r6, pc}

08008206 <_Bfree>:
 8008206:	b570      	push	{r4, r5, r6, lr}
 8008208:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800820a:	4606      	mov	r6, r0
 800820c:	460d      	mov	r5, r1
 800820e:	b93c      	cbnz	r4, 8008220 <_Bfree+0x1a>
 8008210:	2010      	movs	r0, #16
 8008212:	f7ff ffb1 	bl	8008178 <malloc>
 8008216:	6270      	str	r0, [r6, #36]	; 0x24
 8008218:	6044      	str	r4, [r0, #4]
 800821a:	6084      	str	r4, [r0, #8]
 800821c:	6004      	str	r4, [r0, #0]
 800821e:	60c4      	str	r4, [r0, #12]
 8008220:	b13d      	cbz	r5, 8008232 <_Bfree+0x2c>
 8008222:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008224:	686a      	ldr	r2, [r5, #4]
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800822c:	6029      	str	r1, [r5, #0]
 800822e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008232:	bd70      	pop	{r4, r5, r6, pc}

08008234 <__multadd>:
 8008234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008238:	690d      	ldr	r5, [r1, #16]
 800823a:	461f      	mov	r7, r3
 800823c:	4606      	mov	r6, r0
 800823e:	460c      	mov	r4, r1
 8008240:	f101 0e14 	add.w	lr, r1, #20
 8008244:	2300      	movs	r3, #0
 8008246:	f8de 0000 	ldr.w	r0, [lr]
 800824a:	b281      	uxth	r1, r0
 800824c:	fb02 7101 	mla	r1, r2, r1, r7
 8008250:	0c0f      	lsrs	r7, r1, #16
 8008252:	0c00      	lsrs	r0, r0, #16
 8008254:	fb02 7000 	mla	r0, r2, r0, r7
 8008258:	b289      	uxth	r1, r1
 800825a:	3301      	adds	r3, #1
 800825c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008260:	429d      	cmp	r5, r3
 8008262:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008266:	f84e 1b04 	str.w	r1, [lr], #4
 800826a:	dcec      	bgt.n	8008246 <__multadd+0x12>
 800826c:	b1d7      	cbz	r7, 80082a4 <__multadd+0x70>
 800826e:	68a3      	ldr	r3, [r4, #8]
 8008270:	429d      	cmp	r5, r3
 8008272:	db12      	blt.n	800829a <__multadd+0x66>
 8008274:	6861      	ldr	r1, [r4, #4]
 8008276:	4630      	mov	r0, r6
 8008278:	3101      	adds	r1, #1
 800827a:	f7ff ff90 	bl	800819e <_Balloc>
 800827e:	6922      	ldr	r2, [r4, #16]
 8008280:	3202      	adds	r2, #2
 8008282:	f104 010c 	add.w	r1, r4, #12
 8008286:	4680      	mov	r8, r0
 8008288:	0092      	lsls	r2, r2, #2
 800828a:	300c      	adds	r0, #12
 800828c:	f7ff ff7c 	bl	8008188 <memcpy>
 8008290:	4621      	mov	r1, r4
 8008292:	4630      	mov	r0, r6
 8008294:	f7ff ffb7 	bl	8008206 <_Bfree>
 8008298:	4644      	mov	r4, r8
 800829a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800829e:	3501      	adds	r5, #1
 80082a0:	615f      	str	r7, [r3, #20]
 80082a2:	6125      	str	r5, [r4, #16]
 80082a4:	4620      	mov	r0, r4
 80082a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080082aa <__hi0bits>:
 80082aa:	0c02      	lsrs	r2, r0, #16
 80082ac:	0412      	lsls	r2, r2, #16
 80082ae:	4603      	mov	r3, r0
 80082b0:	b9b2      	cbnz	r2, 80082e0 <__hi0bits+0x36>
 80082b2:	0403      	lsls	r3, r0, #16
 80082b4:	2010      	movs	r0, #16
 80082b6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80082ba:	bf04      	itt	eq
 80082bc:	021b      	lsleq	r3, r3, #8
 80082be:	3008      	addeq	r0, #8
 80082c0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80082c4:	bf04      	itt	eq
 80082c6:	011b      	lsleq	r3, r3, #4
 80082c8:	3004      	addeq	r0, #4
 80082ca:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80082ce:	bf04      	itt	eq
 80082d0:	009b      	lsleq	r3, r3, #2
 80082d2:	3002      	addeq	r0, #2
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	db06      	blt.n	80082e6 <__hi0bits+0x3c>
 80082d8:	005b      	lsls	r3, r3, #1
 80082da:	d503      	bpl.n	80082e4 <__hi0bits+0x3a>
 80082dc:	3001      	adds	r0, #1
 80082de:	4770      	bx	lr
 80082e0:	2000      	movs	r0, #0
 80082e2:	e7e8      	b.n	80082b6 <__hi0bits+0xc>
 80082e4:	2020      	movs	r0, #32
 80082e6:	4770      	bx	lr

080082e8 <__lo0bits>:
 80082e8:	6803      	ldr	r3, [r0, #0]
 80082ea:	f013 0207 	ands.w	r2, r3, #7
 80082ee:	4601      	mov	r1, r0
 80082f0:	d00b      	beq.n	800830a <__lo0bits+0x22>
 80082f2:	07da      	lsls	r2, r3, #31
 80082f4:	d423      	bmi.n	800833e <__lo0bits+0x56>
 80082f6:	0798      	lsls	r0, r3, #30
 80082f8:	bf49      	itett	mi
 80082fa:	085b      	lsrmi	r3, r3, #1
 80082fc:	089b      	lsrpl	r3, r3, #2
 80082fe:	2001      	movmi	r0, #1
 8008300:	600b      	strmi	r3, [r1, #0]
 8008302:	bf5c      	itt	pl
 8008304:	600b      	strpl	r3, [r1, #0]
 8008306:	2002      	movpl	r0, #2
 8008308:	4770      	bx	lr
 800830a:	b298      	uxth	r0, r3
 800830c:	b9a8      	cbnz	r0, 800833a <__lo0bits+0x52>
 800830e:	0c1b      	lsrs	r3, r3, #16
 8008310:	2010      	movs	r0, #16
 8008312:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008316:	bf04      	itt	eq
 8008318:	0a1b      	lsreq	r3, r3, #8
 800831a:	3008      	addeq	r0, #8
 800831c:	071a      	lsls	r2, r3, #28
 800831e:	bf04      	itt	eq
 8008320:	091b      	lsreq	r3, r3, #4
 8008322:	3004      	addeq	r0, #4
 8008324:	079a      	lsls	r2, r3, #30
 8008326:	bf04      	itt	eq
 8008328:	089b      	lsreq	r3, r3, #2
 800832a:	3002      	addeq	r0, #2
 800832c:	07da      	lsls	r2, r3, #31
 800832e:	d402      	bmi.n	8008336 <__lo0bits+0x4e>
 8008330:	085b      	lsrs	r3, r3, #1
 8008332:	d006      	beq.n	8008342 <__lo0bits+0x5a>
 8008334:	3001      	adds	r0, #1
 8008336:	600b      	str	r3, [r1, #0]
 8008338:	4770      	bx	lr
 800833a:	4610      	mov	r0, r2
 800833c:	e7e9      	b.n	8008312 <__lo0bits+0x2a>
 800833e:	2000      	movs	r0, #0
 8008340:	4770      	bx	lr
 8008342:	2020      	movs	r0, #32
 8008344:	4770      	bx	lr

08008346 <__i2b>:
 8008346:	b510      	push	{r4, lr}
 8008348:	460c      	mov	r4, r1
 800834a:	2101      	movs	r1, #1
 800834c:	f7ff ff27 	bl	800819e <_Balloc>
 8008350:	2201      	movs	r2, #1
 8008352:	6144      	str	r4, [r0, #20]
 8008354:	6102      	str	r2, [r0, #16]
 8008356:	bd10      	pop	{r4, pc}

08008358 <__multiply>:
 8008358:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800835c:	4614      	mov	r4, r2
 800835e:	690a      	ldr	r2, [r1, #16]
 8008360:	6923      	ldr	r3, [r4, #16]
 8008362:	429a      	cmp	r2, r3
 8008364:	bfb8      	it	lt
 8008366:	460b      	movlt	r3, r1
 8008368:	4689      	mov	r9, r1
 800836a:	bfbc      	itt	lt
 800836c:	46a1      	movlt	r9, r4
 800836e:	461c      	movlt	r4, r3
 8008370:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008374:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008378:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800837c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008380:	eb07 060a 	add.w	r6, r7, sl
 8008384:	429e      	cmp	r6, r3
 8008386:	bfc8      	it	gt
 8008388:	3101      	addgt	r1, #1
 800838a:	f7ff ff08 	bl	800819e <_Balloc>
 800838e:	f100 0514 	add.w	r5, r0, #20
 8008392:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008396:	462b      	mov	r3, r5
 8008398:	2200      	movs	r2, #0
 800839a:	4543      	cmp	r3, r8
 800839c:	d316      	bcc.n	80083cc <__multiply+0x74>
 800839e:	f104 0214 	add.w	r2, r4, #20
 80083a2:	f109 0114 	add.w	r1, r9, #20
 80083a6:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80083aa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80083ae:	9301      	str	r3, [sp, #4]
 80083b0:	9c01      	ldr	r4, [sp, #4]
 80083b2:	4294      	cmp	r4, r2
 80083b4:	4613      	mov	r3, r2
 80083b6:	d80c      	bhi.n	80083d2 <__multiply+0x7a>
 80083b8:	2e00      	cmp	r6, #0
 80083ba:	dd03      	ble.n	80083c4 <__multiply+0x6c>
 80083bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d054      	beq.n	800846e <__multiply+0x116>
 80083c4:	6106      	str	r6, [r0, #16]
 80083c6:	b003      	add	sp, #12
 80083c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083cc:	f843 2b04 	str.w	r2, [r3], #4
 80083d0:	e7e3      	b.n	800839a <__multiply+0x42>
 80083d2:	f8b3 a000 	ldrh.w	sl, [r3]
 80083d6:	3204      	adds	r2, #4
 80083d8:	f1ba 0f00 	cmp.w	sl, #0
 80083dc:	d020      	beq.n	8008420 <__multiply+0xc8>
 80083de:	46ae      	mov	lr, r5
 80083e0:	4689      	mov	r9, r1
 80083e2:	f04f 0c00 	mov.w	ip, #0
 80083e6:	f859 4b04 	ldr.w	r4, [r9], #4
 80083ea:	f8be b000 	ldrh.w	fp, [lr]
 80083ee:	b2a3      	uxth	r3, r4
 80083f0:	fb0a b303 	mla	r3, sl, r3, fp
 80083f4:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80083f8:	f8de 4000 	ldr.w	r4, [lr]
 80083fc:	4463      	add	r3, ip
 80083fe:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008402:	fb0a c40b 	mla	r4, sl, fp, ip
 8008406:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800840a:	b29b      	uxth	r3, r3
 800840c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008410:	454f      	cmp	r7, r9
 8008412:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008416:	f84e 3b04 	str.w	r3, [lr], #4
 800841a:	d8e4      	bhi.n	80083e6 <__multiply+0x8e>
 800841c:	f8ce c000 	str.w	ip, [lr]
 8008420:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8008424:	f1b9 0f00 	cmp.w	r9, #0
 8008428:	d01f      	beq.n	800846a <__multiply+0x112>
 800842a:	682b      	ldr	r3, [r5, #0]
 800842c:	46ae      	mov	lr, r5
 800842e:	468c      	mov	ip, r1
 8008430:	f04f 0a00 	mov.w	sl, #0
 8008434:	f8bc 4000 	ldrh.w	r4, [ip]
 8008438:	f8be b002 	ldrh.w	fp, [lr, #2]
 800843c:	fb09 b404 	mla	r4, r9, r4, fp
 8008440:	44a2      	add	sl, r4
 8008442:	b29b      	uxth	r3, r3
 8008444:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8008448:	f84e 3b04 	str.w	r3, [lr], #4
 800844c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008450:	f8be 4000 	ldrh.w	r4, [lr]
 8008454:	0c1b      	lsrs	r3, r3, #16
 8008456:	fb09 4303 	mla	r3, r9, r3, r4
 800845a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800845e:	4567      	cmp	r7, ip
 8008460:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008464:	d8e6      	bhi.n	8008434 <__multiply+0xdc>
 8008466:	f8ce 3000 	str.w	r3, [lr]
 800846a:	3504      	adds	r5, #4
 800846c:	e7a0      	b.n	80083b0 <__multiply+0x58>
 800846e:	3e01      	subs	r6, #1
 8008470:	e7a2      	b.n	80083b8 <__multiply+0x60>
	...

08008474 <__pow5mult>:
 8008474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008478:	4615      	mov	r5, r2
 800847a:	f012 0203 	ands.w	r2, r2, #3
 800847e:	4606      	mov	r6, r0
 8008480:	460f      	mov	r7, r1
 8008482:	d007      	beq.n	8008494 <__pow5mult+0x20>
 8008484:	3a01      	subs	r2, #1
 8008486:	4c21      	ldr	r4, [pc, #132]	; (800850c <__pow5mult+0x98>)
 8008488:	2300      	movs	r3, #0
 800848a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800848e:	f7ff fed1 	bl	8008234 <__multadd>
 8008492:	4607      	mov	r7, r0
 8008494:	10ad      	asrs	r5, r5, #2
 8008496:	d035      	beq.n	8008504 <__pow5mult+0x90>
 8008498:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800849a:	b93c      	cbnz	r4, 80084ac <__pow5mult+0x38>
 800849c:	2010      	movs	r0, #16
 800849e:	f7ff fe6b 	bl	8008178 <malloc>
 80084a2:	6270      	str	r0, [r6, #36]	; 0x24
 80084a4:	6044      	str	r4, [r0, #4]
 80084a6:	6084      	str	r4, [r0, #8]
 80084a8:	6004      	str	r4, [r0, #0]
 80084aa:	60c4      	str	r4, [r0, #12]
 80084ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80084b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80084b4:	b94c      	cbnz	r4, 80084ca <__pow5mult+0x56>
 80084b6:	f240 2171 	movw	r1, #625	; 0x271
 80084ba:	4630      	mov	r0, r6
 80084bc:	f7ff ff43 	bl	8008346 <__i2b>
 80084c0:	2300      	movs	r3, #0
 80084c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80084c6:	4604      	mov	r4, r0
 80084c8:	6003      	str	r3, [r0, #0]
 80084ca:	f04f 0800 	mov.w	r8, #0
 80084ce:	07eb      	lsls	r3, r5, #31
 80084d0:	d50a      	bpl.n	80084e8 <__pow5mult+0x74>
 80084d2:	4639      	mov	r1, r7
 80084d4:	4622      	mov	r2, r4
 80084d6:	4630      	mov	r0, r6
 80084d8:	f7ff ff3e 	bl	8008358 <__multiply>
 80084dc:	4639      	mov	r1, r7
 80084de:	4681      	mov	r9, r0
 80084e0:	4630      	mov	r0, r6
 80084e2:	f7ff fe90 	bl	8008206 <_Bfree>
 80084e6:	464f      	mov	r7, r9
 80084e8:	106d      	asrs	r5, r5, #1
 80084ea:	d00b      	beq.n	8008504 <__pow5mult+0x90>
 80084ec:	6820      	ldr	r0, [r4, #0]
 80084ee:	b938      	cbnz	r0, 8008500 <__pow5mult+0x8c>
 80084f0:	4622      	mov	r2, r4
 80084f2:	4621      	mov	r1, r4
 80084f4:	4630      	mov	r0, r6
 80084f6:	f7ff ff2f 	bl	8008358 <__multiply>
 80084fa:	6020      	str	r0, [r4, #0]
 80084fc:	f8c0 8000 	str.w	r8, [r0]
 8008500:	4604      	mov	r4, r0
 8008502:	e7e4      	b.n	80084ce <__pow5mult+0x5a>
 8008504:	4638      	mov	r0, r7
 8008506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800850a:	bf00      	nop
 800850c:	0801e438 	.word	0x0801e438

08008510 <__lshift>:
 8008510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008514:	460c      	mov	r4, r1
 8008516:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800851a:	6923      	ldr	r3, [r4, #16]
 800851c:	6849      	ldr	r1, [r1, #4]
 800851e:	eb0a 0903 	add.w	r9, sl, r3
 8008522:	68a3      	ldr	r3, [r4, #8]
 8008524:	4607      	mov	r7, r0
 8008526:	4616      	mov	r6, r2
 8008528:	f109 0501 	add.w	r5, r9, #1
 800852c:	42ab      	cmp	r3, r5
 800852e:	db31      	blt.n	8008594 <__lshift+0x84>
 8008530:	4638      	mov	r0, r7
 8008532:	f7ff fe34 	bl	800819e <_Balloc>
 8008536:	2200      	movs	r2, #0
 8008538:	4680      	mov	r8, r0
 800853a:	f100 0314 	add.w	r3, r0, #20
 800853e:	4611      	mov	r1, r2
 8008540:	4552      	cmp	r2, sl
 8008542:	db2a      	blt.n	800859a <__lshift+0x8a>
 8008544:	6920      	ldr	r0, [r4, #16]
 8008546:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800854a:	f104 0114 	add.w	r1, r4, #20
 800854e:	f016 021f 	ands.w	r2, r6, #31
 8008552:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008556:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800855a:	d022      	beq.n	80085a2 <__lshift+0x92>
 800855c:	f1c2 0c20 	rsb	ip, r2, #32
 8008560:	2000      	movs	r0, #0
 8008562:	680e      	ldr	r6, [r1, #0]
 8008564:	4096      	lsls	r6, r2
 8008566:	4330      	orrs	r0, r6
 8008568:	f843 0b04 	str.w	r0, [r3], #4
 800856c:	f851 0b04 	ldr.w	r0, [r1], #4
 8008570:	458e      	cmp	lr, r1
 8008572:	fa20 f00c 	lsr.w	r0, r0, ip
 8008576:	d8f4      	bhi.n	8008562 <__lshift+0x52>
 8008578:	6018      	str	r0, [r3, #0]
 800857a:	b108      	cbz	r0, 8008580 <__lshift+0x70>
 800857c:	f109 0502 	add.w	r5, r9, #2
 8008580:	3d01      	subs	r5, #1
 8008582:	4638      	mov	r0, r7
 8008584:	f8c8 5010 	str.w	r5, [r8, #16]
 8008588:	4621      	mov	r1, r4
 800858a:	f7ff fe3c 	bl	8008206 <_Bfree>
 800858e:	4640      	mov	r0, r8
 8008590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008594:	3101      	adds	r1, #1
 8008596:	005b      	lsls	r3, r3, #1
 8008598:	e7c8      	b.n	800852c <__lshift+0x1c>
 800859a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800859e:	3201      	adds	r2, #1
 80085a0:	e7ce      	b.n	8008540 <__lshift+0x30>
 80085a2:	3b04      	subs	r3, #4
 80085a4:	f851 2b04 	ldr.w	r2, [r1], #4
 80085a8:	f843 2f04 	str.w	r2, [r3, #4]!
 80085ac:	458e      	cmp	lr, r1
 80085ae:	d8f9      	bhi.n	80085a4 <__lshift+0x94>
 80085b0:	e7e6      	b.n	8008580 <__lshift+0x70>

080085b2 <__mcmp>:
 80085b2:	6903      	ldr	r3, [r0, #16]
 80085b4:	690a      	ldr	r2, [r1, #16]
 80085b6:	1a9b      	subs	r3, r3, r2
 80085b8:	b530      	push	{r4, r5, lr}
 80085ba:	d10c      	bne.n	80085d6 <__mcmp+0x24>
 80085bc:	0092      	lsls	r2, r2, #2
 80085be:	3014      	adds	r0, #20
 80085c0:	3114      	adds	r1, #20
 80085c2:	1884      	adds	r4, r0, r2
 80085c4:	4411      	add	r1, r2
 80085c6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80085ca:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80085ce:	4295      	cmp	r5, r2
 80085d0:	d003      	beq.n	80085da <__mcmp+0x28>
 80085d2:	d305      	bcc.n	80085e0 <__mcmp+0x2e>
 80085d4:	2301      	movs	r3, #1
 80085d6:	4618      	mov	r0, r3
 80085d8:	bd30      	pop	{r4, r5, pc}
 80085da:	42a0      	cmp	r0, r4
 80085dc:	d3f3      	bcc.n	80085c6 <__mcmp+0x14>
 80085de:	e7fa      	b.n	80085d6 <__mcmp+0x24>
 80085e0:	f04f 33ff 	mov.w	r3, #4294967295
 80085e4:	e7f7      	b.n	80085d6 <__mcmp+0x24>

080085e6 <__mdiff>:
 80085e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085ea:	460d      	mov	r5, r1
 80085ec:	4607      	mov	r7, r0
 80085ee:	4611      	mov	r1, r2
 80085f0:	4628      	mov	r0, r5
 80085f2:	4614      	mov	r4, r2
 80085f4:	f7ff ffdd 	bl	80085b2 <__mcmp>
 80085f8:	1e06      	subs	r6, r0, #0
 80085fa:	d108      	bne.n	800860e <__mdiff+0x28>
 80085fc:	4631      	mov	r1, r6
 80085fe:	4638      	mov	r0, r7
 8008600:	f7ff fdcd 	bl	800819e <_Balloc>
 8008604:	2301      	movs	r3, #1
 8008606:	6103      	str	r3, [r0, #16]
 8008608:	6146      	str	r6, [r0, #20]
 800860a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800860e:	bfa4      	itt	ge
 8008610:	4623      	movge	r3, r4
 8008612:	462c      	movge	r4, r5
 8008614:	4638      	mov	r0, r7
 8008616:	6861      	ldr	r1, [r4, #4]
 8008618:	bfa6      	itte	ge
 800861a:	461d      	movge	r5, r3
 800861c:	2600      	movge	r6, #0
 800861e:	2601      	movlt	r6, #1
 8008620:	f7ff fdbd 	bl	800819e <_Balloc>
 8008624:	692b      	ldr	r3, [r5, #16]
 8008626:	60c6      	str	r6, [r0, #12]
 8008628:	6926      	ldr	r6, [r4, #16]
 800862a:	f105 0914 	add.w	r9, r5, #20
 800862e:	f104 0214 	add.w	r2, r4, #20
 8008632:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008636:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800863a:	f100 0514 	add.w	r5, r0, #20
 800863e:	f04f 0c00 	mov.w	ip, #0
 8008642:	f852 ab04 	ldr.w	sl, [r2], #4
 8008646:	f859 4b04 	ldr.w	r4, [r9], #4
 800864a:	fa1c f18a 	uxtah	r1, ip, sl
 800864e:	b2a3      	uxth	r3, r4
 8008650:	1ac9      	subs	r1, r1, r3
 8008652:	0c23      	lsrs	r3, r4, #16
 8008654:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008658:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800865c:	b289      	uxth	r1, r1
 800865e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008662:	45c8      	cmp	r8, r9
 8008664:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008668:	4696      	mov	lr, r2
 800866a:	f845 3b04 	str.w	r3, [r5], #4
 800866e:	d8e8      	bhi.n	8008642 <__mdiff+0x5c>
 8008670:	45be      	cmp	lr, r7
 8008672:	d305      	bcc.n	8008680 <__mdiff+0x9a>
 8008674:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008678:	b18b      	cbz	r3, 800869e <__mdiff+0xb8>
 800867a:	6106      	str	r6, [r0, #16]
 800867c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008680:	f85e 1b04 	ldr.w	r1, [lr], #4
 8008684:	fa1c f381 	uxtah	r3, ip, r1
 8008688:	141a      	asrs	r2, r3, #16
 800868a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800868e:	b29b      	uxth	r3, r3
 8008690:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008694:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008698:	f845 3b04 	str.w	r3, [r5], #4
 800869c:	e7e8      	b.n	8008670 <__mdiff+0x8a>
 800869e:	3e01      	subs	r6, #1
 80086a0:	e7e8      	b.n	8008674 <__mdiff+0x8e>

080086a2 <__d2b>:
 80086a2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086a6:	460e      	mov	r6, r1
 80086a8:	2101      	movs	r1, #1
 80086aa:	ec59 8b10 	vmov	r8, r9, d0
 80086ae:	4615      	mov	r5, r2
 80086b0:	f7ff fd75 	bl	800819e <_Balloc>
 80086b4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80086b8:	4607      	mov	r7, r0
 80086ba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80086be:	bb34      	cbnz	r4, 800870e <__d2b+0x6c>
 80086c0:	9301      	str	r3, [sp, #4]
 80086c2:	f1b8 0f00 	cmp.w	r8, #0
 80086c6:	d027      	beq.n	8008718 <__d2b+0x76>
 80086c8:	a802      	add	r0, sp, #8
 80086ca:	f840 8d08 	str.w	r8, [r0, #-8]!
 80086ce:	f7ff fe0b 	bl	80082e8 <__lo0bits>
 80086d2:	9900      	ldr	r1, [sp, #0]
 80086d4:	b1f0      	cbz	r0, 8008714 <__d2b+0x72>
 80086d6:	9a01      	ldr	r2, [sp, #4]
 80086d8:	f1c0 0320 	rsb	r3, r0, #32
 80086dc:	fa02 f303 	lsl.w	r3, r2, r3
 80086e0:	430b      	orrs	r3, r1
 80086e2:	40c2      	lsrs	r2, r0
 80086e4:	617b      	str	r3, [r7, #20]
 80086e6:	9201      	str	r2, [sp, #4]
 80086e8:	9b01      	ldr	r3, [sp, #4]
 80086ea:	61bb      	str	r3, [r7, #24]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	bf14      	ite	ne
 80086f0:	2102      	movne	r1, #2
 80086f2:	2101      	moveq	r1, #1
 80086f4:	6139      	str	r1, [r7, #16]
 80086f6:	b1c4      	cbz	r4, 800872a <__d2b+0x88>
 80086f8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80086fc:	4404      	add	r4, r0
 80086fe:	6034      	str	r4, [r6, #0]
 8008700:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008704:	6028      	str	r0, [r5, #0]
 8008706:	4638      	mov	r0, r7
 8008708:	b003      	add	sp, #12
 800870a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800870e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008712:	e7d5      	b.n	80086c0 <__d2b+0x1e>
 8008714:	6179      	str	r1, [r7, #20]
 8008716:	e7e7      	b.n	80086e8 <__d2b+0x46>
 8008718:	a801      	add	r0, sp, #4
 800871a:	f7ff fde5 	bl	80082e8 <__lo0bits>
 800871e:	9b01      	ldr	r3, [sp, #4]
 8008720:	617b      	str	r3, [r7, #20]
 8008722:	2101      	movs	r1, #1
 8008724:	6139      	str	r1, [r7, #16]
 8008726:	3020      	adds	r0, #32
 8008728:	e7e5      	b.n	80086f6 <__d2b+0x54>
 800872a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800872e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008732:	6030      	str	r0, [r6, #0]
 8008734:	6918      	ldr	r0, [r3, #16]
 8008736:	f7ff fdb8 	bl	80082aa <__hi0bits>
 800873a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800873e:	e7e1      	b.n	8008704 <__d2b+0x62>

08008740 <_calloc_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	fb02 f401 	mul.w	r4, r2, r1
 8008746:	4621      	mov	r1, r4
 8008748:	f000 f856 	bl	80087f8 <_malloc_r>
 800874c:	4605      	mov	r5, r0
 800874e:	b118      	cbz	r0, 8008758 <_calloc_r+0x18>
 8008750:	4622      	mov	r2, r4
 8008752:	2100      	movs	r1, #0
 8008754:	f7fd fed8 	bl	8006508 <memset>
 8008758:	4628      	mov	r0, r5
 800875a:	bd38      	pop	{r3, r4, r5, pc}

0800875c <_free_r>:
 800875c:	b538      	push	{r3, r4, r5, lr}
 800875e:	4605      	mov	r5, r0
 8008760:	2900      	cmp	r1, #0
 8008762:	d045      	beq.n	80087f0 <_free_r+0x94>
 8008764:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008768:	1f0c      	subs	r4, r1, #4
 800876a:	2b00      	cmp	r3, #0
 800876c:	bfb8      	it	lt
 800876e:	18e4      	addlt	r4, r4, r3
 8008770:	f000 fad2 	bl	8008d18 <__malloc_lock>
 8008774:	4a1f      	ldr	r2, [pc, #124]	; (80087f4 <_free_r+0x98>)
 8008776:	6813      	ldr	r3, [r2, #0]
 8008778:	4610      	mov	r0, r2
 800877a:	b933      	cbnz	r3, 800878a <_free_r+0x2e>
 800877c:	6063      	str	r3, [r4, #4]
 800877e:	6014      	str	r4, [r2, #0]
 8008780:	4628      	mov	r0, r5
 8008782:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008786:	f000 bac8 	b.w	8008d1a <__malloc_unlock>
 800878a:	42a3      	cmp	r3, r4
 800878c:	d90c      	bls.n	80087a8 <_free_r+0x4c>
 800878e:	6821      	ldr	r1, [r4, #0]
 8008790:	1862      	adds	r2, r4, r1
 8008792:	4293      	cmp	r3, r2
 8008794:	bf04      	itt	eq
 8008796:	681a      	ldreq	r2, [r3, #0]
 8008798:	685b      	ldreq	r3, [r3, #4]
 800879a:	6063      	str	r3, [r4, #4]
 800879c:	bf04      	itt	eq
 800879e:	1852      	addeq	r2, r2, r1
 80087a0:	6022      	streq	r2, [r4, #0]
 80087a2:	6004      	str	r4, [r0, #0]
 80087a4:	e7ec      	b.n	8008780 <_free_r+0x24>
 80087a6:	4613      	mov	r3, r2
 80087a8:	685a      	ldr	r2, [r3, #4]
 80087aa:	b10a      	cbz	r2, 80087b0 <_free_r+0x54>
 80087ac:	42a2      	cmp	r2, r4
 80087ae:	d9fa      	bls.n	80087a6 <_free_r+0x4a>
 80087b0:	6819      	ldr	r1, [r3, #0]
 80087b2:	1858      	adds	r0, r3, r1
 80087b4:	42a0      	cmp	r0, r4
 80087b6:	d10b      	bne.n	80087d0 <_free_r+0x74>
 80087b8:	6820      	ldr	r0, [r4, #0]
 80087ba:	4401      	add	r1, r0
 80087bc:	1858      	adds	r0, r3, r1
 80087be:	4282      	cmp	r2, r0
 80087c0:	6019      	str	r1, [r3, #0]
 80087c2:	d1dd      	bne.n	8008780 <_free_r+0x24>
 80087c4:	6810      	ldr	r0, [r2, #0]
 80087c6:	6852      	ldr	r2, [r2, #4]
 80087c8:	605a      	str	r2, [r3, #4]
 80087ca:	4401      	add	r1, r0
 80087cc:	6019      	str	r1, [r3, #0]
 80087ce:	e7d7      	b.n	8008780 <_free_r+0x24>
 80087d0:	d902      	bls.n	80087d8 <_free_r+0x7c>
 80087d2:	230c      	movs	r3, #12
 80087d4:	602b      	str	r3, [r5, #0]
 80087d6:	e7d3      	b.n	8008780 <_free_r+0x24>
 80087d8:	6820      	ldr	r0, [r4, #0]
 80087da:	1821      	adds	r1, r4, r0
 80087dc:	428a      	cmp	r2, r1
 80087de:	bf04      	itt	eq
 80087e0:	6811      	ldreq	r1, [r2, #0]
 80087e2:	6852      	ldreq	r2, [r2, #4]
 80087e4:	6062      	str	r2, [r4, #4]
 80087e6:	bf04      	itt	eq
 80087e8:	1809      	addeq	r1, r1, r0
 80087ea:	6021      	streq	r1, [r4, #0]
 80087ec:	605c      	str	r4, [r3, #4]
 80087ee:	e7c7      	b.n	8008780 <_free_r+0x24>
 80087f0:	bd38      	pop	{r3, r4, r5, pc}
 80087f2:	bf00      	nop
 80087f4:	20003e30 	.word	0x20003e30

080087f8 <_malloc_r>:
 80087f8:	b570      	push	{r4, r5, r6, lr}
 80087fa:	1ccd      	adds	r5, r1, #3
 80087fc:	f025 0503 	bic.w	r5, r5, #3
 8008800:	3508      	adds	r5, #8
 8008802:	2d0c      	cmp	r5, #12
 8008804:	bf38      	it	cc
 8008806:	250c      	movcc	r5, #12
 8008808:	2d00      	cmp	r5, #0
 800880a:	4606      	mov	r6, r0
 800880c:	db01      	blt.n	8008812 <_malloc_r+0x1a>
 800880e:	42a9      	cmp	r1, r5
 8008810:	d903      	bls.n	800881a <_malloc_r+0x22>
 8008812:	230c      	movs	r3, #12
 8008814:	6033      	str	r3, [r6, #0]
 8008816:	2000      	movs	r0, #0
 8008818:	bd70      	pop	{r4, r5, r6, pc}
 800881a:	f000 fa7d 	bl	8008d18 <__malloc_lock>
 800881e:	4a23      	ldr	r2, [pc, #140]	; (80088ac <_malloc_r+0xb4>)
 8008820:	6814      	ldr	r4, [r2, #0]
 8008822:	4621      	mov	r1, r4
 8008824:	b991      	cbnz	r1, 800884c <_malloc_r+0x54>
 8008826:	4c22      	ldr	r4, [pc, #136]	; (80088b0 <_malloc_r+0xb8>)
 8008828:	6823      	ldr	r3, [r4, #0]
 800882a:	b91b      	cbnz	r3, 8008834 <_malloc_r+0x3c>
 800882c:	4630      	mov	r0, r6
 800882e:	f000 f9b7 	bl	8008ba0 <_sbrk_r>
 8008832:	6020      	str	r0, [r4, #0]
 8008834:	4629      	mov	r1, r5
 8008836:	4630      	mov	r0, r6
 8008838:	f000 f9b2 	bl	8008ba0 <_sbrk_r>
 800883c:	1c43      	adds	r3, r0, #1
 800883e:	d126      	bne.n	800888e <_malloc_r+0x96>
 8008840:	230c      	movs	r3, #12
 8008842:	6033      	str	r3, [r6, #0]
 8008844:	4630      	mov	r0, r6
 8008846:	f000 fa68 	bl	8008d1a <__malloc_unlock>
 800884a:	e7e4      	b.n	8008816 <_malloc_r+0x1e>
 800884c:	680b      	ldr	r3, [r1, #0]
 800884e:	1b5b      	subs	r3, r3, r5
 8008850:	d41a      	bmi.n	8008888 <_malloc_r+0x90>
 8008852:	2b0b      	cmp	r3, #11
 8008854:	d90f      	bls.n	8008876 <_malloc_r+0x7e>
 8008856:	600b      	str	r3, [r1, #0]
 8008858:	50cd      	str	r5, [r1, r3]
 800885a:	18cc      	adds	r4, r1, r3
 800885c:	4630      	mov	r0, r6
 800885e:	f000 fa5c 	bl	8008d1a <__malloc_unlock>
 8008862:	f104 000b 	add.w	r0, r4, #11
 8008866:	1d23      	adds	r3, r4, #4
 8008868:	f020 0007 	bic.w	r0, r0, #7
 800886c:	1ac3      	subs	r3, r0, r3
 800886e:	d01b      	beq.n	80088a8 <_malloc_r+0xb0>
 8008870:	425a      	negs	r2, r3
 8008872:	50e2      	str	r2, [r4, r3]
 8008874:	bd70      	pop	{r4, r5, r6, pc}
 8008876:	428c      	cmp	r4, r1
 8008878:	bf0d      	iteet	eq
 800887a:	6863      	ldreq	r3, [r4, #4]
 800887c:	684b      	ldrne	r3, [r1, #4]
 800887e:	6063      	strne	r3, [r4, #4]
 8008880:	6013      	streq	r3, [r2, #0]
 8008882:	bf18      	it	ne
 8008884:	460c      	movne	r4, r1
 8008886:	e7e9      	b.n	800885c <_malloc_r+0x64>
 8008888:	460c      	mov	r4, r1
 800888a:	6849      	ldr	r1, [r1, #4]
 800888c:	e7ca      	b.n	8008824 <_malloc_r+0x2c>
 800888e:	1cc4      	adds	r4, r0, #3
 8008890:	f024 0403 	bic.w	r4, r4, #3
 8008894:	42a0      	cmp	r0, r4
 8008896:	d005      	beq.n	80088a4 <_malloc_r+0xac>
 8008898:	1a21      	subs	r1, r4, r0
 800889a:	4630      	mov	r0, r6
 800889c:	f000 f980 	bl	8008ba0 <_sbrk_r>
 80088a0:	3001      	adds	r0, #1
 80088a2:	d0cd      	beq.n	8008840 <_malloc_r+0x48>
 80088a4:	6025      	str	r5, [r4, #0]
 80088a6:	e7d9      	b.n	800885c <_malloc_r+0x64>
 80088a8:	bd70      	pop	{r4, r5, r6, pc}
 80088aa:	bf00      	nop
 80088ac:	20003e30 	.word	0x20003e30
 80088b0:	20003e34 	.word	0x20003e34

080088b4 <__sfputc_r>:
 80088b4:	6893      	ldr	r3, [r2, #8]
 80088b6:	3b01      	subs	r3, #1
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	b410      	push	{r4}
 80088bc:	6093      	str	r3, [r2, #8]
 80088be:	da09      	bge.n	80088d4 <__sfputc_r+0x20>
 80088c0:	6994      	ldr	r4, [r2, #24]
 80088c2:	42a3      	cmp	r3, r4
 80088c4:	db02      	blt.n	80088cc <__sfputc_r+0x18>
 80088c6:	b2cb      	uxtb	r3, r1
 80088c8:	2b0a      	cmp	r3, #10
 80088ca:	d103      	bne.n	80088d4 <__sfputc_r+0x20>
 80088cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088d0:	f7fe bb48 	b.w	8006f64 <__swbuf_r>
 80088d4:	6813      	ldr	r3, [r2, #0]
 80088d6:	1c58      	adds	r0, r3, #1
 80088d8:	6010      	str	r0, [r2, #0]
 80088da:	7019      	strb	r1, [r3, #0]
 80088dc:	b2c8      	uxtb	r0, r1
 80088de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <__sfputs_r>:
 80088e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e6:	4606      	mov	r6, r0
 80088e8:	460f      	mov	r7, r1
 80088ea:	4614      	mov	r4, r2
 80088ec:	18d5      	adds	r5, r2, r3
 80088ee:	42ac      	cmp	r4, r5
 80088f0:	d101      	bne.n	80088f6 <__sfputs_r+0x12>
 80088f2:	2000      	movs	r0, #0
 80088f4:	e007      	b.n	8008906 <__sfputs_r+0x22>
 80088f6:	463a      	mov	r2, r7
 80088f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088fc:	4630      	mov	r0, r6
 80088fe:	f7ff ffd9 	bl	80088b4 <__sfputc_r>
 8008902:	1c43      	adds	r3, r0, #1
 8008904:	d1f3      	bne.n	80088ee <__sfputs_r+0xa>
 8008906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008908 <_vfiprintf_r>:
 8008908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800890c:	b09d      	sub	sp, #116	; 0x74
 800890e:	460c      	mov	r4, r1
 8008910:	4617      	mov	r7, r2
 8008912:	9303      	str	r3, [sp, #12]
 8008914:	4606      	mov	r6, r0
 8008916:	b118      	cbz	r0, 8008920 <_vfiprintf_r+0x18>
 8008918:	6983      	ldr	r3, [r0, #24]
 800891a:	b90b      	cbnz	r3, 8008920 <_vfiprintf_r+0x18>
 800891c:	f7ff fb30 	bl	8007f80 <__sinit>
 8008920:	4b7c      	ldr	r3, [pc, #496]	; (8008b14 <_vfiprintf_r+0x20c>)
 8008922:	429c      	cmp	r4, r3
 8008924:	d157      	bne.n	80089d6 <_vfiprintf_r+0xce>
 8008926:	6874      	ldr	r4, [r6, #4]
 8008928:	89a3      	ldrh	r3, [r4, #12]
 800892a:	0718      	lsls	r0, r3, #28
 800892c:	d55d      	bpl.n	80089ea <_vfiprintf_r+0xe2>
 800892e:	6923      	ldr	r3, [r4, #16]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d05a      	beq.n	80089ea <_vfiprintf_r+0xe2>
 8008934:	2300      	movs	r3, #0
 8008936:	9309      	str	r3, [sp, #36]	; 0x24
 8008938:	2320      	movs	r3, #32
 800893a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800893e:	2330      	movs	r3, #48	; 0x30
 8008940:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008944:	f04f 0b01 	mov.w	fp, #1
 8008948:	46b8      	mov	r8, r7
 800894a:	4645      	mov	r5, r8
 800894c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008950:	2b00      	cmp	r3, #0
 8008952:	d155      	bne.n	8008a00 <_vfiprintf_r+0xf8>
 8008954:	ebb8 0a07 	subs.w	sl, r8, r7
 8008958:	d00b      	beq.n	8008972 <_vfiprintf_r+0x6a>
 800895a:	4653      	mov	r3, sl
 800895c:	463a      	mov	r2, r7
 800895e:	4621      	mov	r1, r4
 8008960:	4630      	mov	r0, r6
 8008962:	f7ff ffbf 	bl	80088e4 <__sfputs_r>
 8008966:	3001      	adds	r0, #1
 8008968:	f000 80c4 	beq.w	8008af4 <_vfiprintf_r+0x1ec>
 800896c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800896e:	4453      	add	r3, sl
 8008970:	9309      	str	r3, [sp, #36]	; 0x24
 8008972:	f898 3000 	ldrb.w	r3, [r8]
 8008976:	2b00      	cmp	r3, #0
 8008978:	f000 80bc 	beq.w	8008af4 <_vfiprintf_r+0x1ec>
 800897c:	2300      	movs	r3, #0
 800897e:	f04f 32ff 	mov.w	r2, #4294967295
 8008982:	9304      	str	r3, [sp, #16]
 8008984:	9307      	str	r3, [sp, #28]
 8008986:	9205      	str	r2, [sp, #20]
 8008988:	9306      	str	r3, [sp, #24]
 800898a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800898e:	931a      	str	r3, [sp, #104]	; 0x68
 8008990:	2205      	movs	r2, #5
 8008992:	7829      	ldrb	r1, [r5, #0]
 8008994:	4860      	ldr	r0, [pc, #384]	; (8008b18 <_vfiprintf_r+0x210>)
 8008996:	f7f7 fc83 	bl	80002a0 <memchr>
 800899a:	f105 0801 	add.w	r8, r5, #1
 800899e:	9b04      	ldr	r3, [sp, #16]
 80089a0:	2800      	cmp	r0, #0
 80089a2:	d131      	bne.n	8008a08 <_vfiprintf_r+0x100>
 80089a4:	06d9      	lsls	r1, r3, #27
 80089a6:	bf44      	itt	mi
 80089a8:	2220      	movmi	r2, #32
 80089aa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80089ae:	071a      	lsls	r2, r3, #28
 80089b0:	bf44      	itt	mi
 80089b2:	222b      	movmi	r2, #43	; 0x2b
 80089b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80089b8:	782a      	ldrb	r2, [r5, #0]
 80089ba:	2a2a      	cmp	r2, #42	; 0x2a
 80089bc:	d02c      	beq.n	8008a18 <_vfiprintf_r+0x110>
 80089be:	9a07      	ldr	r2, [sp, #28]
 80089c0:	2100      	movs	r1, #0
 80089c2:	200a      	movs	r0, #10
 80089c4:	46a8      	mov	r8, r5
 80089c6:	3501      	adds	r5, #1
 80089c8:	f898 3000 	ldrb.w	r3, [r8]
 80089cc:	3b30      	subs	r3, #48	; 0x30
 80089ce:	2b09      	cmp	r3, #9
 80089d0:	d96d      	bls.n	8008aae <_vfiprintf_r+0x1a6>
 80089d2:	b371      	cbz	r1, 8008a32 <_vfiprintf_r+0x12a>
 80089d4:	e026      	b.n	8008a24 <_vfiprintf_r+0x11c>
 80089d6:	4b51      	ldr	r3, [pc, #324]	; (8008b1c <_vfiprintf_r+0x214>)
 80089d8:	429c      	cmp	r4, r3
 80089da:	d101      	bne.n	80089e0 <_vfiprintf_r+0xd8>
 80089dc:	68b4      	ldr	r4, [r6, #8]
 80089de:	e7a3      	b.n	8008928 <_vfiprintf_r+0x20>
 80089e0:	4b4f      	ldr	r3, [pc, #316]	; (8008b20 <_vfiprintf_r+0x218>)
 80089e2:	429c      	cmp	r4, r3
 80089e4:	bf08      	it	eq
 80089e6:	68f4      	ldreq	r4, [r6, #12]
 80089e8:	e79e      	b.n	8008928 <_vfiprintf_r+0x20>
 80089ea:	4621      	mov	r1, r4
 80089ec:	4630      	mov	r0, r6
 80089ee:	f7fe fb0b 	bl	8007008 <__swsetup_r>
 80089f2:	2800      	cmp	r0, #0
 80089f4:	d09e      	beq.n	8008934 <_vfiprintf_r+0x2c>
 80089f6:	f04f 30ff 	mov.w	r0, #4294967295
 80089fa:	b01d      	add	sp, #116	; 0x74
 80089fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a00:	2b25      	cmp	r3, #37	; 0x25
 8008a02:	d0a7      	beq.n	8008954 <_vfiprintf_r+0x4c>
 8008a04:	46a8      	mov	r8, r5
 8008a06:	e7a0      	b.n	800894a <_vfiprintf_r+0x42>
 8008a08:	4a43      	ldr	r2, [pc, #268]	; (8008b18 <_vfiprintf_r+0x210>)
 8008a0a:	1a80      	subs	r0, r0, r2
 8008a0c:	fa0b f000 	lsl.w	r0, fp, r0
 8008a10:	4318      	orrs	r0, r3
 8008a12:	9004      	str	r0, [sp, #16]
 8008a14:	4645      	mov	r5, r8
 8008a16:	e7bb      	b.n	8008990 <_vfiprintf_r+0x88>
 8008a18:	9a03      	ldr	r2, [sp, #12]
 8008a1a:	1d11      	adds	r1, r2, #4
 8008a1c:	6812      	ldr	r2, [r2, #0]
 8008a1e:	9103      	str	r1, [sp, #12]
 8008a20:	2a00      	cmp	r2, #0
 8008a22:	db01      	blt.n	8008a28 <_vfiprintf_r+0x120>
 8008a24:	9207      	str	r2, [sp, #28]
 8008a26:	e004      	b.n	8008a32 <_vfiprintf_r+0x12a>
 8008a28:	4252      	negs	r2, r2
 8008a2a:	f043 0302 	orr.w	r3, r3, #2
 8008a2e:	9207      	str	r2, [sp, #28]
 8008a30:	9304      	str	r3, [sp, #16]
 8008a32:	f898 3000 	ldrb.w	r3, [r8]
 8008a36:	2b2e      	cmp	r3, #46	; 0x2e
 8008a38:	d110      	bne.n	8008a5c <_vfiprintf_r+0x154>
 8008a3a:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008a3e:	2b2a      	cmp	r3, #42	; 0x2a
 8008a40:	f108 0101 	add.w	r1, r8, #1
 8008a44:	d137      	bne.n	8008ab6 <_vfiprintf_r+0x1ae>
 8008a46:	9b03      	ldr	r3, [sp, #12]
 8008a48:	1d1a      	adds	r2, r3, #4
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	9203      	str	r2, [sp, #12]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	bfb8      	it	lt
 8008a52:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a56:	f108 0802 	add.w	r8, r8, #2
 8008a5a:	9305      	str	r3, [sp, #20]
 8008a5c:	4d31      	ldr	r5, [pc, #196]	; (8008b24 <_vfiprintf_r+0x21c>)
 8008a5e:	f898 1000 	ldrb.w	r1, [r8]
 8008a62:	2203      	movs	r2, #3
 8008a64:	4628      	mov	r0, r5
 8008a66:	f7f7 fc1b 	bl	80002a0 <memchr>
 8008a6a:	b140      	cbz	r0, 8008a7e <_vfiprintf_r+0x176>
 8008a6c:	2340      	movs	r3, #64	; 0x40
 8008a6e:	1b40      	subs	r0, r0, r5
 8008a70:	fa03 f000 	lsl.w	r0, r3, r0
 8008a74:	9b04      	ldr	r3, [sp, #16]
 8008a76:	4303      	orrs	r3, r0
 8008a78:	9304      	str	r3, [sp, #16]
 8008a7a:	f108 0801 	add.w	r8, r8, #1
 8008a7e:	f898 1000 	ldrb.w	r1, [r8]
 8008a82:	4829      	ldr	r0, [pc, #164]	; (8008b28 <_vfiprintf_r+0x220>)
 8008a84:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a88:	2206      	movs	r2, #6
 8008a8a:	f108 0701 	add.w	r7, r8, #1
 8008a8e:	f7f7 fc07 	bl	80002a0 <memchr>
 8008a92:	2800      	cmp	r0, #0
 8008a94:	d034      	beq.n	8008b00 <_vfiprintf_r+0x1f8>
 8008a96:	4b25      	ldr	r3, [pc, #148]	; (8008b2c <_vfiprintf_r+0x224>)
 8008a98:	bb03      	cbnz	r3, 8008adc <_vfiprintf_r+0x1d4>
 8008a9a:	9b03      	ldr	r3, [sp, #12]
 8008a9c:	3307      	adds	r3, #7
 8008a9e:	f023 0307 	bic.w	r3, r3, #7
 8008aa2:	3308      	adds	r3, #8
 8008aa4:	9303      	str	r3, [sp, #12]
 8008aa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aa8:	444b      	add	r3, r9
 8008aaa:	9309      	str	r3, [sp, #36]	; 0x24
 8008aac:	e74c      	b.n	8008948 <_vfiprintf_r+0x40>
 8008aae:	fb00 3202 	mla	r2, r0, r2, r3
 8008ab2:	2101      	movs	r1, #1
 8008ab4:	e786      	b.n	80089c4 <_vfiprintf_r+0xbc>
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	9305      	str	r3, [sp, #20]
 8008aba:	4618      	mov	r0, r3
 8008abc:	250a      	movs	r5, #10
 8008abe:	4688      	mov	r8, r1
 8008ac0:	3101      	adds	r1, #1
 8008ac2:	f898 2000 	ldrb.w	r2, [r8]
 8008ac6:	3a30      	subs	r2, #48	; 0x30
 8008ac8:	2a09      	cmp	r2, #9
 8008aca:	d903      	bls.n	8008ad4 <_vfiprintf_r+0x1cc>
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d0c5      	beq.n	8008a5c <_vfiprintf_r+0x154>
 8008ad0:	9005      	str	r0, [sp, #20]
 8008ad2:	e7c3      	b.n	8008a5c <_vfiprintf_r+0x154>
 8008ad4:	fb05 2000 	mla	r0, r5, r0, r2
 8008ad8:	2301      	movs	r3, #1
 8008ada:	e7f0      	b.n	8008abe <_vfiprintf_r+0x1b6>
 8008adc:	ab03      	add	r3, sp, #12
 8008ade:	9300      	str	r3, [sp, #0]
 8008ae0:	4622      	mov	r2, r4
 8008ae2:	4b13      	ldr	r3, [pc, #76]	; (8008b30 <_vfiprintf_r+0x228>)
 8008ae4:	a904      	add	r1, sp, #16
 8008ae6:	4630      	mov	r0, r6
 8008ae8:	f7fd fdac 	bl	8006644 <_printf_float>
 8008aec:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008af0:	4681      	mov	r9, r0
 8008af2:	d1d8      	bne.n	8008aa6 <_vfiprintf_r+0x19e>
 8008af4:	89a3      	ldrh	r3, [r4, #12]
 8008af6:	065b      	lsls	r3, r3, #25
 8008af8:	f53f af7d 	bmi.w	80089f6 <_vfiprintf_r+0xee>
 8008afc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008afe:	e77c      	b.n	80089fa <_vfiprintf_r+0xf2>
 8008b00:	ab03      	add	r3, sp, #12
 8008b02:	9300      	str	r3, [sp, #0]
 8008b04:	4622      	mov	r2, r4
 8008b06:	4b0a      	ldr	r3, [pc, #40]	; (8008b30 <_vfiprintf_r+0x228>)
 8008b08:	a904      	add	r1, sp, #16
 8008b0a:	4630      	mov	r0, r6
 8008b0c:	f7fe f850 	bl	8006bb0 <_printf_i>
 8008b10:	e7ec      	b.n	8008aec <_vfiprintf_r+0x1e4>
 8008b12:	bf00      	nop
 8008b14:	0801e300 	.word	0x0801e300
 8008b18:	0801e444 	.word	0x0801e444
 8008b1c:	0801e320 	.word	0x0801e320
 8008b20:	0801e2e0 	.word	0x0801e2e0
 8008b24:	0801e44a 	.word	0x0801e44a
 8008b28:	0801e44e 	.word	0x0801e44e
 8008b2c:	08006645 	.word	0x08006645
 8008b30:	080088e5 	.word	0x080088e5

08008b34 <_putc_r>:
 8008b34:	b570      	push	{r4, r5, r6, lr}
 8008b36:	460d      	mov	r5, r1
 8008b38:	4614      	mov	r4, r2
 8008b3a:	4606      	mov	r6, r0
 8008b3c:	b118      	cbz	r0, 8008b46 <_putc_r+0x12>
 8008b3e:	6983      	ldr	r3, [r0, #24]
 8008b40:	b90b      	cbnz	r3, 8008b46 <_putc_r+0x12>
 8008b42:	f7ff fa1d 	bl	8007f80 <__sinit>
 8008b46:	4b13      	ldr	r3, [pc, #76]	; (8008b94 <_putc_r+0x60>)
 8008b48:	429c      	cmp	r4, r3
 8008b4a:	d112      	bne.n	8008b72 <_putc_r+0x3e>
 8008b4c:	6874      	ldr	r4, [r6, #4]
 8008b4e:	68a3      	ldr	r3, [r4, #8]
 8008b50:	3b01      	subs	r3, #1
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	60a3      	str	r3, [r4, #8]
 8008b56:	da16      	bge.n	8008b86 <_putc_r+0x52>
 8008b58:	69a2      	ldr	r2, [r4, #24]
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	db02      	blt.n	8008b64 <_putc_r+0x30>
 8008b5e:	b2eb      	uxtb	r3, r5
 8008b60:	2b0a      	cmp	r3, #10
 8008b62:	d110      	bne.n	8008b86 <_putc_r+0x52>
 8008b64:	4622      	mov	r2, r4
 8008b66:	4629      	mov	r1, r5
 8008b68:	4630      	mov	r0, r6
 8008b6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008b6e:	f7fe b9f9 	b.w	8006f64 <__swbuf_r>
 8008b72:	4b09      	ldr	r3, [pc, #36]	; (8008b98 <_putc_r+0x64>)
 8008b74:	429c      	cmp	r4, r3
 8008b76:	d101      	bne.n	8008b7c <_putc_r+0x48>
 8008b78:	68b4      	ldr	r4, [r6, #8]
 8008b7a:	e7e8      	b.n	8008b4e <_putc_r+0x1a>
 8008b7c:	4b07      	ldr	r3, [pc, #28]	; (8008b9c <_putc_r+0x68>)
 8008b7e:	429c      	cmp	r4, r3
 8008b80:	bf08      	it	eq
 8008b82:	68f4      	ldreq	r4, [r6, #12]
 8008b84:	e7e3      	b.n	8008b4e <_putc_r+0x1a>
 8008b86:	6823      	ldr	r3, [r4, #0]
 8008b88:	1c5a      	adds	r2, r3, #1
 8008b8a:	6022      	str	r2, [r4, #0]
 8008b8c:	701d      	strb	r5, [r3, #0]
 8008b8e:	b2e8      	uxtb	r0, r5
 8008b90:	bd70      	pop	{r4, r5, r6, pc}
 8008b92:	bf00      	nop
 8008b94:	0801e300 	.word	0x0801e300
 8008b98:	0801e320 	.word	0x0801e320
 8008b9c:	0801e2e0 	.word	0x0801e2e0

08008ba0 <_sbrk_r>:
 8008ba0:	b538      	push	{r3, r4, r5, lr}
 8008ba2:	4c06      	ldr	r4, [pc, #24]	; (8008bbc <_sbrk_r+0x1c>)
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	4605      	mov	r5, r0
 8008ba8:	4608      	mov	r0, r1
 8008baa:	6023      	str	r3, [r4, #0]
 8008bac:	f001 fcec 	bl	800a588 <_sbrk>
 8008bb0:	1c43      	adds	r3, r0, #1
 8008bb2:	d102      	bne.n	8008bba <_sbrk_r+0x1a>
 8008bb4:	6823      	ldr	r3, [r4, #0]
 8008bb6:	b103      	cbz	r3, 8008bba <_sbrk_r+0x1a>
 8008bb8:	602b      	str	r3, [r5, #0]
 8008bba:	bd38      	pop	{r3, r4, r5, pc}
 8008bbc:	200041d8 	.word	0x200041d8

08008bc0 <__sread>:
 8008bc0:	b510      	push	{r4, lr}
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bc8:	f000 f8a8 	bl	8008d1c <_read_r>
 8008bcc:	2800      	cmp	r0, #0
 8008bce:	bfab      	itete	ge
 8008bd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008bd2:	89a3      	ldrhlt	r3, [r4, #12]
 8008bd4:	181b      	addge	r3, r3, r0
 8008bd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008bda:	bfac      	ite	ge
 8008bdc:	6563      	strge	r3, [r4, #84]	; 0x54
 8008bde:	81a3      	strhlt	r3, [r4, #12]
 8008be0:	bd10      	pop	{r4, pc}

08008be2 <__swrite>:
 8008be2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008be6:	461f      	mov	r7, r3
 8008be8:	898b      	ldrh	r3, [r1, #12]
 8008bea:	05db      	lsls	r3, r3, #23
 8008bec:	4605      	mov	r5, r0
 8008bee:	460c      	mov	r4, r1
 8008bf0:	4616      	mov	r6, r2
 8008bf2:	d505      	bpl.n	8008c00 <__swrite+0x1e>
 8008bf4:	2302      	movs	r3, #2
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bfc:	f000 f868 	bl	8008cd0 <_lseek_r>
 8008c00:	89a3      	ldrh	r3, [r4, #12]
 8008c02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c0a:	81a3      	strh	r3, [r4, #12]
 8008c0c:	4632      	mov	r2, r6
 8008c0e:	463b      	mov	r3, r7
 8008c10:	4628      	mov	r0, r5
 8008c12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c16:	f000 b817 	b.w	8008c48 <_write_r>

08008c1a <__sseek>:
 8008c1a:	b510      	push	{r4, lr}
 8008c1c:	460c      	mov	r4, r1
 8008c1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c22:	f000 f855 	bl	8008cd0 <_lseek_r>
 8008c26:	1c43      	adds	r3, r0, #1
 8008c28:	89a3      	ldrh	r3, [r4, #12]
 8008c2a:	bf15      	itete	ne
 8008c2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c36:	81a3      	strheq	r3, [r4, #12]
 8008c38:	bf18      	it	ne
 8008c3a:	81a3      	strhne	r3, [r4, #12]
 8008c3c:	bd10      	pop	{r4, pc}

08008c3e <__sclose>:
 8008c3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c42:	f000 b813 	b.w	8008c6c <_close_r>
	...

08008c48 <_write_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4c07      	ldr	r4, [pc, #28]	; (8008c68 <_write_r+0x20>)
 8008c4c:	4605      	mov	r5, r0
 8008c4e:	4608      	mov	r0, r1
 8008c50:	4611      	mov	r1, r2
 8008c52:	2200      	movs	r2, #0
 8008c54:	6022      	str	r2, [r4, #0]
 8008c56:	461a      	mov	r2, r3
 8008c58:	f7fb fca8 	bl	80045ac <_write>
 8008c5c:	1c43      	adds	r3, r0, #1
 8008c5e:	d102      	bne.n	8008c66 <_write_r+0x1e>
 8008c60:	6823      	ldr	r3, [r4, #0]
 8008c62:	b103      	cbz	r3, 8008c66 <_write_r+0x1e>
 8008c64:	602b      	str	r3, [r5, #0]
 8008c66:	bd38      	pop	{r3, r4, r5, pc}
 8008c68:	200041d8 	.word	0x200041d8

08008c6c <_close_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	4c06      	ldr	r4, [pc, #24]	; (8008c88 <_close_r+0x1c>)
 8008c70:	2300      	movs	r3, #0
 8008c72:	4605      	mov	r5, r0
 8008c74:	4608      	mov	r0, r1
 8008c76:	6023      	str	r3, [r4, #0]
 8008c78:	f001 fc5e 	bl	800a538 <_close>
 8008c7c:	1c43      	adds	r3, r0, #1
 8008c7e:	d102      	bne.n	8008c86 <_close_r+0x1a>
 8008c80:	6823      	ldr	r3, [r4, #0]
 8008c82:	b103      	cbz	r3, 8008c86 <_close_r+0x1a>
 8008c84:	602b      	str	r3, [r5, #0]
 8008c86:	bd38      	pop	{r3, r4, r5, pc}
 8008c88:	200041d8 	.word	0x200041d8

08008c8c <_fstat_r>:
 8008c8c:	b538      	push	{r3, r4, r5, lr}
 8008c8e:	4c07      	ldr	r4, [pc, #28]	; (8008cac <_fstat_r+0x20>)
 8008c90:	2300      	movs	r3, #0
 8008c92:	4605      	mov	r5, r0
 8008c94:	4608      	mov	r0, r1
 8008c96:	4611      	mov	r1, r2
 8008c98:	6023      	str	r3, [r4, #0]
 8008c9a:	f001 fc55 	bl	800a548 <_fstat>
 8008c9e:	1c43      	adds	r3, r0, #1
 8008ca0:	d102      	bne.n	8008ca8 <_fstat_r+0x1c>
 8008ca2:	6823      	ldr	r3, [r4, #0]
 8008ca4:	b103      	cbz	r3, 8008ca8 <_fstat_r+0x1c>
 8008ca6:	602b      	str	r3, [r5, #0]
 8008ca8:	bd38      	pop	{r3, r4, r5, pc}
 8008caa:	bf00      	nop
 8008cac:	200041d8 	.word	0x200041d8

08008cb0 <_isatty_r>:
 8008cb0:	b538      	push	{r3, r4, r5, lr}
 8008cb2:	4c06      	ldr	r4, [pc, #24]	; (8008ccc <_isatty_r+0x1c>)
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	4605      	mov	r5, r0
 8008cb8:	4608      	mov	r0, r1
 8008cba:	6023      	str	r3, [r4, #0]
 8008cbc:	f001 fc4c 	bl	800a558 <_isatty>
 8008cc0:	1c43      	adds	r3, r0, #1
 8008cc2:	d102      	bne.n	8008cca <_isatty_r+0x1a>
 8008cc4:	6823      	ldr	r3, [r4, #0]
 8008cc6:	b103      	cbz	r3, 8008cca <_isatty_r+0x1a>
 8008cc8:	602b      	str	r3, [r5, #0]
 8008cca:	bd38      	pop	{r3, r4, r5, pc}
 8008ccc:	200041d8 	.word	0x200041d8

08008cd0 <_lseek_r>:
 8008cd0:	b538      	push	{r3, r4, r5, lr}
 8008cd2:	4c07      	ldr	r4, [pc, #28]	; (8008cf0 <_lseek_r+0x20>)
 8008cd4:	4605      	mov	r5, r0
 8008cd6:	4608      	mov	r0, r1
 8008cd8:	4611      	mov	r1, r2
 8008cda:	2200      	movs	r2, #0
 8008cdc:	6022      	str	r2, [r4, #0]
 8008cde:	461a      	mov	r2, r3
 8008ce0:	f001 fc42 	bl	800a568 <_lseek>
 8008ce4:	1c43      	adds	r3, r0, #1
 8008ce6:	d102      	bne.n	8008cee <_lseek_r+0x1e>
 8008ce8:	6823      	ldr	r3, [r4, #0]
 8008cea:	b103      	cbz	r3, 8008cee <_lseek_r+0x1e>
 8008cec:	602b      	str	r3, [r5, #0]
 8008cee:	bd38      	pop	{r3, r4, r5, pc}
 8008cf0:	200041d8 	.word	0x200041d8

08008cf4 <__ascii_mbtowc>:
 8008cf4:	b082      	sub	sp, #8
 8008cf6:	b901      	cbnz	r1, 8008cfa <__ascii_mbtowc+0x6>
 8008cf8:	a901      	add	r1, sp, #4
 8008cfa:	b142      	cbz	r2, 8008d0e <__ascii_mbtowc+0x1a>
 8008cfc:	b14b      	cbz	r3, 8008d12 <__ascii_mbtowc+0x1e>
 8008cfe:	7813      	ldrb	r3, [r2, #0]
 8008d00:	600b      	str	r3, [r1, #0]
 8008d02:	7812      	ldrb	r2, [r2, #0]
 8008d04:	1c10      	adds	r0, r2, #0
 8008d06:	bf18      	it	ne
 8008d08:	2001      	movne	r0, #1
 8008d0a:	b002      	add	sp, #8
 8008d0c:	4770      	bx	lr
 8008d0e:	4610      	mov	r0, r2
 8008d10:	e7fb      	b.n	8008d0a <__ascii_mbtowc+0x16>
 8008d12:	f06f 0001 	mvn.w	r0, #1
 8008d16:	e7f8      	b.n	8008d0a <__ascii_mbtowc+0x16>

08008d18 <__malloc_lock>:
 8008d18:	4770      	bx	lr

08008d1a <__malloc_unlock>:
 8008d1a:	4770      	bx	lr

08008d1c <_read_r>:
 8008d1c:	b538      	push	{r3, r4, r5, lr}
 8008d1e:	4c07      	ldr	r4, [pc, #28]	; (8008d3c <_read_r+0x20>)
 8008d20:	4605      	mov	r5, r0
 8008d22:	4608      	mov	r0, r1
 8008d24:	4611      	mov	r1, r2
 8008d26:	2200      	movs	r2, #0
 8008d28:	6022      	str	r2, [r4, #0]
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	f001 fc24 	bl	800a578 <_read>
 8008d30:	1c43      	adds	r3, r0, #1
 8008d32:	d102      	bne.n	8008d3a <_read_r+0x1e>
 8008d34:	6823      	ldr	r3, [r4, #0]
 8008d36:	b103      	cbz	r3, 8008d3a <_read_r+0x1e>
 8008d38:	602b      	str	r3, [r5, #0]
 8008d3a:	bd38      	pop	{r3, r4, r5, pc}
 8008d3c:	200041d8 	.word	0x200041d8

08008d40 <__ascii_wctomb>:
 8008d40:	b149      	cbz	r1, 8008d56 <__ascii_wctomb+0x16>
 8008d42:	2aff      	cmp	r2, #255	; 0xff
 8008d44:	bf85      	ittet	hi
 8008d46:	238a      	movhi	r3, #138	; 0x8a
 8008d48:	6003      	strhi	r3, [r0, #0]
 8008d4a:	700a      	strbls	r2, [r1, #0]
 8008d4c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008d50:	bf98      	it	ls
 8008d52:	2001      	movls	r0, #1
 8008d54:	4770      	bx	lr
 8008d56:	4608      	mov	r0, r1
 8008d58:	4770      	bx	lr
	...

08008d5c <log10>:
 8008d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d5e:	ed2d 8b02 	vpush	{d8}
 8008d62:	b08b      	sub	sp, #44	; 0x2c
 8008d64:	ec55 4b10 	vmov	r4, r5, d0
 8008d68:	f000 fa42 	bl	80091f0 <__ieee754_log10>
 8008d6c:	4b36      	ldr	r3, [pc, #216]	; (8008e48 <log10+0xec>)
 8008d6e:	eeb0 8a40 	vmov.f32	s16, s0
 8008d72:	eef0 8a60 	vmov.f32	s17, s1
 8008d76:	f993 6000 	ldrsb.w	r6, [r3]
 8008d7a:	1c73      	adds	r3, r6, #1
 8008d7c:	d05c      	beq.n	8008e38 <log10+0xdc>
 8008d7e:	4622      	mov	r2, r4
 8008d80:	462b      	mov	r3, r5
 8008d82:	4620      	mov	r0, r4
 8008d84:	4629      	mov	r1, r5
 8008d86:	f7f7 ff2d 	bl	8000be4 <__aeabi_dcmpun>
 8008d8a:	4607      	mov	r7, r0
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	d153      	bne.n	8008e38 <log10+0xdc>
 8008d90:	2200      	movs	r2, #0
 8008d92:	2300      	movs	r3, #0
 8008d94:	4620      	mov	r0, r4
 8008d96:	4629      	mov	r1, r5
 8008d98:	f7f7 ff06 	bl	8000ba8 <__aeabi_dcmple>
 8008d9c:	2800      	cmp	r0, #0
 8008d9e:	d04b      	beq.n	8008e38 <log10+0xdc>
 8008da0:	4b2a      	ldr	r3, [pc, #168]	; (8008e4c <log10+0xf0>)
 8008da2:	9301      	str	r3, [sp, #4]
 8008da4:	9708      	str	r7, [sp, #32]
 8008da6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008daa:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8008dae:	b9a6      	cbnz	r6, 8008dda <log10+0x7e>
 8008db0:	4b27      	ldr	r3, [pc, #156]	; (8008e50 <log10+0xf4>)
 8008db2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008db6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008dba:	4620      	mov	r0, r4
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	4629      	mov	r1, r5
 8008dc2:	f7f7 fedd 	bl	8000b80 <__aeabi_dcmpeq>
 8008dc6:	bb40      	cbnz	r0, 8008e1a <log10+0xbe>
 8008dc8:	2301      	movs	r3, #1
 8008dca:	2e02      	cmp	r6, #2
 8008dcc:	9300      	str	r3, [sp, #0]
 8008dce:	d119      	bne.n	8008e04 <log10+0xa8>
 8008dd0:	f001 fbac 	bl	800a52c <__errno>
 8008dd4:	2321      	movs	r3, #33	; 0x21
 8008dd6:	6003      	str	r3, [r0, #0]
 8008dd8:	e019      	b.n	8008e0e <log10+0xb2>
 8008dda:	4b1e      	ldr	r3, [pc, #120]	; (8008e54 <log10+0xf8>)
 8008ddc:	2200      	movs	r2, #0
 8008dde:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008de2:	4620      	mov	r0, r4
 8008de4:	2200      	movs	r2, #0
 8008de6:	2300      	movs	r3, #0
 8008de8:	4629      	mov	r1, r5
 8008dea:	f7f7 fec9 	bl	8000b80 <__aeabi_dcmpeq>
 8008dee:	2800      	cmp	r0, #0
 8008df0:	d0ea      	beq.n	8008dc8 <log10+0x6c>
 8008df2:	2302      	movs	r3, #2
 8008df4:	429e      	cmp	r6, r3
 8008df6:	9300      	str	r3, [sp, #0]
 8008df8:	d111      	bne.n	8008e1e <log10+0xc2>
 8008dfa:	f001 fb97 	bl	800a52c <__errno>
 8008dfe:	2322      	movs	r3, #34	; 0x22
 8008e00:	6003      	str	r3, [r0, #0]
 8008e02:	e011      	b.n	8008e28 <log10+0xcc>
 8008e04:	4668      	mov	r0, sp
 8008e06:	f001 f89b 	bl	8009f40 <matherr>
 8008e0a:	2800      	cmp	r0, #0
 8008e0c:	d0e0      	beq.n	8008dd0 <log10+0x74>
 8008e0e:	4812      	ldr	r0, [pc, #72]	; (8008e58 <log10+0xfc>)
 8008e10:	f001 f89a 	bl	8009f48 <nan>
 8008e14:	ed8d 0b06 	vstr	d0, [sp, #24]
 8008e18:	e006      	b.n	8008e28 <log10+0xcc>
 8008e1a:	2302      	movs	r3, #2
 8008e1c:	9300      	str	r3, [sp, #0]
 8008e1e:	4668      	mov	r0, sp
 8008e20:	f001 f88e 	bl	8009f40 <matherr>
 8008e24:	2800      	cmp	r0, #0
 8008e26:	d0e8      	beq.n	8008dfa <log10+0x9e>
 8008e28:	9b08      	ldr	r3, [sp, #32]
 8008e2a:	b11b      	cbz	r3, 8008e34 <log10+0xd8>
 8008e2c:	f001 fb7e 	bl	800a52c <__errno>
 8008e30:	9b08      	ldr	r3, [sp, #32]
 8008e32:	6003      	str	r3, [r0, #0]
 8008e34:	ed9d 8b06 	vldr	d8, [sp, #24]
 8008e38:	eeb0 0a48 	vmov.f32	s0, s16
 8008e3c:	eef0 0a68 	vmov.f32	s1, s17
 8008e40:	b00b      	add	sp, #44	; 0x2c
 8008e42:	ecbd 8b02 	vpop	{d8}
 8008e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e48:	200001ec 	.word	0x200001ec
 8008e4c:	0801e560 	.word	0x0801e560
 8008e50:	c7efffff 	.word	0xc7efffff
 8008e54:	fff00000 	.word	0xfff00000
 8008e58:	0800a5fb 	.word	0x0800a5fb

08008e5c <pow>:
 8008e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e60:	ed2d 8b04 	vpush	{d8-d9}
 8008e64:	b08d      	sub	sp, #52	; 0x34
 8008e66:	ec57 6b10 	vmov	r6, r7, d0
 8008e6a:	ec55 4b11 	vmov	r4, r5, d1
 8008e6e:	f000 fa4f 	bl	8009310 <__ieee754_pow>
 8008e72:	4bae      	ldr	r3, [pc, #696]	; (800912c <pow+0x2d0>)
 8008e74:	eeb0 8a40 	vmov.f32	s16, s0
 8008e78:	eef0 8a60 	vmov.f32	s17, s1
 8008e7c:	f993 9000 	ldrsb.w	r9, [r3]
 8008e80:	f1b9 3fff 	cmp.w	r9, #4294967295
 8008e84:	4698      	mov	r8, r3
 8008e86:	d05f      	beq.n	8008f48 <pow+0xec>
 8008e88:	4622      	mov	r2, r4
 8008e8a:	462b      	mov	r3, r5
 8008e8c:	4620      	mov	r0, r4
 8008e8e:	4629      	mov	r1, r5
 8008e90:	f7f7 fea8 	bl	8000be4 <__aeabi_dcmpun>
 8008e94:	4683      	mov	fp, r0
 8008e96:	2800      	cmp	r0, #0
 8008e98:	d156      	bne.n	8008f48 <pow+0xec>
 8008e9a:	4632      	mov	r2, r6
 8008e9c:	463b      	mov	r3, r7
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	4639      	mov	r1, r7
 8008ea2:	f7f7 fe9f 	bl	8000be4 <__aeabi_dcmpun>
 8008ea6:	9001      	str	r0, [sp, #4]
 8008ea8:	b1e8      	cbz	r0, 8008ee6 <pow+0x8a>
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2300      	movs	r3, #0
 8008eae:	4620      	mov	r0, r4
 8008eb0:	4629      	mov	r1, r5
 8008eb2:	f7f7 fe65 	bl	8000b80 <__aeabi_dcmpeq>
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d046      	beq.n	8008f48 <pow+0xec>
 8008eba:	2301      	movs	r3, #1
 8008ebc:	9302      	str	r3, [sp, #8]
 8008ebe:	4b9c      	ldr	r3, [pc, #624]	; (8009130 <pow+0x2d4>)
 8008ec0:	9303      	str	r3, [sp, #12]
 8008ec2:	4b9c      	ldr	r3, [pc, #624]	; (8009134 <pow+0x2d8>)
 8008ec4:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f1b9 0f02 	cmp.w	r9, #2
 8008ece:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008ed2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008ed6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008eda:	d033      	beq.n	8008f44 <pow+0xe8>
 8008edc:	a802      	add	r0, sp, #8
 8008ede:	f001 f82f 	bl	8009f40 <matherr>
 8008ee2:	bb48      	cbnz	r0, 8008f38 <pow+0xdc>
 8008ee4:	e05e      	b.n	8008fa4 <pow+0x148>
 8008ee6:	f04f 0a00 	mov.w	sl, #0
 8008eea:	f04f 0b00 	mov.w	fp, #0
 8008eee:	4652      	mov	r2, sl
 8008ef0:	465b      	mov	r3, fp
 8008ef2:	4630      	mov	r0, r6
 8008ef4:	4639      	mov	r1, r7
 8008ef6:	f7f7 fe43 	bl	8000b80 <__aeabi_dcmpeq>
 8008efa:	ec4b ab19 	vmov	d9, sl, fp
 8008efe:	2800      	cmp	r0, #0
 8008f00:	d055      	beq.n	8008fae <pow+0x152>
 8008f02:	4652      	mov	r2, sl
 8008f04:	465b      	mov	r3, fp
 8008f06:	4620      	mov	r0, r4
 8008f08:	4629      	mov	r1, r5
 8008f0a:	f7f7 fe39 	bl	8000b80 <__aeabi_dcmpeq>
 8008f0e:	4680      	mov	r8, r0
 8008f10:	b318      	cbz	r0, 8008f5a <pow+0xfe>
 8008f12:	2301      	movs	r3, #1
 8008f14:	9302      	str	r3, [sp, #8]
 8008f16:	4b86      	ldr	r3, [pc, #536]	; (8009130 <pow+0x2d4>)
 8008f18:	9303      	str	r3, [sp, #12]
 8008f1a:	9b01      	ldr	r3, [sp, #4]
 8008f1c:	930a      	str	r3, [sp, #40]	; 0x28
 8008f1e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008f22:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008f26:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008f2a:	f1b9 0f00 	cmp.w	r9, #0
 8008f2e:	d0d5      	beq.n	8008edc <pow+0x80>
 8008f30:	4b80      	ldr	r3, [pc, #512]	; (8009134 <pow+0x2d8>)
 8008f32:	2200      	movs	r2, #0
 8008f34:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f3a:	b11b      	cbz	r3, 8008f44 <pow+0xe8>
 8008f3c:	f001 faf6 	bl	800a52c <__errno>
 8008f40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f42:	6003      	str	r3, [r0, #0]
 8008f44:	ed9d 8b08 	vldr	d8, [sp, #32]
 8008f48:	eeb0 0a48 	vmov.f32	s0, s16
 8008f4c:	eef0 0a68 	vmov.f32	s1, s17
 8008f50:	b00d      	add	sp, #52	; 0x34
 8008f52:	ecbd 8b04 	vpop	{d8-d9}
 8008f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5a:	ec45 4b10 	vmov	d0, r4, r5
 8008f5e:	f000 ffe7 	bl	8009f30 <finite>
 8008f62:	2800      	cmp	r0, #0
 8008f64:	d0f0      	beq.n	8008f48 <pow+0xec>
 8008f66:	4652      	mov	r2, sl
 8008f68:	465b      	mov	r3, fp
 8008f6a:	4620      	mov	r0, r4
 8008f6c:	4629      	mov	r1, r5
 8008f6e:	f7f7 fe11 	bl	8000b94 <__aeabi_dcmplt>
 8008f72:	2800      	cmp	r0, #0
 8008f74:	d0e8      	beq.n	8008f48 <pow+0xec>
 8008f76:	2301      	movs	r3, #1
 8008f78:	9302      	str	r3, [sp, #8]
 8008f7a:	4b6d      	ldr	r3, [pc, #436]	; (8009130 <pow+0x2d4>)
 8008f7c:	9303      	str	r3, [sp, #12]
 8008f7e:	4b6b      	ldr	r3, [pc, #428]	; (800912c <pow+0x2d0>)
 8008f80:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8008f84:	f993 3000 	ldrsb.w	r3, [r3]
 8008f88:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008f8c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008f90:	b913      	cbnz	r3, 8008f98 <pow+0x13c>
 8008f92:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008f96:	e7a1      	b.n	8008edc <pow+0x80>
 8008f98:	4967      	ldr	r1, [pc, #412]	; (8009138 <pow+0x2dc>)
 8008f9a:	2000      	movs	r0, #0
 8008f9c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008fa0:	2b02      	cmp	r3, #2
 8008fa2:	d19b      	bne.n	8008edc <pow+0x80>
 8008fa4:	f001 fac2 	bl	800a52c <__errno>
 8008fa8:	2321      	movs	r3, #33	; 0x21
 8008faa:	6003      	str	r3, [r0, #0]
 8008fac:	e7c4      	b.n	8008f38 <pow+0xdc>
 8008fae:	eeb0 0a48 	vmov.f32	s0, s16
 8008fb2:	eef0 0a68 	vmov.f32	s1, s17
 8008fb6:	f000 ffbb 	bl	8009f30 <finite>
 8008fba:	9001      	str	r0, [sp, #4]
 8008fbc:	2800      	cmp	r0, #0
 8008fbe:	f040 808a 	bne.w	80090d6 <pow+0x27a>
 8008fc2:	ec47 6b10 	vmov	d0, r6, r7
 8008fc6:	f000 ffb3 	bl	8009f30 <finite>
 8008fca:	2800      	cmp	r0, #0
 8008fcc:	f000 8083 	beq.w	80090d6 <pow+0x27a>
 8008fd0:	ec45 4b10 	vmov	d0, r4, r5
 8008fd4:	f000 ffac 	bl	8009f30 <finite>
 8008fd8:	2800      	cmp	r0, #0
 8008fda:	d07c      	beq.n	80090d6 <pow+0x27a>
 8008fdc:	ec53 2b18 	vmov	r2, r3, d8
 8008fe0:	ee18 0a10 	vmov	r0, s16
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	f7f7 fdfd 	bl	8000be4 <__aeabi_dcmpun>
 8008fea:	f998 9000 	ldrsb.w	r9, [r8]
 8008fee:	4b50      	ldr	r3, [pc, #320]	; (8009130 <pow+0x2d4>)
 8008ff0:	b1b0      	cbz	r0, 8009020 <pow+0x1c4>
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	9303      	str	r3, [sp, #12]
 8008ff6:	9b01      	ldr	r3, [sp, #4]
 8008ff8:	9202      	str	r2, [sp, #8]
 8008ffa:	930a      	str	r3, [sp, #40]	; 0x28
 8008ffc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009000:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009004:	f1b9 0f00 	cmp.w	r9, #0
 8009008:	d0c3      	beq.n	8008f92 <pow+0x136>
 800900a:	4652      	mov	r2, sl
 800900c:	465b      	mov	r3, fp
 800900e:	4650      	mov	r0, sl
 8009010:	4659      	mov	r1, fp
 8009012:	f7f7 fc77 	bl	8000904 <__aeabi_ddiv>
 8009016:	f1b9 0f02 	cmp.w	r9, #2
 800901a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800901e:	e7c0      	b.n	8008fa2 <pow+0x146>
 8009020:	2203      	movs	r2, #3
 8009022:	9202      	str	r2, [sp, #8]
 8009024:	9303      	str	r3, [sp, #12]
 8009026:	900a      	str	r0, [sp, #40]	; 0x28
 8009028:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800902c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009030:	f1b9 0f00 	cmp.w	r9, #0
 8009034:	d12c      	bne.n	8009090 <pow+0x234>
 8009036:	4b41      	ldr	r3, [pc, #260]	; (800913c <pow+0x2e0>)
 8009038:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800903c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009040:	4630      	mov	r0, r6
 8009042:	4652      	mov	r2, sl
 8009044:	465b      	mov	r3, fp
 8009046:	4639      	mov	r1, r7
 8009048:	f7f7 fda4 	bl	8000b94 <__aeabi_dcmplt>
 800904c:	2800      	cmp	r0, #0
 800904e:	d066      	beq.n	800911e <pow+0x2c2>
 8009050:	2200      	movs	r2, #0
 8009052:	4b3b      	ldr	r3, [pc, #236]	; (8009140 <pow+0x2e4>)
 8009054:	4620      	mov	r0, r4
 8009056:	4629      	mov	r1, r5
 8009058:	f7f7 fb2a 	bl	80006b0 <__aeabi_dmul>
 800905c:	4604      	mov	r4, r0
 800905e:	460d      	mov	r5, r1
 8009060:	ec45 4b10 	vmov	d0, r4, r5
 8009064:	f000 ff78 	bl	8009f58 <rint>
 8009068:	4620      	mov	r0, r4
 800906a:	ec53 2b10 	vmov	r2, r3, d0
 800906e:	4629      	mov	r1, r5
 8009070:	f7f7 fd86 	bl	8000b80 <__aeabi_dcmpeq>
 8009074:	b920      	cbnz	r0, 8009080 <pow+0x224>
 8009076:	4b33      	ldr	r3, [pc, #204]	; (8009144 <pow+0x2e8>)
 8009078:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800907c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009080:	f998 3000 	ldrsb.w	r3, [r8]
 8009084:	2b02      	cmp	r3, #2
 8009086:	d14a      	bne.n	800911e <pow+0x2c2>
 8009088:	f001 fa50 	bl	800a52c <__errno>
 800908c:	2322      	movs	r3, #34	; 0x22
 800908e:	e78c      	b.n	8008faa <pow+0x14e>
 8009090:	4b2d      	ldr	r3, [pc, #180]	; (8009148 <pow+0x2ec>)
 8009092:	2200      	movs	r2, #0
 8009094:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009098:	4630      	mov	r0, r6
 800909a:	4652      	mov	r2, sl
 800909c:	465b      	mov	r3, fp
 800909e:	4639      	mov	r1, r7
 80090a0:	f7f7 fd78 	bl	8000b94 <__aeabi_dcmplt>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	d0eb      	beq.n	8009080 <pow+0x224>
 80090a8:	2200      	movs	r2, #0
 80090aa:	4b25      	ldr	r3, [pc, #148]	; (8009140 <pow+0x2e4>)
 80090ac:	4620      	mov	r0, r4
 80090ae:	4629      	mov	r1, r5
 80090b0:	f7f7 fafe 	bl	80006b0 <__aeabi_dmul>
 80090b4:	4604      	mov	r4, r0
 80090b6:	460d      	mov	r5, r1
 80090b8:	ec45 4b10 	vmov	d0, r4, r5
 80090bc:	f000 ff4c 	bl	8009f58 <rint>
 80090c0:	4620      	mov	r0, r4
 80090c2:	ec53 2b10 	vmov	r2, r3, d0
 80090c6:	4629      	mov	r1, r5
 80090c8:	f7f7 fd5a 	bl	8000b80 <__aeabi_dcmpeq>
 80090cc:	2800      	cmp	r0, #0
 80090ce:	d1d7      	bne.n	8009080 <pow+0x224>
 80090d0:	2200      	movs	r2, #0
 80090d2:	4b19      	ldr	r3, [pc, #100]	; (8009138 <pow+0x2dc>)
 80090d4:	e7d2      	b.n	800907c <pow+0x220>
 80090d6:	2200      	movs	r2, #0
 80090d8:	2300      	movs	r3, #0
 80090da:	ec51 0b18 	vmov	r0, r1, d8
 80090de:	f7f7 fd4f 	bl	8000b80 <__aeabi_dcmpeq>
 80090e2:	2800      	cmp	r0, #0
 80090e4:	f43f af30 	beq.w	8008f48 <pow+0xec>
 80090e8:	ec47 6b10 	vmov	d0, r6, r7
 80090ec:	f000 ff20 	bl	8009f30 <finite>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	f43f af29 	beq.w	8008f48 <pow+0xec>
 80090f6:	ec45 4b10 	vmov	d0, r4, r5
 80090fa:	f000 ff19 	bl	8009f30 <finite>
 80090fe:	2800      	cmp	r0, #0
 8009100:	f43f af22 	beq.w	8008f48 <pow+0xec>
 8009104:	2304      	movs	r3, #4
 8009106:	9302      	str	r3, [sp, #8]
 8009108:	4b09      	ldr	r3, [pc, #36]	; (8009130 <pow+0x2d4>)
 800910a:	9303      	str	r3, [sp, #12]
 800910c:	2300      	movs	r3, #0
 800910e:	930a      	str	r3, [sp, #40]	; 0x28
 8009110:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009114:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009118:	ed8d 9b08 	vstr	d9, [sp, #32]
 800911c:	e7b0      	b.n	8009080 <pow+0x224>
 800911e:	a802      	add	r0, sp, #8
 8009120:	f000 ff0e 	bl	8009f40 <matherr>
 8009124:	2800      	cmp	r0, #0
 8009126:	f47f af07 	bne.w	8008f38 <pow+0xdc>
 800912a:	e7ad      	b.n	8009088 <pow+0x22c>
 800912c:	200001ec 	.word	0x200001ec
 8009130:	0801e566 	.word	0x0801e566
 8009134:	3ff00000 	.word	0x3ff00000
 8009138:	fff00000 	.word	0xfff00000
 800913c:	47efffff 	.word	0x47efffff
 8009140:	3fe00000 	.word	0x3fe00000
 8009144:	c7efffff 	.word	0xc7efffff
 8009148:	7ff00000 	.word	0x7ff00000

0800914c <sqrtf>:
 800914c:	b510      	push	{r4, lr}
 800914e:	ed2d 8b02 	vpush	{d8}
 8009152:	b08a      	sub	sp, #40	; 0x28
 8009154:	eeb0 8a40 	vmov.f32	s16, s0
 8009158:	f000 fe9c 	bl	8009e94 <__ieee754_sqrtf>
 800915c:	4b21      	ldr	r3, [pc, #132]	; (80091e4 <sqrtf+0x98>)
 800915e:	f993 4000 	ldrsb.w	r4, [r3]
 8009162:	1c63      	adds	r3, r4, #1
 8009164:	d02c      	beq.n	80091c0 <sqrtf+0x74>
 8009166:	eeb4 8a48 	vcmp.f32	s16, s16
 800916a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800916e:	d627      	bvs.n	80091c0 <sqrtf+0x74>
 8009170:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009178:	d522      	bpl.n	80091c0 <sqrtf+0x74>
 800917a:	2301      	movs	r3, #1
 800917c:	9300      	str	r3, [sp, #0]
 800917e:	4b1a      	ldr	r3, [pc, #104]	; (80091e8 <sqrtf+0x9c>)
 8009180:	9301      	str	r3, [sp, #4]
 8009182:	ee18 0a10 	vmov	r0, s16
 8009186:	2300      	movs	r3, #0
 8009188:	9308      	str	r3, [sp, #32]
 800918a:	f7f7 fa3d 	bl	8000608 <__aeabi_f2d>
 800918e:	2200      	movs	r2, #0
 8009190:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009194:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009198:	2300      	movs	r3, #0
 800919a:	b9ac      	cbnz	r4, 80091c8 <sqrtf+0x7c>
 800919c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80091a0:	4668      	mov	r0, sp
 80091a2:	f000 fecd 	bl	8009f40 <matherr>
 80091a6:	b1b8      	cbz	r0, 80091d8 <sqrtf+0x8c>
 80091a8:	9b08      	ldr	r3, [sp, #32]
 80091aa:	b11b      	cbz	r3, 80091b4 <sqrtf+0x68>
 80091ac:	f001 f9be 	bl	800a52c <__errno>
 80091b0:	9b08      	ldr	r3, [sp, #32]
 80091b2:	6003      	str	r3, [r0, #0]
 80091b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091b8:	f7f7 fd52 	bl	8000c60 <__aeabi_d2f>
 80091bc:	ee00 0a10 	vmov	s0, r0
 80091c0:	b00a      	add	sp, #40	; 0x28
 80091c2:	ecbd 8b02 	vpop	{d8}
 80091c6:	bd10      	pop	{r4, pc}
 80091c8:	4610      	mov	r0, r2
 80091ca:	4619      	mov	r1, r3
 80091cc:	f7f7 fb9a 	bl	8000904 <__aeabi_ddiv>
 80091d0:	2c02      	cmp	r4, #2
 80091d2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80091d6:	d1e3      	bne.n	80091a0 <sqrtf+0x54>
 80091d8:	f001 f9a8 	bl	800a52c <__errno>
 80091dc:	2321      	movs	r3, #33	; 0x21
 80091de:	6003      	str	r3, [r0, #0]
 80091e0:	e7e2      	b.n	80091a8 <sqrtf+0x5c>
 80091e2:	bf00      	nop
 80091e4:	200001ec 	.word	0x200001ec
 80091e8:	0801e56a 	.word	0x0801e56a
 80091ec:	00000000 	.word	0x00000000

080091f0 <__ieee754_log10>:
 80091f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091f4:	ec55 4b10 	vmov	r4, r5, d0
 80091f8:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 80091fc:	ee10 2a10 	vmov	r2, s0
 8009200:	462b      	mov	r3, r5
 8009202:	da30      	bge.n	8009266 <__ieee754_log10+0x76>
 8009204:	f025 4100 	bic.w	r1, r5, #2147483648	; 0x80000000
 8009208:	430a      	orrs	r2, r1
 800920a:	d10a      	bne.n	8009222 <__ieee754_log10+0x32>
 800920c:	493c      	ldr	r1, [pc, #240]	; (8009300 <__ieee754_log10+0x110>)
 800920e:	2200      	movs	r2, #0
 8009210:	2300      	movs	r3, #0
 8009212:	2000      	movs	r0, #0
 8009214:	f7f7 fb76 	bl	8000904 <__aeabi_ddiv>
 8009218:	ec41 0b10 	vmov	d0, r0, r1
 800921c:	b003      	add	sp, #12
 800921e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009222:	2d00      	cmp	r5, #0
 8009224:	da09      	bge.n	800923a <__ieee754_log10+0x4a>
 8009226:	ee10 2a10 	vmov	r2, s0
 800922a:	462b      	mov	r3, r5
 800922c:	4620      	mov	r0, r4
 800922e:	4629      	mov	r1, r5
 8009230:	f7f7 f88a 	bl	8000348 <__aeabi_dsub>
 8009234:	2200      	movs	r2, #0
 8009236:	2300      	movs	r3, #0
 8009238:	e7ec      	b.n	8009214 <__ieee754_log10+0x24>
 800923a:	2200      	movs	r2, #0
 800923c:	4b31      	ldr	r3, [pc, #196]	; (8009304 <__ieee754_log10+0x114>)
 800923e:	4629      	mov	r1, r5
 8009240:	ee10 0a10 	vmov	r0, s0
 8009244:	f7f7 fa34 	bl	80006b0 <__aeabi_dmul>
 8009248:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800924c:	4604      	mov	r4, r0
 800924e:	460d      	mov	r5, r1
 8009250:	460b      	mov	r3, r1
 8009252:	492d      	ldr	r1, [pc, #180]	; (8009308 <__ieee754_log10+0x118>)
 8009254:	428b      	cmp	r3, r1
 8009256:	dd08      	ble.n	800926a <__ieee754_log10+0x7a>
 8009258:	4622      	mov	r2, r4
 800925a:	462b      	mov	r3, r5
 800925c:	4620      	mov	r0, r4
 800925e:	4629      	mov	r1, r5
 8009260:	f7f7 f874 	bl	800034c <__adddf3>
 8009264:	e7d8      	b.n	8009218 <__ieee754_log10+0x28>
 8009266:	2200      	movs	r2, #0
 8009268:	e7f3      	b.n	8009252 <__ieee754_log10+0x62>
 800926a:	1518      	asrs	r0, r3, #20
 800926c:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8009270:	4410      	add	r0, r2
 8009272:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8009276:	4448      	add	r0, r9
 8009278:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800927c:	f7f7 f9b2 	bl	80005e4 <__aeabi_i2d>
 8009280:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8009284:	3303      	adds	r3, #3
 8009286:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800928a:	ec45 4b10 	vmov	d0, r4, r5
 800928e:	4606      	mov	r6, r0
 8009290:	460f      	mov	r7, r1
 8009292:	f000 ff65 	bl	800a160 <__ieee754_log>
 8009296:	a314      	add	r3, pc, #80	; (adr r3, 80092e8 <__ieee754_log10+0xf8>)
 8009298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929c:	4630      	mov	r0, r6
 800929e:	4639      	mov	r1, r7
 80092a0:	ed8d 0b00 	vstr	d0, [sp]
 80092a4:	f7f7 fa04 	bl	80006b0 <__aeabi_dmul>
 80092a8:	ed9d 0b00 	vldr	d0, [sp]
 80092ac:	4604      	mov	r4, r0
 80092ae:	460d      	mov	r5, r1
 80092b0:	a30f      	add	r3, pc, #60	; (adr r3, 80092f0 <__ieee754_log10+0x100>)
 80092b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b6:	ec51 0b10 	vmov	r0, r1, d0
 80092ba:	f7f7 f9f9 	bl	80006b0 <__aeabi_dmul>
 80092be:	4602      	mov	r2, r0
 80092c0:	460b      	mov	r3, r1
 80092c2:	4620      	mov	r0, r4
 80092c4:	4629      	mov	r1, r5
 80092c6:	f7f7 f841 	bl	800034c <__adddf3>
 80092ca:	a30b      	add	r3, pc, #44	; (adr r3, 80092f8 <__ieee754_log10+0x108>)
 80092cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092d0:	4604      	mov	r4, r0
 80092d2:	460d      	mov	r5, r1
 80092d4:	4630      	mov	r0, r6
 80092d6:	4639      	mov	r1, r7
 80092d8:	f7f7 f9ea 	bl	80006b0 <__aeabi_dmul>
 80092dc:	4602      	mov	r2, r0
 80092de:	460b      	mov	r3, r1
 80092e0:	4620      	mov	r0, r4
 80092e2:	4629      	mov	r1, r5
 80092e4:	e7bc      	b.n	8009260 <__ieee754_log10+0x70>
 80092e6:	bf00      	nop
 80092e8:	11f12b36 	.word	0x11f12b36
 80092ec:	3d59fef3 	.word	0x3d59fef3
 80092f0:	1526e50e 	.word	0x1526e50e
 80092f4:	3fdbcb7b 	.word	0x3fdbcb7b
 80092f8:	509f6000 	.word	0x509f6000
 80092fc:	3fd34413 	.word	0x3fd34413
 8009300:	c3500000 	.word	0xc3500000
 8009304:	43500000 	.word	0x43500000
 8009308:	7fefffff 	.word	0x7fefffff
 800930c:	00000000 	.word	0x00000000

08009310 <__ieee754_pow>:
 8009310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009314:	b091      	sub	sp, #68	; 0x44
 8009316:	ed8d 1b00 	vstr	d1, [sp]
 800931a:	e89d 0204 	ldmia.w	sp, {r2, r9}
 800931e:	ec57 6b10 	vmov	r6, r7, d0
 8009322:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009326:	ea58 0302 	orrs.w	r3, r8, r2
 800932a:	ee10 aa10 	vmov	sl, s0
 800932e:	463d      	mov	r5, r7
 8009330:	f000 84bd 	beq.w	8009cae <__ieee754_pow+0x99e>
 8009334:	4b78      	ldr	r3, [pc, #480]	; (8009518 <__ieee754_pow+0x208>)
 8009336:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800933a:	429c      	cmp	r4, r3
 800933c:	dc09      	bgt.n	8009352 <__ieee754_pow+0x42>
 800933e:	d103      	bne.n	8009348 <__ieee754_pow+0x38>
 8009340:	b93e      	cbnz	r6, 8009352 <__ieee754_pow+0x42>
 8009342:	45a0      	cmp	r8, r4
 8009344:	dc0d      	bgt.n	8009362 <__ieee754_pow+0x52>
 8009346:	e001      	b.n	800934c <__ieee754_pow+0x3c>
 8009348:	4598      	cmp	r8, r3
 800934a:	dc02      	bgt.n	8009352 <__ieee754_pow+0x42>
 800934c:	4598      	cmp	r8, r3
 800934e:	d10e      	bne.n	800936e <__ieee754_pow+0x5e>
 8009350:	b16a      	cbz	r2, 800936e <__ieee754_pow+0x5e>
 8009352:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009356:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800935a:	ea54 030a 	orrs.w	r3, r4, sl
 800935e:	f000 84a6 	beq.w	8009cae <__ieee754_pow+0x99e>
 8009362:	486e      	ldr	r0, [pc, #440]	; (800951c <__ieee754_pow+0x20c>)
 8009364:	b011      	add	sp, #68	; 0x44
 8009366:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800936a:	f000 bded 	b.w	8009f48 <nan>
 800936e:	2d00      	cmp	r5, #0
 8009370:	da53      	bge.n	800941a <__ieee754_pow+0x10a>
 8009372:	4b6b      	ldr	r3, [pc, #428]	; (8009520 <__ieee754_pow+0x210>)
 8009374:	4598      	cmp	r8, r3
 8009376:	dc4d      	bgt.n	8009414 <__ieee754_pow+0x104>
 8009378:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800937c:	4598      	cmp	r8, r3
 800937e:	dd4c      	ble.n	800941a <__ieee754_pow+0x10a>
 8009380:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009384:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009388:	2b14      	cmp	r3, #20
 800938a:	dd26      	ble.n	80093da <__ieee754_pow+0xca>
 800938c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009390:	fa22 f103 	lsr.w	r1, r2, r3
 8009394:	fa01 f303 	lsl.w	r3, r1, r3
 8009398:	429a      	cmp	r2, r3
 800939a:	d13e      	bne.n	800941a <__ieee754_pow+0x10a>
 800939c:	f001 0101 	and.w	r1, r1, #1
 80093a0:	f1c1 0b02 	rsb	fp, r1, #2
 80093a4:	2a00      	cmp	r2, #0
 80093a6:	d15b      	bne.n	8009460 <__ieee754_pow+0x150>
 80093a8:	4b5b      	ldr	r3, [pc, #364]	; (8009518 <__ieee754_pow+0x208>)
 80093aa:	4598      	cmp	r8, r3
 80093ac:	d124      	bne.n	80093f8 <__ieee754_pow+0xe8>
 80093ae:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80093b2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80093b6:	ea53 030a 	orrs.w	r3, r3, sl
 80093ba:	f000 8478 	beq.w	8009cae <__ieee754_pow+0x99e>
 80093be:	4b59      	ldr	r3, [pc, #356]	; (8009524 <__ieee754_pow+0x214>)
 80093c0:	429c      	cmp	r4, r3
 80093c2:	dd2d      	ble.n	8009420 <__ieee754_pow+0x110>
 80093c4:	f1b9 0f00 	cmp.w	r9, #0
 80093c8:	f280 8475 	bge.w	8009cb6 <__ieee754_pow+0x9a6>
 80093cc:	2000      	movs	r0, #0
 80093ce:	2100      	movs	r1, #0
 80093d0:	ec41 0b10 	vmov	d0, r0, r1
 80093d4:	b011      	add	sp, #68	; 0x44
 80093d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093da:	2a00      	cmp	r2, #0
 80093dc:	d13e      	bne.n	800945c <__ieee754_pow+0x14c>
 80093de:	f1c3 0314 	rsb	r3, r3, #20
 80093e2:	fa48 f103 	asr.w	r1, r8, r3
 80093e6:	fa01 f303 	lsl.w	r3, r1, r3
 80093ea:	4598      	cmp	r8, r3
 80093ec:	f040 846b 	bne.w	8009cc6 <__ieee754_pow+0x9b6>
 80093f0:	f001 0101 	and.w	r1, r1, #1
 80093f4:	f1c1 0b02 	rsb	fp, r1, #2
 80093f8:	4b4b      	ldr	r3, [pc, #300]	; (8009528 <__ieee754_pow+0x218>)
 80093fa:	4598      	cmp	r8, r3
 80093fc:	d118      	bne.n	8009430 <__ieee754_pow+0x120>
 80093fe:	f1b9 0f00 	cmp.w	r9, #0
 8009402:	f280 845c 	bge.w	8009cbe <__ieee754_pow+0x9ae>
 8009406:	4948      	ldr	r1, [pc, #288]	; (8009528 <__ieee754_pow+0x218>)
 8009408:	4632      	mov	r2, r6
 800940a:	463b      	mov	r3, r7
 800940c:	2000      	movs	r0, #0
 800940e:	f7f7 fa79 	bl	8000904 <__aeabi_ddiv>
 8009412:	e7dd      	b.n	80093d0 <__ieee754_pow+0xc0>
 8009414:	f04f 0b02 	mov.w	fp, #2
 8009418:	e7c4      	b.n	80093a4 <__ieee754_pow+0x94>
 800941a:	f04f 0b00 	mov.w	fp, #0
 800941e:	e7c1      	b.n	80093a4 <__ieee754_pow+0x94>
 8009420:	f1b9 0f00 	cmp.w	r9, #0
 8009424:	dad2      	bge.n	80093cc <__ieee754_pow+0xbc>
 8009426:	e89d 0009 	ldmia.w	sp, {r0, r3}
 800942a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800942e:	e7cf      	b.n	80093d0 <__ieee754_pow+0xc0>
 8009430:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009434:	d106      	bne.n	8009444 <__ieee754_pow+0x134>
 8009436:	4632      	mov	r2, r6
 8009438:	463b      	mov	r3, r7
 800943a:	4610      	mov	r0, r2
 800943c:	4619      	mov	r1, r3
 800943e:	f7f7 f937 	bl	80006b0 <__aeabi_dmul>
 8009442:	e7c5      	b.n	80093d0 <__ieee754_pow+0xc0>
 8009444:	4b39      	ldr	r3, [pc, #228]	; (800952c <__ieee754_pow+0x21c>)
 8009446:	4599      	cmp	r9, r3
 8009448:	d10a      	bne.n	8009460 <__ieee754_pow+0x150>
 800944a:	2d00      	cmp	r5, #0
 800944c:	db08      	blt.n	8009460 <__ieee754_pow+0x150>
 800944e:	ec47 6b10 	vmov	d0, r6, r7
 8009452:	b011      	add	sp, #68	; 0x44
 8009454:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009458:	f000 bc6c 	b.w	8009d34 <__ieee754_sqrt>
 800945c:	f04f 0b00 	mov.w	fp, #0
 8009460:	ec47 6b10 	vmov	d0, r6, r7
 8009464:	f000 fd5d 	bl	8009f22 <fabs>
 8009468:	ec51 0b10 	vmov	r0, r1, d0
 800946c:	f1ba 0f00 	cmp.w	sl, #0
 8009470:	d127      	bne.n	80094c2 <__ieee754_pow+0x1b2>
 8009472:	b124      	cbz	r4, 800947e <__ieee754_pow+0x16e>
 8009474:	4b2c      	ldr	r3, [pc, #176]	; (8009528 <__ieee754_pow+0x218>)
 8009476:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800947a:	429a      	cmp	r2, r3
 800947c:	d121      	bne.n	80094c2 <__ieee754_pow+0x1b2>
 800947e:	f1b9 0f00 	cmp.w	r9, #0
 8009482:	da05      	bge.n	8009490 <__ieee754_pow+0x180>
 8009484:	4602      	mov	r2, r0
 8009486:	460b      	mov	r3, r1
 8009488:	2000      	movs	r0, #0
 800948a:	4927      	ldr	r1, [pc, #156]	; (8009528 <__ieee754_pow+0x218>)
 800948c:	f7f7 fa3a 	bl	8000904 <__aeabi_ddiv>
 8009490:	2d00      	cmp	r5, #0
 8009492:	da9d      	bge.n	80093d0 <__ieee754_pow+0xc0>
 8009494:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009498:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800949c:	ea54 030b 	orrs.w	r3, r4, fp
 80094a0:	d108      	bne.n	80094b4 <__ieee754_pow+0x1a4>
 80094a2:	4602      	mov	r2, r0
 80094a4:	460b      	mov	r3, r1
 80094a6:	4610      	mov	r0, r2
 80094a8:	4619      	mov	r1, r3
 80094aa:	f7f6 ff4d 	bl	8000348 <__aeabi_dsub>
 80094ae:	4602      	mov	r2, r0
 80094b0:	460b      	mov	r3, r1
 80094b2:	e7ac      	b.n	800940e <__ieee754_pow+0xfe>
 80094b4:	f1bb 0f01 	cmp.w	fp, #1
 80094b8:	d18a      	bne.n	80093d0 <__ieee754_pow+0xc0>
 80094ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80094be:	4619      	mov	r1, r3
 80094c0:	e786      	b.n	80093d0 <__ieee754_pow+0xc0>
 80094c2:	0fed      	lsrs	r5, r5, #31
 80094c4:	1e6b      	subs	r3, r5, #1
 80094c6:	930d      	str	r3, [sp, #52]	; 0x34
 80094c8:	ea5b 0303 	orrs.w	r3, fp, r3
 80094cc:	d102      	bne.n	80094d4 <__ieee754_pow+0x1c4>
 80094ce:	4632      	mov	r2, r6
 80094d0:	463b      	mov	r3, r7
 80094d2:	e7e8      	b.n	80094a6 <__ieee754_pow+0x196>
 80094d4:	4b16      	ldr	r3, [pc, #88]	; (8009530 <__ieee754_pow+0x220>)
 80094d6:	4598      	cmp	r8, r3
 80094d8:	f340 80fe 	ble.w	80096d8 <__ieee754_pow+0x3c8>
 80094dc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80094e0:	4598      	cmp	r8, r3
 80094e2:	dd0a      	ble.n	80094fa <__ieee754_pow+0x1ea>
 80094e4:	4b0f      	ldr	r3, [pc, #60]	; (8009524 <__ieee754_pow+0x214>)
 80094e6:	429c      	cmp	r4, r3
 80094e8:	dc0d      	bgt.n	8009506 <__ieee754_pow+0x1f6>
 80094ea:	f1b9 0f00 	cmp.w	r9, #0
 80094ee:	f6bf af6d 	bge.w	80093cc <__ieee754_pow+0xbc>
 80094f2:	a307      	add	r3, pc, #28	; (adr r3, 8009510 <__ieee754_pow+0x200>)
 80094f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f8:	e79f      	b.n	800943a <__ieee754_pow+0x12a>
 80094fa:	4b0e      	ldr	r3, [pc, #56]	; (8009534 <__ieee754_pow+0x224>)
 80094fc:	429c      	cmp	r4, r3
 80094fe:	ddf4      	ble.n	80094ea <__ieee754_pow+0x1da>
 8009500:	4b09      	ldr	r3, [pc, #36]	; (8009528 <__ieee754_pow+0x218>)
 8009502:	429c      	cmp	r4, r3
 8009504:	dd18      	ble.n	8009538 <__ieee754_pow+0x228>
 8009506:	f1b9 0f00 	cmp.w	r9, #0
 800950a:	dcf2      	bgt.n	80094f2 <__ieee754_pow+0x1e2>
 800950c:	e75e      	b.n	80093cc <__ieee754_pow+0xbc>
 800950e:	bf00      	nop
 8009510:	8800759c 	.word	0x8800759c
 8009514:	7e37e43c 	.word	0x7e37e43c
 8009518:	7ff00000 	.word	0x7ff00000
 800951c:	0800a5fb 	.word	0x0800a5fb
 8009520:	433fffff 	.word	0x433fffff
 8009524:	3fefffff 	.word	0x3fefffff
 8009528:	3ff00000 	.word	0x3ff00000
 800952c:	3fe00000 	.word	0x3fe00000
 8009530:	41e00000 	.word	0x41e00000
 8009534:	3feffffe 	.word	0x3feffffe
 8009538:	2200      	movs	r2, #0
 800953a:	4b63      	ldr	r3, [pc, #396]	; (80096c8 <__ieee754_pow+0x3b8>)
 800953c:	f7f6 ff04 	bl	8000348 <__aeabi_dsub>
 8009540:	a355      	add	r3, pc, #340	; (adr r3, 8009698 <__ieee754_pow+0x388>)
 8009542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009546:	4604      	mov	r4, r0
 8009548:	460d      	mov	r5, r1
 800954a:	f7f7 f8b1 	bl	80006b0 <__aeabi_dmul>
 800954e:	a354      	add	r3, pc, #336	; (adr r3, 80096a0 <__ieee754_pow+0x390>)
 8009550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009554:	4606      	mov	r6, r0
 8009556:	460f      	mov	r7, r1
 8009558:	4620      	mov	r0, r4
 800955a:	4629      	mov	r1, r5
 800955c:	f7f7 f8a8 	bl	80006b0 <__aeabi_dmul>
 8009560:	2200      	movs	r2, #0
 8009562:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009566:	4b59      	ldr	r3, [pc, #356]	; (80096cc <__ieee754_pow+0x3bc>)
 8009568:	4620      	mov	r0, r4
 800956a:	4629      	mov	r1, r5
 800956c:	f7f7 f8a0 	bl	80006b0 <__aeabi_dmul>
 8009570:	4602      	mov	r2, r0
 8009572:	460b      	mov	r3, r1
 8009574:	a14c      	add	r1, pc, #304	; (adr r1, 80096a8 <__ieee754_pow+0x398>)
 8009576:	e9d1 0100 	ldrd	r0, r1, [r1]
 800957a:	f7f6 fee5 	bl	8000348 <__aeabi_dsub>
 800957e:	4622      	mov	r2, r4
 8009580:	462b      	mov	r3, r5
 8009582:	f7f7 f895 	bl	80006b0 <__aeabi_dmul>
 8009586:	4602      	mov	r2, r0
 8009588:	460b      	mov	r3, r1
 800958a:	2000      	movs	r0, #0
 800958c:	4950      	ldr	r1, [pc, #320]	; (80096d0 <__ieee754_pow+0x3c0>)
 800958e:	f7f6 fedb 	bl	8000348 <__aeabi_dsub>
 8009592:	4622      	mov	r2, r4
 8009594:	462b      	mov	r3, r5
 8009596:	4680      	mov	r8, r0
 8009598:	4689      	mov	r9, r1
 800959a:	4620      	mov	r0, r4
 800959c:	4629      	mov	r1, r5
 800959e:	f7f7 f887 	bl	80006b0 <__aeabi_dmul>
 80095a2:	4602      	mov	r2, r0
 80095a4:	460b      	mov	r3, r1
 80095a6:	4640      	mov	r0, r8
 80095a8:	4649      	mov	r1, r9
 80095aa:	f7f7 f881 	bl	80006b0 <__aeabi_dmul>
 80095ae:	a340      	add	r3, pc, #256	; (adr r3, 80096b0 <__ieee754_pow+0x3a0>)
 80095b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b4:	f7f7 f87c 	bl	80006b0 <__aeabi_dmul>
 80095b8:	4602      	mov	r2, r0
 80095ba:	460b      	mov	r3, r1
 80095bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095c0:	f7f6 fec2 	bl	8000348 <__aeabi_dsub>
 80095c4:	4602      	mov	r2, r0
 80095c6:	460b      	mov	r3, r1
 80095c8:	4604      	mov	r4, r0
 80095ca:	460d      	mov	r5, r1
 80095cc:	4630      	mov	r0, r6
 80095ce:	4639      	mov	r1, r7
 80095d0:	f7f6 febc 	bl	800034c <__adddf3>
 80095d4:	2000      	movs	r0, #0
 80095d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80095da:	4632      	mov	r2, r6
 80095dc:	463b      	mov	r3, r7
 80095de:	f7f6 feb3 	bl	8000348 <__aeabi_dsub>
 80095e2:	4602      	mov	r2, r0
 80095e4:	460b      	mov	r3, r1
 80095e6:	4620      	mov	r0, r4
 80095e8:	4629      	mov	r1, r5
 80095ea:	f7f6 fead 	bl	8000348 <__aeabi_dsub>
 80095ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80095f0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80095f4:	4313      	orrs	r3, r2
 80095f6:	4606      	mov	r6, r0
 80095f8:	460f      	mov	r7, r1
 80095fa:	f040 81eb 	bne.w	80099d4 <__ieee754_pow+0x6c4>
 80095fe:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80096b8 <__ieee754_pow+0x3a8>
 8009602:	e9dd 4500 	ldrd	r4, r5, [sp]
 8009606:	2400      	movs	r4, #0
 8009608:	4622      	mov	r2, r4
 800960a:	462b      	mov	r3, r5
 800960c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009610:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009614:	f7f6 fe98 	bl	8000348 <__aeabi_dsub>
 8009618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800961c:	f7f7 f848 	bl	80006b0 <__aeabi_dmul>
 8009620:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009624:	4680      	mov	r8, r0
 8009626:	4689      	mov	r9, r1
 8009628:	4630      	mov	r0, r6
 800962a:	4639      	mov	r1, r7
 800962c:	f7f7 f840 	bl	80006b0 <__aeabi_dmul>
 8009630:	4602      	mov	r2, r0
 8009632:	460b      	mov	r3, r1
 8009634:	4640      	mov	r0, r8
 8009636:	4649      	mov	r1, r9
 8009638:	f7f6 fe88 	bl	800034c <__adddf3>
 800963c:	4622      	mov	r2, r4
 800963e:	462b      	mov	r3, r5
 8009640:	4680      	mov	r8, r0
 8009642:	4689      	mov	r9, r1
 8009644:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009648:	f7f7 f832 	bl	80006b0 <__aeabi_dmul>
 800964c:	460b      	mov	r3, r1
 800964e:	4604      	mov	r4, r0
 8009650:	460d      	mov	r5, r1
 8009652:	4602      	mov	r2, r0
 8009654:	4649      	mov	r1, r9
 8009656:	4640      	mov	r0, r8
 8009658:	e9cd 4500 	strd	r4, r5, [sp]
 800965c:	f7f6 fe76 	bl	800034c <__adddf3>
 8009660:	4b1c      	ldr	r3, [pc, #112]	; (80096d4 <__ieee754_pow+0x3c4>)
 8009662:	4299      	cmp	r1, r3
 8009664:	4606      	mov	r6, r0
 8009666:	460f      	mov	r7, r1
 8009668:	468b      	mov	fp, r1
 800966a:	f340 82f7 	ble.w	8009c5c <__ieee754_pow+0x94c>
 800966e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009672:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009676:	4303      	orrs	r3, r0
 8009678:	f000 81ea 	beq.w	8009a50 <__ieee754_pow+0x740>
 800967c:	a310      	add	r3, pc, #64	; (adr r3, 80096c0 <__ieee754_pow+0x3b0>)
 800967e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009682:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009686:	f7f7 f813 	bl	80006b0 <__aeabi_dmul>
 800968a:	a30d      	add	r3, pc, #52	; (adr r3, 80096c0 <__ieee754_pow+0x3b0>)
 800968c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009690:	e6d5      	b.n	800943e <__ieee754_pow+0x12e>
 8009692:	bf00      	nop
 8009694:	f3af 8000 	nop.w
 8009698:	60000000 	.word	0x60000000
 800969c:	3ff71547 	.word	0x3ff71547
 80096a0:	f85ddf44 	.word	0xf85ddf44
 80096a4:	3e54ae0b 	.word	0x3e54ae0b
 80096a8:	55555555 	.word	0x55555555
 80096ac:	3fd55555 	.word	0x3fd55555
 80096b0:	652b82fe 	.word	0x652b82fe
 80096b4:	3ff71547 	.word	0x3ff71547
 80096b8:	00000000 	.word	0x00000000
 80096bc:	bff00000 	.word	0xbff00000
 80096c0:	8800759c 	.word	0x8800759c
 80096c4:	7e37e43c 	.word	0x7e37e43c
 80096c8:	3ff00000 	.word	0x3ff00000
 80096cc:	3fd00000 	.word	0x3fd00000
 80096d0:	3fe00000 	.word	0x3fe00000
 80096d4:	408fffff 	.word	0x408fffff
 80096d8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80096dc:	f04f 0200 	mov.w	r2, #0
 80096e0:	da05      	bge.n	80096ee <__ieee754_pow+0x3de>
 80096e2:	4bd3      	ldr	r3, [pc, #844]	; (8009a30 <__ieee754_pow+0x720>)
 80096e4:	f7f6 ffe4 	bl	80006b0 <__aeabi_dmul>
 80096e8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80096ec:	460c      	mov	r4, r1
 80096ee:	1523      	asrs	r3, r4, #20
 80096f0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80096f4:	4413      	add	r3, r2
 80096f6:	9307      	str	r3, [sp, #28]
 80096f8:	4bce      	ldr	r3, [pc, #824]	; (8009a34 <__ieee754_pow+0x724>)
 80096fa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80096fe:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009702:	429c      	cmp	r4, r3
 8009704:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009708:	dd08      	ble.n	800971c <__ieee754_pow+0x40c>
 800970a:	4bcb      	ldr	r3, [pc, #812]	; (8009a38 <__ieee754_pow+0x728>)
 800970c:	429c      	cmp	r4, r3
 800970e:	f340 815e 	ble.w	80099ce <__ieee754_pow+0x6be>
 8009712:	9b07      	ldr	r3, [sp, #28]
 8009714:	3301      	adds	r3, #1
 8009716:	9307      	str	r3, [sp, #28]
 8009718:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800971c:	f04f 0a00 	mov.w	sl, #0
 8009720:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009724:	930c      	str	r3, [sp, #48]	; 0x30
 8009726:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009728:	4bc4      	ldr	r3, [pc, #784]	; (8009a3c <__ieee754_pow+0x72c>)
 800972a:	4413      	add	r3, r2
 800972c:	ed93 7b00 	vldr	d7, [r3]
 8009730:	4629      	mov	r1, r5
 8009732:	ec53 2b17 	vmov	r2, r3, d7
 8009736:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800973a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800973e:	f7f6 fe03 	bl	8000348 <__aeabi_dsub>
 8009742:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009746:	4606      	mov	r6, r0
 8009748:	460f      	mov	r7, r1
 800974a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800974e:	f7f6 fdfd 	bl	800034c <__adddf3>
 8009752:	4602      	mov	r2, r0
 8009754:	460b      	mov	r3, r1
 8009756:	2000      	movs	r0, #0
 8009758:	49b9      	ldr	r1, [pc, #740]	; (8009a40 <__ieee754_pow+0x730>)
 800975a:	f7f7 f8d3 	bl	8000904 <__aeabi_ddiv>
 800975e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009762:	4602      	mov	r2, r0
 8009764:	460b      	mov	r3, r1
 8009766:	4630      	mov	r0, r6
 8009768:	4639      	mov	r1, r7
 800976a:	f7f6 ffa1 	bl	80006b0 <__aeabi_dmul>
 800976e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009772:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009776:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800977a:	2300      	movs	r3, #0
 800977c:	9302      	str	r3, [sp, #8]
 800977e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009782:	106d      	asrs	r5, r5, #1
 8009784:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009788:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800978c:	2200      	movs	r2, #0
 800978e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009792:	4640      	mov	r0, r8
 8009794:	4649      	mov	r1, r9
 8009796:	4614      	mov	r4, r2
 8009798:	461d      	mov	r5, r3
 800979a:	f7f6 ff89 	bl	80006b0 <__aeabi_dmul>
 800979e:	4602      	mov	r2, r0
 80097a0:	460b      	mov	r3, r1
 80097a2:	4630      	mov	r0, r6
 80097a4:	4639      	mov	r1, r7
 80097a6:	f7f6 fdcf 	bl	8000348 <__aeabi_dsub>
 80097aa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80097ae:	4606      	mov	r6, r0
 80097b0:	460f      	mov	r7, r1
 80097b2:	4620      	mov	r0, r4
 80097b4:	4629      	mov	r1, r5
 80097b6:	f7f6 fdc7 	bl	8000348 <__aeabi_dsub>
 80097ba:	4602      	mov	r2, r0
 80097bc:	460b      	mov	r3, r1
 80097be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80097c2:	f7f6 fdc1 	bl	8000348 <__aeabi_dsub>
 80097c6:	4642      	mov	r2, r8
 80097c8:	464b      	mov	r3, r9
 80097ca:	f7f6 ff71 	bl	80006b0 <__aeabi_dmul>
 80097ce:	4602      	mov	r2, r0
 80097d0:	460b      	mov	r3, r1
 80097d2:	4630      	mov	r0, r6
 80097d4:	4639      	mov	r1, r7
 80097d6:	f7f6 fdb7 	bl	8000348 <__aeabi_dsub>
 80097da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80097de:	f7f6 ff67 	bl	80006b0 <__aeabi_dmul>
 80097e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80097ea:	4610      	mov	r0, r2
 80097ec:	4619      	mov	r1, r3
 80097ee:	f7f6 ff5f 	bl	80006b0 <__aeabi_dmul>
 80097f2:	a37b      	add	r3, pc, #492	; (adr r3, 80099e0 <__ieee754_pow+0x6d0>)
 80097f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f8:	4604      	mov	r4, r0
 80097fa:	460d      	mov	r5, r1
 80097fc:	f7f6 ff58 	bl	80006b0 <__aeabi_dmul>
 8009800:	a379      	add	r3, pc, #484	; (adr r3, 80099e8 <__ieee754_pow+0x6d8>)
 8009802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009806:	f7f6 fda1 	bl	800034c <__adddf3>
 800980a:	4622      	mov	r2, r4
 800980c:	462b      	mov	r3, r5
 800980e:	f7f6 ff4f 	bl	80006b0 <__aeabi_dmul>
 8009812:	a377      	add	r3, pc, #476	; (adr r3, 80099f0 <__ieee754_pow+0x6e0>)
 8009814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009818:	f7f6 fd98 	bl	800034c <__adddf3>
 800981c:	4622      	mov	r2, r4
 800981e:	462b      	mov	r3, r5
 8009820:	f7f6 ff46 	bl	80006b0 <__aeabi_dmul>
 8009824:	a374      	add	r3, pc, #464	; (adr r3, 80099f8 <__ieee754_pow+0x6e8>)
 8009826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982a:	f7f6 fd8f 	bl	800034c <__adddf3>
 800982e:	4622      	mov	r2, r4
 8009830:	462b      	mov	r3, r5
 8009832:	f7f6 ff3d 	bl	80006b0 <__aeabi_dmul>
 8009836:	a372      	add	r3, pc, #456	; (adr r3, 8009a00 <__ieee754_pow+0x6f0>)
 8009838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800983c:	f7f6 fd86 	bl	800034c <__adddf3>
 8009840:	4622      	mov	r2, r4
 8009842:	462b      	mov	r3, r5
 8009844:	f7f6 ff34 	bl	80006b0 <__aeabi_dmul>
 8009848:	a36f      	add	r3, pc, #444	; (adr r3, 8009a08 <__ieee754_pow+0x6f8>)
 800984a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984e:	f7f6 fd7d 	bl	800034c <__adddf3>
 8009852:	4622      	mov	r2, r4
 8009854:	4606      	mov	r6, r0
 8009856:	460f      	mov	r7, r1
 8009858:	462b      	mov	r3, r5
 800985a:	4620      	mov	r0, r4
 800985c:	4629      	mov	r1, r5
 800985e:	f7f6 ff27 	bl	80006b0 <__aeabi_dmul>
 8009862:	4602      	mov	r2, r0
 8009864:	460b      	mov	r3, r1
 8009866:	4630      	mov	r0, r6
 8009868:	4639      	mov	r1, r7
 800986a:	f7f6 ff21 	bl	80006b0 <__aeabi_dmul>
 800986e:	4642      	mov	r2, r8
 8009870:	4604      	mov	r4, r0
 8009872:	460d      	mov	r5, r1
 8009874:	464b      	mov	r3, r9
 8009876:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800987a:	f7f6 fd67 	bl	800034c <__adddf3>
 800987e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009882:	f7f6 ff15 	bl	80006b0 <__aeabi_dmul>
 8009886:	4622      	mov	r2, r4
 8009888:	462b      	mov	r3, r5
 800988a:	f7f6 fd5f 	bl	800034c <__adddf3>
 800988e:	4642      	mov	r2, r8
 8009890:	4606      	mov	r6, r0
 8009892:	460f      	mov	r7, r1
 8009894:	464b      	mov	r3, r9
 8009896:	4640      	mov	r0, r8
 8009898:	4649      	mov	r1, r9
 800989a:	f7f6 ff09 	bl	80006b0 <__aeabi_dmul>
 800989e:	2200      	movs	r2, #0
 80098a0:	4b68      	ldr	r3, [pc, #416]	; (8009a44 <__ieee754_pow+0x734>)
 80098a2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80098a6:	f7f6 fd51 	bl	800034c <__adddf3>
 80098aa:	4632      	mov	r2, r6
 80098ac:	463b      	mov	r3, r7
 80098ae:	f7f6 fd4d 	bl	800034c <__adddf3>
 80098b2:	9802      	ldr	r0, [sp, #8]
 80098b4:	460d      	mov	r5, r1
 80098b6:	4604      	mov	r4, r0
 80098b8:	4602      	mov	r2, r0
 80098ba:	460b      	mov	r3, r1
 80098bc:	4640      	mov	r0, r8
 80098be:	4649      	mov	r1, r9
 80098c0:	f7f6 fef6 	bl	80006b0 <__aeabi_dmul>
 80098c4:	2200      	movs	r2, #0
 80098c6:	4680      	mov	r8, r0
 80098c8:	4689      	mov	r9, r1
 80098ca:	4b5e      	ldr	r3, [pc, #376]	; (8009a44 <__ieee754_pow+0x734>)
 80098cc:	4620      	mov	r0, r4
 80098ce:	4629      	mov	r1, r5
 80098d0:	f7f6 fd3a 	bl	8000348 <__aeabi_dsub>
 80098d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80098d8:	f7f6 fd36 	bl	8000348 <__aeabi_dsub>
 80098dc:	4602      	mov	r2, r0
 80098de:	460b      	mov	r3, r1
 80098e0:	4630      	mov	r0, r6
 80098e2:	4639      	mov	r1, r7
 80098e4:	f7f6 fd30 	bl	8000348 <__aeabi_dsub>
 80098e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098ec:	f7f6 fee0 	bl	80006b0 <__aeabi_dmul>
 80098f0:	4622      	mov	r2, r4
 80098f2:	4606      	mov	r6, r0
 80098f4:	460f      	mov	r7, r1
 80098f6:	462b      	mov	r3, r5
 80098f8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098fc:	f7f6 fed8 	bl	80006b0 <__aeabi_dmul>
 8009900:	4602      	mov	r2, r0
 8009902:	460b      	mov	r3, r1
 8009904:	4630      	mov	r0, r6
 8009906:	4639      	mov	r1, r7
 8009908:	f7f6 fd20 	bl	800034c <__adddf3>
 800990c:	4606      	mov	r6, r0
 800990e:	460f      	mov	r7, r1
 8009910:	4602      	mov	r2, r0
 8009912:	460b      	mov	r3, r1
 8009914:	4640      	mov	r0, r8
 8009916:	4649      	mov	r1, r9
 8009918:	f7f6 fd18 	bl	800034c <__adddf3>
 800991c:	9802      	ldr	r0, [sp, #8]
 800991e:	a33c      	add	r3, pc, #240	; (adr r3, 8009a10 <__ieee754_pow+0x700>)
 8009920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009924:	4604      	mov	r4, r0
 8009926:	460d      	mov	r5, r1
 8009928:	f7f6 fec2 	bl	80006b0 <__aeabi_dmul>
 800992c:	4642      	mov	r2, r8
 800992e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009932:	464b      	mov	r3, r9
 8009934:	4620      	mov	r0, r4
 8009936:	4629      	mov	r1, r5
 8009938:	f7f6 fd06 	bl	8000348 <__aeabi_dsub>
 800993c:	4602      	mov	r2, r0
 800993e:	460b      	mov	r3, r1
 8009940:	4630      	mov	r0, r6
 8009942:	4639      	mov	r1, r7
 8009944:	f7f6 fd00 	bl	8000348 <__aeabi_dsub>
 8009948:	a333      	add	r3, pc, #204	; (adr r3, 8009a18 <__ieee754_pow+0x708>)
 800994a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994e:	f7f6 feaf 	bl	80006b0 <__aeabi_dmul>
 8009952:	a333      	add	r3, pc, #204	; (adr r3, 8009a20 <__ieee754_pow+0x710>)
 8009954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009958:	4606      	mov	r6, r0
 800995a:	460f      	mov	r7, r1
 800995c:	4620      	mov	r0, r4
 800995e:	4629      	mov	r1, r5
 8009960:	f7f6 fea6 	bl	80006b0 <__aeabi_dmul>
 8009964:	4602      	mov	r2, r0
 8009966:	460b      	mov	r3, r1
 8009968:	4630      	mov	r0, r6
 800996a:	4639      	mov	r1, r7
 800996c:	f7f6 fcee 	bl	800034c <__adddf3>
 8009970:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009972:	4b35      	ldr	r3, [pc, #212]	; (8009a48 <__ieee754_pow+0x738>)
 8009974:	4413      	add	r3, r2
 8009976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997a:	f7f6 fce7 	bl	800034c <__adddf3>
 800997e:	4604      	mov	r4, r0
 8009980:	9807      	ldr	r0, [sp, #28]
 8009982:	460d      	mov	r5, r1
 8009984:	f7f6 fe2e 	bl	80005e4 <__aeabi_i2d>
 8009988:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800998a:	4b30      	ldr	r3, [pc, #192]	; (8009a4c <__ieee754_pow+0x73c>)
 800998c:	4413      	add	r3, r2
 800998e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009992:	4606      	mov	r6, r0
 8009994:	460f      	mov	r7, r1
 8009996:	4622      	mov	r2, r4
 8009998:	462b      	mov	r3, r5
 800999a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800999e:	f7f6 fcd5 	bl	800034c <__adddf3>
 80099a2:	4642      	mov	r2, r8
 80099a4:	464b      	mov	r3, r9
 80099a6:	f7f6 fcd1 	bl	800034c <__adddf3>
 80099aa:	4632      	mov	r2, r6
 80099ac:	463b      	mov	r3, r7
 80099ae:	f7f6 fccd 	bl	800034c <__adddf3>
 80099b2:	9802      	ldr	r0, [sp, #8]
 80099b4:	4632      	mov	r2, r6
 80099b6:	463b      	mov	r3, r7
 80099b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099bc:	f7f6 fcc4 	bl	8000348 <__aeabi_dsub>
 80099c0:	4642      	mov	r2, r8
 80099c2:	464b      	mov	r3, r9
 80099c4:	f7f6 fcc0 	bl	8000348 <__aeabi_dsub>
 80099c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80099cc:	e607      	b.n	80095de <__ieee754_pow+0x2ce>
 80099ce:	f04f 0a01 	mov.w	sl, #1
 80099d2:	e6a5      	b.n	8009720 <__ieee754_pow+0x410>
 80099d4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8009a28 <__ieee754_pow+0x718>
 80099d8:	e613      	b.n	8009602 <__ieee754_pow+0x2f2>
 80099da:	bf00      	nop
 80099dc:	f3af 8000 	nop.w
 80099e0:	4a454eef 	.word	0x4a454eef
 80099e4:	3fca7e28 	.word	0x3fca7e28
 80099e8:	93c9db65 	.word	0x93c9db65
 80099ec:	3fcd864a 	.word	0x3fcd864a
 80099f0:	a91d4101 	.word	0xa91d4101
 80099f4:	3fd17460 	.word	0x3fd17460
 80099f8:	518f264d 	.word	0x518f264d
 80099fc:	3fd55555 	.word	0x3fd55555
 8009a00:	db6fabff 	.word	0xdb6fabff
 8009a04:	3fdb6db6 	.word	0x3fdb6db6
 8009a08:	33333303 	.word	0x33333303
 8009a0c:	3fe33333 	.word	0x3fe33333
 8009a10:	e0000000 	.word	0xe0000000
 8009a14:	3feec709 	.word	0x3feec709
 8009a18:	dc3a03fd 	.word	0xdc3a03fd
 8009a1c:	3feec709 	.word	0x3feec709
 8009a20:	145b01f5 	.word	0x145b01f5
 8009a24:	be3e2fe0 	.word	0xbe3e2fe0
 8009a28:	00000000 	.word	0x00000000
 8009a2c:	3ff00000 	.word	0x3ff00000
 8009a30:	43400000 	.word	0x43400000
 8009a34:	0003988e 	.word	0x0003988e
 8009a38:	000bb679 	.word	0x000bb679
 8009a3c:	0801e570 	.word	0x0801e570
 8009a40:	3ff00000 	.word	0x3ff00000
 8009a44:	40080000 	.word	0x40080000
 8009a48:	0801e590 	.word	0x0801e590
 8009a4c:	0801e580 	.word	0x0801e580
 8009a50:	a3b6      	add	r3, pc, #728	; (adr r3, 8009d2c <__ieee754_pow+0xa1c>)
 8009a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a56:	4640      	mov	r0, r8
 8009a58:	4649      	mov	r1, r9
 8009a5a:	f7f6 fc77 	bl	800034c <__adddf3>
 8009a5e:	4622      	mov	r2, r4
 8009a60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a64:	462b      	mov	r3, r5
 8009a66:	4630      	mov	r0, r6
 8009a68:	4639      	mov	r1, r7
 8009a6a:	f7f6 fc6d 	bl	8000348 <__aeabi_dsub>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	460b      	mov	r3, r1
 8009a72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a76:	f7f7 f8ab 	bl	8000bd0 <__aeabi_dcmpgt>
 8009a7a:	2800      	cmp	r0, #0
 8009a7c:	f47f adfe 	bne.w	800967c <__ieee754_pow+0x36c>
 8009a80:	4aa5      	ldr	r2, [pc, #660]	; (8009d18 <__ieee754_pow+0xa08>)
 8009a82:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009a86:	4293      	cmp	r3, r2
 8009a88:	f340 810c 	ble.w	8009ca4 <__ieee754_pow+0x994>
 8009a8c:	151b      	asrs	r3, r3, #20
 8009a8e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009a92:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009a96:	fa4a f303 	asr.w	r3, sl, r3
 8009a9a:	445b      	add	r3, fp
 8009a9c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009aa0:	4e9e      	ldr	r6, [pc, #632]	; (8009d1c <__ieee754_pow+0xa0c>)
 8009aa2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009aa6:	4116      	asrs	r6, r2
 8009aa8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009aac:	2000      	movs	r0, #0
 8009aae:	ea23 0106 	bic.w	r1, r3, r6
 8009ab2:	f1c2 0214 	rsb	r2, r2, #20
 8009ab6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009aba:	fa4a fa02 	asr.w	sl, sl, r2
 8009abe:	f1bb 0f00 	cmp.w	fp, #0
 8009ac2:	4602      	mov	r2, r0
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	4629      	mov	r1, r5
 8009aca:	bfb8      	it	lt
 8009acc:	f1ca 0a00 	rsblt	sl, sl, #0
 8009ad0:	f7f6 fc3a 	bl	8000348 <__aeabi_dsub>
 8009ad4:	e9cd 0100 	strd	r0, r1, [sp]
 8009ad8:	4642      	mov	r2, r8
 8009ada:	464b      	mov	r3, r9
 8009adc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ae0:	f7f6 fc34 	bl	800034c <__adddf3>
 8009ae4:	2000      	movs	r0, #0
 8009ae6:	a37a      	add	r3, pc, #488	; (adr r3, 8009cd0 <__ieee754_pow+0x9c0>)
 8009ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aec:	4604      	mov	r4, r0
 8009aee:	460d      	mov	r5, r1
 8009af0:	f7f6 fdde 	bl	80006b0 <__aeabi_dmul>
 8009af4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009af8:	4606      	mov	r6, r0
 8009afa:	460f      	mov	r7, r1
 8009afc:	4620      	mov	r0, r4
 8009afe:	4629      	mov	r1, r5
 8009b00:	f7f6 fc22 	bl	8000348 <__aeabi_dsub>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4640      	mov	r0, r8
 8009b0a:	4649      	mov	r1, r9
 8009b0c:	f7f6 fc1c 	bl	8000348 <__aeabi_dsub>
 8009b10:	a371      	add	r3, pc, #452	; (adr r3, 8009cd8 <__ieee754_pow+0x9c8>)
 8009b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b16:	f7f6 fdcb 	bl	80006b0 <__aeabi_dmul>
 8009b1a:	a371      	add	r3, pc, #452	; (adr r3, 8009ce0 <__ieee754_pow+0x9d0>)
 8009b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b20:	4680      	mov	r8, r0
 8009b22:	4689      	mov	r9, r1
 8009b24:	4620      	mov	r0, r4
 8009b26:	4629      	mov	r1, r5
 8009b28:	f7f6 fdc2 	bl	80006b0 <__aeabi_dmul>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	460b      	mov	r3, r1
 8009b30:	4640      	mov	r0, r8
 8009b32:	4649      	mov	r1, r9
 8009b34:	f7f6 fc0a 	bl	800034c <__adddf3>
 8009b38:	4604      	mov	r4, r0
 8009b3a:	460d      	mov	r5, r1
 8009b3c:	4602      	mov	r2, r0
 8009b3e:	460b      	mov	r3, r1
 8009b40:	4630      	mov	r0, r6
 8009b42:	4639      	mov	r1, r7
 8009b44:	f7f6 fc02 	bl	800034c <__adddf3>
 8009b48:	4632      	mov	r2, r6
 8009b4a:	463b      	mov	r3, r7
 8009b4c:	4680      	mov	r8, r0
 8009b4e:	4689      	mov	r9, r1
 8009b50:	f7f6 fbfa 	bl	8000348 <__aeabi_dsub>
 8009b54:	4602      	mov	r2, r0
 8009b56:	460b      	mov	r3, r1
 8009b58:	4620      	mov	r0, r4
 8009b5a:	4629      	mov	r1, r5
 8009b5c:	f7f6 fbf4 	bl	8000348 <__aeabi_dsub>
 8009b60:	4642      	mov	r2, r8
 8009b62:	4606      	mov	r6, r0
 8009b64:	460f      	mov	r7, r1
 8009b66:	464b      	mov	r3, r9
 8009b68:	4640      	mov	r0, r8
 8009b6a:	4649      	mov	r1, r9
 8009b6c:	f7f6 fda0 	bl	80006b0 <__aeabi_dmul>
 8009b70:	a35d      	add	r3, pc, #372	; (adr r3, 8009ce8 <__ieee754_pow+0x9d8>)
 8009b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b76:	4604      	mov	r4, r0
 8009b78:	460d      	mov	r5, r1
 8009b7a:	f7f6 fd99 	bl	80006b0 <__aeabi_dmul>
 8009b7e:	a35c      	add	r3, pc, #368	; (adr r3, 8009cf0 <__ieee754_pow+0x9e0>)
 8009b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b84:	f7f6 fbe0 	bl	8000348 <__aeabi_dsub>
 8009b88:	4622      	mov	r2, r4
 8009b8a:	462b      	mov	r3, r5
 8009b8c:	f7f6 fd90 	bl	80006b0 <__aeabi_dmul>
 8009b90:	a359      	add	r3, pc, #356	; (adr r3, 8009cf8 <__ieee754_pow+0x9e8>)
 8009b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b96:	f7f6 fbd9 	bl	800034c <__adddf3>
 8009b9a:	4622      	mov	r2, r4
 8009b9c:	462b      	mov	r3, r5
 8009b9e:	f7f6 fd87 	bl	80006b0 <__aeabi_dmul>
 8009ba2:	a357      	add	r3, pc, #348	; (adr r3, 8009d00 <__ieee754_pow+0x9f0>)
 8009ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba8:	f7f6 fbce 	bl	8000348 <__aeabi_dsub>
 8009bac:	4622      	mov	r2, r4
 8009bae:	462b      	mov	r3, r5
 8009bb0:	f7f6 fd7e 	bl	80006b0 <__aeabi_dmul>
 8009bb4:	a354      	add	r3, pc, #336	; (adr r3, 8009d08 <__ieee754_pow+0x9f8>)
 8009bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bba:	f7f6 fbc7 	bl	800034c <__adddf3>
 8009bbe:	4622      	mov	r2, r4
 8009bc0:	462b      	mov	r3, r5
 8009bc2:	f7f6 fd75 	bl	80006b0 <__aeabi_dmul>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	460b      	mov	r3, r1
 8009bca:	4640      	mov	r0, r8
 8009bcc:	4649      	mov	r1, r9
 8009bce:	f7f6 fbbb 	bl	8000348 <__aeabi_dsub>
 8009bd2:	4604      	mov	r4, r0
 8009bd4:	460d      	mov	r5, r1
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	460b      	mov	r3, r1
 8009bda:	4640      	mov	r0, r8
 8009bdc:	4649      	mov	r1, r9
 8009bde:	f7f6 fd67 	bl	80006b0 <__aeabi_dmul>
 8009be2:	2200      	movs	r2, #0
 8009be4:	e9cd 0100 	strd	r0, r1, [sp]
 8009be8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009bec:	4620      	mov	r0, r4
 8009bee:	4629      	mov	r1, r5
 8009bf0:	f7f6 fbaa 	bl	8000348 <__aeabi_dsub>
 8009bf4:	4602      	mov	r2, r0
 8009bf6:	460b      	mov	r3, r1
 8009bf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bfc:	f7f6 fe82 	bl	8000904 <__aeabi_ddiv>
 8009c00:	4632      	mov	r2, r6
 8009c02:	4604      	mov	r4, r0
 8009c04:	460d      	mov	r5, r1
 8009c06:	463b      	mov	r3, r7
 8009c08:	4640      	mov	r0, r8
 8009c0a:	4649      	mov	r1, r9
 8009c0c:	f7f6 fd50 	bl	80006b0 <__aeabi_dmul>
 8009c10:	4632      	mov	r2, r6
 8009c12:	463b      	mov	r3, r7
 8009c14:	f7f6 fb9a 	bl	800034c <__adddf3>
 8009c18:	4602      	mov	r2, r0
 8009c1a:	460b      	mov	r3, r1
 8009c1c:	4620      	mov	r0, r4
 8009c1e:	4629      	mov	r1, r5
 8009c20:	f7f6 fb92 	bl	8000348 <__aeabi_dsub>
 8009c24:	4642      	mov	r2, r8
 8009c26:	464b      	mov	r3, r9
 8009c28:	f7f6 fb8e 	bl	8000348 <__aeabi_dsub>
 8009c2c:	4602      	mov	r2, r0
 8009c2e:	460b      	mov	r3, r1
 8009c30:	2000      	movs	r0, #0
 8009c32:	493b      	ldr	r1, [pc, #236]	; (8009d20 <__ieee754_pow+0xa10>)
 8009c34:	f7f6 fb88 	bl	8000348 <__aeabi_dsub>
 8009c38:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8009c3c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009c40:	4602      	mov	r2, r0
 8009c42:	460b      	mov	r3, r1
 8009c44:	da31      	bge.n	8009caa <__ieee754_pow+0x99a>
 8009c46:	4650      	mov	r0, sl
 8009c48:	ec43 2b10 	vmov	d0, r2, r3
 8009c4c:	f000 fa0c 	bl	800a068 <scalbn>
 8009c50:	ec51 0b10 	vmov	r0, r1, d0
 8009c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c58:	f7ff bbf1 	b.w	800943e <__ieee754_pow+0x12e>
 8009c5c:	4b31      	ldr	r3, [pc, #196]	; (8009d24 <__ieee754_pow+0xa14>)
 8009c5e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009c62:	429e      	cmp	r6, r3
 8009c64:	f77f af0c 	ble.w	8009a80 <__ieee754_pow+0x770>
 8009c68:	4b2f      	ldr	r3, [pc, #188]	; (8009d28 <__ieee754_pow+0xa18>)
 8009c6a:	440b      	add	r3, r1
 8009c6c:	4303      	orrs	r3, r0
 8009c6e:	d00b      	beq.n	8009c88 <__ieee754_pow+0x978>
 8009c70:	a327      	add	r3, pc, #156	; (adr r3, 8009d10 <__ieee754_pow+0xa00>)
 8009c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c7a:	f7f6 fd19 	bl	80006b0 <__aeabi_dmul>
 8009c7e:	a324      	add	r3, pc, #144	; (adr r3, 8009d10 <__ieee754_pow+0xa00>)
 8009c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c84:	f7ff bbdb 	b.w	800943e <__ieee754_pow+0x12e>
 8009c88:	4622      	mov	r2, r4
 8009c8a:	462b      	mov	r3, r5
 8009c8c:	f7f6 fb5c 	bl	8000348 <__aeabi_dsub>
 8009c90:	4602      	mov	r2, r0
 8009c92:	460b      	mov	r3, r1
 8009c94:	4640      	mov	r0, r8
 8009c96:	4649      	mov	r1, r9
 8009c98:	f7f6 ff86 	bl	8000ba8 <__aeabi_dcmple>
 8009c9c:	2800      	cmp	r0, #0
 8009c9e:	f43f aeef 	beq.w	8009a80 <__ieee754_pow+0x770>
 8009ca2:	e7e5      	b.n	8009c70 <__ieee754_pow+0x960>
 8009ca4:	f04f 0a00 	mov.w	sl, #0
 8009ca8:	e716      	b.n	8009ad8 <__ieee754_pow+0x7c8>
 8009caa:	4621      	mov	r1, r4
 8009cac:	e7d2      	b.n	8009c54 <__ieee754_pow+0x944>
 8009cae:	2000      	movs	r0, #0
 8009cb0:	491b      	ldr	r1, [pc, #108]	; (8009d20 <__ieee754_pow+0xa10>)
 8009cb2:	f7ff bb8d 	b.w	80093d0 <__ieee754_pow+0xc0>
 8009cb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009cba:	f7ff bb89 	b.w	80093d0 <__ieee754_pow+0xc0>
 8009cbe:	4630      	mov	r0, r6
 8009cc0:	4639      	mov	r1, r7
 8009cc2:	f7ff bb85 	b.w	80093d0 <__ieee754_pow+0xc0>
 8009cc6:	4693      	mov	fp, r2
 8009cc8:	f7ff bb96 	b.w	80093f8 <__ieee754_pow+0xe8>
 8009ccc:	f3af 8000 	nop.w
 8009cd0:	00000000 	.word	0x00000000
 8009cd4:	3fe62e43 	.word	0x3fe62e43
 8009cd8:	fefa39ef 	.word	0xfefa39ef
 8009cdc:	3fe62e42 	.word	0x3fe62e42
 8009ce0:	0ca86c39 	.word	0x0ca86c39
 8009ce4:	be205c61 	.word	0xbe205c61
 8009ce8:	72bea4d0 	.word	0x72bea4d0
 8009cec:	3e663769 	.word	0x3e663769
 8009cf0:	c5d26bf1 	.word	0xc5d26bf1
 8009cf4:	3ebbbd41 	.word	0x3ebbbd41
 8009cf8:	af25de2c 	.word	0xaf25de2c
 8009cfc:	3f11566a 	.word	0x3f11566a
 8009d00:	16bebd93 	.word	0x16bebd93
 8009d04:	3f66c16c 	.word	0x3f66c16c
 8009d08:	5555553e 	.word	0x5555553e
 8009d0c:	3fc55555 	.word	0x3fc55555
 8009d10:	c2f8f359 	.word	0xc2f8f359
 8009d14:	01a56e1f 	.word	0x01a56e1f
 8009d18:	3fe00000 	.word	0x3fe00000
 8009d1c:	000fffff 	.word	0x000fffff
 8009d20:	3ff00000 	.word	0x3ff00000
 8009d24:	4090cbff 	.word	0x4090cbff
 8009d28:	3f6f3400 	.word	0x3f6f3400
 8009d2c:	652b82fe 	.word	0x652b82fe
 8009d30:	3c971547 	.word	0x3c971547

08009d34 <__ieee754_sqrt>:
 8009d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d38:	ec55 4b10 	vmov	r4, r5, d0
 8009d3c:	4e54      	ldr	r6, [pc, #336]	; (8009e90 <__ieee754_sqrt+0x15c>)
 8009d3e:	43ae      	bics	r6, r5
 8009d40:	ee10 0a10 	vmov	r0, s0
 8009d44:	462b      	mov	r3, r5
 8009d46:	462a      	mov	r2, r5
 8009d48:	4621      	mov	r1, r4
 8009d4a:	d113      	bne.n	8009d74 <__ieee754_sqrt+0x40>
 8009d4c:	ee10 2a10 	vmov	r2, s0
 8009d50:	462b      	mov	r3, r5
 8009d52:	ee10 0a10 	vmov	r0, s0
 8009d56:	4629      	mov	r1, r5
 8009d58:	f7f6 fcaa 	bl	80006b0 <__aeabi_dmul>
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	460b      	mov	r3, r1
 8009d60:	4620      	mov	r0, r4
 8009d62:	4629      	mov	r1, r5
 8009d64:	f7f6 faf2 	bl	800034c <__adddf3>
 8009d68:	4604      	mov	r4, r0
 8009d6a:	460d      	mov	r5, r1
 8009d6c:	ec45 4b10 	vmov	d0, r4, r5
 8009d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d74:	2d00      	cmp	r5, #0
 8009d76:	dc10      	bgt.n	8009d9a <__ieee754_sqrt+0x66>
 8009d78:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009d7c:	4330      	orrs	r0, r6
 8009d7e:	d0f5      	beq.n	8009d6c <__ieee754_sqrt+0x38>
 8009d80:	b15d      	cbz	r5, 8009d9a <__ieee754_sqrt+0x66>
 8009d82:	ee10 2a10 	vmov	r2, s0
 8009d86:	462b      	mov	r3, r5
 8009d88:	4620      	mov	r0, r4
 8009d8a:	4629      	mov	r1, r5
 8009d8c:	f7f6 fadc 	bl	8000348 <__aeabi_dsub>
 8009d90:	4602      	mov	r2, r0
 8009d92:	460b      	mov	r3, r1
 8009d94:	f7f6 fdb6 	bl	8000904 <__aeabi_ddiv>
 8009d98:	e7e6      	b.n	8009d68 <__ieee754_sqrt+0x34>
 8009d9a:	151b      	asrs	r3, r3, #20
 8009d9c:	d10c      	bne.n	8009db8 <__ieee754_sqrt+0x84>
 8009d9e:	2a00      	cmp	r2, #0
 8009da0:	d06d      	beq.n	8009e7e <__ieee754_sqrt+0x14a>
 8009da2:	2000      	movs	r0, #0
 8009da4:	02d6      	lsls	r6, r2, #11
 8009da6:	d56e      	bpl.n	8009e86 <__ieee754_sqrt+0x152>
 8009da8:	1e44      	subs	r4, r0, #1
 8009daa:	1b1b      	subs	r3, r3, r4
 8009dac:	f1c0 0420 	rsb	r4, r0, #32
 8009db0:	fa21 f404 	lsr.w	r4, r1, r4
 8009db4:	4322      	orrs	r2, r4
 8009db6:	4081      	lsls	r1, r0
 8009db8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009dbc:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009dc0:	07dd      	lsls	r5, r3, #31
 8009dc2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009dc6:	bf42      	ittt	mi
 8009dc8:	0052      	lslmi	r2, r2, #1
 8009dca:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8009dce:	0049      	lslmi	r1, r1, #1
 8009dd0:	1058      	asrs	r0, r3, #1
 8009dd2:	2500      	movs	r5, #0
 8009dd4:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8009dd8:	441a      	add	r2, r3
 8009dda:	0049      	lsls	r1, r1, #1
 8009ddc:	2316      	movs	r3, #22
 8009dde:	462c      	mov	r4, r5
 8009de0:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8009de4:	19a7      	adds	r7, r4, r6
 8009de6:	4297      	cmp	r7, r2
 8009de8:	bfde      	ittt	le
 8009dea:	1bd2      	suble	r2, r2, r7
 8009dec:	19bc      	addle	r4, r7, r6
 8009dee:	19ad      	addle	r5, r5, r6
 8009df0:	0052      	lsls	r2, r2, #1
 8009df2:	3b01      	subs	r3, #1
 8009df4:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8009df8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009dfc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009e00:	d1f0      	bne.n	8009de4 <__ieee754_sqrt+0xb0>
 8009e02:	f04f 0e20 	mov.w	lr, #32
 8009e06:	469c      	mov	ip, r3
 8009e08:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009e0c:	42a2      	cmp	r2, r4
 8009e0e:	eb06 070c 	add.w	r7, r6, ip
 8009e12:	dc02      	bgt.n	8009e1a <__ieee754_sqrt+0xe6>
 8009e14:	d112      	bne.n	8009e3c <__ieee754_sqrt+0x108>
 8009e16:	428f      	cmp	r7, r1
 8009e18:	d810      	bhi.n	8009e3c <__ieee754_sqrt+0x108>
 8009e1a:	2f00      	cmp	r7, #0
 8009e1c:	eb07 0c06 	add.w	ip, r7, r6
 8009e20:	da34      	bge.n	8009e8c <__ieee754_sqrt+0x158>
 8009e22:	f1bc 0f00 	cmp.w	ip, #0
 8009e26:	db31      	blt.n	8009e8c <__ieee754_sqrt+0x158>
 8009e28:	f104 0801 	add.w	r8, r4, #1
 8009e2c:	1b12      	subs	r2, r2, r4
 8009e2e:	428f      	cmp	r7, r1
 8009e30:	bf88      	it	hi
 8009e32:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8009e36:	1bc9      	subs	r1, r1, r7
 8009e38:	4433      	add	r3, r6
 8009e3a:	4644      	mov	r4, r8
 8009e3c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8009e40:	f1be 0e01 	subs.w	lr, lr, #1
 8009e44:	443a      	add	r2, r7
 8009e46:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009e4a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009e4e:	d1dd      	bne.n	8009e0c <__ieee754_sqrt+0xd8>
 8009e50:	430a      	orrs	r2, r1
 8009e52:	d006      	beq.n	8009e62 <__ieee754_sqrt+0x12e>
 8009e54:	1c5c      	adds	r4, r3, #1
 8009e56:	bf13      	iteet	ne
 8009e58:	3301      	addne	r3, #1
 8009e5a:	3501      	addeq	r5, #1
 8009e5c:	4673      	moveq	r3, lr
 8009e5e:	f023 0301 	bicne.w	r3, r3, #1
 8009e62:	106a      	asrs	r2, r5, #1
 8009e64:	085b      	lsrs	r3, r3, #1
 8009e66:	07e9      	lsls	r1, r5, #31
 8009e68:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009e6c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8009e70:	bf48      	it	mi
 8009e72:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009e76:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8009e7a:	461c      	mov	r4, r3
 8009e7c:	e776      	b.n	8009d6c <__ieee754_sqrt+0x38>
 8009e7e:	0aca      	lsrs	r2, r1, #11
 8009e80:	3b15      	subs	r3, #21
 8009e82:	0549      	lsls	r1, r1, #21
 8009e84:	e78b      	b.n	8009d9e <__ieee754_sqrt+0x6a>
 8009e86:	0052      	lsls	r2, r2, #1
 8009e88:	3001      	adds	r0, #1
 8009e8a:	e78b      	b.n	8009da4 <__ieee754_sqrt+0x70>
 8009e8c:	46a0      	mov	r8, r4
 8009e8e:	e7cd      	b.n	8009e2c <__ieee754_sqrt+0xf8>
 8009e90:	7ff00000 	.word	0x7ff00000

08009e94 <__ieee754_sqrtf>:
 8009e94:	ee10 2a10 	vmov	r2, s0
 8009e98:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8009e9c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009ea0:	b570      	push	{r4, r5, r6, lr}
 8009ea2:	d302      	bcc.n	8009eaa <__ieee754_sqrtf+0x16>
 8009ea4:	eea0 0a00 	vfma.f32	s0, s0, s0
 8009ea8:	bd70      	pop	{r4, r5, r6, pc}
 8009eaa:	b3b1      	cbz	r1, 8009f1a <__ieee754_sqrtf+0x86>
 8009eac:	2a00      	cmp	r2, #0
 8009eae:	da04      	bge.n	8009eba <__ieee754_sqrtf+0x26>
 8009eb0:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009eb4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8009eb8:	bd70      	pop	{r4, r5, r6, pc}
 8009eba:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8009ebe:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8009ec2:	d204      	bcs.n	8009ece <__ieee754_sqrtf+0x3a>
 8009ec4:	2100      	movs	r1, #0
 8009ec6:	0210      	lsls	r0, r2, #8
 8009ec8:	d528      	bpl.n	8009f1c <__ieee754_sqrtf+0x88>
 8009eca:	3901      	subs	r1, #1
 8009ecc:	1a5b      	subs	r3, r3, r1
 8009ece:	3b7f      	subs	r3, #127	; 0x7f
 8009ed0:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8009ed4:	07d9      	lsls	r1, r3, #31
 8009ed6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8009eda:	bf48      	it	mi
 8009edc:	0052      	lslmi	r2, r2, #1
 8009ede:	1059      	asrs	r1, r3, #1
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	0052      	lsls	r2, r2, #1
 8009ee4:	2419      	movs	r4, #25
 8009ee6:	461e      	mov	r6, r3
 8009ee8:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8009eec:	1835      	adds	r5, r6, r0
 8009eee:	4295      	cmp	r5, r2
 8009ef0:	bfde      	ittt	le
 8009ef2:	182e      	addle	r6, r5, r0
 8009ef4:	1b52      	suble	r2, r2, r5
 8009ef6:	181b      	addle	r3, r3, r0
 8009ef8:	3c01      	subs	r4, #1
 8009efa:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009efe:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8009f02:	d1f3      	bne.n	8009eec <__ieee754_sqrtf+0x58>
 8009f04:	b112      	cbz	r2, 8009f0c <__ieee754_sqrtf+0x78>
 8009f06:	3301      	adds	r3, #1
 8009f08:	f023 0301 	bic.w	r3, r3, #1
 8009f0c:	105b      	asrs	r3, r3, #1
 8009f0e:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 8009f12:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 8009f16:	ee00 3a10 	vmov	s0, r3
 8009f1a:	bd70      	pop	{r4, r5, r6, pc}
 8009f1c:	0052      	lsls	r2, r2, #1
 8009f1e:	3101      	adds	r1, #1
 8009f20:	e7d1      	b.n	8009ec6 <__ieee754_sqrtf+0x32>

08009f22 <fabs>:
 8009f22:	ec53 2b10 	vmov	r2, r3, d0
 8009f26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009f2a:	ec43 2b10 	vmov	d0, r2, r3
 8009f2e:	4770      	bx	lr

08009f30 <finite>:
 8009f30:	ee10 3a90 	vmov	r3, s1
 8009f34:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8009f38:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009f3c:	0fc0      	lsrs	r0, r0, #31
 8009f3e:	4770      	bx	lr

08009f40 <matherr>:
 8009f40:	2000      	movs	r0, #0
 8009f42:	4770      	bx	lr
 8009f44:	0000      	movs	r0, r0
	...

08009f48 <nan>:
 8009f48:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009f50 <nan+0x8>
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop
 8009f50:	00000000 	.word	0x00000000
 8009f54:	7ff80000 	.word	0x7ff80000

08009f58 <rint>:
 8009f58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f5a:	ec51 0b10 	vmov	r0, r1, d0
 8009f5e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8009f62:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8009f66:	2e13      	cmp	r6, #19
 8009f68:	ee10 7a10 	vmov	r7, s0
 8009f6c:	460b      	mov	r3, r1
 8009f6e:	4602      	mov	r2, r0
 8009f70:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8009f74:	dc58      	bgt.n	800a028 <rint+0xd0>
 8009f76:	2e00      	cmp	r6, #0
 8009f78:	da2b      	bge.n	8009fd2 <rint+0x7a>
 8009f7a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8009f7e:	4302      	orrs	r2, r0
 8009f80:	d023      	beq.n	8009fca <rint+0x72>
 8009f82:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8009f86:	4302      	orrs	r2, r0
 8009f88:	4251      	negs	r1, r2
 8009f8a:	4311      	orrs	r1, r2
 8009f8c:	0b09      	lsrs	r1, r1, #12
 8009f8e:	0c5b      	lsrs	r3, r3, #17
 8009f90:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 8009f94:	045b      	lsls	r3, r3, #17
 8009f96:	ea41 0703 	orr.w	r7, r1, r3
 8009f9a:	4b31      	ldr	r3, [pc, #196]	; (800a060 <rint+0x108>)
 8009f9c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009fa0:	4639      	mov	r1, r7
 8009fa2:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009fa6:	ee10 0a10 	vmov	r0, s0
 8009faa:	4632      	mov	r2, r6
 8009fac:	463b      	mov	r3, r7
 8009fae:	f7f6 f9cd 	bl	800034c <__adddf3>
 8009fb2:	e9cd 0100 	strd	r0, r1, [sp]
 8009fb6:	463b      	mov	r3, r7
 8009fb8:	4632      	mov	r2, r6
 8009fba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009fbe:	f7f6 f9c3 	bl	8000348 <__aeabi_dsub>
 8009fc2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009fc6:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 8009fca:	ec41 0b10 	vmov	d0, r0, r1
 8009fce:	b003      	add	sp, #12
 8009fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fd2:	4c24      	ldr	r4, [pc, #144]	; (800a064 <rint+0x10c>)
 8009fd4:	4134      	asrs	r4, r6
 8009fd6:	ea01 0704 	and.w	r7, r1, r4
 8009fda:	4307      	orrs	r7, r0
 8009fdc:	d0f5      	beq.n	8009fca <rint+0x72>
 8009fde:	0861      	lsrs	r1, r4, #1
 8009fe0:	ea03 0001 	and.w	r0, r3, r1
 8009fe4:	4302      	orrs	r2, r0
 8009fe6:	d00b      	beq.n	800a000 <rint+0xa8>
 8009fe8:	ea23 0101 	bic.w	r1, r3, r1
 8009fec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009ff0:	2e13      	cmp	r6, #19
 8009ff2:	fa43 f306 	asr.w	r3, r3, r6
 8009ff6:	bf0c      	ite	eq
 8009ff8:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8009ffc:	2200      	movne	r2, #0
 8009ffe:	430b      	orrs	r3, r1
 800a000:	4619      	mov	r1, r3
 800a002:	4b17      	ldr	r3, [pc, #92]	; (800a060 <rint+0x108>)
 800a004:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a008:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a00c:	4610      	mov	r0, r2
 800a00e:	462b      	mov	r3, r5
 800a010:	4622      	mov	r2, r4
 800a012:	f7f6 f99b 	bl	800034c <__adddf3>
 800a016:	e9cd 0100 	strd	r0, r1, [sp]
 800a01a:	4622      	mov	r2, r4
 800a01c:	462b      	mov	r3, r5
 800a01e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a022:	f7f6 f991 	bl	8000348 <__aeabi_dsub>
 800a026:	e7d0      	b.n	8009fca <rint+0x72>
 800a028:	2e33      	cmp	r6, #51	; 0x33
 800a02a:	dd08      	ble.n	800a03e <rint+0xe6>
 800a02c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a030:	d1cb      	bne.n	8009fca <rint+0x72>
 800a032:	ee10 2a10 	vmov	r2, s0
 800a036:	460b      	mov	r3, r1
 800a038:	f7f6 f988 	bl	800034c <__adddf3>
 800a03c:	e7c5      	b.n	8009fca <rint+0x72>
 800a03e:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800a042:	f04f 34ff 	mov.w	r4, #4294967295
 800a046:	40f4      	lsrs	r4, r6
 800a048:	4220      	tst	r0, r4
 800a04a:	d0be      	beq.n	8009fca <rint+0x72>
 800a04c:	0861      	lsrs	r1, r4, #1
 800a04e:	420f      	tst	r7, r1
 800a050:	bf1f      	itttt	ne
 800a052:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 800a056:	ea27 0101 	bicne.w	r1, r7, r1
 800a05a:	4132      	asrne	r2, r6
 800a05c:	430a      	orrne	r2, r1
 800a05e:	e7cf      	b.n	800a000 <rint+0xa8>
 800a060:	0801e5a0 	.word	0x0801e5a0
 800a064:	000fffff 	.word	0x000fffff

0800a068 <scalbn>:
 800a068:	b570      	push	{r4, r5, r6, lr}
 800a06a:	ec55 4b10 	vmov	r4, r5, d0
 800a06e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a072:	4606      	mov	r6, r0
 800a074:	462b      	mov	r3, r5
 800a076:	b9b2      	cbnz	r2, 800a0a6 <scalbn+0x3e>
 800a078:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a07c:	4323      	orrs	r3, r4
 800a07e:	d03c      	beq.n	800a0fa <scalbn+0x92>
 800a080:	2200      	movs	r2, #0
 800a082:	4b33      	ldr	r3, [pc, #204]	; (800a150 <scalbn+0xe8>)
 800a084:	4629      	mov	r1, r5
 800a086:	ee10 0a10 	vmov	r0, s0
 800a08a:	f7f6 fb11 	bl	80006b0 <__aeabi_dmul>
 800a08e:	4a31      	ldr	r2, [pc, #196]	; (800a154 <scalbn+0xec>)
 800a090:	4296      	cmp	r6, r2
 800a092:	4604      	mov	r4, r0
 800a094:	460d      	mov	r5, r1
 800a096:	460b      	mov	r3, r1
 800a098:	da13      	bge.n	800a0c2 <scalbn+0x5a>
 800a09a:	a329      	add	r3, pc, #164	; (adr r3, 800a140 <scalbn+0xd8>)
 800a09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a0:	f7f6 fb06 	bl	80006b0 <__aeabi_dmul>
 800a0a4:	e00a      	b.n	800a0bc <scalbn+0x54>
 800a0a6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a0aa:	428a      	cmp	r2, r1
 800a0ac:	d10c      	bne.n	800a0c8 <scalbn+0x60>
 800a0ae:	ee10 2a10 	vmov	r2, s0
 800a0b2:	462b      	mov	r3, r5
 800a0b4:	4620      	mov	r0, r4
 800a0b6:	4629      	mov	r1, r5
 800a0b8:	f7f6 f948 	bl	800034c <__adddf3>
 800a0bc:	4604      	mov	r4, r0
 800a0be:	460d      	mov	r5, r1
 800a0c0:	e01b      	b.n	800a0fa <scalbn+0x92>
 800a0c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a0c6:	3a36      	subs	r2, #54	; 0x36
 800a0c8:	4432      	add	r2, r6
 800a0ca:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a0ce:	428a      	cmp	r2, r1
 800a0d0:	dd0b      	ble.n	800a0ea <scalbn+0x82>
 800a0d2:	ec45 4b11 	vmov	d1, r4, r5
 800a0d6:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800a148 <scalbn+0xe0>
 800a0da:	f000 fa19 	bl	800a510 <copysign>
 800a0de:	a31a      	add	r3, pc, #104	; (adr r3, 800a148 <scalbn+0xe0>)
 800a0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e4:	ec51 0b10 	vmov	r0, r1, d0
 800a0e8:	e7da      	b.n	800a0a0 <scalbn+0x38>
 800a0ea:	2a00      	cmp	r2, #0
 800a0ec:	dd08      	ble.n	800a100 <scalbn+0x98>
 800a0ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a0f2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a0f6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a0fa:	ec45 4b10 	vmov	d0, r4, r5
 800a0fe:	bd70      	pop	{r4, r5, r6, pc}
 800a100:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a104:	da0d      	bge.n	800a122 <scalbn+0xba>
 800a106:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a10a:	429e      	cmp	r6, r3
 800a10c:	ec45 4b11 	vmov	d1, r4, r5
 800a110:	dce1      	bgt.n	800a0d6 <scalbn+0x6e>
 800a112:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800a140 <scalbn+0xd8>
 800a116:	f000 f9fb 	bl	800a510 <copysign>
 800a11a:	a309      	add	r3, pc, #36	; (adr r3, 800a140 <scalbn+0xd8>)
 800a11c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a120:	e7e0      	b.n	800a0e4 <scalbn+0x7c>
 800a122:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a126:	3236      	adds	r2, #54	; 0x36
 800a128:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a12c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a130:	4620      	mov	r0, r4
 800a132:	4629      	mov	r1, r5
 800a134:	2200      	movs	r2, #0
 800a136:	4b08      	ldr	r3, [pc, #32]	; (800a158 <scalbn+0xf0>)
 800a138:	e7b2      	b.n	800a0a0 <scalbn+0x38>
 800a13a:	bf00      	nop
 800a13c:	f3af 8000 	nop.w
 800a140:	c2f8f359 	.word	0xc2f8f359
 800a144:	01a56e1f 	.word	0x01a56e1f
 800a148:	8800759c 	.word	0x8800759c
 800a14c:	7e37e43c 	.word	0x7e37e43c
 800a150:	43500000 	.word	0x43500000
 800a154:	ffff3cb0 	.word	0xffff3cb0
 800a158:	3c900000 	.word	0x3c900000
 800a15c:	00000000 	.word	0x00000000

0800a160 <__ieee754_log>:
 800a160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a164:	ec51 0b10 	vmov	r0, r1, d0
 800a168:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a16c:	b087      	sub	sp, #28
 800a16e:	ee10 3a10 	vmov	r3, s0
 800a172:	460d      	mov	r5, r1
 800a174:	da27      	bge.n	800a1c6 <__ieee754_log+0x66>
 800a176:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a17a:	4313      	orrs	r3, r2
 800a17c:	d10a      	bne.n	800a194 <__ieee754_log+0x34>
 800a17e:	49cc      	ldr	r1, [pc, #816]	; (800a4b0 <__ieee754_log+0x350>)
 800a180:	2200      	movs	r2, #0
 800a182:	2300      	movs	r3, #0
 800a184:	2000      	movs	r0, #0
 800a186:	f7f6 fbbd 	bl	8000904 <__aeabi_ddiv>
 800a18a:	ec41 0b10 	vmov	d0, r0, r1
 800a18e:	b007      	add	sp, #28
 800a190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a194:	2900      	cmp	r1, #0
 800a196:	da07      	bge.n	800a1a8 <__ieee754_log+0x48>
 800a198:	ee10 2a10 	vmov	r2, s0
 800a19c:	460b      	mov	r3, r1
 800a19e:	f7f6 f8d3 	bl	8000348 <__aeabi_dsub>
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	e7ee      	b.n	800a186 <__ieee754_log+0x26>
 800a1a8:	4bc2      	ldr	r3, [pc, #776]	; (800a4b4 <__ieee754_log+0x354>)
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	f7f6 fa80 	bl	80006b0 <__aeabi_dmul>
 800a1b0:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800a1b4:	460d      	mov	r5, r1
 800a1b6:	4ac0      	ldr	r2, [pc, #768]	; (800a4b8 <__ieee754_log+0x358>)
 800a1b8:	4295      	cmp	r5, r2
 800a1ba:	dd06      	ble.n	800a1ca <__ieee754_log+0x6a>
 800a1bc:	4602      	mov	r2, r0
 800a1be:	460b      	mov	r3, r1
 800a1c0:	f7f6 f8c4 	bl	800034c <__adddf3>
 800a1c4:	e7e1      	b.n	800a18a <__ieee754_log+0x2a>
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	e7f5      	b.n	800a1b6 <__ieee754_log+0x56>
 800a1ca:	152c      	asrs	r4, r5, #20
 800a1cc:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a1d0:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800a1d4:	441c      	add	r4, r3
 800a1d6:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800a1da:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800a1de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a1e2:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800a1e6:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800a1ea:	ea42 0105 	orr.w	r1, r2, r5
 800a1ee:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	4bb1      	ldr	r3, [pc, #708]	; (800a4bc <__ieee754_log+0x35c>)
 800a1f6:	f7f6 f8a7 	bl	8000348 <__aeabi_dsub>
 800a1fa:	1cab      	adds	r3, r5, #2
 800a1fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a200:	2b02      	cmp	r3, #2
 800a202:	4682      	mov	sl, r0
 800a204:	468b      	mov	fp, r1
 800a206:	f04f 0200 	mov.w	r2, #0
 800a20a:	dc5b      	bgt.n	800a2c4 <__ieee754_log+0x164>
 800a20c:	2300      	movs	r3, #0
 800a20e:	f7f6 fcb7 	bl	8000b80 <__aeabi_dcmpeq>
 800a212:	b1d0      	cbz	r0, 800a24a <__ieee754_log+0xea>
 800a214:	2c00      	cmp	r4, #0
 800a216:	f000 8170 	beq.w	800a4fa <__ieee754_log+0x39a>
 800a21a:	4620      	mov	r0, r4
 800a21c:	f7f6 f9e2 	bl	80005e4 <__aeabi_i2d>
 800a220:	a38f      	add	r3, pc, #572	; (adr r3, 800a460 <__ieee754_log+0x300>)
 800a222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a226:	4606      	mov	r6, r0
 800a228:	460f      	mov	r7, r1
 800a22a:	f7f6 fa41 	bl	80006b0 <__aeabi_dmul>
 800a22e:	a38e      	add	r3, pc, #568	; (adr r3, 800a468 <__ieee754_log+0x308>)
 800a230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a234:	4604      	mov	r4, r0
 800a236:	460d      	mov	r5, r1
 800a238:	4630      	mov	r0, r6
 800a23a:	4639      	mov	r1, r7
 800a23c:	f7f6 fa38 	bl	80006b0 <__aeabi_dmul>
 800a240:	4602      	mov	r2, r0
 800a242:	460b      	mov	r3, r1
 800a244:	4620      	mov	r0, r4
 800a246:	4629      	mov	r1, r5
 800a248:	e7ba      	b.n	800a1c0 <__ieee754_log+0x60>
 800a24a:	a389      	add	r3, pc, #548	; (adr r3, 800a470 <__ieee754_log+0x310>)
 800a24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a250:	4650      	mov	r0, sl
 800a252:	4659      	mov	r1, fp
 800a254:	f7f6 fa2c 	bl	80006b0 <__aeabi_dmul>
 800a258:	4602      	mov	r2, r0
 800a25a:	460b      	mov	r3, r1
 800a25c:	2000      	movs	r0, #0
 800a25e:	4998      	ldr	r1, [pc, #608]	; (800a4c0 <__ieee754_log+0x360>)
 800a260:	f7f6 f872 	bl	8000348 <__aeabi_dsub>
 800a264:	4652      	mov	r2, sl
 800a266:	4606      	mov	r6, r0
 800a268:	460f      	mov	r7, r1
 800a26a:	465b      	mov	r3, fp
 800a26c:	4650      	mov	r0, sl
 800a26e:	4659      	mov	r1, fp
 800a270:	f7f6 fa1e 	bl	80006b0 <__aeabi_dmul>
 800a274:	4602      	mov	r2, r0
 800a276:	460b      	mov	r3, r1
 800a278:	4630      	mov	r0, r6
 800a27a:	4639      	mov	r1, r7
 800a27c:	f7f6 fa18 	bl	80006b0 <__aeabi_dmul>
 800a280:	4606      	mov	r6, r0
 800a282:	460f      	mov	r7, r1
 800a284:	b934      	cbnz	r4, 800a294 <__ieee754_log+0x134>
 800a286:	4602      	mov	r2, r0
 800a288:	460b      	mov	r3, r1
 800a28a:	4650      	mov	r0, sl
 800a28c:	4659      	mov	r1, fp
 800a28e:	f7f6 f85b 	bl	8000348 <__aeabi_dsub>
 800a292:	e77a      	b.n	800a18a <__ieee754_log+0x2a>
 800a294:	4620      	mov	r0, r4
 800a296:	f7f6 f9a5 	bl	80005e4 <__aeabi_i2d>
 800a29a:	a371      	add	r3, pc, #452	; (adr r3, 800a460 <__ieee754_log+0x300>)
 800a29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a0:	4680      	mov	r8, r0
 800a2a2:	4689      	mov	r9, r1
 800a2a4:	f7f6 fa04 	bl	80006b0 <__aeabi_dmul>
 800a2a8:	a36f      	add	r3, pc, #444	; (adr r3, 800a468 <__ieee754_log+0x308>)
 800a2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ae:	4604      	mov	r4, r0
 800a2b0:	460d      	mov	r5, r1
 800a2b2:	4640      	mov	r0, r8
 800a2b4:	4649      	mov	r1, r9
 800a2b6:	f7f6 f9fb 	bl	80006b0 <__aeabi_dmul>
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	460b      	mov	r3, r1
 800a2be:	4630      	mov	r0, r6
 800a2c0:	4639      	mov	r1, r7
 800a2c2:	e0b2      	b.n	800a42a <__ieee754_log+0x2ca>
 800a2c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a2c8:	f7f6 f840 	bl	800034c <__adddf3>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	460b      	mov	r3, r1
 800a2d0:	4650      	mov	r0, sl
 800a2d2:	4659      	mov	r1, fp
 800a2d4:	f7f6 fb16 	bl	8000904 <__aeabi_ddiv>
 800a2d8:	e9cd 0100 	strd	r0, r1, [sp]
 800a2dc:	4620      	mov	r0, r4
 800a2de:	f7f6 f981 	bl	80005e4 <__aeabi_i2d>
 800a2e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2ea:	4610      	mov	r0, r2
 800a2ec:	4619      	mov	r1, r3
 800a2ee:	f7f6 f9df 	bl	80006b0 <__aeabi_dmul>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2fa:	f7f6 f9d9 	bl	80006b0 <__aeabi_dmul>
 800a2fe:	a35e      	add	r3, pc, #376	; (adr r3, 800a478 <__ieee754_log+0x318>)
 800a300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a304:	4606      	mov	r6, r0
 800a306:	460f      	mov	r7, r1
 800a308:	f7f6 f9d2 	bl	80006b0 <__aeabi_dmul>
 800a30c:	a35c      	add	r3, pc, #368	; (adr r3, 800a480 <__ieee754_log+0x320>)
 800a30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a312:	f7f6 f81b 	bl	800034c <__adddf3>
 800a316:	4632      	mov	r2, r6
 800a318:	463b      	mov	r3, r7
 800a31a:	f7f6 f9c9 	bl	80006b0 <__aeabi_dmul>
 800a31e:	a35a      	add	r3, pc, #360	; (adr r3, 800a488 <__ieee754_log+0x328>)
 800a320:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a324:	f7f6 f812 	bl	800034c <__adddf3>
 800a328:	4632      	mov	r2, r6
 800a32a:	463b      	mov	r3, r7
 800a32c:	f7f6 f9c0 	bl	80006b0 <__aeabi_dmul>
 800a330:	a357      	add	r3, pc, #348	; (adr r3, 800a490 <__ieee754_log+0x330>)
 800a332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a336:	f7f6 f809 	bl	800034c <__adddf3>
 800a33a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a33e:	f7f6 f9b7 	bl	80006b0 <__aeabi_dmul>
 800a342:	a355      	add	r3, pc, #340	; (adr r3, 800a498 <__ieee754_log+0x338>)
 800a344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a348:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a34c:	4630      	mov	r0, r6
 800a34e:	4639      	mov	r1, r7
 800a350:	f7f6 f9ae 	bl	80006b0 <__aeabi_dmul>
 800a354:	a352      	add	r3, pc, #328	; (adr r3, 800a4a0 <__ieee754_log+0x340>)
 800a356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35a:	f7f5 fff7 	bl	800034c <__adddf3>
 800a35e:	4632      	mov	r2, r6
 800a360:	463b      	mov	r3, r7
 800a362:	f7f6 f9a5 	bl	80006b0 <__aeabi_dmul>
 800a366:	a350      	add	r3, pc, #320	; (adr r3, 800a4a8 <__ieee754_log+0x348>)
 800a368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a36c:	f7f5 ffee 	bl	800034c <__adddf3>
 800a370:	4632      	mov	r2, r6
 800a372:	463b      	mov	r3, r7
 800a374:	f7f6 f99c 	bl	80006b0 <__aeabi_dmul>
 800a378:	f5a5 28c2 	sub.w	r8, r5, #397312	; 0x61000
 800a37c:	4602      	mov	r2, r0
 800a37e:	460b      	mov	r3, r1
 800a380:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800a384:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a388:	f7f5 ffe0 	bl	800034c <__adddf3>
 800a38c:	f2a8 487a 	subw	r8, r8, #1146	; 0x47a
 800a390:	3551      	adds	r5, #81	; 0x51
 800a392:	ea45 0508 	orr.w	r5, r5, r8
 800a396:	2d00      	cmp	r5, #0
 800a398:	4606      	mov	r6, r0
 800a39a:	460f      	mov	r7, r1
 800a39c:	dd50      	ble.n	800a440 <__ieee754_log+0x2e0>
 800a39e:	2200      	movs	r2, #0
 800a3a0:	4b47      	ldr	r3, [pc, #284]	; (800a4c0 <__ieee754_log+0x360>)
 800a3a2:	4650      	mov	r0, sl
 800a3a4:	4659      	mov	r1, fp
 800a3a6:	f7f6 f983 	bl	80006b0 <__aeabi_dmul>
 800a3aa:	4652      	mov	r2, sl
 800a3ac:	465b      	mov	r3, fp
 800a3ae:	f7f6 f97f 	bl	80006b0 <__aeabi_dmul>
 800a3b2:	4680      	mov	r8, r0
 800a3b4:	4689      	mov	r9, r1
 800a3b6:	b994      	cbnz	r4, 800a3de <__ieee754_log+0x27e>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	460b      	mov	r3, r1
 800a3bc:	4630      	mov	r0, r6
 800a3be:	4639      	mov	r1, r7
 800a3c0:	f7f5 ffc4 	bl	800034c <__adddf3>
 800a3c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a3c8:	f7f6 f972 	bl	80006b0 <__aeabi_dmul>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	460b      	mov	r3, r1
 800a3d0:	4640      	mov	r0, r8
 800a3d2:	4649      	mov	r1, r9
 800a3d4:	f7f5 ffb8 	bl	8000348 <__aeabi_dsub>
 800a3d8:	4602      	mov	r2, r0
 800a3da:	460b      	mov	r3, r1
 800a3dc:	e755      	b.n	800a28a <__ieee754_log+0x12a>
 800a3de:	a320      	add	r3, pc, #128	; (adr r3, 800a460 <__ieee754_log+0x300>)
 800a3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3e8:	f7f6 f962 	bl	80006b0 <__aeabi_dmul>
 800a3ec:	4642      	mov	r2, r8
 800a3ee:	464b      	mov	r3, r9
 800a3f0:	4604      	mov	r4, r0
 800a3f2:	460d      	mov	r5, r1
 800a3f4:	4630      	mov	r0, r6
 800a3f6:	4639      	mov	r1, r7
 800a3f8:	f7f5 ffa8 	bl	800034c <__adddf3>
 800a3fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a400:	f7f6 f956 	bl	80006b0 <__aeabi_dmul>
 800a404:	a318      	add	r3, pc, #96	; (adr r3, 800a468 <__ieee754_log+0x308>)
 800a406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a40a:	4606      	mov	r6, r0
 800a40c:	460f      	mov	r7, r1
 800a40e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a412:	f7f6 f94d 	bl	80006b0 <__aeabi_dmul>
 800a416:	4602      	mov	r2, r0
 800a418:	460b      	mov	r3, r1
 800a41a:	4630      	mov	r0, r6
 800a41c:	4639      	mov	r1, r7
 800a41e:	f7f5 ff95 	bl	800034c <__adddf3>
 800a422:	4602      	mov	r2, r0
 800a424:	460b      	mov	r3, r1
 800a426:	4640      	mov	r0, r8
 800a428:	4649      	mov	r1, r9
 800a42a:	f7f5 ff8d 	bl	8000348 <__aeabi_dsub>
 800a42e:	4652      	mov	r2, sl
 800a430:	465b      	mov	r3, fp
 800a432:	f7f5 ff89 	bl	8000348 <__aeabi_dsub>
 800a436:	4602      	mov	r2, r0
 800a438:	460b      	mov	r3, r1
 800a43a:	4620      	mov	r0, r4
 800a43c:	4629      	mov	r1, r5
 800a43e:	e726      	b.n	800a28e <__ieee754_log+0x12e>
 800a440:	2c00      	cmp	r4, #0
 800a442:	d13f      	bne.n	800a4c4 <__ieee754_log+0x364>
 800a444:	4602      	mov	r2, r0
 800a446:	460b      	mov	r3, r1
 800a448:	4650      	mov	r0, sl
 800a44a:	4659      	mov	r1, fp
 800a44c:	f7f5 ff7c 	bl	8000348 <__aeabi_dsub>
 800a450:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a454:	f7f6 f92c 	bl	80006b0 <__aeabi_dmul>
 800a458:	e7be      	b.n	800a3d8 <__ieee754_log+0x278>
 800a45a:	bf00      	nop
 800a45c:	f3af 8000 	nop.w
 800a460:	fee00000 	.word	0xfee00000
 800a464:	3fe62e42 	.word	0x3fe62e42
 800a468:	35793c76 	.word	0x35793c76
 800a46c:	3dea39ef 	.word	0x3dea39ef
 800a470:	55555555 	.word	0x55555555
 800a474:	3fd55555 	.word	0x3fd55555
 800a478:	df3e5244 	.word	0xdf3e5244
 800a47c:	3fc2f112 	.word	0x3fc2f112
 800a480:	96cb03de 	.word	0x96cb03de
 800a484:	3fc74664 	.word	0x3fc74664
 800a488:	94229359 	.word	0x94229359
 800a48c:	3fd24924 	.word	0x3fd24924
 800a490:	55555593 	.word	0x55555593
 800a494:	3fe55555 	.word	0x3fe55555
 800a498:	d078c69f 	.word	0xd078c69f
 800a49c:	3fc39a09 	.word	0x3fc39a09
 800a4a0:	1d8e78af 	.word	0x1d8e78af
 800a4a4:	3fcc71c5 	.word	0x3fcc71c5
 800a4a8:	9997fa04 	.word	0x9997fa04
 800a4ac:	3fd99999 	.word	0x3fd99999
 800a4b0:	c3500000 	.word	0xc3500000
 800a4b4:	43500000 	.word	0x43500000
 800a4b8:	7fefffff 	.word	0x7fefffff
 800a4bc:	3ff00000 	.word	0x3ff00000
 800a4c0:	3fe00000 	.word	0x3fe00000
 800a4c4:	a30e      	add	r3, pc, #56	; (adr r3, 800a500 <__ieee754_log+0x3a0>)
 800a4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4ce:	f7f6 f8ef 	bl	80006b0 <__aeabi_dmul>
 800a4d2:	4632      	mov	r2, r6
 800a4d4:	463b      	mov	r3, r7
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	460d      	mov	r5, r1
 800a4da:	4650      	mov	r0, sl
 800a4dc:	4659      	mov	r1, fp
 800a4de:	f7f5 ff33 	bl	8000348 <__aeabi_dsub>
 800a4e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4e6:	f7f6 f8e3 	bl	80006b0 <__aeabi_dmul>
 800a4ea:	a307      	add	r3, pc, #28	; (adr r3, 800a508 <__ieee754_log+0x3a8>)
 800a4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f0:	4606      	mov	r6, r0
 800a4f2:	460f      	mov	r7, r1
 800a4f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4f8:	e6dd      	b.n	800a2b6 <__ieee754_log+0x156>
 800a4fa:	2000      	movs	r0, #0
 800a4fc:	2100      	movs	r1, #0
 800a4fe:	e644      	b.n	800a18a <__ieee754_log+0x2a>
 800a500:	fee00000 	.word	0xfee00000
 800a504:	3fe62e42 	.word	0x3fe62e42
 800a508:	35793c76 	.word	0x35793c76
 800a50c:	3dea39ef 	.word	0x3dea39ef

0800a510 <copysign>:
 800a510:	ec53 2b10 	vmov	r2, r3, d0
 800a514:	ee11 0a90 	vmov	r0, s3
 800a518:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a51c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800a520:	ea41 0300 	orr.w	r3, r1, r0
 800a524:	ec43 2b10 	vmov	d0, r2, r3
 800a528:	4770      	bx	lr
	...

0800a52c <__errno>:
 800a52c:	4b01      	ldr	r3, [pc, #4]	; (800a534 <__errno+0x8>)
 800a52e:	6818      	ldr	r0, [r3, #0]
 800a530:	4770      	bx	lr
 800a532:	bf00      	nop
 800a534:	2000001c 	.word	0x2000001c

0800a538 <_close>:
 800a538:	4b02      	ldr	r3, [pc, #8]	; (800a544 <_close+0xc>)
 800a53a:	2258      	movs	r2, #88	; 0x58
 800a53c:	601a      	str	r2, [r3, #0]
 800a53e:	f04f 30ff 	mov.w	r0, #4294967295
 800a542:	4770      	bx	lr
 800a544:	200041d8 	.word	0x200041d8

0800a548 <_fstat>:
 800a548:	4b02      	ldr	r3, [pc, #8]	; (800a554 <_fstat+0xc>)
 800a54a:	2258      	movs	r2, #88	; 0x58
 800a54c:	601a      	str	r2, [r3, #0]
 800a54e:	f04f 30ff 	mov.w	r0, #4294967295
 800a552:	4770      	bx	lr
 800a554:	200041d8 	.word	0x200041d8

0800a558 <_isatty>:
 800a558:	4b02      	ldr	r3, [pc, #8]	; (800a564 <_isatty+0xc>)
 800a55a:	2258      	movs	r2, #88	; 0x58
 800a55c:	601a      	str	r2, [r3, #0]
 800a55e:	2000      	movs	r0, #0
 800a560:	4770      	bx	lr
 800a562:	bf00      	nop
 800a564:	200041d8 	.word	0x200041d8

0800a568 <_lseek>:
 800a568:	4b02      	ldr	r3, [pc, #8]	; (800a574 <_lseek+0xc>)
 800a56a:	2258      	movs	r2, #88	; 0x58
 800a56c:	601a      	str	r2, [r3, #0]
 800a56e:	f04f 30ff 	mov.w	r0, #4294967295
 800a572:	4770      	bx	lr
 800a574:	200041d8 	.word	0x200041d8

0800a578 <_read>:
 800a578:	4b02      	ldr	r3, [pc, #8]	; (800a584 <_read+0xc>)
 800a57a:	2258      	movs	r2, #88	; 0x58
 800a57c:	601a      	str	r2, [r3, #0]
 800a57e:	f04f 30ff 	mov.w	r0, #4294967295
 800a582:	4770      	bx	lr
 800a584:	200041d8 	.word	0x200041d8

0800a588 <_sbrk>:
 800a588:	4b04      	ldr	r3, [pc, #16]	; (800a59c <_sbrk+0x14>)
 800a58a:	6819      	ldr	r1, [r3, #0]
 800a58c:	4602      	mov	r2, r0
 800a58e:	b909      	cbnz	r1, 800a594 <_sbrk+0xc>
 800a590:	4903      	ldr	r1, [pc, #12]	; (800a5a0 <_sbrk+0x18>)
 800a592:	6019      	str	r1, [r3, #0]
 800a594:	6818      	ldr	r0, [r3, #0]
 800a596:	4402      	add	r2, r0
 800a598:	601a      	str	r2, [r3, #0]
 800a59a:	4770      	bx	lr
 800a59c:	20003e38 	.word	0x20003e38
 800a5a0:	200041dc 	.word	0x200041dc

0800a5a4 <_init>:
 800a5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5a6:	bf00      	nop
 800a5a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5aa:	bc08      	pop	{r3}
 800a5ac:	469e      	mov	lr, r3
 800a5ae:	4770      	bx	lr

0800a5b0 <_fini>:
 800a5b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5b2:	bf00      	nop
 800a5b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5b6:	bc08      	pop	{r3}
 800a5b8:	469e      	mov	lr, r3
 800a5ba:	4770      	bx	lr
