Simulation Parameters:
Trace Prefix: demo/test4/test4
Set Index Bits: 7
Associativity: 2
Block Bits: 4
Block Size (Bytes): 16
Number of Sets: 128
Cache Size (KB per core): 4
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU (invalid lines replaced first)
Bus Arbitration: Fixed Priority (Core 0 highest, Core 3 lowest) with Transaction Priority (BusRdX > BusRd > WriteBack)
Memory Latency: 100 cycles

Core 0 Statistics:
Total Instructions: 1
Total Reads: 1
Total Writes: 0
Total Execution Cycles: 253
Idle Cycles: 102
Cache Misses: 1
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 112

Core 1 Statistics:
Total Instructions: 1
Total Reads: 1
Total Writes: 0
Total Execution Cycles: 153
Idle Cycles: 202
Cache Misses: 1
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 112

Core 2 Statistics:
Total Instructions: 1
Total Reads: 1
Total Writes: 0
Total Execution Cycles: 53
Idle Cycles: 302
Cache Misses: 1
Cache Miss Rate: 100.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 112

Core 3 Statistics:
Total Instructions: 5
Total Reads: 3
Total Writes: 2
Total Execution Cycles: 1
Idle Cycles: 354
Cache Misses: 3
Cache Miss Rate: 60.00%
Cache Evictions: 1
Writebacks: 1
Bus Invalidations: 0
Data Traffic (Bytes): 112

Overall Bus Summary:
Total Bus Transactions: 8
Total Bus Traffic (Bytes): 112
