
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head>
      <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
   <meta name="author" content="HofK"><meta name="description" content="Simulationsprogramm 8Bit CPU Simulation"><meta name="keywords" content="Simulation,CPU,8Bit, Assembler, Mnemonic, Binärcode, binary code, Maschinensprache, binäre Multiplikation Booth, binäre Division, ALU, arithmetic logic unit, arithmetisch logische Einheit, Register, instruction register, instruction counter, stack pointer, status register, flags, start adress, input system, output system, graphik adapter, shared memory, RAM, random acces memory, historische Prozessoren, Programmer’s Reference Manual, Motorola 68000, MOS 6502, Zilog 80, U880, Intel 8080, Intel 8008, Intel 4004, Quicksort rekursiv,"><meta name="keywords" content="Simulation,CPU,8Bit, Assembler, Mnemonic, Binärcode, binary code, Maschinensprache, binäre Multiplikation Booth, binäre Division, ALU, arithmetic logic unit, arithmetisch logische Einheit, Register, instruction register, instruction counter, stack pointer, status register, flags, start adress, input system, output system, graphik adapter, shared memory, RAM, random acces memory, historische Prozessoren, Programmer’s Reference Manual, Motorola 68000, MOS 6502, Zilog 80, U880, Intel 8080, Intel 8008, Intel 4004, Quicksort rekursiv,"><title>Theorie - 8Bit CPU Simulation</title><link rel="stylesheet" type="text/css" media="all" href="main.css"><link rel="stylesheet" type="text/css" media="all" href="colorschemes/colorscheme1/colorscheme.css"><link rel="stylesheet" type="text/css" media="all" href="style.css"><link rel="stylesheet" type="text/css" media="all" href="style6.css"><script type="text/javascript" src="live_tinc.js"></script></head><body id="main_body"><div id="container"><div id="header"><div id="key_visual"><div id="logo"></div></div></div><div style="padding-top: 268px;"><table style="border-collapse: collapse;"><tr><td style="vertical-align: top;"><div id="main_nav_container"><ul id="main_nav_list"><li><a class="navimain_link navimain_link_1" href="index.html"><span class="hidden">Start</span></a></li><li><a class="navimain_link navimain_link_2" href="doku.html"><span class="hidden">Doku</span></a></li><li><a class="navimain_link navimain_link_3" href="download.html"><span class="hidden">Download</span></a></li><li><a class="navimain_current" href="quellen.html"><span class="hidden">Quellen</span></a></li><li><a class="navimain_link navimain_link_7" href="impressum.html"><span class="hidden">Impressum</span></a></li></ul></div></td><td><div style="height: 81px;"></div></td></tr></table></div><table style="border-collapse: collapse; width: 747px;"><tr><td><div style="width: 340px;"></div></td><td rowspan="2" style="vertical-align: top;"><div class="sub_nav_container"><ul class="sub_nav_list"><li><a class="navisub_link navisub_link_5" href="cpus.html"><span class="hidden">CPU's</span></a></li><li><a class="navisub_current" href="theorie.html"><span class="hidden">Theorie</span></a></li></ul></div></td></tr><tr><td style="vertical-align: top;"><div id="slogan">8 Bit CPU Simulation</div></td></tr></table><div id="main_container"><div id="sub_container2"><div id="content_container" class="content"><p>Einige interessante Links und Dokumente zur Theorie<br></p><p>- Registermodell und Befehlssatz <br></p><p><span style="background-color:rgb(195, 186, 162);"><a href="http://www.fb9dv.uni-duisburg.de/vs/de/education/Dv1/freinatis/datenverarbeitung1-2.pdf" target="_blank">http://www.fb9dv.uni-duisburg.de/vs/de/education/Dv1/freinatis/datenverarbeitung1-2.pdf</a></span></p><p><span style="background-color:rgb(201, 194, 172);"><a href="http://www.inf.fu-berlin.de/lehre/SS13/infb/materialien/registermaschine.pdf" target="_blank">http://www.inf.fu-berlin.de/lehre/SS13/infb/materialien/registermaschine.pdf</a></span><br></p><p><span style="background-color:rgb(195, 186, 162);"><a target="_blank" href="http://www2.informatik.hu-berlin.de/rok/ca/SS03/deutschWeb/ca6d.pdf">http://www2.informatik.hu-berlin.de/rok/ca/SS03/deutschWeb/ca6d.pdf</a></span></p><p><span style="background-color:rgb(195, 186, 162);"><a target="_blank" href="http://www2.informatik.hu-berlin.de/rok/ca/SS03/deutschWeb/ca7d.pdf">http://www2.informatik.hu-berlin.de/rok/ca/SS03/deutschWeb/ca7d.pdf</a></span></p><p><span style="background-color:rgb(195, 186, 162);"><a target="_blank" href="http://www.mathematik.uni-marburg.de/~loogen/Lehre/ws07/TechInf1/Folien/TechInf1Lo07Folien.pdf">http://www.mathematik.uni-marburg.de/~loogen/Lehre/ws07/TechInf1/Folien/TechInf1Lo07Folien.pdf</a></span><br><br>- Simulation</p><p><span style="font-size:18px ! important;background-color:rgb(195, 186, 162);"><a target="_blank" href="http://mwilhelm.hs-harz.de/sprachen/resim">http://mwilhelm.hs-harz.de/sprachen/resim/</a><br></span></p><p>- Binäre Multiplikation<span style="font-size:16px;">&nbsp; </span><span style="font-size:14px;"><span style="font-size:16px;">nach Booth</span><br></span><span style="font-size:14px ! important;background-color:rgb(195, 186, 162);"><a href="http://de.wikipedia.org/wiki/Booth-Algorithmus" target="_blank"><span style="font-size:16px ! important;"><br>http://de.wikipedia.org/wiki/Booth-Algorithmus</span></a></span></p><p><span style="font-size:14px;"><a href="resources/ArithIntegerC2.pdf" target="_blank"><span style="background-color:rgb(201, 194, 172);"><span style="font-size:16px ! important;">ArithIntegerC2.pdf</span></span> </a>m</span><span style="font-size:16px;">it freundlicher Genehmigung<br> von </span><span style="font-size:16px;">Herrn Prof. Dr.-Ing. Alfred Strey (alfred.strey dhbw-stuttgart.de)<br>http://www.informatik.uni-ulm.de/ni/Lehre/SS05/CompArith/ArithIntegerC2.pdf<br></span></p><p><span style="background-color:rgb(195, 186, 162);"><a href="http://www.bleeptrack.de/booth" title="sehr anschauliche Beispielrechnung" target="_blank"><span style="font-size:16px ! important;">http://www.bleeptrack.de/booth</span></a><span style="font-size:18px ! important;background-color:rgb(153, 132, 70);"><span style="font-size:16px;">&nbsp;&nbsp; (Video)</span></span></span><br><span style="font-size:14px ! important;background-color:rgb(195, 186, 162);"><br></span></p><p>- Binäre Division<br>&nbsp;<a href="resources/ArithIntegerD2.pdf" target="_blank"><span style="font-size:14px ! important;background-color:rgb(195, 186, 162);"><span style="font-size:16px;">ArithIntegerD2.pd</span>f</span></a><span style="font-size:16px;"> mit freundlicher Genehmigung<br> von Herrn Prof. Dr.-Ing. Alfred Strey (alfred.strey dhbw-stuttgart.de)<br>http://www.informatik.uni-ulm.de/ni/Lehre/SS05/CompArith/ArithIntegerD2.pdf<br></span></p><p><font color="#C3BAA2"><span style="font-size:14px;">_____</span></font><span style="font-size:12px;"><span style="font-size:12px ! important;"><span style="font-size:18px ! important;"><span style="font-size:18px ! important;"><span style="font-size:14px ! important;"><br><font color="#C3BAA2">Die laufende Aktualität der externen Links kann nicht garantiert werden.</font></span></span></span></span></span><br></p>
     









































































</div></div></div><div id="footer"><div id="footer_text">16.04.2014  - Simulation minimales 8 Bit Prozessorsystem -  256 Byte RAM</div></div></div><!-- wfxbuild / 1.0 / layout3-3 / 2014-04-16 10:03:56 CEST--></body></html>