// Seed: 3212897663
module module_0 #(
    parameter id_3 = 32'd81
);
  logic id_1;
  wire id_2, _id_3, id_4[-1  ==  {  id_3  } : 1];
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd90
) (
    output tri1 id_0[id_11 : -1 'b0],
    input wor id_1,
    output tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    input supply0 id_7,
    inout tri0 id_8,
    input supply0 id_9,
    input wor id_10
    , id_20,
    input uwire _id_11,
    input wor id_12,
    input uwire id_13,
    output supply0 id_14,
    output wire id_15,
    input uwire id_16,
    output wire id_17,
    input uwire id_18
);
  assign id_0 = id_13;
  module_0 modCall_1 ();
endmodule
