m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/anmol/udemy_verilog/015_half_adder _dataflow/sim
vprocedures
!s110 1729143491
!i10b 1
!s100 S[4SW>zo7kObDk1YQWZGg2
!s11b Dg1SIo80bB@j0V0VzS_@n1
I34V<RSM`@`JblZN6LMdFT2
VDg1SIo80bB@j0V0VzS_@n1
d/home/anmol/udemy_verilog/016_initial_procedures/sim
w1729143488
8/home/anmol/udemy_verilog/016_initial_procedures/procedures.v
F/home/anmol/udemy_verilog/016_initial_procedures/procedures.v
!i122 1
L0 1 29
OV;L;2020.1;71
r1
!s85 0
31
!s108 1729143491.000000
!s107 /home/anmol/udemy_verilog/016_initial_procedures/procedures.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/016_initial_procedures/procedures.v|
!i113 1
o-work work
tCvgOpt 0
