

================================================================
== Vitis HLS Report for 'sha512Accel_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Fri Aug  1 13:55:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha512Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.783 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      898|      898|  8.980 us|  8.980 us|  897|  897|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |      896|      896|         2|          1|          1|   896|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%counter_1 = alloca i32 1" [sha512Accel.cpp:4]   --->   Operation 5 'alloca' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [sha512Accel.cpp:14]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%addSize_1 = alloca i32 1" [sha512Accel.cpp:11]   --->   Operation 7 'alloca' 'addSize_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bitstream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %size"   --->   Operation 9 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%counter_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %counter"   --->   Operation 10 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%addSize_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %addSize"   --->   Operation 11 'read' 'addSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln11 = store i1 %addSize_read, i1 %addSize_1" [sha512Accel.cpp:11]   --->   Operation 12 'store' 'store_ln11' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln14 = store i10 0, i10 %j" [sha512Accel.cpp:14]   --->   Operation 13 'store' 'store_ln14' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln4 = store i128 %counter_read, i128 %counter_1" [sha512Accel.cpp:4]   --->   Operation 14 'store' 'store_ln4' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body" [sha512Accel.cpp:15]   --->   Operation 15 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.78>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%counter_3 = load i128 %counter_1" [sha512Accel.cpp:15]   --->   Operation 16 'load' 'counter_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_3 = load i10 %j" [sha512Accel.cpp:15]   --->   Operation 17 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.66ns)   --->   "%icmp_ln15 = icmp_eq  i10 %j_3, i10 896" [sha512Accel.cpp:15]   --->   Operation 18 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.66ns)   --->   "%add_ln15 = add i10 %j_3, i10 1" [sha512Accel.cpp:15]   --->   Operation 19 'add' 'add_ln15' <Predicate = true> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.body.split, void %for.end.exitStub" [sha512Accel.cpp:15]   --->   Operation 20 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i10 %j_3" [sha512Accel.cpp:15]   --->   Operation 21 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %j_3, i32 5, i32 9" [sha512Accel.cpp:4]   --->   Operation 22 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (4.48ns)   --->   "%icmp_ln16 = icmp_ult  i128 %counter_3, i128 %size_read" [sha512Accel.cpp:16]   --->   Operation 23 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln15)> <Delay = 4.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %if.else, void %if.then" [sha512Accel.cpp:16]   --->   Operation 24 'br' 'br_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (4.48ns)   --->   "%icmp_ln18 = icmp_eq  i128 %counter_3, i128 %size_read" [sha512Accel.cpp:18]   --->   Operation 25 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln15 & !icmp_ln16)> <Delay = 4.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %if.else12, void %if.then9" [sha512Accel.cpp:18]   --->   Operation 26 'br' 'br_ln18' <Predicate = (!icmp_ln15 & !icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%switch_ln21 = switch i5 %trunc_ln15, void %arrayidx.case.31, i5 0, void %arrayidx.case.0, i5 1, void %arrayidx.case.1, i5 2, void %arrayidx.case.2, i5 3, void %arrayidx.case.3, i5 4, void %arrayidx.case.4, i5 5, void %arrayidx.case.5, i5 6, void %arrayidx.case.6, i5 7, void %arrayidx.case.7, i5 8, void %arrayidx.case.8, i5 9, void %arrayidx.case.9, i5 10, void %arrayidx.case.10, i5 11, void %arrayidx.case.11, i5 12, void %arrayidx.case.12, i5 13, void %arrayidx.case.13, i5 14, void %arrayidx.case.14, i5 15, void %arrayidx.case.15, i5 16, void %arrayidx.case.16, i5 17, void %arrayidx.case.17, i5 18, void %arrayidx.case.18, i5 19, void %arrayidx.case.19, i5 20, void %arrayidx.case.20, i5 21, void %arrayidx.case.21, i5 22, void %arrayidx.case.22, i5 23, void %arrayidx.case.23, i5 24, void %arrayidx.case.24, i5 25, void %arrayidx.case.25, i5 26, void %arrayidx.case.26, i5 27, void %arrayidx.case.27, i5 28, void %arrayidx.case.28, i5 29, void %arrayidx.case.29, i5 30, void %arrayidx.case.30" [sha512Accel.cpp:21]   --->   Operation 27 'switch' 'switch_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 28 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 30)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 29 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 29)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 30 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 28)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 31 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 27)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 32 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 26)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 33 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 25)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 34 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 24)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 35 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 23)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 36 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 22)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 37 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 21)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 38 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 20)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 39 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 19)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 40 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 18)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 41 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 17)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 42 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 16)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 43 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 15)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 44 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 14)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 45 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 46 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 47 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 11)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 48 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 49 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 50 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 51 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 52 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 53 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 5)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 54 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 55 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 3)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 56 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 57 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 58 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx.exit" [sha512Accel.cpp:21]   --->   Operation 59 'br' 'br_ln21' <Predicate = (!icmp_ln15 & !icmp_ln16 & !icmp_ln18 & trunc_ln15 == 31)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%switch_ln19 = switch i5 %trunc_ln15, void %arrayidx.case.31107, i5 0, void %arrayidx.case.076, i5 1, void %arrayidx.case.177, i5 2, void %arrayidx.case.278, i5 3, void %arrayidx.case.379, i5 4, void %arrayidx.case.480, i5 5, void %arrayidx.case.581, i5 6, void %arrayidx.case.682, i5 7, void %arrayidx.case.783, i5 8, void %arrayidx.case.884, i5 9, void %arrayidx.case.985, i5 10, void %arrayidx.case.1086, i5 11, void %arrayidx.case.1187, i5 12, void %arrayidx.case.1288, i5 13, void %arrayidx.case.1389, i5 14, void %arrayidx.case.1490, i5 15, void %arrayidx.case.1591, i5 16, void %arrayidx.case.1692, i5 17, void %arrayidx.case.1793, i5 18, void %arrayidx.case.1894, i5 19, void %arrayidx.case.1995, i5 20, void %arrayidx.case.2096, i5 21, void %arrayidx.case.2197, i5 22, void %arrayidx.case.2298, i5 23, void %arrayidx.case.2399, i5 24, void %arrayidx.case.24100, i5 25, void %arrayidx.case.25101, i5 26, void %arrayidx.case.26102, i5 27, void %arrayidx.case.27103, i5 28, void %arrayidx.case.28104, i5 29, void %arrayidx.case.29105, i5 30, void %arrayidx.case.30106" [sha512Accel.cpp:19]   --->   Operation 60 'switch' 'switch_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 61 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 30)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 62 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 29)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 63 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 28)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 64 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 27)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 65 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 26)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 66 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 25)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 67 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 24)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 68 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 23)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 69 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 22)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 70 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 21)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 71 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 20)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 72 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 19)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 73 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 18)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 74 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 17)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 75 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 16)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 76 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 15)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 77 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 14)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 78 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 13)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 79 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 12)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 80 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 11)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 81 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 10)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 82 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 9)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 83 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 8)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 84 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 7)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 85 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 6)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 86 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 5)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 87 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 4)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 88 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 3)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 89 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 2)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 90 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 91 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 0)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx.exit75" [sha512Accel.cpp:19]   --->   Operation 92 'br' 'br_ln19' <Predicate = (!icmp_ln15 & !icmp_ln16 & icmp_ln18 & trunc_ln15 == 31)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%switch_ln17 = switch i5 %trunc_ln15, void %arrayidx.case.31140, i5 0, void %arrayidx.case.0109, i5 1, void %arrayidx.case.1110, i5 2, void %arrayidx.case.2111, i5 3, void %arrayidx.case.3112, i5 4, void %arrayidx.case.4113, i5 5, void %arrayidx.case.5114, i5 6, void %arrayidx.case.6115, i5 7, void %arrayidx.case.7116, i5 8, void %arrayidx.case.8117, i5 9, void %arrayidx.case.9118, i5 10, void %arrayidx.case.10119, i5 11, void %arrayidx.case.11120, i5 12, void %arrayidx.case.12121, i5 13, void %arrayidx.case.13122, i5 14, void %arrayidx.case.14123, i5 15, void %arrayidx.case.15124, i5 16, void %arrayidx.case.16125, i5 17, void %arrayidx.case.17126, i5 18, void %arrayidx.case.18127, i5 19, void %arrayidx.case.19128, i5 20, void %arrayidx.case.20129, i5 21, void %arrayidx.case.21130, i5 22, void %arrayidx.case.22131, i5 23, void %arrayidx.case.23132, i5 24, void %arrayidx.case.24133, i5 25, void %arrayidx.case.25134, i5 26, void %arrayidx.case.26135, i5 27, void %arrayidx.case.27136, i5 28, void %arrayidx.case.28137, i5 29, void %arrayidx.case.29138, i5 30, void %arrayidx.case.30139" [sha512Accel.cpp:17]   --->   Operation 93 'switch' 'switch_ln17' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 94 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 30)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 95 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 29)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 96 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 28)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 97 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 27)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 98 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 26)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 99 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 25)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 100 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 24)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 101 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 23)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 102 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 22)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 103 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 21)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 104 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 20)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 105 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 19)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 106 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 18)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 107 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 17)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 108 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 16)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 109 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 15)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 110 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 14)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 111 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 13)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 112 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 12)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 113 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 11)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 114 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 10)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 115 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 9)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 116 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 8)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 117 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 7)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 118 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 6)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 119 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 5)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 120 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 4)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 121 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 3)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 122 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 2)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 123 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 124 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 0)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx.exit108" [sha512Accel.cpp:17]   --->   Operation 125 'br' 'br_ln17' <Predicate = (!icmp_ln15 & icmp_ln16 & trunc_ln15 == 31)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (4.48ns)   --->   "%counter_4 = add i128 %counter_3, i128 1" [sha512Accel.cpp:15]   --->   Operation 126 'add' 'counter_4' <Predicate = (!icmp_ln15)> <Delay = 4.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (1.29ns)   --->   "%store_ln14 = store i10 %add_ln15, i10 %j" [sha512Accel.cpp:14]   --->   Operation 127 'store' 'store_ln14' <Predicate = (!icmp_ln15)> <Delay = 1.29>
ST_2 : Operation 128 [1/1] (1.29ns)   --->   "%store_ln4 = store i128 %counter_4, i128 %counter_1" [sha512Accel.cpp:4]   --->   Operation 128 'store' 'store_ln4' <Predicate = (!icmp_ln15)> <Delay = 1.29>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body" [sha512Accel.cpp:15]   --->   Operation 129 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%addSize_1_load = load i1 %addSize_1"   --->   Operation 267 'load' 'addSize_1_load' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %addSize_1_out, i1 %addSize_1_load"   --->   Operation 268 'write' 'write_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 269 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.01>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sha512Accel.cpp:4]   --->   Operation 130 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 896, i64 896, i64 896" [sha512Accel.cpp:4]   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sha512Accel.cpp:15]   --->   Operation 132 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i5 %lshr_ln4" [sha512Accel.cpp:4]   --->   Operation 133 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 134 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%buffer_1_addr = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 135 'getelementptr' 'buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%buffer_2_addr = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 136 'getelementptr' 'buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%buffer_3_addr = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 137 'getelementptr' 'buffer_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%buffer_4_addr = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 138 'getelementptr' 'buffer_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%buffer_5_addr = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 139 'getelementptr' 'buffer_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%buffer_6_addr = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 140 'getelementptr' 'buffer_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%buffer_7_addr = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 141 'getelementptr' 'buffer_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%buffer_8_addr = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 142 'getelementptr' 'buffer_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%buffer_9_addr = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 143 'getelementptr' 'buffer_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%buffer_10_addr = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 144 'getelementptr' 'buffer_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%buffer_11_addr = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 145 'getelementptr' 'buffer_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%buffer_12_addr = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 146 'getelementptr' 'buffer_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%buffer_13_addr = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 147 'getelementptr' 'buffer_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%buffer_14_addr = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 148 'getelementptr' 'buffer_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%buffer_15_addr = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 149 'getelementptr' 'buffer_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%buffer_16_addr = getelementptr i1 %buffer_16, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 150 'getelementptr' 'buffer_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%buffer_17_addr = getelementptr i1 %buffer_17, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 151 'getelementptr' 'buffer_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%buffer_18_addr = getelementptr i1 %buffer_18, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 152 'getelementptr' 'buffer_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%buffer_19_addr = getelementptr i1 %buffer_19, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 153 'getelementptr' 'buffer_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%buffer_20_addr = getelementptr i1 %buffer_20, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 154 'getelementptr' 'buffer_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%buffer_21_addr = getelementptr i1 %buffer_21, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 155 'getelementptr' 'buffer_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%buffer_22_addr = getelementptr i1 %buffer_22, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 156 'getelementptr' 'buffer_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%buffer_23_addr = getelementptr i1 %buffer_23, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 157 'getelementptr' 'buffer_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%buffer_24_addr = getelementptr i1 %buffer_24, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 158 'getelementptr' 'buffer_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%buffer_25_addr = getelementptr i1 %buffer_25, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 159 'getelementptr' 'buffer_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%buffer_26_addr = getelementptr i1 %buffer_26, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 160 'getelementptr' 'buffer_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%buffer_27_addr = getelementptr i1 %buffer_27, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 161 'getelementptr' 'buffer_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%buffer_28_addr = getelementptr i1 %buffer_28, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 162 'getelementptr' 'buffer_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%buffer_29_addr = getelementptr i1 %buffer_29, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 163 'getelementptr' 'buffer_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%buffer_30_addr = getelementptr i1 %buffer_30, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 164 'getelementptr' 'buffer_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%buffer_31_addr = getelementptr i1 %buffer_31, i64 0, i64 %zext_ln4" [sha512Accel.cpp:17]   --->   Operation 165 'getelementptr' 'buffer_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_30_addr" [sha512Accel.cpp:21]   --->   Operation 166 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 30)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 167 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_29_addr" [sha512Accel.cpp:21]   --->   Operation 167 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 29)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 168 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_28_addr" [sha512Accel.cpp:21]   --->   Operation 168 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 28)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 169 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_27_addr" [sha512Accel.cpp:21]   --->   Operation 169 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 27)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 170 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_26_addr" [sha512Accel.cpp:21]   --->   Operation 170 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 26)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 171 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_25_addr" [sha512Accel.cpp:21]   --->   Operation 171 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 25)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 172 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_24_addr" [sha512Accel.cpp:21]   --->   Operation 172 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 24)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 173 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_23_addr" [sha512Accel.cpp:21]   --->   Operation 173 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 23)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 174 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_22_addr" [sha512Accel.cpp:21]   --->   Operation 174 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 22)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 175 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_21_addr" [sha512Accel.cpp:21]   --->   Operation 175 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 21)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 176 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_20_addr" [sha512Accel.cpp:21]   --->   Operation 176 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 20)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 177 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_19_addr" [sha512Accel.cpp:21]   --->   Operation 177 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 19)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 178 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_18_addr" [sha512Accel.cpp:21]   --->   Operation 178 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 18)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 179 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_17_addr" [sha512Accel.cpp:21]   --->   Operation 179 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 17)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 180 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_16_addr" [sha512Accel.cpp:21]   --->   Operation 180 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 16)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 181 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_15_addr" [sha512Accel.cpp:21]   --->   Operation 181 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 182 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_14_addr" [sha512Accel.cpp:21]   --->   Operation 182 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 183 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_13_addr" [sha512Accel.cpp:21]   --->   Operation 183 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 184 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_12_addr" [sha512Accel.cpp:21]   --->   Operation 184 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 185 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_11_addr" [sha512Accel.cpp:21]   --->   Operation 185 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 186 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_10_addr" [sha512Accel.cpp:21]   --->   Operation 186 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 187 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_9_addr" [sha512Accel.cpp:21]   --->   Operation 187 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 188 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_8_addr" [sha512Accel.cpp:21]   --->   Operation 188 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 189 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_7_addr" [sha512Accel.cpp:21]   --->   Operation 189 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 190 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_6_addr" [sha512Accel.cpp:21]   --->   Operation 190 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 191 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_5_addr" [sha512Accel.cpp:21]   --->   Operation 191 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 192 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_4_addr" [sha512Accel.cpp:21]   --->   Operation 192 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 193 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_3_addr" [sha512Accel.cpp:21]   --->   Operation 193 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 194 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_2_addr" [sha512Accel.cpp:21]   --->   Operation 194 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 195 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_1_addr" [sha512Accel.cpp:21]   --->   Operation 195 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 196 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_addr" [sha512Accel.cpp:21]   --->   Operation 196 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 197 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln21 = store i1 0, i5 %buffer_31_addr" [sha512Accel.cpp:21]   --->   Operation 197 'store' 'store_ln21' <Predicate = (!icmp_ln16 & !icmp_ln18 & trunc_ln15 == 31)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 198 [1/1] (1.29ns)   --->   "%store_ln11 = store i1 1, i1 %addSize_1" [sha512Accel.cpp:11]   --->   Operation 198 'store' 'store_ln11' <Predicate = (!icmp_ln16 & !icmp_ln18)> <Delay = 1.29>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!icmp_ln16 & !icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_30_addr" [sha512Accel.cpp:19]   --->   Operation 200 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 30)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 201 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_29_addr" [sha512Accel.cpp:19]   --->   Operation 201 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 29)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 202 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_28_addr" [sha512Accel.cpp:19]   --->   Operation 202 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 28)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 203 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_27_addr" [sha512Accel.cpp:19]   --->   Operation 203 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 27)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 204 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_26_addr" [sha512Accel.cpp:19]   --->   Operation 204 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 26)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 205 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_25_addr" [sha512Accel.cpp:19]   --->   Operation 205 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 25)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 206 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_24_addr" [sha512Accel.cpp:19]   --->   Operation 206 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 24)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 207 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_23_addr" [sha512Accel.cpp:19]   --->   Operation 207 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 23)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 208 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_22_addr" [sha512Accel.cpp:19]   --->   Operation 208 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 22)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 209 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_21_addr" [sha512Accel.cpp:19]   --->   Operation 209 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 21)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 210 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_20_addr" [sha512Accel.cpp:19]   --->   Operation 210 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 20)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 211 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_19_addr" [sha512Accel.cpp:19]   --->   Operation 211 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 19)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 212 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_18_addr" [sha512Accel.cpp:19]   --->   Operation 212 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 18)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 213 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_17_addr" [sha512Accel.cpp:19]   --->   Operation 213 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 17)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 214 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_16_addr" [sha512Accel.cpp:19]   --->   Operation 214 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 16)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 215 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_15_addr" [sha512Accel.cpp:19]   --->   Operation 215 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 216 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_14_addr" [sha512Accel.cpp:19]   --->   Operation 216 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 217 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_13_addr" [sha512Accel.cpp:19]   --->   Operation 217 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 218 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_12_addr" [sha512Accel.cpp:19]   --->   Operation 218 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 219 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_11_addr" [sha512Accel.cpp:19]   --->   Operation 219 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 220 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_10_addr" [sha512Accel.cpp:19]   --->   Operation 220 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 221 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_9_addr" [sha512Accel.cpp:19]   --->   Operation 221 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 222 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_8_addr" [sha512Accel.cpp:19]   --->   Operation 222 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 223 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_7_addr" [sha512Accel.cpp:19]   --->   Operation 223 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 224 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_6_addr" [sha512Accel.cpp:19]   --->   Operation 224 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 225 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_5_addr" [sha512Accel.cpp:19]   --->   Operation 225 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 226 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_4_addr" [sha512Accel.cpp:19]   --->   Operation 226 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 227 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_3_addr" [sha512Accel.cpp:19]   --->   Operation 227 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 228 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_2_addr" [sha512Accel.cpp:19]   --->   Operation 228 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 229 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_1_addr" [sha512Accel.cpp:19]   --->   Operation 229 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 230 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_addr" [sha512Accel.cpp:19]   --->   Operation 230 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 231 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln19 = store i1 1, i5 %buffer_31_addr" [sha512Accel.cpp:19]   --->   Operation 231 'store' 'store_ln19' <Predicate = (!icmp_ln16 & icmp_ln18 & trunc_ln15 == 31)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc" [sha512Accel.cpp:20]   --->   Operation 232 'br' 'br_ln20' <Predicate = (!icmp_ln16 & icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] ( I:3.24ns O:3.24ns )   --->   "%bitstream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %bitstream" [sha512Accel.cpp:17]   --->   Operation 233 'read' 'bitstream_read' <Predicate = (icmp_ln16)> <Delay = 3.24> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 234 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_30_addr" [sha512Accel.cpp:17]   --->   Operation 234 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 30)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 235 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_29_addr" [sha512Accel.cpp:17]   --->   Operation 235 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 29)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 236 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_28_addr" [sha512Accel.cpp:17]   --->   Operation 236 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 28)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 237 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_27_addr" [sha512Accel.cpp:17]   --->   Operation 237 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 27)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 238 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_26_addr" [sha512Accel.cpp:17]   --->   Operation 238 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 26)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 239 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_25_addr" [sha512Accel.cpp:17]   --->   Operation 239 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 25)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 240 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_24_addr" [sha512Accel.cpp:17]   --->   Operation 240 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 24)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 241 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_23_addr" [sha512Accel.cpp:17]   --->   Operation 241 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 23)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 242 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_22_addr" [sha512Accel.cpp:17]   --->   Operation 242 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 22)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 243 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_21_addr" [sha512Accel.cpp:17]   --->   Operation 243 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 21)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 244 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_20_addr" [sha512Accel.cpp:17]   --->   Operation 244 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 20)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 245 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_19_addr" [sha512Accel.cpp:17]   --->   Operation 245 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 19)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 246 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_18_addr" [sha512Accel.cpp:17]   --->   Operation 246 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 18)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 247 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_17_addr" [sha512Accel.cpp:17]   --->   Operation 247 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 17)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 248 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_16_addr" [sha512Accel.cpp:17]   --->   Operation 248 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 16)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 249 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_15_addr" [sha512Accel.cpp:17]   --->   Operation 249 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 15)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 250 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_14_addr" [sha512Accel.cpp:17]   --->   Operation 250 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 14)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 251 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_13_addr" [sha512Accel.cpp:17]   --->   Operation 251 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 13)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 252 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_12_addr" [sha512Accel.cpp:17]   --->   Operation 252 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 12)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 253 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_11_addr" [sha512Accel.cpp:17]   --->   Operation 253 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 11)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 254 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_10_addr" [sha512Accel.cpp:17]   --->   Operation 254 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 10)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 255 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_9_addr" [sha512Accel.cpp:17]   --->   Operation 255 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 9)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 256 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_8_addr" [sha512Accel.cpp:17]   --->   Operation 256 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 8)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 257 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_7_addr" [sha512Accel.cpp:17]   --->   Operation 257 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 7)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 258 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_6_addr" [sha512Accel.cpp:17]   --->   Operation 258 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 6)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 259 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_5_addr" [sha512Accel.cpp:17]   --->   Operation 259 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 5)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 260 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_4_addr" [sha512Accel.cpp:17]   --->   Operation 260 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 4)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 261 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_3_addr" [sha512Accel.cpp:17]   --->   Operation 261 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 3)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 262 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_2_addr" [sha512Accel.cpp:17]   --->   Operation 262 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 2)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 263 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_1_addr" [sha512Accel.cpp:17]   --->   Operation 263 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 1)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 264 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_addr" [sha512Accel.cpp:17]   --->   Operation 264 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 0)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 265 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln17 = store i1 %bitstream_read, i5 %buffer_31_addr" [sha512Accel.cpp:17]   --->   Operation 265 'store' 'store_ln17' <Predicate = (icmp_ln16 & trunc_ln15 == 31)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [sha512Accel.cpp:18]   --->   Operation 266 'br' 'br_ln18' <Predicate = (icmp_ln16)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.294ns
The critical path consists of the following:
	'alloca' operation 1 bit ('addSize', sha512Accel.cpp:11) [40]  (0.000 ns)
	'store' operation 0 bit ('store_ln11', sha512Accel.cpp:11) of variable 'addSize_read' on local variable 'addSize', sha512Accel.cpp:11 [45]  (1.294 ns)

 <State 2>: 5.783ns
The critical path consists of the following:
	'load' operation 128 bit ('counter', sha512Accel.cpp:15) on local variable 'counter', sha512Accel.cpp:4 [50]  (0.000 ns)
	'add' operation 128 bit ('counter', sha512Accel.cpp:15) [402]  (4.489 ns)
	'store' operation 0 bit ('store_ln4', sha512Accel.cpp:4) of variable 'counter', sha512Accel.cpp:15 on local variable 'counter', sha512Accel.cpp:4 [404]  (1.294 ns)

 <State 3>: 5.015ns
The critical path consists of the following:
	fifo read operation ('bitstream_read', sha512Accel.cpp:17) on port 'bitstream' (sha512Accel.cpp:17) [301]  (3.246 ns)
	'store' operation 0 bit ('store_ln17', sha512Accel.cpp:17) of variable 'bitstream_read', sha512Accel.cpp:17 on array 'buffer_31' [397]  (1.769 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
