

================================================================
== Vivado HLS Report for 'advios_clkDivide'
================================================================
* Date:           Fri Oct  4 12:50:52 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lab7_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    101|     53|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     45|
|Register         |        -|      -|      4|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    105|     98|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |advios_clkCount_assi_fu_107_p2  |     +    |      0|  101|  37|          32|           1|
    |tmp_1_fu_114_p2                 |   icmp   |      0|    0|  16|          32|          27|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0|  101|  53|          64|          28|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |advios_clkCount_o  |  15|          3|   32|         96|
    |ap_NS_fsm          |  15|          3|    1|          3|
    |oneSecPulse        |  15|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  45|          9|   34|        102|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  3|   0|    3|          0|
    |tmp_1_reg_120  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | advios::clkDivide | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | advios::clkDivide | return value |
|oneSecPulse               | out |    1|   ap_vld   |    oneSecPulse    |    pointer   |
|oneSecPulse_ap_vld        | out |    1|   ap_vld   |    oneSecPulse    |    pointer   |
|advios_clkCount_i         |  in |   32|   ap_ovld  |  advios_clkCount  |    pointer   |
|advios_clkCount_o         | out |   32|   ap_ovld  |  advios_clkCount  |    pointer   |
|advios_clkCount_o_ap_vld  | out |    1|   ap_ovld  |  advios_clkCount  |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

