Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 8980A9D79E4
	for <lists+qemu-devel@lfdr.de>; Mon, 25 Nov 2024 02:56:33 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tFOKG-00048T-Ea; Sun, 24 Nov 2024 20:55:44 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <maobibo@loongson.cn>)
 id 1tFOKC-00048J-Kw
 for qemu-devel@nongnu.org; Sun, 24 Nov 2024 20:55:40 -0500
Received: from mail.loongson.cn ([114.242.206.163])
 by eggs.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <maobibo@loongson.cn>) id 1tFOK9-0004DS-Kk
 for qemu-devel@nongnu.org; Sun, 24 Nov 2024 20:55:40 -0500
Received: from loongson.cn (unknown [10.20.42.62])
 by gateway (Coremail) with SMTP id _____8AxUa8U2UNnv_JHAA--.9982S3;
 Mon, 25 Nov 2024 09:55:32 +0800 (CST)
Received: from [10.20.42.62] (unknown [10.20.42.62])
 by front1 (Coremail) with SMTP id qMiowMCx70cU2UNnp5lmAA--.41212S3;
 Mon, 25 Nov 2024 09:55:32 +0800 (CST)
Subject: Re: [PATCH v4 3/6] hw/loongarch/virt: Add generic function to init
 interrupt pin of CPU
To: Igor Mammedov <imammedo@redhat.com>
Cc: Song Gao <gaosong@loongson.cn>, Paolo Bonzini <pbonzini@redhat.com>,
 Zhao Liu <zhao1.liu@intel.com>, Jiaxun Yang <jiaxun.yang@flygoat.com>,
 Xianglai Li <lixianglai@loongson.cn>, qemu-devel@nongnu.org
References: <20241112021738.1952851-1-maobibo@loongson.cn>
 <20241112021738.1952851-4-maobibo@loongson.cn>
 <20241118174346.23b6d2ee@imammedo.users.ipa.redhat.com>
 <b3a86101-faab-3db2-e049-d77ecf0cc27e@loongson.cn>
 <20241122144533.5ce77f6e@imammedo.users.ipa.redhat.com>
From: bibo mao <maobibo@loongson.cn>
Message-ID: <efae1aa0-3f62-ad20-7f39-21e7a1cc8732@loongson.cn>
Date: Mon, 25 Nov 2024 09:54:55 +0800
User-Agent: Mozilla/5.0 (X11; Linux loongarch64; rv:68.0) Gecko/20100101
 Thunderbird/68.7.0
MIME-Version: 1.0
In-Reply-To: <20241122144533.5ce77f6e@imammedo.users.ipa.redhat.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-CM-TRANSID: qMiowMCx70cU2UNnp5lmAA--.41212S3
X-CM-SenderInfo: xpdruxter6z05rqj20fqof0/
X-Coremail-Antispam: 1Uk129KBj93XoWxKr4rCFW3ur15Cw4DKFW7Awc_yoWfAry5pr
 W8CFsYyr4UXry3WwnFgw1jgFnayrn5KF1xXr43G3WSk3WqyFy3Jr1UAw4UCay8CrykXF1j
 vr18XFWfWFy7A3gCm3ZEXasCq-sJn29KB7ZKAUJUUUU5529EdanIXcx71UUUUU7KY7ZEXa
 sCq-sGcSsGvfJ3Ic02F40EFcxC0VAKzVAqx4xG6I80ebIjqfuFe4nvWSU5nxnvy29KBjDU
 0xBIdaVrnRJUUUv0b4IE77IF4wAFF20E14v26r1j6r4UM7CY07I20VC2zVCF04k26cxKx2
 IYs7xG6rWj6s0DM7CIcVAFz4kK6r1Y6r17M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48v
 e4kI8wA2z4x0Y4vE2Ix0cI8IcVAFwI0_Gr0_Xr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI
 0_Gr0_Cr1l84ACjcxK6I8E87Iv67AKxVW8JVWxJwA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_
 Gr0_Gr1UM2AIxVAIcxkEcVAq07x20xvEncxIr21l57IF6xkI12xvs2x26I8E6xACxx1l5I
 8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r126r1DMcIj6I8E87Iv67AK
 xVWUJVW8JwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr41lc7I2V7IY0VAS07AlzV
 AYIcxG8wCF04k20xvY0x0EwIxGrwCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E
 14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_JF0_Jw1lIx
 kGc2Ij64vIr41lIxAIcVC0I7IYx2IY67AKxVWUJVWUCwCI42IY6xIIjxv20xvEc7CjxVAF
 wI0_Jr0_Gr1lIxAIcVCF04k26cxKx2IYs7xG6r1j6r1xMIIF0xvEx4A2jsIE14v26r1j6r
 4UMIIF0xvEx4A2jsIEc7CjxVAFwI0_Jr0_GrUvcSsGvfC2KfnxnUUI43ZEXa7IU82g43UU
 UUU==
Received-SPF: pass client-ip=114.242.206.163; envelope-from=maobibo@loongson.cn;
 helo=mail.loongson.cn
X-Spam_score_int: -50
X-Spam_score: -5.1
X-Spam_bar: -----
X-Spam_report: (-5.1 / 5.0 requ) BAYES_00=-1.9, NICE_REPLY_A=-3.25,
 RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



On 2024/11/22 下午9:45, Igor Mammedov wrote:
> On Tue, 19 Nov 2024 18:02:54 +0800
> bibo mao <maobibo@loongson.cn> wrote:
> 
>> On 2024/11/19 上午12:43, Igor Mammedov wrote:
>>> On Tue, 12 Nov 2024 10:17:35 +0800
>>> Bibo Mao <maobibo@loongson.cn> wrote:
>>>    
>>>> Here generic function virt_init_cpu_irq() is added to init interrupt
>>>> pin of CPU object, IPI and extioi interrupt controllers are connected
>>>> to interrupt pin of CPU object.
>>>>
>>>> The generic function can be used to both cold-plug and hot-plug CPUs.
>>>
>>> this patch is heavily depends on cpu_index and specific order CPUs
>>> are created.
>> yes, that is actually one problem with heavy dependency, I will try to
>> remove the dependency.
>>>    
>>>>
>>>> Signed-off-by: Bibo Mao <maobibo@loongson.cn>
>>>> ---
>>>>    hw/loongarch/virt.c         | 78 ++++++++++++++++++++++++-------------
>>>>    include/hw/loongarch/virt.h |  2 +
>>>>    2 files changed, 53 insertions(+), 27 deletions(-)
>>>>
>>>> diff --git a/hw/loongarch/virt.c b/hw/loongarch/virt.c
>>>> index b6b616d278..621380e2b3 100644
>>>> --- a/hw/loongarch/virt.c
>>>> +++ b/hw/loongarch/virt.c
>>>> @@ -58,6 +58,20 @@ static bool virt_is_veiointc_enabled(LoongArchVirtMachineState *lvms)
>>>>        return true;
>>>>    }
>>>>    
>>>> +static CPUState *virt_get_cpu(MachineState *ms, int index)
>>>> +{
>>>> +    MachineClass *mc = MACHINE_GET_CLASS(ms);
>>>> +    const CPUArchIdList *possible_cpus;
>>>> +
>>>> +    /* Init CPUs */
>>>> +    possible_cpus = mc->possible_cpu_arch_ids(ms);
>>>> +    if (index < 0 || index >= possible_cpus->len) {
>>>> +        return NULL;
>>>> +    }
>>>> +
>>>> +    return possible_cpus->cpus[index].cpu;
>>>> +}
>>>
>>> instead of adding this helper I'd suggest to try reusing
>>> virt_find_cpu_slot() added in previous patch.
>>>    
>>>> +
>>>>    static void virt_get_veiointc(Object *obj, Visitor *v, const char *name,
>>>>                                  void *opaque, Error **errp)
>>>>    {
>>>> @@ -365,7 +379,7 @@ static void create_fdt(LoongArchVirtMachineState *lvms)
>>>>    static void fdt_add_cpu_nodes(const LoongArchVirtMachineState *lvms)
>>>>    {
>>>>        int num;
>>>> -    const MachineState *ms = MACHINE(lvms);
>>>> +    MachineState *ms = MACHINE(lvms);
>>>>        int smp_cpus = ms->smp.cpus;
>>>>    
>>>>        qemu_fdt_add_subnode(ms->fdt, "/cpus");
>>>> @@ -375,7 +389,7 @@ static void fdt_add_cpu_nodes(const LoongArchVirtMachineState *lvms)
>>>>        /* cpu nodes */
>>>>        for (num = smp_cpus - 1; num >= 0; num--) {
>>>
>>> loops based on smp_cpus become broken as soon as you have
>>>    '-smp x, -device your-cpu,...
>>> since it doesn't take in account '-device' created CPUs.
>>> You likely need to replace such loops to iterate over possible_cpus
>>> (in a separate patch please)
>> yes, will do. possible_cpus can be used and virt_get_cpu() is unnecessary.
>>
>> Interesting, I never create cpu like the method like this, will try this.
>> '-smp x, -device your-cpu,...'
> 
> that's how target VM could be starred with if cpu were hotpluged on
> migration source side.
> 
> '-smp x' basically shortcut to series of '-device cpu-foo',
> with the only big difference is that the later is created after machine_init
> while '-smp x' CPUs are created at machine_init time.
> 
> That's the reason to I'm pushing you to move all CPU wiring to plug handlers,
> so eventually you would end up with only way of adding CPUs, regardless of
> what creates them (-smp or -device/device_add)
Got it. I have further understanding with CPU object, I do not notice 
this before.

And thanks for your kindly help.

Regards
Bibo Mao
> 
> Ideally/if possible you should be able to start VM with '-smp 0, -device cpu-foo'
> 
>>>       
>>>>            char *nodename = g_strdup_printf("/cpus/cpu@%d", num);
>>>> -        LoongArchCPU *cpu = LOONGARCH_CPU(qemu_get_cpu(num));
>>>> +        LoongArchCPU *cpu = LOONGARCH_CPU(virt_get_cpu(ms, num));
>>>>            CPUState *cs = CPU(cpu);
>>>>    
>>>>            qemu_fdt_add_subnode(ms->fdt, nodename);
>>>> @@ -783,16 +797,42 @@ static void virt_devices_init(DeviceState *pch_pic,
>>>>        lvms->platform_bus_dev = create_platform_bus(pch_pic);
>>>>    }
>>>>    
>>>> +static void virt_init_cpu_irq(MachineState *ms, CPUState *cs)
>>>> +{
>>>> +    LoongArchCPU *cpu = LOONGARCH_CPU(cs);
>>>> +    CPULoongArchState *env;
>>>> +    LoongArchVirtMachineState *lvms = LOONGARCH_VIRT_MACHINE(ms);
>>>> +    int pin;
>>>> +
>>>> +    if (!lvms->ipi || !lvms->extioi) {
>>>> +        return;
>>>> +    }
>>>> +
>>>> +    env = &(cpu->env);
>>>> +    env->address_space_iocsr = &lvms->as_iocsr;
>>>> +    env->ipistate = lvms->ipi;
>>>> +    /* connect ipi irq to cpu irq, logic cpu index used here */
>>>> +    qdev_connect_gpio_out(lvms->ipi, cs->cpu_index,
>>> I'd try to avoid using cpu_index (basically internal CPU detail) when
>>> wiring components together. It would be better to implement this the way
>>> the real hw does it.
>> yes, will try to remove this and ipi device realize funciton. When ipi
>> device is created, it will search possible_cpus and connect to interrupt
>> pin of supported CPU.
>>
>> The real hw is same with Interrupt Pin method :(, and there is no
>> apic-bus or Processor System Bus like x86.
>>
>> Regards
>> Bibo Mao
>>>
>>>    
>>>> +                              qdev_get_gpio_in(DEVICE(cs), IRQ_IPI));
>>>> +
>>>> +    /*
>>>> +     * connect ext irq to the cpu irq
>>>> +     * cpu_pin[9:2] <= intc_pin[7:0]
>>>> +     */
>>>> +    for (pin = 0; pin < LS3A_INTC_IP; pin++) {
>>>> +        qdev_connect_gpio_out(lvms->extioi, cs->cpu_index * LS3A_INTC_IP + pin,
>>>> +                              qdev_get_gpio_in(DEVICE(cs), pin + 2));
>>>> +    }
>>>> +}
>>>> +
>>>>    static void virt_irq_init(LoongArchVirtMachineState *lvms)
>>>>    {
>>>>        MachineState *ms = MACHINE(lvms);
>>>> -    DeviceState *pch_pic, *pch_msi, *cpudev;
>>>> +    DeviceState *pch_pic, *pch_msi;
>>>>        DeviceState *ipi, *extioi;
>>>>        SysBusDevice *d;
>>>> -    LoongArchCPU *lacpu;
>>>> -    CPULoongArchState *env;
>>>>        CPUState *cpu_state;
>>>> -    int cpu, pin, i, start, num;
>>>> +    int cpu, i, start, num;
>>>>        uint32_t cpuintc_phandle, eiointc_phandle, pch_pic_phandle, pch_msi_phandle;
>>>>    
>>>>        /*
>>>> @@ -843,6 +883,7 @@ static void virt_irq_init(LoongArchVirtMachineState *lvms)
>>>>        ipi = qdev_new(TYPE_LOONGARCH_IPI);
>>>>        qdev_prop_set_uint32(ipi, "num-cpu", ms->smp.cpus);
>>>>        sysbus_realize_and_unref(SYS_BUS_DEVICE(ipi), &error_fatal);
>>>> +    lvms->ipi = ipi;
>>>>    
>>>>        /* IPI iocsr memory region */
>>>>        memory_region_add_subregion(&lvms->system_iocsr, SMP_IPI_MAILBOX,
>>>> @@ -853,18 +894,6 @@ static void virt_irq_init(LoongArchVirtMachineState *lvms)
>>>>        /* Add cpu interrupt-controller */
>>>>        fdt_add_cpuic_node(lvms, &cpuintc_phandle);
>>>>    
>>>> -    for (cpu = 0; cpu < ms->smp.cpus; cpu++) {
>>>> -        cpu_state = qemu_get_cpu(cpu);
>>>> -        cpudev = DEVICE(cpu_state);
>>>> -        lacpu = LOONGARCH_CPU(cpu_state);
>>>> -        env = &(lacpu->env);
>>>> -        env->address_space_iocsr = &lvms->as_iocsr;
>>>> -
>>>> -        /* connect ipi irq to cpu irq */
>>>> -        qdev_connect_gpio_out(ipi, cpu, qdev_get_gpio_in(cpudev, IRQ_IPI));
>>>> -        env->ipistate = ipi;
>>>> -    }
>>>> -
>>>>        /* Create EXTIOI device */
>>>>        extioi = qdev_new(TYPE_LOONGARCH_EXTIOI);
>>>>        qdev_prop_set_uint32(extioi, "num-cpu", ms->smp.cpus);
>>>> @@ -872,6 +901,7 @@ static void virt_irq_init(LoongArchVirtMachineState *lvms)
>>>>            qdev_prop_set_bit(extioi, "has-virtualization-extension", true);
>>>>        }
>>>>        sysbus_realize_and_unref(SYS_BUS_DEVICE(extioi), &error_fatal);
>>>> +    lvms->extioi = extioi;
>>>>        memory_region_add_subregion(&lvms->system_iocsr, APIC_BASE,
>>>>                        sysbus_mmio_get_region(SYS_BUS_DEVICE(extioi), 0));
>>>>        if (virt_is_veiointc_enabled(lvms)) {
>>>> @@ -879,16 +909,10 @@ static void virt_irq_init(LoongArchVirtMachineState *lvms)
>>>>                        sysbus_mmio_get_region(SYS_BUS_DEVICE(extioi), 1));
>>>>        }
>>>>    
>>>> -    /*
>>>> -     * connect ext irq to the cpu irq
>>>> -     * cpu_pin[9:2] <= intc_pin[7:0]
>>>> -     */
>>>> +    /* Connect irq to cpu, including ipi and extioi irqchip */
>>>>        for (cpu = 0; cpu < ms->smp.cpus; cpu++) {
>>>> -        cpudev = DEVICE(qemu_get_cpu(cpu));
>>>> -        for (pin = 0; pin < LS3A_INTC_IP; pin++) {
>>>> -            qdev_connect_gpio_out(extioi, (cpu * 8 + pin),
>>>> -                                  qdev_get_gpio_in(cpudev, pin + 2));
>>>> -        }
>>>> +        cpu_state = virt_get_cpu(ms, cpu);
>>>> +        virt_init_cpu_irq(ms, cpu_state);
>>>>        }
>>>>    
>>>>        /* Add Extend I/O Interrupt Controller node */
>>>> diff --git a/include/hw/loongarch/virt.h b/include/hw/loongarch/virt.h
>>>> index 9ba47793ef..260e6bd7cf 100644
>>>> --- a/include/hw/loongarch/virt.h
>>>> +++ b/include/hw/loongarch/virt.h
>>>> @@ -60,6 +60,8 @@ struct LoongArchVirtMachineState {
>>>>        MemoryRegion iocsr_mem;
>>>>        AddressSpace as_iocsr;
>>>>        struct loongarch_boot_info bootinfo;
>>>> +    DeviceState *ipi;
>>>> +    DeviceState *extioi;
>>>>    };
>>>>    
>>>>    #define TYPE_LOONGARCH_VIRT_MACHINE  MACHINE_TYPE_NAME("virt")
>>


