$date
	Sat Sep 27 11:32:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dflipflop2_tb $end
$var wire 1 ! output_led2_0_2 $end
$var wire 1 " output_led1_0_1 $end
$var integer 32 # pass_count [31:0] $end
$var integer 32 $ test_count [31:0] $end
$scope module dut $end
$var wire 1 % nand_11 $end
$var wire 1 & nand_12 $end
$var wire 1 ' nand_15 $end
$var wire 1 ( nand_18 $end
$var wire 1 ) nand_19 $end
$var wire 1 * nand_21 $end
$var wire 1 + nand_22 $end
$var wire 1 , nand_9 $end
$var wire 1 - node_10 $end
$var wire 1 . node_13 $end
$var wire 1 / node_14 $end
$var wire 1 0 node_16 $end
$var wire 1 1 node_17 $end
$var wire 1 2 node_4 $end
$var wire 1 3 node_5 $end
$var wire 1 4 node_8 $end
$var wire 1 5 not_3 $end
$var wire 1 6 not_6 $end
$var wire 1 7 not_7 $end
$var wire 1 " output_led1_0_1 $end
$var wire 1 ! output_led2_0_2 $end
$var reg 1 8 d_flip_flop_20_0_q $end
$var reg 1 9 d_flip_flop_20_1_q $end
$upscope $end
$scope task test_dff_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
08
07
16
15
z4
13
12
z1
z0
z/
z.
0-
0,
x+
x*
x)
1(
0'
1&
1%
b0 $
b0 #
0"
x!
$end
#100000
b1 $
#200000
b10 $
b1 #
#300000
b11 $
b10 #
#400000
b11 #
