{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745752747189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745752747189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 19:19:07 2025 " "Processing started: Sun Apr 27 19:19:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745752747189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1745752747189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSK_demodulate -c FSK_demodulate --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSK_demodulate -c FSK_demodulate --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1745752747189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1745752747263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1745752747263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/18.FSK_Demodulate/prj/ipcore/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745752750712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745752750712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom/rom_256x8b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom/rom_256x8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x8b " "Found entity 1: rom_256x8b" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/18.FSK_Demodulate/prj/ipcore/rom/rom_256x8b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745752750712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745752750712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/18.FSK_Demodulate/rtl/FSK_demodulate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/18.FSK_Demodulate/rtl/FSK_demodulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsk_demodulate " "Found entity 1: fsk_demodulate" {  } { { "../rtl/FSK_demodulate.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/18.FSK_Demodulate/rtl/FSK_demodulate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745752750713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745752750713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsk_demodulate " "Elaborating entity \"fsk_demodulate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1745752750734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSK_demodulate.v(27) " "Verilog HDL assignment warning at FSK_demodulate.v(27): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSK_demodulate.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/18.FSK_Demodulate/rtl/FSK_demodulate.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745752750735 "|fsk_demodulate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSK_demodulate.v(39) " "Verilog HDL assignment warning at FSK_demodulate.v(39): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/FSK_demodulate.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/18.FSK_Demodulate/rtl/FSK_demodulate.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745752750735 "|fsk_demodulate"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745752750750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 19:19:10 2025 " "Processing ended: Sun Apr 27 19:19:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745752750750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745752750750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745752750750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1745752750750 ""}
