# TEST 11 0
# TEST 11 0
# TEST 11 0
# TEST 00 0
# TEST 01 1
# TEST 10 1
# TEST 10 1
# TEST 01 1
# TEST 01 1
# TEST 10 1
: nins 2
: depth 2
0 input x0
1 input x1
2 input y0 1
3 gate ADD 0 1
4 output MUL 2 3
