`timescale 1ns / 1ps

module ALU(
input [3:0] ALUop,
input [31:0] ina, inb,
output zero,
output reg [31:0] out
    );
    
    
endmodule
