$comment
Simulation of an RTL-described memory
$end

$date
     Jun 18, 2014       05:21:28
$end

$version
 SystemC 2.3.1-Accellera --- May 20 2014 20:27:08
$end

$timescale
     1 ns
$end

$scope module SystemC $end
$var wire    1  aaaaa  clk       $end
$var wire    1  aaaab  enable       $end
$var wire    1  aaaac  rd       $end
$var wire    1  aaaad  wr       $end
$var wire    4  aaaae  addr [3:0]  $end
$var wire    8  aaaaf  data_in [7:0]  $end
$var wire    8  aaaag  data_out [7:0]  $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
1aaaaa
0aaaab
0aaaac
0aaaad
b0 aaaae
b11111111 aaaaf
bXXXXXXXX aaaag
$end

#500
0aaaaa
bZZZZZZZZ aaaag

#1000
1aaaaa

#1500
0aaaaa

#2000
1aaaaa

#2500
0aaaaa

#3000
1aaaaa

#3500
0aaaaa

#4000
1aaaaa

#4500
0aaaaa

#5000
1aaaaa

#5500
0aaaaa

#6000
1aaaaa

#6500
0aaaaa

#7000
1aaaaa

#7500
0aaaaa

#8000
1aaaaa

#8500
0aaaaa

#9000
1aaaaa

#9500
0aaaaa

#10000
1aaaaa
1aaaab

#10500
0aaaaa

#11000
1aaaaa
1aaaad

#11500
0aaaaa

#12000
1aaaaa
b0 aaaaf

#12500
0aaaaa

#13000
1aaaaa
b1 aaaae
b1 aaaaf

#13500
0aaaaa

#14000
1aaaaa
b10 aaaae
b10 aaaaf

#14500
0aaaaa

#15000
1aaaaa
b11 aaaae
b11 aaaaf

#15500
0aaaaa

#16000
1aaaaa
b100 aaaae
b100 aaaaf

#16500
0aaaaa

#17000
1aaaaa
b101 aaaae
b101 aaaaf

#17500
0aaaaa

#18000
1aaaaa
b110 aaaae
b110 aaaaf

#18500
0aaaaa

#19000
1aaaaa
b111 aaaae
b111 aaaaf

#19500
0aaaaa

#20000
1aaaaa
b1000 aaaae
b1000 aaaaf

#20500
0aaaaa

#21000
1aaaaa
b1001 aaaae
b1001 aaaaf

#21500
0aaaaa

#22000
1aaaaa
b1010 aaaae
b1010 aaaaf

#22500
0aaaaa

#23000
1aaaaa
b1011 aaaae
b1011 aaaaf

#23500
0aaaaa

#24000
1aaaaa
b1100 aaaae
b1100 aaaaf

#24500
0aaaaa

#25000
1aaaaa
b1101 aaaae
b1101 aaaaf

#25500
0aaaaa

#26000
1aaaaa
b1110 aaaae
b1110 aaaaf

#26500
0aaaaa

#27000
1aaaaa
b1111 aaaae
b1111 aaaaf

#27500
0aaaaa

#28000
1aaaaa
1aaaac
0aaaad

#28500
0aaaaa
b1111 aaaag

#29000
1aaaaa
b0 aaaae

#29500
0aaaaa
b0 aaaag

#30000
1aaaaa
b1 aaaae

#30500
0aaaaa
b1 aaaag

#31000
1aaaaa
b10 aaaae

#31500
0aaaaa
b10 aaaag

#32000
1aaaaa
b11 aaaae

#32500
0aaaaa
b11 aaaag

#33000
1aaaaa
b100 aaaae

#33500
0aaaaa
b100 aaaag

#34000
1aaaaa
b101 aaaae

#34500
0aaaaa
b101 aaaag

#35000
1aaaaa
b110 aaaae

#35500
0aaaaa
b110 aaaag

#36000
1aaaaa
b111 aaaae

#36500
0aaaaa
b111 aaaag

#37000
1aaaaa
b1000 aaaae

#37500
0aaaaa
b1000 aaaag

#38000
1aaaaa
b1001 aaaae

#38500
0aaaaa
b1001 aaaag

#39000
1aaaaa
b1010 aaaae

#39500
0aaaaa
b1010 aaaag

#40000
1aaaaa
b1011 aaaae

#40500
0aaaaa
b1011 aaaag

#41000
1aaaaa
b1100 aaaae

#41500
0aaaaa
b1100 aaaag

#42000
1aaaaa
b1101 aaaae

#42500
0aaaaa
b1101 aaaag

#43000
1aaaaa
b1110 aaaae

#43500
0aaaaa
b1110 aaaag

#44000
1aaaaa
b1111 aaaae

#44500
0aaaaa
b1111 aaaag

#45000
1aaaaa
0aaaab
0aaaac
b0 aaaae
b0 aaaaf

#45500
0aaaaa
bZZZZZZZZ aaaag

#46000
1aaaaa

#46500
0aaaaa

#47000
1aaaaa

#47500
0aaaaa

#48000
1aaaaa

#48500
0aaaaa

#49000
1aaaaa

#49500
0aaaaa

