#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f949be02760 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x7f949be13e80_0 .var "a", 0 31;
v0x7f949be13f10_0 .var "b", 0 31;
v0x7f949be13fa0_0 .var "clock", 0 0;
v0x7f949be14030_0 .net "done", 0 0, v0x7f949be139d0_0;  1 drivers
v0x7f949be140c0_0 .var "mul", 0 0;
v0x7f949be14190_0 .var "reset", 0 0;
v0x7f949be14240_0 .net "result", 0 63, v0x7f949be13bb0_0;  1 drivers
v0x7f949be142f0_0 .net "working", 0 0, v0x7f949be13d40_0;  1 drivers
S_0x7f949be028c0 .scope module, "top" "multiplier" 2 10, 3 1 0, S_0x7f949be02760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "mul"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /OUTPUT 1 "done"
    .port_info 6 /OUTPUT 1 "working"
    .port_info 7 /OUTPUT 64 "result"
P_0x7f949be02a20 .param/l "STATE_1" 1 3 17, C4<001>;
P_0x7f949be02a60 .param/l "STATE_2" 1 3 18, C4<010>;
P_0x7f949be02aa0 .param/l "STATE_3" 1 3 19, C4<011>;
P_0x7f949be02ae0 .param/l "STATE_4" 1 3 20, C4<100>;
P_0x7f949be02b20 .param/l "STATE_5" 1 3 21, C4<101>;
P_0x7f949be02b60 .param/l "STATE_6" 1 3 22, C4<110>;
P_0x7f949be02ba0 .param/l "STATE_7" 1 3 23, C4<111>;
P_0x7f949be02be0 .param/l "STATE_Initial" 1 3 16, C4<000>;
v0x7f949be03030_0 .var "CurrentState", 0 2;
v0x7f949be130f0_0 .var "H", 0 31;
v0x7f949be131a0_0 .var "L", 0 31;
v0x7f949be13260_0 .var "NextState", 0 2;
v0x7f949be13310_0 .var "P", 0 31;
v0x7f949be13400_0 .var "Z", 0 31;
v0x7f949be134b0_0 .net "a", 0 31, v0x7f949be13e80_0;  1 drivers
v0x7f949be13560_0 .net "a_h", 0 15, L_0x7f949be143a0;  1 drivers
v0x7f949be13610_0 .net "a_l", 0 15, L_0x7f949be144a0;  1 drivers
v0x7f949be13720_0 .net "b", 0 31, v0x7f949be13f10_0;  1 drivers
v0x7f949be137d0_0 .net "b_h", 0 15, L_0x7f949be14540;  1 drivers
v0x7f949be13880_0 .net "b_l", 0 15, L_0x7f949be14620;  1 drivers
v0x7f949be13930_0 .net "clk", 0 0, v0x7f949be13fa0_0;  1 drivers
v0x7f949be139d0_0 .var "done", 0 0;
v0x7f949be13a70_0 .net "mul", 0 0, v0x7f949be140c0_0;  1 drivers
v0x7f949be13b10_0 .net "reset", 0 0, v0x7f949be14190_0;  1 drivers
v0x7f949be13bb0_0 .var "result", 0 63;
v0x7f949be13d40_0 .var "working", 0 0;
E_0x7f949be02ee0/0 .event edge, v0x7f949be03030_0, v0x7f949be13560_0, v0x7f949be137d0_0, v0x7f949be13a70_0;
E_0x7f949be02ee0/1 .event edge, v0x7f949be13610_0, v0x7f949be13880_0, v0x7f949be13310_0, v0x7f949be130f0_0;
E_0x7f949be02ee0/2 .event edge, v0x7f949be131a0_0, v0x7f949be13400_0;
E_0x7f949be02ee0 .event/or E_0x7f949be02ee0/0, E_0x7f949be02ee0/1, E_0x7f949be02ee0/2;
E_0x7f949be02f60 .event edge, v0x7f949be03030_0, v0x7f949be13a70_0;
E_0x7f949be02fa0 .event edge, v0x7f949be13b10_0;
E_0x7f949be02ff0 .event posedge, v0x7f949be13930_0;
L_0x7f949be143a0 .part v0x7f949be13e80_0, 16, 16;
L_0x7f949be144a0 .part v0x7f949be13e80_0, 0, 16;
L_0x7f949be14540 .part v0x7f949be13f10_0, 16, 16;
L_0x7f949be14620 .part v0x7f949be13f10_0, 0, 16;
    .scope S_0x7f949be028c0;
T_0 ;
    %wait E_0x7f949be02ff0;
    %load/vec4 v0x7f949be13b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f949be03030_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f949be13260_0;
    %assign/vec4 v0x7f949be03030_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f949be028c0;
T_1 ;
    %wait E_0x7f949be02fa0;
    %load/vec4 v0x7f949be13b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x7f949be13bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f949be130f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f949be131a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f949be13400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f949be13310_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f949be028c0;
T_2 ;
    %wait E_0x7f949be02f60;
    %load/vec4 v0x7f949be03030_0;
    %store/vec4 v0x7f949be13260_0, 0, 3;
    %load/vec4 v0x7f949be03030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x7f949be13a70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f949be13260_0, 0, 3;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f949be13260_0, 0, 3;
T_2.10 ;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f949be13260_0, 0, 3;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f949be13260_0, 0, 3;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f949be13260_0, 0, 3;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f949be13260_0, 0, 3;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f949be13260_0, 0, 3;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f949be13260_0, 0, 3;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f949be13260_0, 0, 3;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f949be028c0;
T_3 ;
    %wait E_0x7f949be02ee0;
    %load/vec4 v0x7f949be03030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x7f949be13560_0;
    %pad/u 32;
    %load/vec4 v0x7f949be137d0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x7f949be130f0_0, 0;
    %load/vec4 v0x7f949be13a70_0;
    %assign/vec4 v0x7f949be13d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f949be139d0_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x7f949be13610_0;
    %pad/u 32;
    %load/vec4 v0x7f949be13880_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x7f949be131a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f949be13d40_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x7f949be13560_0;
    %pad/u 32;
    %load/vec4 v0x7f949be13610_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x7f949be137d0_0;
    %pad/u 32;
    %load/vec4 v0x7f949be13880_0;
    %pad/u 32;
    %add;
    %mul;
    %assign/vec4 v0x7f949be13310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f949be13d40_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x7f949be13310_0;
    %load/vec4 v0x7f949be130f0_0;
    %sub;
    %load/vec4 v0x7f949be131a0_0;
    %sub;
    %assign/vec4 v0x7f949be13400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f949be13d40_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7f949be13400_0;
    %pad/u 64;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7f949be13400_0;
    %pad/u 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x7f949be131a0_0;
    %pad/u 64;
    %add;
    %assign/vec4 v0x7f949be13bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f949be13d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f949be139d0_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f949be02760;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x7f949be13fa0_0;
    %inv;
    %store/vec4 v0x7f949be13fa0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f949be02760;
T_5 ;
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f949be13fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f949be14190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f949be140c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f949be13e80_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f949be13f10_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f949be14190_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f949be140c0_0, 0, 1;
    %delay 16, 0;
    %load/vec4 v0x7f949be14030_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 34 "$display", "Done" {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
T_5.0 ;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f949be02760;
T_6 ;
    %vpi_call 2 42 "$monitor", "clk=%b, reset=%b, mul=%b, a=%d, b=%d, result=%d, working=%b, done=%b, CurrentState=%d NextState=%d", v0x7f949be13fa0_0, v0x7f949be14190_0, v0x7f949be140c0_0, v0x7f949be13e80_0, v0x7f949be13f10_0, v0x7f949be14240_0, v0x7f949be142f0_0, v0x7f949be14030_0, v0x7f949be03030_0, v0x7f949be13260_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/test_multiply.v";
    "multiplier.v";
