{
    "head": {
        "text": "Standard Philip Timing Diagram"
    },
    "signal": [
        {
            "node": "...C.....D",
            "phase": 0.65
        },
        {
            "node": "...A...B",
            "phase": 0.65
        },
        {
            "name": "BCLK",
            "wave": "p..dp.dp.dp.dp."
        },
        {
            "name": "WS",
            "wave": "xx0.d0.d1.u1u10.",
            "node": "..P",
            "phase": 0.65
        },
        {
            "name": "DIN / DOUT",
            "wave": "xx.2x|2x|2x|2x|2",
            "data": [
                "MSB",
                "LSB",
                "MSB",
                "LSB",
                "MSB"
            ],
            "node": ".......K.......L",
            "phase": 0.65
        },
        {
            "node": "..ME.....F.....G",
            "phase": 0.65
        }
    ],
    "edge": [
        "C<->D slot_bit_width",
        "A<->B data_bit_width",
        "M<->E bit shift",
        "E<->F Left Slot",
        "F<->G Right Slot",
        "P-M",
        "E-C",
        "K-B",
        "F-D",
        "L-G"
    ]
}
