Analysis & Synthesis report for MT9V034C_DISPLAY
Mon Nov 26 14:47:38 2012
Quartus II 64-Bit Version 10.1 Build 153 11/29/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2
 17. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 18. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated
 19. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p
 20. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_ojc:wrptr_g1p
 21. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp
 22. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram
 23. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp
 24. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp
 25. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 26. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16
 27. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp
 28. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp
 29. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 30. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19
 31. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 32. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated
 33. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p
 34. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_ojc:wrptr_g1p
 35. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp
 36. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram
 37. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp
 38. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp
 39. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 40. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16
 41. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp
 42. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp
 43. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 44. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19
 45. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 46. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated
 47. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p
 48. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_ojc:wrptr_g1p
 49. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp
 50. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram
 51. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp
 52. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp
 53. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 54. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16
 55. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp
 56. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp
 57. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 58. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19
 59. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 60. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated
 61. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p
 62. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_ojc:wrptr_g1p
 63. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp
 64. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram
 65. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp
 66. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp
 67. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 68. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16
 69. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp
 70. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp
 71. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 72. Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19
 73. Parameter Settings for User Entity Instance: CMOS_Capture:u0
 74. Parameter Settings for User Entity Instance: RAW2RGB:u10
 75. Parameter Settings for User Entity Instance: RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component
 76. Parameter Settings for User Entity Instance: Curve_Averaging:u111
 77. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8
 78. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component
 79. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|control_interface:control1
 80. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|command:command1
 81. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|sdr_data_path:data_path1
 82. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 83. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 84. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 85. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 86. Parameter Settings for User Entity Instance: VGA_Controller:u9
 87. Parameter Settings for User Entity Instance: PLL_VGA:u11|altpll:altpll_component
 88. Parameter Settings for Inferred Entity Instance: Curve_Averaging:u111|lpm_mult:Mult2
 89. Parameter Settings for Inferred Entity Instance: Curve_Averaging:u111|lpm_mult:Mult1
 90. Parameter Settings for Inferred Entity Instance: Curve_Averaging:u111|lpm_mult:Mult0
 91. altshift_taps Parameter Settings by Entity Instance
 92. altpll Parameter Settings by Entity Instance
 93. dcfifo Parameter Settings by Entity Instance
 94. lpm_mult Parameter Settings by Entity Instance
 95. Port Connectivity Checks: "Reset_Delay:u13"
 96. Port Connectivity Checks: "VGA_Controller:u9"
 97. Port Connectivity Checks: "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2"
 98. Port Connectivity Checks: "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1"
 99. Port Connectivity Checks: "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2"
100. Port Connectivity Checks: "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1"
101. Port Connectivity Checks: "Sdram_Control_4Port:u8|sdr_data_path:data_path1"
102. Port Connectivity Checks: "Sdram_Control_4Port:u8|control_interface:control1"
103. Port Connectivity Checks: "Sdram_Control_4Port:u8"
104. Port Connectivity Checks: "RAW2RGB:u10|Line_Buffer:L1"
105. Port Connectivity Checks: "RAW2RGB:u10"
106. Port Connectivity Checks: "CMOS_Capture:u0"
107. Elapsed Time Per Partition
108. Analysis & Synthesis Messages
109. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 26 14:47:38 2012     ;
; Quartus II 64-Bit Version          ; 10.1 Build 153 11/29/2010 SJ Full Version ;
; Revision Name                      ; MT9V034C_DISPLAY                          ;
; Top-level Entity Name              ; MT9V034C_DISPLAY                          ;
; Family                             ; Cyclone III                               ;
; Total logic elements               ; 1,005                                     ;
;     Total combinational functions  ; 787                                       ;
;     Dedicated logic registers      ; 626                                       ;
; Total registers                    ; 626                                       ;
; Total pins                         ; 304                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 50,948                                    ;
; Embedded Multiplier 9-bit elements ; 9                                         ;
; Total PLLs                         ; 2                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; MT9V034C_DISPLAY   ; MT9V034C_DISPLAY   ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-12 processors        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+---------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ;
+---------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+
; MY_CODE/Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Wizard-Generated File   ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Sdram_Control_4Port/Sdram_PLL.v           ;
; MY_CODE/Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User Unspecified File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Sdram_Control_4Port/Sdram_Params.h        ;
; MY_CODE/Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Wizard-Generated File   ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Sdram_Control_4Port/Sdram_FIFO.v          ;
; MY_CODE/Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Sdram_Control_4Port/Sdram_Control_4Port.v ;
; MY_CODE/Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Sdram_Control_4Port/sdr_data_path.v       ;
; MY_CODE/Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Sdram_Control_4Port/control_interface.v   ;
; MY_CODE/Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Sdram_Control_4Port/command.v             ;
; MY_CODE/VGA_Param.h                               ; yes             ; User Unspecified File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/VGA_Param.h                               ;
; MY_CODE/VGA_Controller.v                          ; yes             ; User Verilog HDL File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/VGA_Controller.v                          ;
; MY_CODE/Reset_Delay.v                             ; yes             ; User Verilog HDL File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Reset_Delay.v                             ;
; MY_CODE/RAW2RGB.v                                 ; yes             ; User Verilog HDL File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/RAW2RGB.v                                 ;
; MY_CODE/MT9V034_DISPLAY.v                         ; yes             ; User Verilog HDL File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/MT9V034_DISPLAY.v                         ;
; MY_CODE/Line_Buffer.v                             ; yes             ; User Wizard-Generated File   ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Line_Buffer.v                             ;
; MY_CODE/Curve_Averaging.v                         ; yes             ; User Verilog HDL File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Curve_Averaging.v                         ;
; MY_CODE/CMOS_Capture.v                            ; yes             ; User Verilog HDL File        ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/CMOS_Capture.v                            ;
; MY_CODE/PLL_VGA.v                                 ; yes             ; User Wizard-Generated File   ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/PLL_VGA.v                                 ;
; altshift_taps.tdf                                 ; yes             ; Megafunction                 ; d:/altera/10.1/quartus/libraries/megafunctions/altshift_taps.tdf                                 ;
; db/shift_taps_pi21.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/shift_taps_pi21.tdf                            ;
; db/altsyncram_16d1.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/altsyncram_16d1.tdf                            ;
; db/cntr_qsf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/cntr_qsf.tdf                                   ;
; db/cmpr_ugc.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/cmpr_ugc.tdf                                   ;
; db/cntr_gch.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/cntr_gch.tdf                                   ;
; altpll.tdf                                        ; yes             ; Megafunction                 ; d:/altera/10.1/quartus/libraries/megafunctions/altpll.tdf                                        ;
; db/sdram_pll_altpll.v                             ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/sdram_pll_altpll.v                             ;
; dcfifo.tdf                                        ; yes             ; Megafunction                 ; d:/altera/10.1/quartus/libraries/megafunctions/dcfifo.tdf                                        ;
; db/dcfifo_knj1.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/dcfifo_knj1.tdf                                ;
; db/a_gray2bin_tgb.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/a_gray2bin_tgb.tdf                             ;
; db/a_graycounter_s57.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/a_graycounter_s57.tdf                          ;
; db/a_graycounter_ojc.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/a_graycounter_ojc.tdf                          ;
; db/a_graycounter_njc.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/a_graycounter_njc.tdf                          ;
; db/altsyncram_hi31.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/altsyncram_hi31.tdf                            ;
; db/dffpipe_oe9.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/dffpipe_oe9.tdf                                ;
; db/alt_synch_pipe_qld.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/alt_synch_pipe_qld.tdf                         ;
; db/dffpipe_pe9.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/dffpipe_pe9.tdf                                ;
; db/alt_synch_pipe_rld.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/alt_synch_pipe_rld.tdf                         ;
; db/dffpipe_qe9.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/dffpipe_qe9.tdf                                ;
; db/cmpr_e66.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/cmpr_e66.tdf                                   ;
; db/pll_vga_altpll.v                               ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/pll_vga_altpll.v                               ;
; lpm_mult.tdf                                      ; yes             ; Megafunction                 ; d:/altera/10.1/quartus/libraries/megafunctions/lpm_mult.tdf                                      ;
; db/mult_4et.tdf                                   ; yes             ; Auto-Generated Megafunction  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/db/mult_4et.tdf                                   ;
+---------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,005                                                                                                                ;
;                                             ;                                                                                                                      ;
; Total combinational functions               ; 787                                                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                                                      ;
;     -- 4 input functions                    ; 256                                                                                                                  ;
;     -- 3 input functions                    ; 232                                                                                                                  ;
;     -- <=2 input functions                  ; 299                                                                                                                  ;
;                                             ;                                                                                                                      ;
; Logic elements by mode                      ;                                                                                                                      ;
;     -- normal mode                          ; 573                                                                                                                  ;
;     -- arithmetic mode                      ; 214                                                                                                                  ;
;                                             ;                                                                                                                      ;
; Total registers                             ; 626                                                                                                                  ;
;     -- Dedicated logic registers            ; 626                                                                                                                  ;
;     -- I/O registers                        ; 0                                                                                                                    ;
;                                             ;                                                                                                                      ;
; I/O pins                                    ; 304                                                                                                                  ;
; Total memory bits                           ; 50948                                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 9                                                                                                                    ;
; Total PLLs                                  ; 2                                                                                                                    ;
;     -- PLLs                                 ; 2                                                                                                                    ;
;                                             ;                                                                                                                      ;
; Maximum fan-out node                        ; Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 415                                                                                                                  ;
; Total fan-out                               ; 6971                                                                                                                 ;
; Average fan-out                             ; 2.93                                                                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                 ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MT9V034C_DISPLAY                                ; 787 (1)           ; 626 (12)     ; 50948       ; 9            ; 3       ; 3         ; 304  ; 0            ; |MT9V034C_DISPLAY                                                                                                                                                   ;              ;
;    |CMOS_Capture:u0|                             ; 47 (47)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|CMOS_Capture:u0                                                                                                                                   ;              ;
;    |Curve_Averaging:u111|                        ; 66 (66)           ; 34 (34)      ; 0           ; 9            ; 3       ; 3         ; 0    ; 0            ; |MT9V034C_DISPLAY|Curve_Averaging:u111                                                                                                                              ;              ;
;       |lpm_mult:Mult0|                           ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult0                                                                                                               ;              ;
;          |mult_4et:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult0|mult_4et:auto_generated                                                                                       ;              ;
;       |lpm_mult:Mult1|                           ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult1                                                                                                               ;              ;
;          |mult_4et:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult1|mult_4et:auto_generated                                                                                       ;              ;
;       |lpm_mult:Mult2|                           ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult2                                                                                                               ;              ;
;          |mult_4et:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |MT9V034C_DISPLAY|Curve_Averaging:u111|lpm_mult:Mult2|mult_4et:auto_generated                                                                                       ;              ;
;    |PLL_VGA:u11|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|PLL_VGA:u11                                                                                                                                       ;              ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|PLL_VGA:u11|altpll:altpll_component                                                                                                               ;              ;
;          |PLL_VGA_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated                                                                                 ;              ;
;    |RAW2RGB:u10|                                 ; 118 (91)          ; 76 (55)      ; 19140       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|RAW2RGB:u10                                                                                                                                       ;              ;
;       |Line_Buffer:L1|                           ; 27 (0)            ; 21 (0)       ; 19140       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1                                                                                                                        ;              ;
;          |altshift_taps:ALTSHIFT_TAPS_component| ; 27 (0)            ; 21 (0)       ; 19140       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component                                                                                  ;              ;
;             |shift_taps_pi21:auto_generated|     ; 27 (0)            ; 21 (1)       ; 19140       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated                                                   ;              ;
;                |altsyncram_16d1:altsyncram2|     ; 0 (0)             ; 0 (0)        ; 19140       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2                       ;              ;
;                |cntr_gch:cntr3|                  ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3                                    ;              ;
;                |cntr_qsf:cntr1|                  ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1                                    ;              ;
;                   |cmpr_ugc:cmpr6|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|cmpr_ugc:cmpr6                     ;              ;
;    |Reset_Delay:u13|                             ; 31 (31)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Reset_Delay:u13                                                                                                                                   ;              ;
;    |Sdram_Control_4Port:u8|                      ; 447 (164)         ; 407 (91)     ; 31808       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8                                                                                                                            ;              ;
;       |Sdram_FIFO:read_fifo1|                    ; 80 (0)            ; 106 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1                                                                                                      ;              ;
;          |dcfifo:dcfifo_component|               ; 80 (0)            ; 106 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ;              ;
;             |dcfifo_knj1:auto_generated|         ; 80 (14)           ; 106 (20)     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated                                                   ;              ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_njc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp                        ;              ;
;                |a_graycounter_s57:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp                        ;              ;
;                   |dffpipe_pe9:dffpipe16|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16  ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp                        ;              ;
;                   |dffpipe_qe9:dffpipe19|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19  ;              ;
;                |altsyncram_hi31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram                          ;              ;
;                |cmpr_e66:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp                          ;              ;
;                |cmpr_e66:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp                           ;              ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp                                ;              ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp                                ;              ;
;       |Sdram_FIFO:write_fifo1|                   ; 83 (0)            ; 106 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 83 (0)            ; 106 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_knj1:auto_generated|         ; 83 (15)           ; 106 (20)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated                                                  ;              ;
;                |a_gray2bin_tgb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_tgb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_njc:wrptr_gp|      ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp                       ;              ;
;                |a_graycounter_s57:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ;              ;
;                   |dffpipe_pe9:dffpipe16|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16 ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ;              ;
;                   |dffpipe_qe9:dffpipe19|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19 ;              ;
;                |altsyncram_hi31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram                         ;              ;
;                |cmpr_e66:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp                         ;              ;
;                |cmpr_e66:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:wrfull_eq_comp                          ;              ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp                               ;              ;
;       |Sdram_FIFO:write_fifo2|                   ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_knj1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated                                                  ;              ;
;                |altsyncram_hi31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram                         ;              ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1                                                                                                       ;              ;
;          |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                               ;              ;
;             |Sdram_PLL_altpll:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated                                               ;              ;
;       |command:command1|                         ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|command:command1                                                                                                           ;              ;
;       |control_interface:control1|               ; 60 (60)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|control_interface:control1                                                                                                 ;              ;
;    |VGA_Controller:u9|                           ; 77 (77)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MT9V034C_DISPLAY|VGA_Controller:u9                                                                                                                                 ;              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 638          ; 30           ; 638          ; 30           ; 19140 ; None ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 9           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                   ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                 ; IP Include File                                                                         ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Altera ; ALTPLL                     ; 10.1    ; N/A          ; N/A          ; |MT9V034C_DISPLAY|PLL_VGA:u11                                   ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/PLL_VGA.v                        ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |MT9V034C_DISPLAY|RAW2RGB:u10|Line_Buffer:L1                    ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Line_Buffer.v                    ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1  ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1 ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; ALTPLL                     ; 10.1    ; N/A          ; N/A          ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1   ; D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MY_CODE/Sdram_Control_4Port/Sdram_PLL.v  ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Sdram_Control_4Port:u8|rWR1_LENGTH[8]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|rWR1_LENGTH[0..7]                                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|rRD1_LENGTH[8]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|rRD1_LENGTH[0..7]                                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|rWR2_LENGTH[0..8]                                                                                                                        ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|rRD2_LENGTH[0..8]                                                                                                                        ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|DQM[2..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0..9]                                                   ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0..9]  ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0..9]  ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]                                   ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                          ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                             ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0..2]                  ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0..9]                                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0..9] ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0..9] ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[9]                                  ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0..9]                    ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                            ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                      ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0..8]                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[0..8]                               ; Stuck at GND due to stuck port data_in                                 ;
; CMOS_Capture:u0|mX_POS[6..15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                 ;
; CMOS_Capture:u0|mX_POS[3..5]                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                 ;
; CMOS_Capture:u0|mX_POS[0..2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; CMOS_Capture:u0|mY_POS[0..15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9]                                   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9]                                   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]                                   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[9]                                  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[9]                                  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[9]                                  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|rWR2_ADDR[0..22]                                                                                                                         ; Merged with Sdram_Control_4Port:u8|rWR2_ADDR[23]                       ;
; Sdram_Control_4Port:u8|rRD1_ADDR[0..6]                                                                                                                          ; Merged with Sdram_Control_4Port:u8|rRD1_ADDR[7]                        ;
; Sdram_Control_4Port:u8|rRD2_ADDR[0..22]                                                                                                                         ; Merged with Sdram_Control_4Port:u8|rRD2_ADDR[23]                       ;
; Sdram_Control_4Port:u8|rWR1_ADDR[1..7]                                                                                                                          ; Merged with Sdram_Control_4Port:u8|rWR1_ADDR[0]                        ;
; Sdram_Control_4Port:u8|mADDR[1..7]                                                                                                                              ; Merged with Sdram_Control_4Port:u8|mADDR[0]                            ;
; Sdram_Control_4Port:u8|mLENGTH[1..7]                                                                                                                            ; Merged with Sdram_Control_4Port:u8|mLENGTH[0]                          ;
; Sdram_Control_4Port:u8|control_interface:control1|SADDR[1..7]                                                                                                   ; Merged with Sdram_Control_4Port:u8|control_interface:control1|SADDR[0] ;
; Sdram_Control_4Port:u8|rWR2_ADDR[23]                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|rRD1_ADDR[7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|rRD2_ADDR[23]                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|mLENGTH[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|rWR1_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|mADDR[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|control_interface:control1|SADDR[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|WR_MASK[1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|RD_MASK[1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0..9]                                                  ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0..8]                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                         ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                        ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                         ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                        ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                         ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                        ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                         ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                        ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                         ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                        ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                         ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                        ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                         ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8..9]                     ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                         ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                         ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2..8]                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0..1]                     ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                             ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                       ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                       ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0..2]                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0..1]                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                       ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                         ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                            ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u8|mLENGTH[8]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; RAW2RGB:u10|wData1_d2[1..9]                                                                                                                                     ; Lost fanout                                                            ;
; RAW2RGB:u10|wData0_d2[0]                                                                                                                                        ; Lost fanout                                                            ;
; RAW2RGB:u10|wData2_d2[0]                                                                                                                                        ; Lost fanout                                                            ;
; RAW2RGB:u10|wData1_d2[0]                                                                                                                                        ; Lost fanout                                                            ;
; RAW2RGB:u10|wData2_d2[1..9]                                                                                                                                     ; Lost fanout                                                            ;
; RAW2RGB:u10|wData0_d2[1..9]                                                                                                                                     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u8|mWR                                                                                                                                      ; Merged with Sdram_Control_4Port:u8|WR_MASK[0]                          ;
; Sdram_Control_4Port:u8|mRD                                                                                                                                      ; Merged with Sdram_Control_4Port:u8|RD_MASK[0]                          ;
; RAW2RGB:u10|wData0_d1[1..9]                                                                                                                                     ; Lost fanout                                                            ;
; Total Number of Removed Registers = 422                                                                                                                         ;                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u8|WR_MASK[1]                                                                                                                            ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9],                                                 ;
;                                                                                                                                                              ; due to stuck port data_in      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8],                                                 ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7],                                                 ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6],                                                 ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5],                                                 ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4],                                                 ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3],                                                 ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2],                                                 ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1],                                                 ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0],                                                 ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[8],                              ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[7],                              ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[6],                              ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[5],                              ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[4],                              ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[3],                              ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2],                              ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1],                              ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0]                               ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3],                    ;
;                                                                                                                                                              ; due to stuck port clock_enable ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4],                    ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5],                    ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6],                    ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7],                    ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9],                    ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8],                    ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8],                               ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7],                               ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6],                               ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5],                               ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4],                               ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3],                               ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2],                               ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1],                               ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                                ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2,                     ;
;                                                                                                                                                              ; due to stuck port clock_enable ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3,                     ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4,                     ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5,                     ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6,                     ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7,                     ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8,                     ;
;                                                                                                                                                              ;                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ;
; Sdram_Control_4Port:u8|rWR1_ADDR[0]                                                                                                                          ; Stuck at GND                   ; Sdram_Control_4Port:u8|mADDR[0],                                                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in      ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[0]                                                                                                   ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]  ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6]  ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5]  ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4]  ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4]  ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3]  ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3]  ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2]  ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2]  ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1]  ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1]  ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0]  ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0]  ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]                                ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9]                                ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[9]                               ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[9]                               ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|rWR1_LENGTH[8]                                                                                                                        ; Stuck at VCC                   ; Sdram_Control_4Port:u8|mLENGTH[8]                                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9]  ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9]  ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8]  ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]  ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7]  ; Stuck at GND                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7]  ;
;                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                              ;
; RAW2RGB:u10|wData0_d2[1]                                                                                                                                     ; Lost Fanouts                   ; RAW2RGB:u10|wData0_d1[1]                                                                                                                                     ;
; RAW2RGB:u10|wData0_d2[2]                                                                                                                                     ; Lost Fanouts                   ; RAW2RGB:u10|wData0_d1[2]                                                                                                                                     ;
; RAW2RGB:u10|wData0_d2[3]                                                                                                                                     ; Lost Fanouts                   ; RAW2RGB:u10|wData0_d1[3]                                                                                                                                     ;
; RAW2RGB:u10|wData0_d2[4]                                                                                                                                     ; Lost Fanouts                   ; RAW2RGB:u10|wData0_d1[4]                                                                                                                                     ;
; RAW2RGB:u10|wData0_d2[5]                                                                                                                                     ; Lost Fanouts                   ; RAW2RGB:u10|wData0_d1[5]                                                                                                                                     ;
; RAW2RGB:u10|wData0_d2[6]                                                                                                                                     ; Lost Fanouts                   ; RAW2RGB:u10|wData0_d1[6]                                                                                                                                     ;
; RAW2RGB:u10|wData0_d2[7]                                                                                                                                     ; Lost Fanouts                   ; RAW2RGB:u10|wData0_d1[7]                                                                                                                                     ;
; RAW2RGB:u10|wData0_d2[8]                                                                                                                                     ; Lost Fanouts                   ; RAW2RGB:u10|wData0_d1[8]                                                                                                                                     ;
; RAW2RGB:u10|wData0_d2[9]                                                                                                                                     ; Lost Fanouts                   ; RAW2RGB:u10|wData0_d1[9]                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 626   ;
; Number of registers using Synchronous Clear  ; 95    ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 406   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 179   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0     ; 7       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6       ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6        ; 4       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0 ; 1       ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0  ; 1       ;
; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4                                      ; 30      ;
; Total number of inverted registers = 7                                                                                                     ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|command:command1|SA[7]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|control_interface:control1|timer[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|command:command1|command_done       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|mADDR[11]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|rRD1_ADDR[18]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|rWR1_ADDR[21]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|command:command1|rp_done            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|WR_MASK[0]                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|RD_MASK[0]                          ;
; 7:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |MT9V034C_DISPLAY|RAW2RGB:u10|rBlue[9]                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|CMD[1]                              ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |MT9V034C_DISPLAY|RAW2RGB:u10|rGreen[8]                                      ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; Yes        ; |MT9V034C_DISPLAY|RAW2RGB:u10|rRed[9]                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |MT9V034C_DISPLAY|Sdram_Control_4Port:u8|ST[3]                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |MT9V034C_DISPLAY|RAW2RGB:u10|Add0                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |MT9V034C_DISPLAY|RAW2RGB:u10|Add0                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CMOS_Capture:u0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_SIZE      ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u10 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_SIZE      ; 10    ; Signed Integer                  ;
; BAYER_00       ; 00    ; Unsigned Binary                 ;
; BAYER_01       ; 01    ; Unsigned Binary                 ;
; BAYER_10       ; 10    ; Unsigned Binary                 ;
; BAYER_11       ; 11    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                       ;
+----------------+-----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                             ;
; WIDTH          ; 10              ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_pi21 ; Untyped                                                                    ;
+----------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Curve_Averaging:u111 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 10    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 40000 ; Signed Integer                             ;
; REF_PER        ; 1536  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                               ;
+-------------------------------+-----------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Sdram_PLL ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                            ;
; LOCK_HIGH                     ; 1                           ; Untyped                                            ;
; LOCK_LOW                      ; 1                           ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                            ;
; SKIP_VCO                      ; OFF                         ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                            ;
; BANDWIDTH                     ; 0                           ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                                     ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                                     ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; -3000                       ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                     ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                            ;
; VCO_MIN                       ; 0                           ; Untyped                                            ;
; VCO_MAX                       ; 0                           ; Untyped                                            ;
; VCO_CENTER                    ; 0                           ; Untyped                                            ;
; PFD_MIN                       ; 0                           ; Untyped                                            ;
; PFD_MAX                       ; 0                           ; Untyped                                            ;
; M_INITIAL                     ; 0                           ; Untyped                                            ;
; M                             ; 0                           ; Untyped                                            ;
; N                             ; 1                           ; Untyped                                            ;
; M2                            ; 1                           ; Untyped                                            ;
; N2                            ; 1                           ; Untyped                                            ;
; SS                            ; 1                           ; Untyped                                            ;
; C0_HIGH                       ; 0                           ; Untyped                                            ;
; C1_HIGH                       ; 0                           ; Untyped                                            ;
; C2_HIGH                       ; 0                           ; Untyped                                            ;
; C3_HIGH                       ; 0                           ; Untyped                                            ;
; C4_HIGH                       ; 0                           ; Untyped                                            ;
; C5_HIGH                       ; 0                           ; Untyped                                            ;
; C6_HIGH                       ; 0                           ; Untyped                                            ;
; C7_HIGH                       ; 0                           ; Untyped                                            ;
; C8_HIGH                       ; 0                           ; Untyped                                            ;
; C9_HIGH                       ; 0                           ; Untyped                                            ;
; C0_LOW                        ; 0                           ; Untyped                                            ;
; C1_LOW                        ; 0                           ; Untyped                                            ;
; C2_LOW                        ; 0                           ; Untyped                                            ;
; C3_LOW                        ; 0                           ; Untyped                                            ;
; C4_LOW                        ; 0                           ; Untyped                                            ;
; C5_LOW                        ; 0                           ; Untyped                                            ;
; C6_LOW                        ; 0                           ; Untyped                                            ;
; C7_LOW                        ; 0                           ; Untyped                                            ;
; C8_LOW                        ; 0                           ; Untyped                                            ;
; C9_LOW                        ; 0                           ; Untyped                                            ;
; C0_INITIAL                    ; 0                           ; Untyped                                            ;
; C1_INITIAL                    ; 0                           ; Untyped                                            ;
; C2_INITIAL                    ; 0                           ; Untyped                                            ;
; C3_INITIAL                    ; 0                           ; Untyped                                            ;
; C4_INITIAL                    ; 0                           ; Untyped                                            ;
; C5_INITIAL                    ; 0                           ; Untyped                                            ;
; C6_INITIAL                    ; 0                           ; Untyped                                            ;
; C7_INITIAL                    ; 0                           ; Untyped                                            ;
; C8_INITIAL                    ; 0                           ; Untyped                                            ;
; C9_INITIAL                    ; 0                           ; Untyped                                            ;
; C0_MODE                       ; BYPASS                      ; Untyped                                            ;
; C1_MODE                       ; BYPASS                      ; Untyped                                            ;
; C2_MODE                       ; BYPASS                      ; Untyped                                            ;
; C3_MODE                       ; BYPASS                      ; Untyped                                            ;
; C4_MODE                       ; BYPASS                      ; Untyped                                            ;
; C5_MODE                       ; BYPASS                      ; Untyped                                            ;
; C6_MODE                       ; BYPASS                      ; Untyped                                            ;
; C7_MODE                       ; BYPASS                      ; Untyped                                            ;
; C8_MODE                       ; BYPASS                      ; Untyped                                            ;
; C9_MODE                       ; BYPASS                      ; Untyped                                            ;
; C0_PH                         ; 0                           ; Untyped                                            ;
; C1_PH                         ; 0                           ; Untyped                                            ;
; C2_PH                         ; 0                           ; Untyped                                            ;
; C3_PH                         ; 0                           ; Untyped                                            ;
; C4_PH                         ; 0                           ; Untyped                                            ;
; C5_PH                         ; 0                           ; Untyped                                            ;
; C6_PH                         ; 0                           ; Untyped                                            ;
; C7_PH                         ; 0                           ; Untyped                                            ;
; C8_PH                         ; 0                           ; Untyped                                            ;
; C9_PH                         ; 0                           ; Untyped                                            ;
; L0_HIGH                       ; 1                           ; Untyped                                            ;
; L1_HIGH                       ; 1                           ; Untyped                                            ;
; G0_HIGH                       ; 1                           ; Untyped                                            ;
; G1_HIGH                       ; 1                           ; Untyped                                            ;
; G2_HIGH                       ; 1                           ; Untyped                                            ;
; G3_HIGH                       ; 1                           ; Untyped                                            ;
; E0_HIGH                       ; 1                           ; Untyped                                            ;
; E1_HIGH                       ; 1                           ; Untyped                                            ;
; E2_HIGH                       ; 1                           ; Untyped                                            ;
; E3_HIGH                       ; 1                           ; Untyped                                            ;
; L0_LOW                        ; 1                           ; Untyped                                            ;
; L1_LOW                        ; 1                           ; Untyped                                            ;
; G0_LOW                        ; 1                           ; Untyped                                            ;
; G1_LOW                        ; 1                           ; Untyped                                            ;
; G2_LOW                        ; 1                           ; Untyped                                            ;
; G3_LOW                        ; 1                           ; Untyped                                            ;
; E0_LOW                        ; 1                           ; Untyped                                            ;
; E1_LOW                        ; 1                           ; Untyped                                            ;
; E2_LOW                        ; 1                           ; Untyped                                            ;
; E3_LOW                        ; 1                           ; Untyped                                            ;
; L0_INITIAL                    ; 1                           ; Untyped                                            ;
; L1_INITIAL                    ; 1                           ; Untyped                                            ;
; G0_INITIAL                    ; 1                           ; Untyped                                            ;
; G1_INITIAL                    ; 1                           ; Untyped                                            ;
; G2_INITIAL                    ; 1                           ; Untyped                                            ;
; G3_INITIAL                    ; 1                           ; Untyped                                            ;
; E0_INITIAL                    ; 1                           ; Untyped                                            ;
; E1_INITIAL                    ; 1                           ; Untyped                                            ;
; E2_INITIAL                    ; 1                           ; Untyped                                            ;
; E3_INITIAL                    ; 1                           ; Untyped                                            ;
; L0_MODE                       ; BYPASS                      ; Untyped                                            ;
; L1_MODE                       ; BYPASS                      ; Untyped                                            ;
; G0_MODE                       ; BYPASS                      ; Untyped                                            ;
; G1_MODE                       ; BYPASS                      ; Untyped                                            ;
; G2_MODE                       ; BYPASS                      ; Untyped                                            ;
; G3_MODE                       ; BYPASS                      ; Untyped                                            ;
; E0_MODE                       ; BYPASS                      ; Untyped                                            ;
; E1_MODE                       ; BYPASS                      ; Untyped                                            ;
; E2_MODE                       ; BYPASS                      ; Untyped                                            ;
; E3_MODE                       ; BYPASS                      ; Untyped                                            ;
; L0_PH                         ; 0                           ; Untyped                                            ;
; L1_PH                         ; 0                           ; Untyped                                            ;
; G0_PH                         ; 0                           ; Untyped                                            ;
; G1_PH                         ; 0                           ; Untyped                                            ;
; G2_PH                         ; 0                           ; Untyped                                            ;
; G3_PH                         ; 0                           ; Untyped                                            ;
; E0_PH                         ; 0                           ; Untyped                                            ;
; E1_PH                         ; 0                           ; Untyped                                            ;
; E2_PH                         ; 0                           ; Untyped                                            ;
; E3_PH                         ; 0                           ; Untyped                                            ;
; M_PH                          ; 0                           ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                            ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                            ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; CBXI_PARAMETER                ; Sdram_PLL_altpll            ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                            ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                     ;
+-------------------------------+-----------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 40000 ; Signed Integer                                                        ;
; REF_PER        ; 1536  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 40000 ; Signed Integer                                              ;
; REF_PER        ; 1536  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 40000 ; Signed Integer                                                      ;
; REF_PER        ; 1536  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_knj1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_knj1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                            ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_knj1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                            ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_knj1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u9 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_VGA:u11|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_VGA ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; PLL_VGA_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Curve_Averaging:u111|lpm_mult:Mult2 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 9           ; Untyped               ;
; LPM_WIDTHB                                     ; 20          ; Untyped               ;
; LPM_WIDTHP                                     ; 29          ; Untyped               ;
; LPM_WIDTHR                                     ; 29          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_4et    ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Curve_Averaging:u111|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 9           ; Untyped               ;
; LPM_WIDTHB                                     ; 20          ; Untyped               ;
; LPM_WIDTHP                                     ; 29          ; Untyped               ;
; LPM_WIDTHR                                     ; 29          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_4et    ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Curve_Averaging:u111|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 9           ; Untyped               ;
; LPM_WIDTHB                                     ; 20          ; Untyped               ;
; LPM_WIDTHP                                     ; 29          ; Untyped               ;
; LPM_WIDTHR                                     ; 29          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_4et    ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                           ;
+----------------------------+------------------------------------------------------------------+
; Name                       ; Value                                                            ;
+----------------------------+------------------------------------------------------------------+
; Number of entity instances ; 1                                                                ;
; Entity Instance            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                                ;
;     -- TAP_DISTANCE        ; 640                                                              ;
;     -- WIDTH               ; 10                                                               ;
+----------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                   ;
; Entity Instance               ; Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
; Entity Instance               ; PLL_VGA:u11|altpll:altpll_component                                 ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 32                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 32                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 32                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 32                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 3                                   ;
; Entity Instance                       ; Curve_Averaging:u111|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 9                                   ;
;     -- LPM_WIDTHB                     ; 20                                  ;
;     -- LPM_WIDTHP                     ; 29                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; Curve_Averaging:u111|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                                   ;
;     -- LPM_WIDTHB                     ; 20                                  ;
;     -- LPM_WIDTHP                     ; 29                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; Curve_Averaging:u111|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                   ;
;     -- LPM_WIDTHB                     ; 20                                  ;
;     -- LPM_WIDTHP                     ; 29                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reset_Delay:u13"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; oRST_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oRST_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u9"                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oVGA_SYNC  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oVGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u8|sdr_data_path:data_path1"                                                                                           ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u8|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u8"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA             ; Input  ; Warning  ; Input port expression (30 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "WR1_DATA[31..30]" will be connected to GND.                               ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (30 bits) it drives; bit(s) "RD1_DATA[31..30]" have no fanouts                                                    ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK_100OUT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_DATA             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BUSY                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CKE                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u10|Line_Buffer:L1" ;
+----------+--------+----------+-------------------------+
; Port     ; Type   ; Severity ; Details                 ;
+----------+--------+----------+-------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected  ;
+----------+--------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u10"                                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iZoom ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture:u0"                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX_POS[5..3]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iX_POS[15..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iX_POS[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iY_POS        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_POS[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; oTX_Cont      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; oTY_Cont      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; oFrame_Cont   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Processing started: Mon Nov 26 14:47:29 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MT9V034C_DISPLAY -c MT9V034C_DISPLAY
Info: Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: Found 1 design units, including 1 entities, in source file my_code/pll_nios.v
    Info: Found entity 1: PLL_NIOS
Info: Found 1 design units, including 1 entities, in source file my_code/sdram_control_4port/sdram_pll.v
    Info: Found entity 1: Sdram_PLL
Info: Found 1 design units, including 1 entities, in source file my_code/sdram_control_4port/sdram_fifo.v
    Info: Found entity 1: Sdram_FIFO
Info: Found 1 design units, including 1 entities, in source file my_code/sdram_control_4port/sdram_control_4port.v
    Info: Found entity 1: Sdram_Control_4Port
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file my_code/sdram_control_4port/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file my_code/sdram_control_4port/control_interface.v
    Info: Found entity 1: control_interface
Info: Found 1 design units, including 1 entities, in source file my_code/sdram_control_4port/command.v
    Info: Found entity 1: command
Warning (10090): Verilog HDL syntax warning at VGA_Param.h(22): extra block comment delimiter characters /* within block comment
Info: Found 1 design units, including 1 entities, in source file my_code/vga_controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file my_code/reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file my_code/raw2rgb.v
    Info: Found entity 1: RAW2RGB
Warning: Can't analyze file -- file MY_CODE/PLL108.v is missing
Info: Found 1 design units, including 1 entities, in source file my_code/mt9v034_display.v
    Info: Found entity 1: MT9V034C_DISPLAY
Info: Found 1 design units, including 1 entities, in source file my_code/line_buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file my_code/gamaram.v
    Info: Found entity 1: GamaRAM
Info: Found 1 design units, including 1 entities, in source file my_code/gamacor.v
    Info: Found entity 1: GamaCOR
Info: Found 1 design units, including 1 entities, in source file my_code/curve_averaging.v
    Info: Found entity 1: Curve_Averaging
Info: Found 1 design units, including 1 entities, in source file my_code/cmos_capture.v
    Info: Found entity 1: CMOS_Capture
Info: Found 1 design units, including 1 entities, in source file my_code/an.v
    Info: Found entity 1: an
Info: Found 1 design units, including 1 entities, in source file my_code/pll_vga.v
    Info: Found entity 1: PLL_VGA
Warning (10236): Verilog HDL Implicit Net warning at MT9V034_DISPLAY.v(318): created implicit net for "SDR_CLK"
Info: Elaborating entity "MT9V034C_DISPLAY" for the top level hierarchy
Warning (10034): Output port "LED[3..2]" at MT9V034_DISPLAY.v(64) has no driver
Warning (10034): Output port "SRAM_ADDR" at MT9V034_DISPLAY.v(75) has no driver
Warning (10034): Output port "SDR0_ADDR" at MT9V034_DISPLAY.v(83) has no driver
Warning (10034): Output port "SDR0_DQM" at MT9V034_DISPLAY.v(84) has no driver
Warning (10034): Output port "SDR0_BA" at MT9V034_DISPLAY.v(89) has no driver
Warning (10034): Output port "SD_CLK" at MT9V034_DISPLAY.v(71) has no driver
Warning (10034): Output port "SRAM_LB_N" at MT9V034_DISPLAY.v(76) has no driver
Warning (10034): Output port "SRAM_UB_N" at MT9V034_DISPLAY.v(77) has no driver
Warning (10034): Output port "SRAM_WE_N" at MT9V034_DISPLAY.v(78) has no driver
Warning (10034): Output port "SRAM_CE_N" at MT9V034_DISPLAY.v(79) has no driver
Warning (10034): Output port "SRAM_OE_N" at MT9V034_DISPLAY.v(80) has no driver
Warning (10034): Output port "SDR0_WE_N" at MT9V034_DISPLAY.v(85) has no driver
Warning (10034): Output port "SDR0_CAS_N" at MT9V034_DISPLAY.v(86) has no driver
Warning (10034): Output port "SDR0_RAS_N" at MT9V034_DISPLAY.v(87) has no driver
Warning (10034): Output port "SDR0_CS_N" at MT9V034_DISPLAY.v(88) has no driver
Warning (10034): Output port "SDR0_CLK" at MT9V034_DISPLAY.v(90) has no driver
Warning (10034): Output port "DCLK" at MT9V034_DISPLAY.v(104) has no driver
Warning (10034): Output port "nCS" at MT9V034_DISPLAY.v(105) has no driver
Warning (10034): Output port "ASDI" at MT9V034_DISPLAY.v(106) has no driver
Info: Elaborating entity "CMOS_Capture" for hierarchy "CMOS_Capture:u0"
Warning (10230): Verilog HDL assignment warning at CMOS_Capture.v(119): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CMOS_Capture.v(139): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CMOS_Capture.v(150): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u10"
Info: Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u10|Line_Buffer:L1"
Info: Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component"
Info: Elaborated megafunction instantiation "RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component"
Info: Instantiated megafunction "RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_type" = "altshift_taps"
    Info: Parameter "number_of_taps" = "3"
    Info: Parameter "power_up_state" = "CLEARED"
    Info: Parameter "tap_distance" = "640"
    Info: Parameter "width" = "10"
Warning: Assertion warning: Device family Cyclone III does not have M4K blocks -- using available memory blocks
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_pi21.tdf
    Info: Found entity 1: shift_taps_pi21
Info: Elaborating entity "shift_taps_pi21" for hierarchy "RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_16d1.tdf
    Info: Found entity 1: altsyncram_16d1
Info: Elaborating entity "altsyncram_16d1" for hierarchy "RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_qsf.tdf
    Info: Found entity 1: cntr_qsf
Info: Elaborating entity "cntr_qsf" for hierarchy "RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info: Found entity 1: cmpr_ugc
Info: Elaborating entity "cmpr_ugc" for hierarchy "RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|cmpr_ugc:cmpr6"
Info: Found 1 design units, including 1 entities, in source file db/cntr_gch.tdf
    Info: Found entity 1: cntr_gch
Info: Elaborating entity "cntr_gch" for hierarchy "RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3"
Info: Elaborating entity "Curve_Averaging" for hierarchy "Curve_Averaging:u111"
Warning (10230): Verilog HDL assignment warning at Curve_Averaging.v(45): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Curve_Averaging.v(46): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Curve_Averaging.v(47): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Curve_Averaging.v(61): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Curve_Averaging.v(62): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Curve_Averaging.v(63): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u8"
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control_4Port.v(148): object "mDATAOUT" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(377): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(415): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(415): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(415): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(415): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[23]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[23]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[23]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(415)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[23]" at Sdram_Control_4Port.v(415)
Info: Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1"
Info: Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Instantiated megafunction "Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Sdram_PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info: Found entity 1: Sdram_PLL_altpll
Info: Elaborating entity "Sdram_PLL_altpll" for hierarchy "Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated"
Info: Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u8|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(118): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(123): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(148): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u8|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u8|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1"
Info: Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Instantiated megafunction "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_knj1.tdf
    Info: Found entity 1: dcfifo_knj1
Info: Elaborating entity "dcfifo_knj1" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info: Found entity 1: a_gray2bin_tgb
Info: Elaborating entity "a_gray2bin_tgb" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info: Found entity 1: a_graycounter_s57
Info: Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info: Found entity 1: a_graycounter_ojc
Info: Elaborating entity "a_graycounter_ojc" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_ojc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info: Found entity 1: a_graycounter_njc
Info: Elaborating entity "a_graycounter_njc" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hi31.tdf
    Info: Found entity 1: altsyncram_hi31
Info: Elaborating entity "altsyncram_hi31" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info: Found entity 1: alt_synch_pipe_qld
Info: Elaborating entity "alt_synch_pipe_qld" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info: Found entity 1: alt_synch_pipe_rld
Info: Elaborating entity "alt_synch_pipe_rld" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf
    Info: Found entity 1: cmpr_e66
Info: Elaborating entity "cmpr_e66" for hierarchy "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|cmpr_e66:rdempty_eq_comp"
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u9"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(55): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(92): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(118): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "PLL_VGA" for hierarchy "PLL_VGA:u11"
Info: Elaborating entity "altpll" for hierarchy "PLL_VGA:u11|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL_VGA:u11|altpll:altpll_component"
Info: Instantiated megafunction "PLL_VGA:u11|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_VGA"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v
    Info: Found entity 1: PLL_VGA_altpll
Info: Elaborating entity "PLL_VGA_altpll" for hierarchy "PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated"
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u13"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]"
Info: Inferred 3 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Curve_Averaging:u111|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Curve_Averaging:u111|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Curve_Averaging:u111|Mult0"
Info: Elaborated megafunction instantiation "Curve_Averaging:u111|lpm_mult:Mult2"
Info: Instantiated megafunction "Curve_Averaging:u111|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "20"
    Info: Parameter "LPM_WIDTHP" = "29"
    Info: Parameter "LPM_WIDTHR" = "29"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_4et.tdf
    Info: Found entity 1: mult_4et
Info: Elaborated megafunction instantiation "Curve_Averaging:u111|lpm_mult:Mult1"
Info: Instantiated megafunction "Curve_Averaging:u111|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "20"
    Info: Parameter "LPM_WIDTHP" = "29"
    Info: Parameter "LPM_WIDTHR" = "29"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Warning: 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 12 buffer(s)
    Info: Ignored 12 SOFT buffer(s)
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[7]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[8]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[9]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[10]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[11]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[12]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[13]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[14]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[15]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[16]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[17]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[18]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[19]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[20]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[21]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[22]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[23]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[24]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[25]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[26]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[27]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[28]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO0[29]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO1[20]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO1[21]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO1[22]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO1[23]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO1[24]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO1[25]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO1[26]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO1[27]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO1[28]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO1[29]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO2[17]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "USB_DP" has no driver
    Warning: Bidir "USB_DN" has no driver
    Warning: Bidir "SD_DAT[0]" has no driver
    Warning: Bidir "SD_DAT[1]" has no driver
    Warning: Bidir "SD_DAT[2]" has no driver
    Warning: Bidir "SD_DAT[3]" has no driver
    Warning: Bidir "SD_CMD" has no driver
    Warning: Bidir "SRAM_DQ[0]" has no driver
    Warning: Bidir "SRAM_DQ[1]" has no driver
    Warning: Bidir "SRAM_DQ[2]" has no driver
    Warning: Bidir "SRAM_DQ[3]" has no driver
    Warning: Bidir "SRAM_DQ[4]" has no driver
    Warning: Bidir "SRAM_DQ[5]" has no driver
    Warning: Bidir "SRAM_DQ[6]" has no driver
    Warning: Bidir "SRAM_DQ[7]" has no driver
    Warning: Bidir "SRAM_DQ[8]" has no driver
    Warning: Bidir "SRAM_DQ[9]" has no driver
    Warning: Bidir "SRAM_DQ[10]" has no driver
    Warning: Bidir "SRAM_DQ[11]" has no driver
    Warning: Bidir "SRAM_DQ[12]" has no driver
    Warning: Bidir "SRAM_DQ[13]" has no driver
    Warning: Bidir "SRAM_DQ[14]" has no driver
    Warning: Bidir "SRAM_DQ[15]" has no driver
    Warning: Bidir "SDR0_DQ[0]" has no driver
    Warning: Bidir "SDR0_DQ[1]" has no driver
    Warning: Bidir "SDR0_DQ[2]" has no driver
    Warning: Bidir "SDR0_DQ[3]" has no driver
    Warning: Bidir "SDR0_DQ[4]" has no driver
    Warning: Bidir "SDR0_DQ[5]" has no driver
    Warning: Bidir "SDR0_DQ[6]" has no driver
    Warning: Bidir "SDR0_DQ[7]" has no driver
    Warning: Bidir "SDR0_DQ[8]" has no driver
    Warning: Bidir "SDR0_DQ[9]" has no driver
    Warning: Bidir "SDR0_DQ[10]" has no driver
    Warning: Bidir "SDR0_DQ[11]" has no driver
    Warning: Bidir "SDR0_DQ[12]" has no driver
    Warning: Bidir "SDR0_DQ[13]" has no driver
    Warning: Bidir "SDR0_DQ[14]" has no driver
    Warning: Bidir "SDR0_DQ[15]" has no driver
    Warning: Bidir "SDR0_DQ[16]" has no driver
    Warning: Bidir "SDR0_DQ[17]" has no driver
    Warning: Bidir "SDR0_DQ[18]" has no driver
    Warning: Bidir "SDR0_DQ[19]" has no driver
    Warning: Bidir "SDR0_DQ[20]" has no driver
    Warning: Bidir "SDR0_DQ[21]" has no driver
    Warning: Bidir "SDR0_DQ[22]" has no driver
    Warning: Bidir "SDR0_DQ[23]" has no driver
    Warning: Bidir "SDR0_DQ[24]" has no driver
    Warning: Bidir "SDR0_DQ[25]" has no driver
    Warning: Bidir "SDR0_DQ[26]" has no driver
    Warning: Bidir "SDR0_DQ[27]" has no driver
    Warning: Bidir "SDR0_DQ[28]" has no driver
    Warning: Bidir "SDR0_DQ[29]" has no driver
    Warning: Bidir "SDR0_DQ[30]" has no driver
    Warning: Bidir "SDR0_DQ[31]" has no driver
    Warning: Bidir "GPIO0[0]" has no driver
    Warning: Bidir "GPIO0[1]" has no driver
    Warning: Bidir "GPIO0[2]" has no driver
    Warning: Bidir "GPIO0[3]" has no driver
    Warning: Bidir "GPIO0[4]" has no driver
    Warning: Bidir "GPIO0[5]" has no driver
    Warning: Bidir "GPIO1[0]" has no driver
    Warning: Bidir "GPIO1[1]" has no driver
    Warning: Bidir "GPIO1[2]" has no driver
    Warning: Bidir "GPIO1[3]" has no driver
    Warning: Bidir "GPIO1[4]" has no driver
    Warning: Bidir "GPIO1[5]" has no driver
    Warning: Bidir "GPIO1[6]" has no driver
    Warning: Bidir "GPIO1[7]" has no driver
    Warning: Bidir "GPIO1[8]" has no driver
    Warning: Bidir "GPIO1[9]" has no driver
    Warning: Bidir "GPIO1[10]" has no driver
    Warning: Bidir "GPIO1[11]" has no driver
    Warning: Bidir "GPIO1[12]" has no driver
    Warning: Bidir "GPIO1[13]" has no driver
    Warning: Bidir "GPIO1[14]" has no driver
    Warning: Bidir "GPIO1[15]" has no driver
    Warning: Bidir "GPIO1[16]" has no driver
    Warning: Bidir "GPIO1[17]" has no driver
    Warning: Bidir "GPIO1[18]" has no driver
    Warning: Bidir "GPIO1[19]" has no driver
    Warning: Bidir "GPIO2[4]" has no driver
    Warning: Bidir "GPIO2[5]" has no driver
    Warning: Bidir "GPIO2[6]" has no driver
    Warning: Bidir "GPIO2[7]" has no driver
    Warning: Bidir "GPIO2[11]" has no driver
    Warning: Bidir "GPIO2[12]" has no driver
    Warning: Bidir "GPIO2[13]" has no driver
    Warning: Bidir "GPIO2[14]" has no driver
    Warning: Bidir "GPIO2[22]" has no driver
    Warning: Bidir "GPIO2[23]" has no driver
    Warning: Bidir "GPIO2[24]" has no driver
    Warning: Bidir "GPIO2[25]" has no driver
    Warning: Bidir "GPIO2[26]" has no driver
    Warning: Bidir "GPIO2[27]" has no driver
    Warning: Bidir "GPIO2[28]" has no driver
    Warning: Bidir "GPIO2[29]" has no driver
    Warning: Bidir "GPIO2[30]" has no driver
    Warning: Bidir "GPIO2[31]" has no driver
    Warning: Bidir "GPIO2[32]" has no driver
    Warning: Bidir "GPIO2[33]" has no driver
    Warning: Bidir "GPIO2[34]" has no driver
    Warning: Bidir "GPIO2[35]" has no driver
    Warning: Bidir "GPIO3[0]" has no driver
    Warning: Bidir "GPIO3[1]" has no driver
    Warning: Bidir "GPIO3[2]" has no driver
    Warning: Bidir "GPIO3[3]" has no driver
    Warning: Bidir "GPIO3[4]" has no driver
    Warning: Bidir "GPIO3[5]" has no driver
    Warning: Bidir "GPIO3[6]" has no driver
    Warning: Bidir "GPIO3[7]" has no driver
    Warning: Bidir "GPIO3[8]" has no driver
    Warning: Bidir "GPIO3[9]" has no driver
    Warning: Bidir "GPIO3[10]" has no driver
    Warning: Bidir "GPIO3[11]" has no driver
    Warning: Bidir "GPIO3[12]" has no driver
    Warning: Bidir "GPIO3[13]" has no driver
    Warning: Bidir "GPIO3[14]" has no driver
    Warning: Bidir "GPIO3[15]" has no driver
    Warning: Bidir "GPIO3[16]" has no driver
    Warning: Bidir "GPIO3[17]" has no driver
    Warning: Bidir "GPIO3[18]" has no driver
    Warning: Bidir "GPIO3[19]" has no driver
    Warning: Bidir "GPIO3[20]" has no driver
    Warning: Bidir "GPIO3[21]" has no driver
    Warning: Bidir "GPIO3[22]" has no driver
    Warning: Bidir "GPIO3[23]" has no driver
    Warning: Bidir "GPIO3[24]" has no driver
    Warning: Bidir "GPIO3[25]" has no driver
    Warning: Bidir "GPIO3[26]" has no driver
    Warning: Bidir "GPIO3[27]" has no driver
    Warning: Bidir "GPIO3[28]" has no driver
    Warning: Bidir "GPIO3[29]" has no driver
    Warning: Bidir "GPIO3[30]" has no driver
    Warning: Bidir "GPIO3[31]" has no driver
    Warning: Bidir "GPIO3[32]" has no driver
    Warning: Bidir "GPIO3[33]" has no driver
    Warning: Bidir "GPIO3[34]" has no driver
    Warning: Bidir "GPIO3[35]" has no driver
    Warning: Bidir "GPIO2[0]" has no driver
    Warning: Bidir "GPIO2[1]" has no driver
    Warning: Bidir "GPIO2[2]" has no driver
    Warning: Bidir "GPIO2[3]" has no driver
    Warning: Bidir "GPIO2[8]" has no driver
    Warning: Bidir "GPIO2[9]" has no driver
    Warning: Bidir "GPIO2[10]" has no driver
    Warning: Bidir "GPIO2[15]" has no driver
    Warning: Bidir "GPIO2[16]" has no driver
    Warning: Bidir "GPIO2[18]" has no driver
    Warning: Bidir "GPIO2[19]" has no driver
    Warning: Bidir "GPIO2[20]" has no driver
    Warning: Bidir "GPIO2[21]" has no driver
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "GPIO0[6]~synth"
    Warning: Node "GPIO0[7]~synth"
    Warning: Node "GPIO0[8]~synth"
    Warning: Node "GPIO0[9]~synth"
    Warning: Node "GPIO0[10]~synth"
    Warning: Node "GPIO0[11]~synth"
    Warning: Node "GPIO0[12]~synth"
    Warning: Node "GPIO0[13]~synth"
    Warning: Node "GPIO0[14]~synth"
    Warning: Node "GPIO0[15]~synth"
    Warning: Node "GPIO0[16]~synth"
    Warning: Node "GPIO0[17]~synth"
    Warning: Node "GPIO0[18]~synth"
    Warning: Node "GPIO0[19]~synth"
    Warning: Node "GPIO0[20]~synth"
    Warning: Node "GPIO0[21]~synth"
    Warning: Node "GPIO0[22]~synth"
    Warning: Node "GPIO0[23]~synth"
    Warning: Node "GPIO0[24]~synth"
    Warning: Node "GPIO0[25]~synth"
    Warning: Node "GPIO0[26]~synth"
    Warning: Node "GPIO0[27]~synth"
    Warning: Node "GPIO0[28]~synth"
    Warning: Node "GPIO0[29]~synth"
    Warning: Node "GPIO1[20]~synth"
    Warning: Node "GPIO1[21]~synth"
    Warning: Node "GPIO1[22]~synth"
    Warning: Node "GPIO1[23]~synth"
    Warning: Node "GPIO1[24]~synth"
    Warning: Node "GPIO1[25]~synth"
    Warning: Node "GPIO1[26]~synth"
    Warning: Node "GPIO1[27]~synth"
    Warning: Node "GPIO1[28]~synth"
    Warning: Node "GPIO1[29]~synth"
    Warning: Node "GPIO2[17]~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SDR0_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SDR0_DQM[0]" is stuck at GND
    Warning (13410): Pin "SDR0_DQM[1]" is stuck at GND
    Warning (13410): Pin "SDR0_DQM[2]" is stuck at GND
    Warning (13410): Pin "SDR0_DQM[3]" is stuck at GND
    Warning (13410): Pin "SDR0_WE_N" is stuck at GND
    Warning (13410): Pin "SDR0_CAS_N" is stuck at GND
    Warning (13410): Pin "SDR0_RAS_N" is stuck at GND
    Warning (13410): Pin "SDR0_CS_N" is stuck at GND
    Warning (13410): Pin "SDR0_BA[0]" is stuck at GND
    Warning (13410): Pin "SDR0_BA[1]" is stuck at GND
    Warning (13410): Pin "SDR0_CLK" is stuck at GND
    Warning (13410): Pin "DCLK" is stuck at GND
    Warning (13410): Pin "nCS" is stuck at GND
    Warning (13410): Pin "ASDI" is stuck at GND
    Warning (13410): Pin "SDR1_DQM[2]" is stuck at GND
    Warning (13410): Pin "SDR1_DQM[3]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 95 registers lost all their fanouts during netlist optimizations. The first 95 are displayed below.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData1_d2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData1_d2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData1_d2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData1_d2[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData1_d2[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData1_d2[6]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData1_d2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData1_d2[8]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData1_d2[9]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData2_d2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData1_d2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData2_d2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData2_d2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData2_d2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData2_d2[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData2_d2[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData2_d2[6]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData2_d2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData2_d2[8]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData2_d2[9]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d2[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d2[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d2[6]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d2[8]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d2[9]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "RAW2RGB:u10|wData0_d1[9]" lost all its fanouts during netlist optimizations.
Info: Removed 8 MSB VCC or GND address nodes from RAM block "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ALTSYNCRAM"
Info: Generated suppressed messages file D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MT9V034C_DISPLAY.map.smsg
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a15" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a16" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a17" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a19" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a20" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a21" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a22" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a23" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a24" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a25" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a26" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a27" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a28" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a29" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a30" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a31" has a port clk0 that is stuck at GND
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "Sdram_Control_4Port:u8|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|pll1"
    Info: Adding node "PLL_VGA:u11|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1"
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "DATA"
Info: Implemented 1462 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 78 output pins
    Info: Implemented 219 bidirectional pins
    Info: Implemented 1023 logic cells
    Info: Implemented 124 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 9 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 405 warnings
    Info: Peak virtual memory: 357 megabytes
    Info: Processing ended: Mon Nov 26 14:47:38 2012
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/CD1/CD1_demonstrations/CD1_MT9V034C_DISPLAY/MT9V034C_DISPLAY.map.smsg.


