Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 16 14:09:21 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOPsinComp_control_sets_placed.rpt
| Design       : TOPsinComp
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |              23 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              19 |            9 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |              34 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |         Enable Signal         |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  inst_Controlador_de_Sec/fin_detectado_reg_i_2_n_0 |                               |                                                       |                1 |              1 |         1.00 |
|  CLK_adap_BUFG                                     | inst_sync_accion/accion_listo | inst_GenSecuencia/sec_generada_s[2]_i_1_n_0           |                1 |              2 |         2.00 |
|  inst_temporizador/fin_tiempo_s                    |                               | inst_Controlador_de_Sec/elemento_s_reg[0]_LDC_i_1_n_0 |                1 |              3 |         3.00 |
|  inst_temporizador/fin_tiempo_s                    | inst_Controlador_de_Sec/sel   | inst_Controlador_de_Sec/indice[0]_i_3_n_0             |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                                     |                               | inst_DivisorReloj/RESET                               |                2 |              7 |         3.50 |
|  CLK_adap_BUFG                                     |                               |                                                       |                8 |             13 |         1.62 |
|  CLK_adap_BUFG                                     |                               | inst_DivisorReloj/RESET                               |                4 |             13 |         3.25 |
|  CLK_adap_BUFG                                     | inst_sync_accion/accion_listo |                                                       |                9 |             19 |         2.11 |
|  CLK_adap_BUFG                                     | inst_temporizador/activo      | inst_temporizador/contador_s[0]_i_1_n_0               |                8 |             32 |         4.00 |
+----------------------------------------------------+-------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


