

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

61 non-gated/non-generated clock tree(s) driving 3171 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

======================================================================================== Non-Gated/Non-Generated Clocks ========================================================================================
Clock Tree ID     Driving Element                                                                  Drive Element Type     Fanout     Sample Instance                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       i_clk                                                                            port                   3111       i_out_fifo.addr_state[0]                                                   
@KP:ckid0_1       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[13\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K
@KP:ckid0_2       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[7\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K 
@KP:ckid0_3       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[10\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K
@KP:ckid0_4       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[2\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K 
@KP:ckid0_5       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[15\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[15\]\.i_bram.U_BRAM72K
@KP:ckid0_6       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[1\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K 
@KP:ckid0_7       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[5\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K 
@KP:ckid0_8       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[6\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K 
@KP:ckid0_9       i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[0\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K 
@KP:ckid0_10      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[11\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K
@KP:ckid0_11      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[3\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K 
@KP:ckid0_12      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[11\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K
@KP:ckid0_13      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[10\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K
@KP:ckid0_14      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[7\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K 
@KP:ckid0_15      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[5\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K 
@KP:ckid0_16      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[6\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K 
@KP:ckid0_17      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[0\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K 
@KP:ckid0_18      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[13\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K
@KP:ckid0_19      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[3\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K 
@KP:ckid0_20      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[11\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K
@KP:ckid0_21      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[13\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K
@KP:ckid0_22      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[6\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K 
@KP:ckid0_23      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[4\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K 
@KP:ckid0_24      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[5\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K 
@KP:ckid0_25      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[1\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K 
@KP:ckid0_26      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[14\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[14\]\.i_bram.U_BRAM72K
@KP:ckid0_27      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[10\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K
@KP:ckid0_28      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[9\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K 
@KP:ckid0_29      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[3\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K 
@KP:ckid0_30      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[2\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K 
@KP:ckid0_31      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[14\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[14\]\.i_bram.U_BRAM72K
@KP:ckid0_32      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[0\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K 
@KP:ckid0_33      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[7\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K 
@KP:ckid0_34      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[3\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[3\]\.i_bram.U_BRAM72K 
@KP:ckid0_35      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[15\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[15\]\.i_bram.U_BRAM72K
@KP:ckid0_36      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[12\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K
@KP:ckid0_37      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[4\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K 
@KP:ckid0_38      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[8\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K 
@KP:ckid0_39      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[10\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[10\]\.i_bram.U_BRAM72K
@KP:ckid0_40      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[12\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K
@KP:ckid0_41      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[13\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[13\]\.i_bram.U_BRAM72K
@KP:ckid0_42      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[5\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[5\]\.i_bram.U_BRAM72K 
@KP:ckid0_43      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[9\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K 
@KP:ckid0_44      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[8\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K 
@KP:ckid0_45      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[2\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K 
@KP:ckid0_46      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[7\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[7\]\.i_bram.U_BRAM72K 
@KP:ckid0_47      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[9\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K 
@KP:ckid0_48      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[8\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K 
@KP:ckid0_49      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[4\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K 
@KP:ckid0_50      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[2\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[2\]\.i_bram.U_BRAM72K 
@KP:ckid0_51      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[1\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K 
@KP:ckid0_52      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[4\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[0\]\.gb_mlp_row\[4\]\.i_bram.U_BRAM72K 
@KP:ckid0_53      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[0\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[0\]\.i_bram.U_BRAM72K 
@KP:ckid0_54      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[8\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[8\]\.i_bram.U_BRAM72K 
@KP:ckid0_55      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[12\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K
@KP:ckid0_56      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[12\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[12\]\.i_bram.U_BRAM72K
@KP:ckid0_57      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[6\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[6\]\.i_bram.U_BRAM72K 
@KP:ckid0_58      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[11\]\.i_bram.undriven.y     ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[3\]\.gb_mlp_row\[11\]\.i_bram.U_BRAM72K
@KP:ckid0_59      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[1\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[1\]\.gb_mlp_row\[1\]\.i_bram.U_BRAM72K 
@KP:ckid0_60      i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[9\]\.i_bram.undriven.y      ACX_FLOAT              1          i_mlp_multi.i_dp_16_8x8.gb_mlp_col\[2\]\.gb_mlp_row\[9\]\.i_bram.U_BRAM72K 
================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

