[12/26 19:30:19      0s] 
[12/26 19:30:19      0s] Cadence Innovus(TM) Implementation System.
[12/26 19:30:19      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/26 19:30:19      0s] 
[12/26 19:30:19      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[12/26 19:30:19      0s] Options:	
[12/26 19:30:19      0s] Date:		Tue Dec 26 19:30:19 2023
[12/26 19:30:19      0s] Host:		cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB)
[12/26 19:30:19      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[12/26 19:30:19      0s] 
[12/26 19:30:19      0s] License:
[12/26 19:30:20      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/26 19:30:20      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/26 19:30:26      6s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[12/26 19:30:26      6s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[12/26 19:30:26      6s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[12/26 19:30:26      6s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[12/26 19:30:26      6s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[12/26 19:30:26      6s] @(#)CDS: CPE v17.12-s076
[12/26 19:30:26      6s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[12/26 19:30:26      6s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/26 19:30:26      6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/26 19:30:26      6s] @(#)CDS: RCDB 11.10
[12/26 19:30:26      6s] --- Running on cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB) ---
[12/26 19:30:26      6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH.

[12/26 19:30:26      6s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[12/26 19:30:27      6s] 
[12/26 19:30:27      6s] **INFO:  MMMC transition support version v31-84 
[12/26 19:30:27      6s] 
[12/26 19:30:27      6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/26 19:30:27      6s] <CMD> suppressMessage ENCEXT-2799
[12/26 19:30:27      6s] <CMD> getVersion
[12/26 19:30:27      6s] <CMD> getVersion
[12/26 19:30:27      6s] [INFO] Loading PVS 16.12-s208 fill procedures
[12/26 19:30:28      6s] <CMD> getDrawView
[12/26 19:30:28      6s] <CMD> loadWorkspace -name Physical
[12/26 19:30:28      6s] <CMD> win
[12/26 19:30:33      7s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/26 19:30:33      7s] <CMD> set conf_qxconf_file NULL
[12/26 19:30:33      7s] <CMD> set conf_qxlib_file NULL
[12/26 19:30:33      7s] <CMD> set defHierChar /
[12/26 19:30:33      7s] <CMD> set distributed_client_message_echo 1
[12/26 19:30:33      7s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/26 19:30:33      7s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/26 19:30:33      7s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/26 19:30:33      7s] <CMD> set init_gnd_net {VSS VSSO}
[12/26 19:30:33      7s] <CMD> set init_io_file UART_iopad.io
[12/26 19:30:33      7s] <CMD> set init_lef_file {../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
[12/26 19:30:33      7s] <CMD> set init_mmmc_file viewDefinition.tcl
[12/26 19:30:33      7s] <CMD> set init_pwr_net {VDD VDDO}
[12/26 19:30:33      7s] <CMD> set init_verilog ../synthesis/UART_netlist.v
[12/26 19:30:33      7s] <CMD> set latch_time_borrow_mode max_borrow
[12/26 19:30:33      7s] <CMD> set pegDefaultResScaleFactor 1
[12/26 19:30:33      7s] <CMD> set pegDetailResScaleFactor 1
[12/26 19:30:33      7s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/26 19:30:33      7s] <CMD> set soft_stack_size_limit 127
[12/26 19:30:33      7s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/26 19:30:35      7s] <CMD> init_design
[12/26 19:30:35      7s] #% Begin Load MMMC data ... (date=12/26 19:30:35, mem=468.2M)
[12/26 19:30:35      7s] #% End Load MMMC data ... (date=12/26 19:30:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=468.2M, current mem=467.8M)
[12/26 19:30:35      7s] 
[12/26 19:30:35      7s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[12/26 19:30:35      7s] 
[12/26 19:30:35      7s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[12/26 19:30:35      7s] Set DBUPerIGU to M2 pitch 560.
[12/26 19:30:36      7s] 
[12/26 19:30:36      7s] Loading LEF file ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:30:36      7s] Type 'man IMPLF-200' for more detail.
[12/26 19:30:36      7s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/26 19:30:36      7s] To increase the message display limit, refer to the product command reference manual.
[12/26 19:30:36      7s] 
[12/26 19:30:36      7s] viaInitial starts at Tue Dec 26 19:30:36 2023
viaInitial ends at Tue Dec 26 19:30:36 2023
Loading view definition file from viewDefinition.tcl
[12/26 19:30:36      7s] Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[12/26 19:30:36      7s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/26 19:30:36      7s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/26 19:30:36      7s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/26 19:30:36      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/26 19:30:36      7s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/26 19:30:36      7s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[12/26 19:30:36      7s] Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib' ...
[12/26 19:30:36      7s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1171)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1185)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1408)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1422)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1644)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1658)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1880)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1894)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2117)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2131)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2354)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2368)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2590)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2604)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2827)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2841)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3071)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3085)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3308)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3322)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:30:36      8s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/26 19:30:36      8s] Read 93 cells in library 'tsl18cio250_max' 
[12/26 19:30:36      8s] Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[12/26 19:30:36      8s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/26 19:30:36      8s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/26 19:30:36      8s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/26 19:30:36      8s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[12/26 19:30:36      8s] Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_min.lib' ...
[12/26 19:30:36      8s] Read 93 cells in library 'tsl18cio250_min' 
[12/26 19:30:36      8s] *** End library_loading (cpu=0.01min, real=0.00min, mem=34.3M, fe_cpu=0.14min, fe_real=0.28min, fe_mem=560.5M) ***
[12/26 19:30:36      8s] #% Begin Load netlist data ... (date=12/26 19:30:36, mem=553.8M)
[12/26 19:30:36      8s] *** Begin netlist parsing (mem=560.5M) ***
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/26 19:30:36      8s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/26 19:30:36      8s] To increase the message display limit, refer to the product command reference manual.
[12/26 19:30:36      8s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:30:36      8s] Created 627 new cells from 4 timing libraries.
[12/26 19:30:36      8s] Reading netlist ...
[12/26 19:30:36      8s] Backslashed names will retain backslash and a trailing blank character.
[12/26 19:30:36      8s] Reading verilog netlist '../synthesis/UART_netlist.v'
[12/26 19:30:36      8s] 
[12/26 19:30:36      8s] *** Memory Usage v#1 (Current mem = 560.457M, initial mem = 180.895M) ***
[12/26 19:30:36      8s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=560.5M) ***
[12/26 19:30:36      8s] #% End Load netlist data ... (date=12/26 19:30:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=553.8M, current mem=504.3M)
[12/26 19:30:36      8s] Top level cell is uart_top.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:30:36      8s] Type 'man IMPTS-282' for more detail.
[12/26 19:30:36      8s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[12/26 19:30:36      8s] To increase the message display limit, refer to the product command reference manual.
[12/26 19:30:36      8s] Hooked 1254 DB cells to tlib cells.
[12/26 19:30:36      8s] Starting recursive module instantiation check.
[12/26 19:30:36      8s] No recursion found.
[12/26 19:30:36      8s] Building hierarchical netlist for Cell uart_top ...
[12/26 19:30:36      8s] *** Netlist is unique.
[12/26 19:30:36      8s] ** info: there are 1287 modules.
[12/26 19:30:36      8s] ** info: there are 489 stdCell insts.
[12/26 19:30:36      8s] ** info: there are 23 Pad insts.
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] *** Memory Usage v#1 (Current mem = 586.129M, initial mem = 180.895M) ***
[12/26 19:30:37      8s] Reading IO assignment file "UART_iopad.io" ...
[12/26 19:30:37      8s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/26 19:30:37      8s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/26 19:30:37      8s] Type 'man IMPFP-3961' for more detail.
[12/26 19:30:37      8s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/26 19:30:37      8s] Type 'man IMPFP-3961' for more detail.
[12/26 19:30:37      8s] Horizontal Layer M1 offset = 0 (derived)
[12/26 19:30:37      8s] Vertical Layer M2 offset = 280 (derived)
[12/26 19:30:37      8s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/26 19:30:37      8s] Set Default Net Delay as 1000 ps.
[12/26 19:30:37      8s] Set Default Net Load as 0.5 pF. 
[12/26 19:30:37      8s] Set Default Input Pin Transition as 0.1 ps.
[12/26 19:30:37      8s] Extraction setup Delayed 
[12/26 19:30:37      8s] *Info: initialize multi-corner CTS.
[12/26 19:30:37      8s] Reading timing constraints file '/home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc' ...
[12/26 19:30:37      8s] Current (total cpu=0:00:08.7, real=0:00:18.0, peak res=645.7M, current mem=645.7M)
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 29).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 30).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 31).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 32).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 33).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 34).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 35).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 36).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 37).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 38).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 39).
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] INFO (CTE): Reading of timing constraints file /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc completed, with 11 WARNING
[12/26 19:30:37      8s] WARNING (CTE-25): Line: 9, 10 of File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc : Skipped unsupported command: set_units
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=662.7M, current mem=662.7M)
[12/26 19:30:37      8s] Current (total cpu=0:00:08.7, real=0:00:18.0, peak res=662.7M, current mem=662.7M)
[12/26 19:30:37      8s] Creating Cell Server ...(0, 1, 1, 1)
[12/26 19:30:37      8s] Summary for sequential cells identification: 
[12/26 19:30:37      8s]   Identified SBFF number: 114
[12/26 19:30:37      8s]   Identified MBFF number: 0
[12/26 19:30:37      8s]   Identified SB Latch number: 0
[12/26 19:30:37      8s]   Identified MB Latch number: 0
[12/26 19:30:37      8s]   Not identified SBFF number: 6
[12/26 19:30:37      8s]   Not identified MBFF number: 0
[12/26 19:30:37      8s]   Not identified SB Latch number: 0
[12/26 19:30:37      8s]   Not identified MB Latch number: 0
[12/26 19:30:37      8s]   Number of sequential cells which are not FFs: 83
[12/26 19:30:37      8s] Total number of combinational cells: 321
[12/26 19:30:37      8s] Total number of sequential cells: 203
[12/26 19:30:37      8s] Total number of tristate cells: 10
[12/26 19:30:37      8s] Total number of level shifter cells: 0
[12/26 19:30:37      8s] Total number of power gating cells: 0
[12/26 19:30:37      8s] Total number of isolation cells: 0
[12/26 19:30:37      8s] Total number of power switch cells: 0
[12/26 19:30:37      8s] Total number of pulse generator cells: 0
[12/26 19:30:37      8s] Total number of always on buffers: 0
[12/26 19:30:37      8s] Total number of retention cells: 0
[12/26 19:30:37      8s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[12/26 19:30:37      8s] Total number of usable buffers: 13
[12/26 19:30:37      8s] List of unusable buffers:
[12/26 19:30:37      8s] Total number of unusable buffers: 0
[12/26 19:30:37      8s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[12/26 19:30:37      8s] Total number of usable inverters: 12
[12/26 19:30:37      8s] List of unusable inverters:
[12/26 19:30:37      8s] Total number of unusable inverters: 0
[12/26 19:30:37      8s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[12/26 19:30:37      8s] Total number of identified usable delay cells: 13
[12/26 19:30:37      8s] List of identified unusable delay cells:
[12/26 19:30:37      8s] Total number of identified unusable delay cells: 0
[12/26 19:30:37      8s] Creating Cell Server, finished. 
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] Deleting Cell Server ...
[12/26 19:30:37      8s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/26 19:30:37      8s] Extraction setup Started 
[12/26 19:30:37      8s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/26 19:30:37      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/26 19:30:37      8s] Type 'man IMPEXT-2773' for more detail.
[12/26 19:30:37      8s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/26 19:30:37      8s] Type 'man IMPEXT-2776' for more detail.
[12/26 19:30:37      8s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/26 19:30:37      8s] Type 'man IMPEXT-2776' for more detail.
[12/26 19:30:37      8s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/26 19:30:37      8s] Type 'man IMPEXT-2776' for more detail.
[12/26 19:30:37      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/26 19:30:37      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/26 19:30:37      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/26 19:30:37      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/26 19:30:37      8s] Summary of Active RC-Corners : 
[12/26 19:30:37      8s]  
[12/26 19:30:37      8s]  Analysis View: my_analysis_view_setup
[12/26 19:30:37      8s]     RC-Corner Name        : my_rc_corner_worst
[12/26 19:30:37      8s]     RC-Corner Index       : 0
[12/26 19:30:37      8s]     RC-Corner Temperature : 25 Celsius
[12/26 19:30:37      8s]     RC-Corner Cap Table   : ''
[12/26 19:30:37      8s]     RC-Corner PreRoute Res Factor         : 1
[12/26 19:30:37      8s]     RC-Corner PreRoute Cap Factor         : 1
[12/26 19:30:37      8s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/26 19:30:37      8s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/26 19:30:37      8s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/26 19:30:37      8s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/26 19:30:37      8s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/26 19:30:37      8s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/26 19:30:37      8s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/26 19:30:37      8s]  
[12/26 19:30:37      8s]  Analysis View: my_analysis_view_hold
[12/26 19:30:37      8s]     RC-Corner Name        : my_rc_corner_worst
[12/26 19:30:37      8s]     RC-Corner Index       : 0
[12/26 19:30:37      8s]     RC-Corner Temperature : 25 Celsius
[12/26 19:30:37      8s]     RC-Corner Cap Table   : ''
[12/26 19:30:37      8s]     RC-Corner PreRoute Res Factor         : 1
[12/26 19:30:37      8s]     RC-Corner PreRoute Cap Factor         : 1
[12/26 19:30:37      8s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/26 19:30:37      8s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/26 19:30:37      8s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/26 19:30:37      8s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/26 19:30:37      8s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/26 19:30:37      8s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/26 19:30:37      8s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/26 19:30:37      8s] 
[12/26 19:30:37      8s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:30:37      8s] Severity  ID               Count  Summary                                  
[12/26 19:30:37      8s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/26 19:30:37      8s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/26 19:30:37      8s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[12/26 19:30:37      8s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/26 19:30:37      8s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/26 19:30:37      8s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/26 19:30:37      8s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/26 19:30:37      8s] WARNING   TCLCMD-1178         11  set_output_delay command specified witho...
[12/26 19:30:37      8s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/26 19:30:37      8s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/26 19:30:37      8s] *** Message Summary: 1617 warning(s), 20 error(s)
[12/26 19:30:37      8s] 
[12/26 19:30:42      9s] <CMD> getIoFlowFlag
[12/26 19:30:59     11s] <CMD> setIoFlowFlag 0
[12/26 19:30:59     11s] <CMD> floorPlan -site CoreSite -d 1115 1115 0.32 0.32 0.0 1.08
[12/26 19:30:59     11s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 0.560000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:30:59     11s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 0.560000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:30:59     11s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 1.120000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:30:59     11s] Horizontal Layer M1 offset = 0 (derived)
[12/26 19:30:59     11s] Vertical Layer M2 offset = 280 (derived)
[12/26 19:30:59     11s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/26 19:30:59     11s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/26 19:30:59     11s] <CMD> uiSetTool select
[12/26 19:30:59     11s] <CMD> getIoFlowFlag
[12/26 19:30:59     11s] <CMD> fit
[12/26 19:32:48     24s] <CMD> setIoFlowFlag 0
[12/26 19:32:48     24s] <CMD> floorPlan -site CoreSite -d 1114.96 1114.96 20 20 20 20
[12/26 19:32:48     24s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:32:48     24s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:32:48     24s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:32:48     24s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:32:48     24s] Horizontal Layer M1 offset = 0 (derived)
[12/26 19:32:48     24s] Vertical Layer M2 offset = 280 (derived)
[12/26 19:32:48     24s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/26 19:32:48     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/26 19:32:48     24s] <CMD> uiSetTool select
[12/26 19:32:48     24s] <CMD> getIoFlowFlag
[12/26 19:32:48     24s] <CMD> fit
[12/26 19:32:56     25s] <CMD> setIoFlowFlag 0
[12/26 19:32:56     25s] <CMD> floorPlan -site CoreSite -d 1114.96 1114.96 20.16 20.16 20.16 20.16
[12/26 19:32:56     25s] Horizontal Layer M1 offset = 0 (derived)
[12/26 19:32:56     25s] Vertical Layer M2 offset = 280 (derived)
[12/26 19:32:56     25s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/26 19:32:56     25s] <CMD> uiSetTool select
[12/26 19:32:56     25s] <CMD> getIoFlowFlag
[12/26 19:32:56     25s] <CMD> fit
[12/26 19:34:02     32s] invalid command name "trial"
[12/26 19:35:16     41s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
[12/26 19:35:16     41s] Added 15 of filler cell 'pfeed10000' on top side.
[12/26 19:35:16     41s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
[12/26 19:35:16     41s] Added 15 of filler cell 'pfeed10000' on right side.
[12/26 19:35:16     41s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
[12/26 19:35:16     41s] Added 15 of filler cell 'pfeed10000' on left side.
[12/26 19:35:17     41s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
[12/26 19:35:17     41s] Added 15 of filler cell 'pfeed10000' on bottom side.
[12/26 19:35:39     43s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/26 19:35:39     43s] 517 new pwr-pin connections were made to global net 'VDD'.
[12/26 19:35:39     43s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/26 19:35:39     43s] 517 new gnd-pin connections were made to global net 'VSS'.
[12/26 19:35:39     43s] <CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/26 19:35:39     43s] 28 new pwr-pin connections were made to global net 'VDDO'.
[12/26 19:35:39     43s] <CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/26 19:35:39     43s] 28 new gnd-pin connections were made to global net 'VSSO'.
[12/26 19:35:39     43s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
[12/26 19:35:39     43s] #% Begin addRing (date=12/26 19:35:39, mem=820.9M)
[12/26 19:35:39     43s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[12/26 19:35:39     43s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[12/26 19:35:39     43s] 
[12/26 19:35:39     43s] Ring generation is complete.
[12/26 19:35:39     43s] vias are now being generated.
[12/26 19:35:39     43s] addRing created 8 wires.
[12/26 19:35:39     43s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/26 19:35:39     43s] +--------+----------------+----------------+
[12/26 19:35:39     43s] |  Layer |     Created    |     Deleted    |
[12/26 19:35:39     43s] +--------+----------------+----------------+
[12/26 19:35:39     43s] |   M3   |        4       |       NA       |
[12/26 19:35:39     43s] |  TOP_V |        8       |        0       |
[12/26 19:35:39     43s] |  TOP_M |        4       |       NA       |
[12/26 19:35:39     43s] +--------+----------------+----------------+
[12/26 19:35:39     43s] #% End addRing (date=12/26 19:35:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=822.6M, current mem=822.6M)
[12/26 19:35:39     43s] <CMD> sroute -connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin} -allowjogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
[12/26 19:35:39     43s] #% Begin sroute (date=12/26 19:35:39, mem=822.6M)
[12/26 19:35:39     43s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[12/26 19:35:39     43s] *** Begin SPECIAL ROUTE on Tue Dec 26 19:35:39 2023 ***
[12/26 19:35:39     43s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
[12/26 19:35:39     43s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 1.79Ghz)
[12/26 19:35:39     43s] 
[12/26 19:35:39     43s] Begin option processing ...
[12/26 19:35:39     43s] srouteConnectPowerBump set to false
[12/26 19:35:39     43s] routeSelectNet set to "VDD VSS"
[12/26 19:35:39     43s] routeSpecial set to true
[12/26 19:35:39     43s] srouteBlockPin set to "useLef"
[12/26 19:35:39     43s] srouteBottomLayerLimit set to 1
[12/26 19:35:39     43s] srouteBottomTargetLayerLimit set to 1
[12/26 19:35:39     43s] srouteCrossoverViaBottomLayer set to 1
[12/26 19:35:39     43s] srouteCrossoverViaTopLayer set to 4
[12/26 19:35:39     43s] srouteFloatingStripeTarget set to "blockring ring stripe padring ringpin blockpin followpin"
[12/26 19:35:39     43s] srouteFollowCorePinEnd set to 3
[12/26 19:35:39     43s] srouteJogControl set to "preferWithChanges differentLayer"
[12/26 19:35:39     43s] sroutePadPinAllPorts set to true
[12/26 19:35:39     43s] sroutePreserveExistingRoutes set to true
[12/26 19:35:39     43s] srouteRoutePowerBarPortOnBothDir set to true
[12/26 19:35:39     43s] srouteStopBlockPin set to "nearestTarget"
[12/26 19:35:39     43s] srouteTopLayerLimit set to 4
[12/26 19:35:39     43s] srouteTopTargetLayerLimit set to 4
[12/26 19:35:39     43s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1676.00 megs.
[12/26 19:35:39     43s] 
[12/26 19:35:39     43s] Reading DB technology information...
[12/26 19:35:39     43s] Finished reading DB technology information.
[12/26 19:35:39     43s] Reading floorplan and netlist information...
[12/26 19:35:39     43s] Finished reading floorplan and netlist information.
[12/26 19:35:40     43s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/26 19:35:40     43s] Read in 1083 macros, 43 used
[12/26 19:35:40     43s] Read in 127 components
[12/26 19:35:40     43s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[12/26 19:35:40     43s]   88 pad components: 0 unplaced, 60 placed, 28 fixed
[12/26 19:35:40     43s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/26 19:35:40     43s] Read in 23 logical pins
[12/26 19:35:40     43s] Read in 23 nets
[12/26 19:35:40     43s] Read in 4 special nets, 2 routed
[12/26 19:35:40     43s] Read in 182 terminals
[12/26 19:35:40     43s] 2 nets selected.
[12/26 19:35:40     43s] 
[12/26 19:35:40     43s] Begin power routing ...
[12/26 19:35:40     43s] **WARN: (IMPSR-559):	Cannot route core pins and converter pins at the same time!
[12/26 19:35:40     43s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/26 19:35:40     43s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/26 19:35:40     43s]   Number of IO ports routed: 2
[12/26 19:35:40     43s]   Number of Block ports routed: 0
[12/26 19:35:40     43s]   Number of Stripe ports routed: 0
[12/26 19:35:40     43s]   Number of Pad ports routed: 0
[12/26 19:35:40     43s]   Number of Power Bump ports routed: 0
[12/26 19:35:40     43s]   Number of Pad Ring connections: 242
[12/26 19:35:40     43s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1695.00 megs.
[12/26 19:35:40     43s] 
[12/26 19:35:40     43s] 
[12/26 19:35:40     43s] 
[12/26 19:35:40     43s]  Begin updating DB with routing results ...
[12/26 19:35:40     43s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/26 19:35:40     43s] Pin and blockage extraction finished
[12/26 19:35:40     43s] 
[12/26 19:35:40     43s] sroute created 244 wires.
[12/26 19:35:40     43s] ViaGen created 2 vias, deleted 0 via to avoid violation.
[12/26 19:35:40     43s] +--------+----------------+----------------+
[12/26 19:35:40     43s] |  Layer |     Created    |     Deleted    |
[12/26 19:35:40     43s] +--------+----------------+----------------+
[12/26 19:35:40     43s] |   M2   |       55       |       NA       |
[12/26 19:35:40     43s] |   V3   |        1       |        0       |
[12/26 19:35:40     43s] |   M3   |       133      |       NA       |
[12/26 19:35:40     43s] |  TOP_V |        1       |        0       |
[12/26 19:35:40     43s] |  TOP_M |       56       |       NA       |
[12/26 19:35:40     43s] +--------+----------------+----------------+
[12/26 19:35:40     43s] #% End sroute (date=12/26 19:35:40, total cpu=0:00:00.2, real=0:00:01.0, peak res=822.9M, current mem=822.9M)
[12/26 19:35:40     43s] <CMD> fit
[12/26 19:35:42     44s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
[12/26 19:35:42     44s] #% Begin addStripe (date=12/26 19:35:42, mem=807.4M)
[12/26 19:35:42     44s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[12/26 19:35:42     44s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[12/26 19:35:42     44s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[12/26 19:35:42     44s] 
[12/26 19:35:42     44s] Starting stripe generation ...
[12/26 19:35:42     44s] Non-Default Mode Option Settings :
[12/26 19:35:42     44s]   NONE
[12/26 19:35:42     44s] Stripe generation is complete.
[12/26 19:35:42     44s] vias are now being generated.
[12/26 19:35:42     44s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (400.16, 846.16) (402.16, 852.16)
[12/26 19:35:42     44s] addStripe created 30 wires.
[12/26 19:35:42     44s] ViaGen created 59 vias, deleted 0 via to avoid violation.
[12/26 19:35:42     44s] +--------+----------------+----------------+
[12/26 19:35:42     44s] |  Layer |     Created    |     Deleted    |
[12/26 19:35:42     44s] +--------+----------------+----------------+
[12/26 19:35:42     44s] |  TOP_V |       59       |        0       |
[12/26 19:35:42     44s] |  TOP_M |       30       |       NA       |
[12/26 19:35:42     44s] +--------+----------------+----------------+
[12/26 19:35:42     44s] #% End addStripe (date=12/26 19:35:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.0M, current mem=808.0M)
[12/26 19:35:59     46s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/26 19:35:59     46s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[12/26 19:35:59     46s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/26 19:35:59     46s] *** Begin SPECIAL ROUTE on Tue Dec 26 19:35:59 2023 ***
[12/26 19:35:59     46s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
[12/26 19:35:59     46s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.50Ghz)
[12/26 19:35:59     46s] 
[12/26 19:35:59     46s] Begin option processing ...
[12/26 19:35:59     46s] srouteConnectPowerBump set to false
[12/26 19:35:59     46s] routeSelectNet set to "VDD VSS"
[12/26 19:35:59     46s] routeSpecial set to true
[12/26 19:35:59     46s] srouteBottomLayerLimit set to 1
[12/26 19:35:59     46s] srouteBottomTargetLayerLimit set to 1
[12/26 19:35:59     46s] srouteConnectBlockPin set to false
[12/26 19:35:59     46s] srouteConnectConverterPin set to false
[12/26 19:35:59     46s] srouteConnectPadPin set to false
[12/26 19:35:59     46s] srouteConnectStripe set to false
[12/26 19:35:59     46s] srouteCrossoverViaBottomLayer set to 1
[12/26 19:35:59     46s] srouteCrossoverViaTopLayer set to 4
[12/26 19:35:59     46s] srouteFollowCorePinEnd set to 3
[12/26 19:35:59     46s] srouteFollowPadPin set to false
[12/26 19:35:59     46s] srouteJogControl set to "preferWithChanges differentLayer"
[12/26 19:35:59     46s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/26 19:35:59     46s] sroutePadPinAllPorts set to true
[12/26 19:35:59     46s] sroutePreserveExistingRoutes set to true
[12/26 19:35:59     46s] srouteRoutePowerBarPortOnBothDir set to true
[12/26 19:35:59     46s] srouteStopBlockPin set to "nearestTarget"
[12/26 19:35:59     46s] srouteTopLayerLimit set to 4
[12/26 19:35:59     46s] srouteTopTargetLayerLimit set to 4
[12/26 19:35:59     46s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1695.00 megs.
[12/26 19:35:59     46s] 
[12/26 19:35:59     46s] Reading DB technology information...
[12/26 19:35:59     46s] Finished reading DB technology information.
[12/26 19:35:59     46s] Reading floorplan and netlist information...
[12/26 19:35:59     46s] Finished reading floorplan and netlist information.
[12/26 19:35:59     46s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/26 19:35:59     46s] Read in 1083 macros, 43 used
[12/26 19:35:59     46s] Read in 127 components
[12/26 19:35:59     46s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[12/26 19:35:59     46s]   88 pad components: 0 unplaced, 60 placed, 28 fixed
[12/26 19:35:59     46s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/26 19:35:59     46s] Read in 23 logical pins
[12/26 19:35:59     46s] Read in 23 nets
[12/26 19:35:59     46s] Read in 4 special nets, 2 routed
[12/26 19:35:59     46s] Read in 182 terminals
[12/26 19:35:59     46s] 2 nets selected.
[12/26 19:35:59     46s] 
[12/26 19:35:59     46s] Begin power routing ...
[12/26 19:35:59     46s] CPU time for FollowPin 0 seconds
[12/26 19:35:59     46s] CPU time for FollowPin 0 seconds
[12/26 19:35:59     46s]   Number of Core ports routed: 206
[12/26 19:35:59     46s]   Number of Followpin connections: 103
[12/26 19:35:59     46s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1696.00 megs.
[12/26 19:35:59     46s] 
[12/26 19:35:59     46s] 
[12/26 19:35:59     46s] 
[12/26 19:35:59     46s]  Begin updating DB with routing results ...
[12/26 19:35:59     46s]  Updating DB with 0 via definition ...
[12/26 19:35:59     46s] sroute created 309 wires.
[12/26 19:35:59     46s] ViaGen created 618 vias, deleted 0 via to avoid violation.
[12/26 19:35:59     46s] +--------+----------------+----------------+
[12/26 19:35:59     46s] |  Layer |     Created    |     Deleted    |
[12/26 19:35:59     46s] +--------+----------------+----------------+
[12/26 19:35:59     46s] |   M1   |       309      |       NA       |
[12/26 19:35:59     46s] |   V2   |       206      |        0       |
[12/26 19:35:59     46s] |   V3   |       206      |        0       |
[12/26 19:35:59     46s] |  TOP_V |       206      |        0       |
[12/26 19:35:59     46s] +--------+----------------+----------------+
[12/26 19:36:05     47s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/26 19:36:05     47s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[12/26 19:36:05     47s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/26 19:36:05     47s] *** Begin SPECIAL ROUTE on Tue Dec 26 19:36:05 2023 ***
[12/26 19:36:05     47s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
[12/26 19:36:05     47s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.52Ghz)
[12/26 19:36:05     47s] 
[12/26 19:36:05     47s] Begin option processing ...
[12/26 19:36:05     47s] srouteConnectPowerBump set to false
[12/26 19:36:05     47s] routeSelectNet set to "VDD VSS"
[12/26 19:36:05     47s] routeSpecial set to true
[12/26 19:36:05     47s] srouteBottomLayerLimit set to 1
[12/26 19:36:05     47s] srouteBottomTargetLayerLimit set to 1
[12/26 19:36:05     47s] srouteConnectBlockPin set to false
[12/26 19:36:05     47s] srouteConnectConverterPin set to false
[12/26 19:36:05     47s] srouteConnectPadPin set to false
[12/26 19:36:05     47s] srouteConnectStripe set to false
[12/26 19:36:05     47s] srouteCrossoverViaBottomLayer set to 1
[12/26 19:36:05     47s] srouteCrossoverViaTopLayer set to 4
[12/26 19:36:05     47s] srouteFollowCorePinEnd set to 3
[12/26 19:36:05     47s] srouteFollowPadPin set to false
[12/26 19:36:05     47s] srouteJogControl set to "preferWithChanges differentLayer"
[12/26 19:36:05     47s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/26 19:36:05     47s] sroutePadPinAllPorts set to true
[12/26 19:36:05     47s] sroutePreserveExistingRoutes set to true
[12/26 19:36:05     47s] srouteRoutePowerBarPortOnBothDir set to true
[12/26 19:36:05     47s] srouteStopBlockPin set to "nearestTarget"
[12/26 19:36:05     47s] srouteTopLayerLimit set to 4
[12/26 19:36:05     47s] srouteTopTargetLayerLimit set to 4
[12/26 19:36:05     47s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1696.00 megs.
[12/26 19:36:05     47s] 
[12/26 19:36:05     47s] Reading DB technology information...
[12/26 19:36:05     47s] Finished reading DB technology information.
[12/26 19:36:05     47s] Reading floorplan and netlist information...
[12/26 19:36:05     47s] Finished reading floorplan and netlist information.
[12/26 19:36:05     47s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/26 19:36:05     47s] Read in 1083 macros, 43 used
[12/26 19:36:05     47s] Read in 127 components
[12/26 19:36:05     47s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[12/26 19:36:05     47s]   88 pad components: 0 unplaced, 60 placed, 28 fixed
[12/26 19:36:05     47s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/26 19:36:05     47s] Read in 23 logical pins
[12/26 19:36:05     47s] Read in 23 nets
[12/26 19:36:05     47s] Read in 4 special nets, 2 routed
[12/26 19:36:05     47s] Read in 182 terminals
[12/26 19:36:05     47s] 2 nets selected.
[12/26 19:36:05     47s] 
[12/26 19:36:05     47s] Begin power routing ...
[12/26 19:36:05     47s] CPU time for FollowPin 0 seconds
[12/26 19:36:05     47s] CPU time for FollowPin 0 seconds
[12/26 19:36:05     47s]   Number of Core ports routed: 0
[12/26 19:36:05     47s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1699.00 megs.
[12/26 19:36:05     47s] 
[12/26 19:36:05     47s] 
[12/26 19:36:05     47s] 
[12/26 19:36:05     47s]  Begin updating DB with routing results ...
[12/26 19:36:05     47s]  Updating DB with 0 via definition ...
[12/26 19:36:05     47s] sroute created 0 wire.
[12/26 19:36:05     47s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/26 19:36:29     49s] child process exited abnormally
[12/26 19:36:35     50s] <CMD> REPORTSPECIALROUTE
[12/26 19:36:35     50s] **ERROR: (IMPTCM-30):	Command "REPORTSPECIALROUTE" is not registered in command manager.
ambiguous command name "re": read readBumpLocation readDieAbstract readFlipChipProperty readIoUpdate readPackage readSdpFile readTSVConfig readTransitionFile read_activity_file read_codesign_die_abstract read_parallel_edit_files read_parasitics read_partition read_power_intent read_power_rail_results read_sai read_sdf read_spdf read_stream read_twf rechainPowerSwitch reclaimArea recreatePtnCellBlockage redirect redo redraw refineMacro refinePlace refine_macro_place regexp registerTrigger register_selection_callback regsub remove_assigns remove_from_collection remove_gui_marker remove_litho_blocks remove_nulls remove_pattern_fixing_blockages rename reorganizeFanout replaceLefMacro replacePowerSwitch replace_proto_model reportAlwaysOnBuffer reportBudget reportBusSinkGroup reportCapViolation reportCellPad reportCongestArea reportCongestion reportCritInstance reportCritNet reportCritTerm reportDanglingPort reportDeCap reportDeCapCellCandidates reportDelayCalculation reportDensityMap reportFanoutViolation reportFootPrint reportFreqViolation reportGateCount reportIgnoredNets reportIlmStatus reportInstPad reportIsolation reportJtagInst reportLegalWireWidthForBump reportLengthViolation reportMultiBitFFs reportNetGroup reportNetStat reportPathGroupOptions reportPinAssignStatistics reportPinDensityMap reportPipeline reportPowerDomain reportPowerRoute reportPowerSwitch reportProbePins reportRC reportRoute reportRouteTypeConstraints reportScanCell reportScanChainPartition reportSeedConnection reportSelect reportShield reportShifter reportSpecialRoute reportTimingLib reportTranViolation reportUnalignedNets reportUnsnapBlocks reportVoltage reportVtInstCount reportWire report_analysis_coverage report_analysis_summary report_analysis_views report_annotated_assertions report_annotated_check report_annotated_delay report_annotated_parasitics report_annotations report_aocv_derate report_area report_case_analysis report_ccopt_cell_halo_violations report_ccopt_clock_tree_convergence report_ccopt_clock_tree_structure report_ccopt_clock_trees report_ccopt_pin_insertion_delays report_ccopt_preserved_clock_tree_ports report_ccopt_skew_groups report_ccopt_worst_chain report_cell_edge_spacing report_cell_edge_type report_cell_instance_timing report_cell_stack_area report_cell_stack_group report_clock_gating_check report_clock_propagation report_clock_timing report_clocks report_command_mode report_constraint report_cppr report_dataflow_bus report_design report_double_clocking report_etm_arcs report_fanin report_fanout report_inactive_arcs report_inst_space_group report_instance_cdb report_instance_library report_instance_power report_lde_analysis report_lib_cells report_message report_metal_fill report_min_pulse_width report_mode report_narrow_channel report_net report_net_parasitics report_noise report_oa_lib report_obj_connectivity report_path_exceptions report_path_groups report_pg_keepout report_ports report_power report_power_rail_results report_preserves report_property report_proto_model report_rcdb report_resource report_route report_sai_constraint report_socv_library report_statistical_timing_derate_factors report_timing report_timing_derate report_tracks report_unit_parasitics report_vector_profile report_voltage_scaling report_wire_load resetBusGuideMultiColors resetModifiedBudget resetMultiColorsHier resetPathGroupOptions reset_all_ccopt_preserved_clock_tree_ports reset_annotated_check reset_annotated_delay reset_annotated_transition reset_aocv_stage_weight reset_case_analysis reset_ccopt_config reset_ccopt_preserved_clock_tree_port reset_ccopt_routing_state reset_clock reset_clock_gating_check reset_clock_groups reset_clock_latency reset_clock_sense reset_clock_transition reset_clock_tree_latency reset_clock_uncertainty reset_data_check reset_db reset_disable_clock_gating_check reset_disable_timing reset_drive reset_driving_cell reset_generated_clock reset_ideal_latency reset_ideal_net reset_ideal_network reset_ideal_transition reset_input_delay reset_load reset_macro_place_constraint reset_max_capacitance reset_max_fanout reset_max_time_borrow reset_max_transition reset_min_capacitance reset_min_fanout reset_min_pulse_width reset_min_transition reset_mode reset_net_is_edit_flag reset_output_delay reset_parasitics reset_path_adjust_group reset_path_exception reset_path_group reset_power_activity reset_propagated_clock reset_property reset_pulse_clock_max_transition reset_pulse_clock_max_width reset_pulse_clock_min_transition reset_pulse_clock_min_width reset_resistance reset_sdf_assertions reset_spare_insts reset_timing_derate reset_wire_load_mode reset_wire_load_model reset_wire_load_selection_group resizeBlackBox resizeFloorplan restoreDesign restoreRC restore_ccopt_config restore_power_database resume retrieveLCVFromEcoOaDesign return
[12/26 19:38:42     64s] <CMD> setPlaceMode -fp true
[12/26 19:38:42     64s] <CMD> report_message -start_cmd
[12/26 19:38:42     64s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:38:42     64s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:38:42     64s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:38:42     64s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:38:42     64s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:38:42     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:38:42     64s] <CMD> um::push_snapshot_stack
[12/26 19:38:42     64s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:38:42     64s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:38:42     64s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:38:42     64s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:38:42     64s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:38:42     64s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:38:42     64s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:38:42     64s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:38:42     64s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:38:42     64s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:38:42     64s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:38:42     64s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:38:42     64s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -fp -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:38:42     64s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:38:42     64s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:38:42     64s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:38:42     64s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -fp -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -fp -quiet
[12/26 19:38:42     64s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:38:42     64s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:38:42     64s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:38:42     64s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:38:42     64s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:38:42     64s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:38:42     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:38:42     64s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:38:42     64s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:38:42     64s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:38:42     64s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:38:42     64s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:38:42     64s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:38:42     64s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:38:42     64s] *** Starting placeDesign default flow ***
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:38:42     64s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:38:42     64s] <CMD> deleteBufferTree -decloneInv
[12/26 19:38:42     64s] *** Start deleteBufferTree ***
[12/26 19:38:42     64s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:38:42     64s] Message <TA-112> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/26 19:38:42     64s] Info: Detect buffers to remove automatically.
[12/26 19:38:42     64s] Analyzing netlist ...
[12/26 19:38:42     64s] Updating netlist
[12/26 19:38:42     64s] 
[12/26 19:38:42     64s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:38:42     64s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:38:42     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:38:42     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:38:42     64s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:38:42     64s] Enhanced MH flow has been turned off for floorplan mode.
[12/26 19:38:42     64s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:38:42     64s] *** Starting "NanoPlace(TM) placement v#10 (mem=936.5M)" ...
[12/26 19:38:42     64s] <CMD> setDelayCalMode -engine feDc
[12/26 19:38:42     64s] No user setting net weight.
[12/26 19:38:42     64s] Options: clkGateAware pinGuide congEffort=low gpeffort=fp 
[12/26 19:38:42     64s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:38:42     64s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:38:42     64s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:38:42     64s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:38:42     64s] Core basic site is CoreSite
[12/26 19:38:42     64s] Estimated cell power/ground rail width = 0.700 um
[12/26 19:38:42     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:38:42     64s] Mark StBox On SiteArr starts
[12/26 19:38:42     64s] Mark StBox On SiteArr ends
[12/26 19:38:42     64s] spiAuditVddOnBottomForRows for llg="default" starts
[12/26 19:38:42     64s] spiAuditVddOnBottomForRows ends
[12/26 19:38:42     64s] Average module density = 0.053.
[12/26 19:38:42     64s] Density for the design = 0.053.
[12/26 19:38:42     64s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:38:42     64s] Pin Density = 0.01733.
[12/26 19:38:42     64s]             = total # of pins 1814 / total area 104652.
[12/26 19:38:42     64s] Initial padding reaches pin density 0.464 for top
[12/26 19:38:42     64s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:38:42     64s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:38:42     64s] === lastAutoLevel = 8 
[12/26 19:38:42     64s] [adp] 0:1:0:1
[12/26 19:38:42     64s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:38:43     64s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 931.4M
[12/26 19:38:43     64s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 931.4M
[12/26 19:38:43     64s] exp_mt_sequential is set from setPlaceMode option to 1
[12/26 19:38:43     64s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/26 19:38:43     64s] place_exp_mt_interval set to default 32
[12/26 19:38:43     64s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/26 19:38:43     64s] Iteration  3: Total net bbox = 1.075e+04 (4.12e+03 6.63e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.441e+04 (5.86e+03 8.54e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.4M
[12/26 19:38:43     64s] Iteration  4: Total net bbox = 1.036e+04 (4.01e+03 6.35e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.391e+04 (5.76e+03 8.15e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.4M
[12/26 19:38:43     64s] Iteration  5: Total net bbox = 9.624e+03 (3.76e+03 5.87e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.286e+04 (5.46e+03 7.40e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.4M
[12/26 19:38:43     64s] Iteration  6: Total net bbox = 9.004e+03 (3.46e+03 5.55e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.195e+04 (5.10e+03 6.85e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.4M
[12/26 19:38:43     64s] Iteration  7: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.4M
[12/26 19:38:43     64s] Iteration  8: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.4M
[12/26 19:38:43     64s] Iteration  9: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.4M
[12/26 19:38:43     64s] Iteration 10: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.4M
[12/26 19:38:43     64s] Iteration 11: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:38:43     64s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:38:43     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 947.4M
[12/26 19:38:43     64s] *** cost = 1.344e+04 (6.23e+03 7.21e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
[12/26 19:38:43     64s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[12/26 19:38:43     64s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[12/26 19:38:43     64s] *** End of Placement (cpu=0:00:00.2, real=0:00:01.0, mem=947.4M) ***
[12/26 19:38:43     64s] <CMD> setDelayCalMode -engine aae
[12/26 19:38:43     64s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:38:43     64s] <CMD> get_ccopt_clock_trees *
[12/26 19:38:43     64s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:38:43     64s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:38:43     64s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:38:43     64s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:38:43     64s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -fp -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -nrgrAware -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -fp -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:38:43     64s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:38:43     64s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:38:43     64s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:38:43     64s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:38:43     64s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:38:43     64s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:38:43     64s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:38:43     64s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:38:43     64s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:38:43     64s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:38:43     64s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:38:43     64s] *** Finishing placeDesign default flow ***
[12/26 19:38:43     64s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:38:43     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:38:43     64s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 947.4M **
[12/26 19:38:43     64s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:38:43     64s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:38:43     64s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:38:43     64s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:38:43     64s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:38:43     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:38:43     64s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:38:43     64s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:38:43     64s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:38:43     64s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:38:43     64s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:38:43     64s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:38:43     64s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:38:43     64s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:38:43     64s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:38:43     64s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:38:43     64s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:38:43     64s] <CMD> getPlaceMode -fp -quiet
[12/26 19:38:43     64s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/26 19:38:43     64s] 
[12/26 19:38:43     64s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:38:43     64s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:38:43     64s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:38:43     64s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:38:43     64s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:38:43     64s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:38:43     64s] <CMD> report_message -end_cmd
[12/26 19:38:43     64s] 
[12/26 19:38:43     64s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:38:43     64s] Severity  ID               Count  Summary                                  
[12/26 19:38:43     64s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:38:43     64s] WARNING   TA-112              20  A timing loop was found in the design. T...
[12/26 19:38:43     64s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:38:43     64s] *** Message Summary: 22 warning(s), 0 error(s)
[12/26 19:38:43     64s] 
[12/26 19:38:43     64s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:38:43     64s] <CMD> um::pop_snapshot_stack
[12/26 19:38:43     64s] <CMD> um::create_snapshot -name place_design
[12/26 19:38:43     64s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:38:51     65s] <CMD> selectInst utx/donetx_reg
[12/26 19:38:51     65s] Set RLRP Inst: utx/donetx_reg
[12/26 19:38:52     65s] <CMD> gui_select -rect {388.089 581.125 400.433 579.448}
[12/26 19:38:52     65s] Set RLRP Inst: utx/donetx_reg
[12/26 19:38:53     66s] <CMD> deselectAll
[12/26 19:38:53     66s] <CMD> selectInst utx/donetx_reg
[12/26 19:38:53     66s] Set RLRP Inst: utx/donetx_reg
[12/26 19:38:53     66s] <CMD> get_visible_nets
[12/26 19:38:59     66s] <CMD> uiSetTool move
[12/26 19:38:59     66s] Set RLRP Inst: utx/donetx_reg
[12/26 19:39:05     67s] <CMD> setObjFPlanBox Instance utx/donetx_reg 427.903 577.74 439.103 583.34
[12/26 19:39:05     67s] Set RLRP Inst: utx/donetx_reg
[12/26 19:39:07     67s] <CMD> deselectAll
[12/26 19:39:07     67s] <CMD> selectInst utx/g4513__4296
[12/26 19:39:07     67s] Set RLRP Inst: utx/g4513__4296
[12/26 19:39:14     68s] <CMD> setObjFPlanBox Instance utx/g4513__4296 425.061 578.116 427.861 583.716
[12/26 19:39:14     68s] Set RLRP Inst: utx/g4513__4296
[12/26 19:39:15     68s] <CMD> deselectAll
[12/26 19:39:15     68s] <CMD> selectInst utx/tx_reg
[12/26 19:39:15     68s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:19     69s] <CMD> setObjFPlanBox Instance utx/tx_reg 414.392 577.971 425.032 583.571
[12/26 19:39:19     69s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:21     69s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:21     69s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:22     69s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:22     69s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:23     70s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:24     70s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:25     70s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:25     70s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:26     70s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:27     70s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:27     70s] Set RLRP Inst: utx/tx_reg
[12/26 19:39:28     70s] <CMD> deselectAll
[12/26 19:39:28     70s] <CMD> selectInst utx/g4512__8780
[12/26 19:39:28     70s] Set RLRP Inst: utx/g4512__8780
[12/26 19:39:31     71s] <CMD> setObjFPlanBox Instance utx/g4512__8780 407.288 578.094 410.648 583.694
[12/26 19:39:31     71s] Set RLRP Inst: utx/g4512__8780
[12/26 19:39:33     71s] <CMD> fit
[12/26 19:39:33     71s] Set RLRP Inst: utx/g4512__8780
[12/26 19:39:34     71s] Set RLRP Inst: utx/g4512__8780
[12/26 19:39:34     71s] Set RLRP Inst: utx/g4512__8780
[12/26 19:39:35     71s] Set RLRP Inst: utx/g4512__8780
[12/26 19:39:35     71s] Set RLRP Inst: utx/g4512__8780
[12/26 19:39:36     71s] Set RLRP Inst: utx/g4512__8780
[12/26 19:39:39     72s] <CMD> setObjFPlanBox Instance utx/g4512__8780 411.104 578.067 414.464 583.667
[12/26 19:39:39     72s] Set RLRP Inst: utx/g4512__8780
[12/26 19:39:41     72s] <CMD> deselectAll
[12/26 19:39:41     72s] <CMD> selectInst utx/g4630
[12/26 19:39:41     72s] Set RLRP Inst: utx/g4630
[12/26 19:39:45     73s] <CMD> setObjFPlanBox Instance utx/g4630 410.032 578.212 411.152 583.812
[12/26 19:39:45     73s] Set RLRP Inst: utx/g4630
[12/26 19:39:46     73s] <CMD> deselectAll
[12/26 19:39:46     73s] <CMD> selectInst utx/g4631__7114
[12/26 19:39:46     73s] Set RLRP Inst: utx/g4631__7114
[12/26 19:39:52     74s] <CMD> setObjFPlanBox Instance utx/g4631__7114 407.901 578.158 410.141 583.758
[12/26 19:39:52     74s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:00     75s] <CMD> setPlaceMode -fp false
[12/26 19:40:00     75s] <CMD> report_message -start_cmd
[12/26 19:40:00     75s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:40:00     75s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:40:00     75s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:40:00     75s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:40:00     75s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:40:00     75s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:40:00     75s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:40:00     75s] <CMD> um::push_snapshot_stack
[12/26 19:40:00     75s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:40:00     75s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:40:00     75s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:40:00     75s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:00     75s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:40:00     75s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:40:00     75s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:40:00     75s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:40:00     75s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:40:00     75s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:40:00     75s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:40:00     75s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:40:00     75s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:40:00     75s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:40:00     75s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:40:00     75s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:40:00     75s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -powerDriven -quiet
[12/26 19:40:00     75s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:40:00     75s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:40:00     75s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:40:00     75s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:40:00     75s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:40:00     75s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:40:00     75s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:00     75s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:40:00     75s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:00     75s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:40:00     75s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:40:00     75s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:00     75s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:40:00     75s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:40:00     75s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:40:00     75s] <CMD> setPlaceMode -quiet -clusterMode false
[12/26 19:40:00     75s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:40:00     75s] *** Starting placeDesign concurrent flow ***
[12/26 19:40:00     75s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:40:00     75s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:40:00     75s] **INFO: Enable pre-place timing setting for timing analysis
[12/26 19:40:00     75s] Set Using Default Delay Limit as 101.
[12/26 19:40:00     75s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/26 19:40:00     75s] <CMD> set delaycal_use_default_delay_limit 101
[12/26 19:40:00     75s] Set Default Net Delay as 0 ps.
[12/26 19:40:00     75s] <CMD> set delaycal_default_net_delay 0
[12/26 19:40:00     75s] Set Default Net Load as 0 pF. 
[12/26 19:40:00     75s] <CMD> set delaycal_default_net_load 0
[12/26 19:40:00     75s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:40:00     75s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/26 19:40:00     75s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/26 19:40:00     75s] <CMD> getAnalysisMode -checkType -quiet
[12/26 19:40:00     75s] <CMD> buildTimingGraph
[12/26 19:40:00     75s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:40:00     75s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:40:00     75s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/26 19:40:00     75s] **INFO: Analyzing IO path groups for slack adjustment
[12/26 19:40:00     75s] <CMD> get_global timing_enable_path_group_priority
[12/26 19:40:00     75s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/26 19:40:00     75s] <CMD> set_global timing_enable_path_group_priority false
[12/26 19:40:00     75s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/26 19:40:00     75s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:40:00     75s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:00     75s] <CMD> group_path -name in2reg_tmp.31578 -from {0x24 0x27} -to 0x28 -ignore_source_of_trigger_arc
[12/26 19:40:00     75s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:40:00     75s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:00     75s] <CMD> group_path -name in2out_tmp.31578 -from {0x2b 0x2e} -to 0x2f -ignore_source_of_trigger_arc
[12/26 19:40:00     75s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:00     75s] <CMD> group_path -name reg2reg_tmp.31578 -from 0x31 -to 0x32
[12/26 19:40:00     75s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:00     75s] <CMD> group_path -name reg2out_tmp.31578 -from 0x35 -to 0x36
[12/26 19:40:00     75s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:40:00     75s] <CMD> setPathGroupOptions reg2reg_tmp.31578 -effortLevel high
[12/26 19:40:00     75s] Effort level <high> specified for reg2reg_tmp.31578 path_group
[12/26 19:40:00     75s] #################################################################################
[12/26 19:40:00     75s] # Design Stage: PreRoute
[12/26 19:40:00     75s] # Design Name: uart_top
[12/26 19:40:00     75s] # Design Mode: 90nm
[12/26 19:40:00     75s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:40:00     75s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:40:00     75s] # Signoff Settings: SI Off 
[12/26 19:40:00     75s] #################################################################################
[12/26 19:40:00     75s] Calculate delays in BcWc mode...
[12/26 19:40:00     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 963.2M, InitMEM = 963.2M)
[12/26 19:40:00     75s] Start delay calculation (fullDC) (1 T). (MEM=963.203)
[12/26 19:40:00     75s] AAE DB initialization (MEM=1007.95 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/26 19:40:01     75s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:40:01     75s] <CMD> getAnalysisMode -analysisType -quiet
[12/26 19:40:01     75s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:40:01     75s] <CMD> all_setup_analysis_views
[12/26 19:40:01     75s] <CMD> all_hold_analysis_views
[12/26 19:40:01     75s] <CMD> get_analysis_view $view -delay_corner
[12/26 19:40:01     75s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/26 19:40:01     75s] <CMD> get_delay_corner $dcCorner -library_set
[12/26 19:40:01     75s] <CMD> get_library_set $libSetName -si
[12/26 19:40:01     75s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/26 19:40:01     75s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/26 19:40:01     75s] <CMD> get_analysis_view $view -delay_corner
[12/26 19:40:01     75s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/26 19:40:01     75s] <CMD> get_delay_corner $dcCorner -library_set
[12/26 19:40:01     75s] <CMD> get_library_set $libSetName -si
[12/26 19:40:01     75s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/26 19:40:01     75s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/26 19:40:01     75s] Start AAE Lib Loading. (MEM=1007.95)
[12/26 19:40:01     75s] End AAE Lib Loading. (MEM=1208.23 CPU=0:00:00.0 Real=0:00:00.0)
[12/26 19:40:01     75s] End AAE Lib Interpolated Model. (MEM=1208.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:40:01     75s] First Iteration Infinite Tw... 
[12/26 19:40:01     75s] Total number of fetched objects 781
[12/26 19:40:01     75s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:40:01     75s] End delay calculation. (MEM=1264.41 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 19:40:01     75s] End delay calculation (fullDC). (MEM=1167.04 CPU=0:00:00.2 REAL=0:00:01.0)
[12/26 19:40:01     75s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1167.0M) ***
[12/26 19:40:01     75s] <CMD> reset_path_group -name reg2out_tmp.31578
[12/26 19:40:01     75s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:40:01     75s] <CMD> reset_path_group -name in2reg_tmp.31578
[12/26 19:40:01     75s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:40:01     75s] <CMD> reset_path_group -name in2out_tmp.31578
[12/26 19:40:01     75s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:40:01     75s] <CMD> reset_path_group -name reg2reg_tmp.31578
[12/26 19:40:01     75s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:40:01     75s] **INFO: Disable pre-place timing setting for timing analysis
[12/26 19:40:01     75s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/26 19:40:01     75s] Set Using Default Delay Limit as 1000.
[12/26 19:40:01     75s] <CMD> set delaycal_use_default_delay_limit 1000
[12/26 19:40:01     75s] Set Default Net Delay as 1000 ps.
[12/26 19:40:01     75s] <CMD> set delaycal_default_net_delay 1000ps
[12/26 19:40:01     75s] Set Default Net Load as 0.5 pF. 
[12/26 19:40:01     75s] <CMD> set delaycal_default_net_load 0.5pf
[12/26 19:40:01     75s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:40:01     75s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:01     75s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:40:01     75s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/26 19:40:01     75s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/26 19:40:01     75s] <CMD> getPlaceMode -user -useNP
[12/26 19:40:01     75s] <CMD> getPlaceMode -useNP -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -user -WLHigheffort
[12/26 19:40:01     75s] <CMD> getPlaceMode -WLHigheffort -quiet
[12/26 19:40:01     75s] <CMD> setPlaceMode -useNP 1 -WLHigheffort 0
[12/26 19:40:01     75s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:40:01     75s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:40:01     75s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:40:01     75s] *** Starting "NanoPlace(TM) placement v#10 (mem=1152.9M)" ...
[12/26 19:40:01     75s] <CMD> setDelayCalMode -engine feDc
[12/26 19:40:01     75s] No user setting net weight.
[12/26 19:40:01     75s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/26 19:40:01     75s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:40:01     75s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:40:01     75s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:40:01     75s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:40:01     75s] Core basic site is CoreSite
[12/26 19:40:01     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:40:01     75s] Mark StBox On SiteArr starts
[12/26 19:40:01     75s] Mark StBox On SiteArr ends
[12/26 19:40:01     75s] Apply auto density screen in pre-place stage.
[12/26 19:40:01     75s] Auto density screen increases utilization from 0.053 to 0.053
[12/26 19:40:01     75s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1152.9M
[12/26 19:40:01     75s] Average module density = 0.053.
[12/26 19:40:01     75s] Density for the design = 0.053.
[12/26 19:40:01     75s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:40:01     75s] Pin Density = 0.01733.
[12/26 19:40:01     75s]             = total # of pins 1814 / total area 104652.
[12/26 19:40:01     75s] Initial padding reaches pin density 0.464 for top
[12/26 19:40:01     75s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:40:01     75s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:40:01     75s] === lastAutoLevel = 8 
[12/26 19:40:01     75s] [adp] 0:1:0:1
[12/26 19:40:01     75s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:40:01     75s] Iteration  1: Total net bbox = 1.276e+04 (5.75e+03 7.01e+03)
[12/26 19:40:01     75s]               Est.  stn bbox = 1.600e+04 (7.57e+03 8.44e+03)
[12/26 19:40:01     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1152.9M
[12/26 19:40:01     75s] Iteration  8: Total net bbox = 1.333e+04 (5.63e+03 7.70e+03)
[12/26 19:40:01     75s]               Est.  stn bbox = 1.664e+04 (7.50e+03 9.14e+03)
[12/26 19:40:01     75s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1083.1M
[12/26 19:40:01     75s] Iteration  9: Total net bbox = 1.520e+04 (6.50e+03 8.70e+03)
[12/26 19:40:01     75s]               Est.  stn bbox = 1.852e+04 (8.35e+03 1.02e+04)
[12/26 19:40:01     75s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1083.1M
[12/26 19:40:01     75s] Iteration 10: Total net bbox = 1.664e+04 (7.28e+03 9.37e+03)
[12/26 19:40:01     75s]               Est.  stn bbox = 2.003e+04 (9.16e+03 1.09e+04)
[12/26 19:40:01     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1083.1M
[12/26 19:40:01     75s] Iteration 11: Total net bbox = 1.738e+04 (7.93e+03 9.45e+03)
[12/26 19:40:01     75s]               Est.  stn bbox = 2.077e+04 (9.82e+03 1.10e+04)
[12/26 19:40:01     75s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1083.1M
[12/26 19:40:01     75s] Iteration 12: Total net bbox = 1.738e+04 (7.93e+03 9.45e+03)
[12/26 19:40:01     75s]               Est.  stn bbox = 2.077e+04 (9.82e+03 1.10e+04)
[12/26 19:40:01     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1083.1M
[12/26 19:40:01     75s] *** cost = 1.738e+04 (7.93e+03 9.45e+03) (cpu for global=0:00:00.2) real=0:00:00.0***
[12/26 19:40:01     75s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[12/26 19:40:01     75s] Core Placement runtime cpu: 0:00:00.2 real: 0:00:00.0
[12/26 19:40:01     75s] <CMD> scanReorder
[12/26 19:40:01     75s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/26 19:40:01     75s] Type 'man IMPSP-9025' for more detail.
[12/26 19:40:01     75s] #spOpts: mergeVia=F 
[12/26 19:40:01     75s] Core basic site is CoreSite
[12/26 19:40:01     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:40:01     75s] Mark StBox On SiteArr starts
[12/26 19:40:01     75s] Mark StBox On SiteArr ends
[12/26 19:40:01     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1083.1MB).
[12/26 19:40:01     75s] *** Starting refinePlace (0:01:16 mem=1083.1M) ***
[12/26 19:40:01     75s] Total net bbox length = 1.738e+04 (7.932e+03 9.451e+03) (ext = 5.312e+03)
[12/26 19:40:01     75s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:40:01     75s] Starting refinePlace ...
[12/26 19:40:01     75s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:40:01     75s] Density distribution unevenness ratio = 75.360%
[12/26 19:40:01     75s]   Spread Effort: high, standalone mode, useDDP on.
[12/26 19:40:01     75s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1083.1MB) @(0:01:16 - 0:01:16).
[12/26 19:40:01     75s] Move report: preRPlace moves 489 insts, mean move: 1.53 um, max move: 3.60 um
[12/26 19:40:01     75s] 	Max move on inst (utx/inc_add_59_24_g419__1309): (486.09, 715.45) --> (485.20, 718.16)
[12/26 19:40:01     75s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: ah01d1
[12/26 19:40:01     75s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:40:01     75s] Placement tweakage begins.
[12/26 19:40:01     75s] wire length = 2.063e+04
[12/26 19:40:01     75s] wire length = 1.926e+04
[12/26 19:40:01     75s] Placement tweakage ends.
[12/26 19:40:01     75s] Move report: tweak moves 28 insts, mean move: 6.52 um, max move: 11.20 um
[12/26 19:40:01     75s] 	Max move on inst (utx/inc_add_100_29_g414__1857): (395.04, 617.36) --> (400.64, 611.76)
[12/26 19:40:01     75s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:40:01     75s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1083.1MB) @(0:01:16 - 0:01:16).
[12/26 19:40:01     75s] Move report: Detail placement moves 489 insts, mean move: 1.89 um, max move: 13.25 um
[12/26 19:40:01     75s] 	Max move on inst (utx/g4574__8780): (479.67, 704.04) --> (490.24, 701.36)
[12/26 19:40:01     75s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1083.1MB
[12/26 19:40:01     75s] Statistics of distance of Instance movement in refine placement:
[12/26 19:40:01     75s]   maximum (X+Y) =        13.25 um
[12/26 19:40:01     75s]   inst (utx/g4574__8780) with max move: (479.673, 704.038) -> (490.24, 701.36)
[12/26 19:40:01     75s]   mean    (X+Y) =         1.89 um
[12/26 19:40:01     75s] Total instances flipped for WireLenOpt: 20
[12/26 19:40:01     75s] Summary Report:
[12/26 19:40:01     75s] Instances move: 489 (out of 489 movable)
[12/26 19:40:01     75s] Instances flipped: 0
[12/26 19:40:01     75s] Mean displacement: 1.89 um
[12/26 19:40:01     75s] Max displacement: 13.25 um (Instance: utx/g4574__8780) (479.673, 704.038) -> (490.24, 701.36)
[12/26 19:40:01     75s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: an02d0
[12/26 19:40:01     75s] Total instances moved : 489
[12/26 19:40:01     75s] Total net bbox length = 1.620e+04 (6.735e+03 9.464e+03) (ext = 5.294e+03)
[12/26 19:40:01     75s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1083.1MB
[12/26 19:40:01     75s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1083.1MB) @(0:01:16 - 0:01:16).
[12/26 19:40:01     75s] *** Finished refinePlace (0:01:16 mem=1083.1M) ***
[12/26 19:40:01     75s] *** End of Placement (cpu=0:00:00.3, real=0:00:00.0, mem=1083.1M) ***
[12/26 19:40:01     75s] #spOpts: mergeVia=F 
[12/26 19:40:01     75s] Core basic site is CoreSite
[12/26 19:40:01     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:40:01     75s] Mark StBox On SiteArr starts
[12/26 19:40:01     75s] Mark StBox On SiteArr ends
[12/26 19:40:01     75s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:40:01     75s] Density distribution unevenness ratio = 75.360%
[12/26 19:40:01     75s] <CMD> setDelayCalMode -engine aae
[12/26 19:40:01     75s] <CMD> setPlaceMode -reset -useNP
[12/26 19:40:01     75s] <CMD> setPlaceMode -reset -WLHigheffort
[12/26 19:40:01     75s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:40:01     75s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:01     75s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:40:01     75s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:40:01     75s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:40:01     75s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:40:01     75s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:40:01     75s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:40:01     75s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:40:01     75s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:40:01     75s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:40:01     75s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:40:01     75s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:40:01     75s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/26 19:40:01     75s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/26 19:40:01     75s] <CMD> um::enable_metric
[12/26 19:40:01     75s] <CMD> congRepair
[12/26 19:40:01     75s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:40:01     75s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:40:01     75s] Starting congestion repair ...
[12/26 19:40:01     75s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/26 19:40:01     75s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:40:01     75s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:40:01     75s] Starting Early Global Route congestion estimation: mem = 1083.1M
[12/26 19:40:01     75s] (I)       Reading DB...
[12/26 19:40:01     75s] (I)       before initializing RouteDB syMemory usage = 1083.1 MB
[12/26 19:40:01     75s] (I)       congestionReportName   : 
[12/26 19:40:01     75s] (I)       layerRangeFor2DCongestion : 
[12/26 19:40:01     75s] (I)       buildTerm2TermWires    : 1
[12/26 19:40:01     75s] (I)       doTrackAssignment      : 1
[12/26 19:40:01     75s] (I)       dumpBookshelfFiles     : 0
[12/26 19:40:01     75s] (I)       numThreads             : 1
[12/26 19:40:01     75s] (I)       bufferingAwareRouting  : false
[12/26 19:40:01     75s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:40:01     75s] (I)       honorPin               : false
[12/26 19:40:01     75s] (I)       honorPinGuide          : true
[12/26 19:40:01     75s] (I)       honorPartition         : false
[12/26 19:40:01     75s] (I)       allowPartitionCrossover: false
[12/26 19:40:01     75s] (I)       honorSingleEntry       : true
[12/26 19:40:01     75s] (I)       honorSingleEntryStrong : true
[12/26 19:40:01     75s] (I)       handleViaSpacingRule   : false
[12/26 19:40:01     75s] (I)       handleEolSpacingRule   : false
[12/26 19:40:01     75s] (I)       PDConstraint           : none
[12/26 19:40:01     75s] (I)       expBetterNDRHandling   : false
[12/26 19:40:01     75s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:40:01     75s] (I)       routingEffortLevel     : 3
[12/26 19:40:01     75s] (I)       effortLevel            : standard
[12/26 19:40:01     75s] [NR-eGR] minRouteLayer          : 2
[12/26 19:40:01     75s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:40:01     75s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:40:01     75s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:40:01     75s] (I)       numRowsPerGCell        : 1
[12/26 19:40:01     75s] (I)       speedUpLargeDesign     : 0
[12/26 19:40:01     75s] (I)       multiThreadingTA       : 1
[12/26 19:40:01     75s] (I)       blkAwareLayerSwitching : 1
[12/26 19:40:01     75s] (I)       optimizationMode       : false
[12/26 19:40:01     75s] (I)       routeSecondPG          : false
[12/26 19:40:01     75s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:40:01     75s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:40:01     75s] (I)       punchThroughDistance   : 500.00
[12/26 19:40:01     75s] (I)       scenicBound            : 1.15
[12/26 19:40:01     75s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:40:01     75s] (I)       source-to-sink ratio   : 0.00
[12/26 19:40:01     75s] (I)       targetCongestionRatioH : 1.00
[12/26 19:40:01     75s] (I)       targetCongestionRatioV : 1.00
[12/26 19:40:01     75s] (I)       layerCongestionRatio   : 0.70
[12/26 19:40:01     75s] (I)       m1CongestionRatio      : 0.10
[12/26 19:40:01     75s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:40:01     75s] (I)       localRouteEffort       : 1.00
[12/26 19:40:01     75s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:40:01     75s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:40:01     75s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:40:01     75s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:40:01     75s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:40:01     75s] (I)       routeVias              : 
[12/26 19:40:01     75s] (I)       readTROption           : true
[12/26 19:40:01     75s] (I)       extraSpacingFactor     : 1.00
[12/26 19:40:01     75s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:40:01     75s] (I)       routeSelectedNetsOnly  : false
[12/26 19:40:01     75s] (I)       clkNetUseMaxDemand     : false
[12/26 19:40:01     75s] (I)       extraDemandForClocks   : 0
[12/26 19:40:01     75s] (I)       steinerRemoveLayers    : false
[12/26 19:40:01     75s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:40:01     75s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:40:01     75s] (I)       similarTopologyRoutingFast : false
[12/26 19:40:01     75s] (I)       spanningTreeRefinement : false
[12/26 19:40:01     75s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:40:01     75s] (I)       starting read tracks
[12/26 19:40:01     75s] (I)       build grid graph
[12/26 19:40:01     75s] (I)       build grid graph start
[12/26 19:40:01     75s] [NR-eGR] Layer1 has no routable track
[12/26 19:40:01     75s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:40:01     75s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:40:01     75s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:40:01     75s] (I)       build grid graph end
[12/26 19:40:01     75s] (I)       numViaLayers=4
[12/26 19:40:01     75s] (I)       Reading via V2 for layer: 0 
[12/26 19:40:01     75s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:40:01     75s] (I)       Reading via VL for layer: 2 
[12/26 19:40:01     75s] (I)       end build via table
[12/26 19:40:01     75s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:40:01     75s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:40:01     75s] (I)       readDataFromPlaceDB
[12/26 19:40:01     75s] (I)       Read net information..
[12/26 19:40:01     75s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:40:01     75s] (I)       Read testcase time = 0.000 seconds
[12/26 19:40:01     75s] 
[12/26 19:40:01     75s] (I)       read default dcut vias
[12/26 19:40:01     75s] (I)       Reading via V2 for layer: 0 
[12/26 19:40:01     75s] (I)       Reading via V3 for layer: 1 
[12/26 19:40:01     75s] (I)       Reading via VL for layer: 2 
[12/26 19:40:01     75s] (I)       build grid graph start
[12/26 19:40:01     75s] (I)       build grid graph end
[12/26 19:40:01     75s] (I)       Model blockage into capacity
[12/26 19:40:01     75s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:40:01     75s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:40:01     75s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:40:01     75s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:40:01     75s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:40:01     75s] (I)       Modeling time = 0.000 seconds
[12/26 19:40:01     75s] 
[12/26 19:40:01     75s] (I)       Number of ignored nets = 0
[12/26 19:40:01     75s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:40:01     75s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:40:01     75s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:40:01     75s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:40:01     75s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:40:01     75s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:40:01     75s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:40:01     75s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:40:01     75s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:40:01     75s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:40:01     75s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1083.1 MB
[12/26 19:40:01     75s] (I)       Ndr track 0 does not exist
[12/26 19:40:01     75s] (I)       Layer1  viaCost=300.00
[12/26 19:40:01     75s] (I)       Layer2  viaCost=100.00
[12/26 19:40:01     75s] (I)       Layer3  viaCost=200.00
[12/26 19:40:01     75s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:40:01     75s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:40:01     75s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:40:01     75s] (I)       Site Width          :   560  (dbu)
[12/26 19:40:01     75s] (I)       Row Height          :  5600  (dbu)
[12/26 19:40:01     75s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:40:01     75s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:40:01     75s] (I)       grid                :   199   199     4
[12/26 19:40:01     75s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:40:01     75s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:40:01     75s] (I)       Default wire width  :   230   280   280   440
[12/26 19:40:01     75s] (I)       Default wire space  :   230   280   280   460
[12/26 19:40:01     75s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:40:01     75s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:40:01     75s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:40:01     75s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:40:01     75s] (I)       Num of masks        :     1     1     1     1
[12/26 19:40:01     75s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:40:01     75s] (I)       --------------------------------------------------------
[12/26 19:40:01     75s] 
[12/26 19:40:01     75s] [NR-eGR] ============ Routing rule table ============
[12/26 19:40:01     75s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:40:01     75s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:40:01     75s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:40:01     75s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:40:01     75s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:40:01     75s] [NR-eGR] ========================================
[12/26 19:40:01     75s] [NR-eGR] 
[12/26 19:40:01     75s] (I)       After initializing earlyGlobalRoute syMemory usage = 1083.1 MB
[12/26 19:40:01     75s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:40:01     75s] (I)       ============= Initialization =============
[12/26 19:40:01     75s] (I)       totalPins=1843  totalGlobalPin=1757 (95.33%)
[12/26 19:40:01     75s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:40:01     75s] [NR-eGR] Layer group 1: route 621 net(s) in layer range [2, 4]
[12/26 19:40:01     75s] (I)       ============  Phase 1a Route ============
[12/26 19:40:01     75s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:40:01     75s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:40:01     75s] (I)       Usage: 3319 = (1397 H, 1922 V) = (1.22% H, 1.14% V) = (7.823e+03um H, 1.076e+04um V)
[12/26 19:40:01     75s] (I)       
[12/26 19:40:01     75s] (I)       ============  Phase 1b Route ============
[12/26 19:40:01     75s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:40:01     75s] (I)       Usage: 3319 = (1397 H, 1922 V) = (1.22% H, 1.14% V) = (7.823e+03um H, 1.076e+04um V)
[12/26 19:40:01     75s] (I)       
[12/26 19:40:01     75s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.858640e+04um
[12/26 19:40:01     75s] (I)       ============  Phase 1c Route ============
[12/26 19:40:01     75s] (I)       Level2 Grid: 40 x 40
[12/26 19:40:01     75s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:40:01     75s] (I)       Usage: 3319 = (1397 H, 1922 V) = (1.22% H, 1.14% V) = (7.823e+03um H, 1.076e+04um V)
[12/26 19:40:01     75s] (I)       
[12/26 19:40:01     75s] (I)       ============  Phase 1d Route ============
[12/26 19:40:01     75s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:40:01     75s] (I)       Usage: 3319 = (1397 H, 1922 V) = (1.22% H, 1.14% V) = (7.823e+03um H, 1.076e+04um V)
[12/26 19:40:01     75s] (I)       
[12/26 19:40:01     75s] (I)       ============  Phase 1e Route ============
[12/26 19:40:01     75s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:40:01     75s] (I)       Usage: 3319 = (1397 H, 1922 V) = (1.22% H, 1.14% V) = (7.823e+03um H, 1.076e+04um V)
[12/26 19:40:01     75s] (I)       
[12/26 19:40:01     75s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.858640e+04um
[12/26 19:40:01     75s] [NR-eGR] 
[12/26 19:40:01     75s] (I)       ============  Phase 1l Route ============
[12/26 19:40:01     75s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:40:01     75s] (I)       
[12/26 19:40:01     75s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:40:01     75s] [NR-eGR]                OverCon            
[12/26 19:40:01     75s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:40:01     75s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:40:01     75s] [NR-eGR] ------------------------------------
[12/26 19:40:01     75s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:40:01     75s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:40:01     75s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:40:01     75s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:40:01     75s] [NR-eGR] ------------------------------------
[12/26 19:40:01     75s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:40:01     75s] [NR-eGR] 
[12/26 19:40:01     75s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/26 19:40:01     75s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:40:01     75s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:40:01     75s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:40:01     75s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1083.1M
[12/26 19:40:01     75s] [hotspot] +------------+---------------+---------------+
[12/26 19:40:01     75s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:40:01     75s] [hotspot] +------------+---------------+---------------+
[12/26 19:40:01     75s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:40:01     75s] [hotspot] +------------+---------------+---------------+
[12/26 19:40:01     75s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:40:01     75s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:40:01     75s] Skipped repairing congestion.
[12/26 19:40:01     75s] Starting Early Global Route wiring: mem = 1083.1M
[12/26 19:40:01     75s] (I)       ============= track Assignment ============
[12/26 19:40:01     75s] (I)       extract Global 3D Wires
[12/26 19:40:01     75s] (I)       Extract Global WL : time=0.00
[12/26 19:40:01     75s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:40:01     75s] (I)       Initialization real time=0.00 seconds
[12/26 19:40:01     75s] (I)       Run Multi-thread track assignment
[12/26 19:40:01     75s] (I)       merging nets...
[12/26 19:40:01     75s] (I)       merging nets done
[12/26 19:40:01     75s] (I)       Kernel real time=0.00 seconds
[12/26 19:40:01     75s] (I)       End Greedy Track Assignment
[12/26 19:40:01     75s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:40:01     75s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1774
[12/26 19:40:01     75s] [NR-eGR] Layer2(M2)(V) length: 1.108123e+04um, number of vias: 2434
[12/26 19:40:01     75s] [NR-eGR] Layer3(M3)(H) length: 8.022420e+03um, number of vias: 18
[12/26 19:40:01     75s] [NR-eGR] Layer4(TOP_M)(V) length: 2.184000e+01um, number of vias: 0
[12/26 19:40:01     75s] [NR-eGR] Total length: 1.912549e+04um, number of vias: 4226
[12/26 19:40:01     75s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:40:01     75s] [NR-eGR] Total clock nets wire length: 1.025870e+03um 
[12/26 19:40:01     75s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:40:01     75s] Early Global Route wiring runtime: 0.01 seconds, mem = 1083.1M
[12/26 19:40:01     75s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/26 19:40:01     75s] <CMD> um::enable_metric
[12/26 19:40:01     75s] <CMD> um::enable_metric
[12/26 19:40:01     75s] <CMD> um::enable_metric
[12/26 19:40:01     75s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/26 19:40:01     75s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:40:01     75s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:40:01     75s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:40:01     75s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:01     75s] *** Finishing placeDesign concurrent flow ***
[12/26 19:40:01     75s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1083.1M **
[12/26 19:40:01     75s] <CMD> setPlaceMode -quiet -clusterMode auto
[12/26 19:40:01     75s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:40:01     75s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:40:01     75s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:40:01     75s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:40:01     75s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:40:01     75s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:01     75s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:40:01     75s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:40:01     75s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:40:01     75s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:40:01     75s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:01     75s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:40:01     75s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:40:01     75s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:01     75s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:40:01     75s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:01     75s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -doRPlace -quiet
[12/26 19:40:01     75s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/26 19:40:01     75s] <CMD> remove_rf_constraint
[12/26 19:40:01     75s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:40:01     75s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:40:01     75s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:40:01     75s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:40:01     75s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:40:01     75s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:40:01     75s] <CMD> report_message -end_cmd
[12/26 19:40:01     75s] 
[12/26 19:40:01     75s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:40:01     75s] Severity  ID               Count  Summary                                  
[12/26 19:40:01     75s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/26 19:40:01     75s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:40:01     75s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/26 19:40:01     75s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:40:01     75s] *** Message Summary: 4 warning(s), 0 error(s)
[12/26 19:40:01     75s] 
[12/26 19:40:01     75s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:40:01     75s] <CMD> um::pop_snapshot_stack
[12/26 19:40:01     75s] <CMD> um::create_snapshot -name place_design
[12/26 19:40:01     75s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:05     76s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:06     76s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:10     76s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:10     77s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:11     77s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:11     77s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:12     77s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:12     77s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:12     77s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:14     77s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:16     77s] <CMD> undo
[12/26 19:40:16     77s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:18     77s] <CMD> undo
[12/26 19:40:18     77s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:19     78s] <CMD> undo
[12/26 19:40:19     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:19     78s] <CMD> undo
[12/26 19:40:19     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:19     78s] <CMD> undo
[12/26 19:40:19     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:19     78s] <CMD> undo
[12/26 19:40:19     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:19     78s] <CMD> undo
[12/26 19:40:19     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:21     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:22     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:22     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:23     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:24     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:24     78s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:26     79s] <CMD> redo
[12/26 19:40:26     79s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:28     79s] <CMD> undo
[12/26 19:40:28     79s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:29     79s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:30     79s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:30     79s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:32     79s] <CMD> setPlaceMode -fp true
[12/26 19:40:32     79s] <CMD> report_message -start_cmd
[12/26 19:40:32     79s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:40:32     79s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:40:32     79s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:40:32     79s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:40:32     79s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:40:32     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:40:32     79s] <CMD> um::push_snapshot_stack
[12/26 19:40:32     79s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:40:32     79s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:40:32     79s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:40:32     79s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:32     79s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:40:32     79s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:40:32     79s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:40:32     79s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:40:32     79s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:40:32     79s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:40:32     79s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:40:32     79s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:40:32     79s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:40:32     79s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:40:32     79s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:40:32     79s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:40:32     79s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:32     79s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:40:32     79s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:40:32     79s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:40:32     79s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:40:32     79s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:40:32     79s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:40:32     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:32     79s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:40:32     79s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:32     79s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:40:32     79s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:40:32     79s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:40:32     79s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:40:32     79s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:40:32     79s] *** Starting placeDesign default flow ***
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:40:32     79s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:40:32     79s] <CMD> deleteBufferTree -decloneInv
[12/26 19:40:32     79s] *** Start deleteBufferTree ***
[12/26 19:40:32     79s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:40:32     79s] Info: Detect buffers to remove automatically.
[12/26 19:40:32     79s] Analyzing netlist ...
[12/26 19:40:32     79s] Updating netlist
[12/26 19:40:32     79s] 
[12/26 19:40:32     79s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:40:32     79s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:40:32     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:32     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:32     79s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:40:32     79s] Enhanced MH flow has been turned off for floorplan mode.
[12/26 19:40:32     79s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:40:32     79s] *** Starting "NanoPlace(TM) placement v#10 (mem=1094.9M)" ...
[12/26 19:40:32     79s] <CMD> setDelayCalMode -engine feDc
[12/26 19:40:32     80s] No user setting net weight.
[12/26 19:40:32     80s] Options: clkGateAware pinGuide congEffort=low gpeffort=fp 
[12/26 19:40:32     80s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:40:32     80s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:40:32     80s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:40:32     80s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:40:32     80s] Core basic site is CoreSite
[12/26 19:40:32     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:40:32     80s] Mark StBox On SiteArr starts
[12/26 19:40:32     80s] Mark StBox On SiteArr ends
[12/26 19:40:32     80s] Average module density = 0.053.
[12/26 19:40:32     80s] Density for the design = 0.053.
[12/26 19:40:32     80s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:40:32     80s] Pin Density = 0.01733.
[12/26 19:40:32     80s]             = total # of pins 1814 / total area 104652.
[12/26 19:40:32     80s] Initial padding reaches pin density 0.464 for top
[12/26 19:40:32     80s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:40:32     80s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:40:32     80s] === lastAutoLevel = 8 
[12/26 19:40:32     80s] [adp] 0:1:0:1
[12/26 19:40:32     80s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:40:32     80s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] Iteration  3: Total net bbox = 1.075e+04 (4.12e+03 6.63e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.441e+04 (5.86e+03 8.54e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] Iteration  4: Total net bbox = 1.036e+04 (4.01e+03 6.35e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.391e+04 (5.76e+03 8.15e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] Iteration  5: Total net bbox = 9.624e+03 (3.76e+03 5.87e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.286e+04 (5.46e+03 7.40e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] Iteration  6: Total net bbox = 9.004e+03 (3.46e+03 5.55e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.195e+04 (5.10e+03 6.85e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] Iteration  7: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] Iteration  8: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] Iteration  9: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] Iteration 10: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] Iteration 11: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:40:32     80s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:40:32     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.8M
[12/26 19:40:32     80s] *** cost = 1.344e+04 (6.23e+03 7.21e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
[12/26 19:40:32     80s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[12/26 19:40:32     80s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
[12/26 19:40:32     80s] *** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1082.8M) ***
[12/26 19:40:32     80s] <CMD> setDelayCalMode -engine aae
[12/26 19:40:32     80s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:40:32     80s] <CMD> get_ccopt_clock_trees *
[12/26 19:40:32     80s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:40:32     80s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:32     80s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:40:32     80s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:40:32     80s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -nrgrAware -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:40:32     80s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:40:32     80s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:40:32     80s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:40:32     80s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:40:32     80s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:40:32     80s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:40:32     80s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:40:32     80s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:40:32     80s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:40:32     80s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:32     80s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:40:32     80s] *** Finishing placeDesign default flow ***
[12/26 19:40:32     80s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:40:32     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:32     80s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1082.8M **
[12/26 19:40:32     80s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:40:32     80s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:40:32     80s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:40:32     80s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:40:32     80s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:40:32     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:32     80s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:40:32     80s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:40:32     80s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:40:32     80s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:40:32     80s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:32     80s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:40:32     80s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:40:32     80s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:32     80s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:40:32     80s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:40:32     80s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:32     80s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:32     80s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/26 19:40:32     80s] 
[12/26 19:40:32     80s] <CMD> remove_rf_constraint
[12/26 19:40:32     80s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:40:32     80s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:40:32     80s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:40:32     80s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:40:32     80s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:40:32     80s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:40:32     80s] <CMD> report_message -end_cmd
[12/26 19:40:32     80s] 
[12/26 19:40:32     80s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:40:32     80s] Severity  ID               Count  Summary                                  
[12/26 19:40:32     80s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:40:32     80s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:40:32     80s] *** Message Summary: 2 warning(s), 0 error(s)
[12/26 19:40:32     80s] 
[12/26 19:40:32     80s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:40:32     80s] <CMD> um::pop_snapshot_stack
[12/26 19:40:32     80s] <CMD> um::create_snapshot -name place_design
[12/26 19:40:32     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:32     80s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:37     80s] <CMD> setPlaceMode -fp false
[12/26 19:40:37     80s] <CMD> report_message -start_cmd
[12/26 19:40:37     80s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:40:37     80s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:40:37     80s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:40:37     80s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:40:37     80s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:40:37     80s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:40:37     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:40:37     80s] <CMD> um::push_snapshot_stack
[12/26 19:40:37     80s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:40:37     80s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:40:37     80s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:40:37     80s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:37     80s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:40:37     80s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:40:37     80s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:40:37     80s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:40:37     80s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:40:37     80s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:40:37     80s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:40:37     80s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:40:37     80s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:40:37     80s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:40:37     80s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:40:37     80s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:40:37     80s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -powerDriven -quiet
[12/26 19:40:37     80s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:40:37     80s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:40:37     80s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:40:37     80s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:40:37     80s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:40:37     80s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:40:37     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:37     80s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:40:37     80s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:37     80s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:40:37     80s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:40:37     80s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:40:37     80s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:40:37     80s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:40:37     80s] <CMD> setPlaceMode -quiet -clusterMode false
[12/26 19:40:37     80s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:40:37     80s] *** Starting placeDesign concurrent flow ***
[12/26 19:40:37     80s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:40:37     80s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:40:37     80s] **INFO: Enable pre-place timing setting for timing analysis
[12/26 19:40:37     80s] Set Using Default Delay Limit as 101.
[12/26 19:40:37     80s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/26 19:40:37     80s] <CMD> set delaycal_use_default_delay_limit 101
[12/26 19:40:37     80s] Set Default Net Delay as 0 ps.
[12/26 19:40:37     80s] <CMD> set delaycal_default_net_delay 0
[12/26 19:40:37     80s] Set Default Net Load as 0 pF. 
[12/26 19:40:37     80s] <CMD> set delaycal_default_net_load 0
[12/26 19:40:37     80s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:40:37     80s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/26 19:40:37     80s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/26 19:40:37     80s] <CMD> getAnalysisMode -checkType -quiet
[12/26 19:40:37     80s] <CMD> buildTimingGraph
[12/26 19:40:37     80s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:40:37     80s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:40:37     80s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/26 19:40:37     80s] **INFO: Analyzing IO path groups for slack adjustment
[12/26 19:40:37     80s] <CMD> get_global timing_enable_path_group_priority
[12/26 19:40:37     80s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/26 19:40:37     80s] <CMD> set_global timing_enable_path_group_priority false
[12/26 19:40:37     80s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/26 19:40:37     80s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:40:37     80s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:37     80s] <CMD> group_path -name in2reg_tmp.31578 -from {0x3a 0x3d} -to 0x3e -ignore_source_of_trigger_arc
[12/26 19:40:37     80s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:40:37     80s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:37     80s] <CMD> group_path -name in2out_tmp.31578 -from {0x41 0x44} -to 0x45 -ignore_source_of_trigger_arc
[12/26 19:40:37     80s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:37     80s] <CMD> group_path -name reg2reg_tmp.31578 -from 0x47 -to 0x48
[12/26 19:40:37     80s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:37     80s] <CMD> group_path -name reg2out_tmp.31578 -from 0x4b -to 0x4c
[12/26 19:40:37     80s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:40:37     80s] <CMD> setPathGroupOptions reg2reg_tmp.31578 -effortLevel high
[12/26 19:40:37     80s] Effort level <high> specified for reg2reg_tmp.31578 path_group
[12/26 19:40:37     80s] #################################################################################
[12/26 19:40:37     80s] # Design Stage: PreRoute
[12/26 19:40:37     80s] # Design Name: uart_top
[12/26 19:40:37     80s] # Design Mode: 90nm
[12/26 19:40:37     80s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:40:37     80s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:40:37     80s] # Signoff Settings: SI Off 
[12/26 19:40:37     80s] #################################################################################
[12/26 19:40:37     80s] Calculate delays in BcWc mode...
[12/26 19:40:37     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 1094.6M, InitMEM = 1094.6M)
[12/26 19:40:37     80s] Start delay calculation (fullDC) (1 T). (MEM=1094.62)
[12/26 19:40:37     80s] Updating RC grid for preRoute extraction ...
[12/26 19:40:37     80s] Initializing multi-corner resistance tables ...
[12/26 19:40:37     80s] End AAE Lib Interpolated Model. (MEM=1110.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:40:37     80s] Total number of fetched objects 781
[12/26 19:40:37     80s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:40:37     80s] End delay calculation. (MEM=1175.52 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 19:40:37     80s] End delay calculation (fullDC). (MEM=1175.52 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:40:37     80s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1175.5M) ***
[12/26 19:40:37     80s] <CMD> reset_path_group -name reg2out_tmp.31578
[12/26 19:40:37     80s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:40:37     80s] <CMD> reset_path_group -name in2reg_tmp.31578
[12/26 19:40:37     80s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:40:37     80s] <CMD> reset_path_group -name in2out_tmp.31578
[12/26 19:40:37     80s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:40:37     80s] <CMD> reset_path_group -name reg2reg_tmp.31578
[12/26 19:40:37     80s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:40:37     80s] **INFO: Disable pre-place timing setting for timing analysis
[12/26 19:40:37     80s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/26 19:40:37     80s] Set Using Default Delay Limit as 1000.
[12/26 19:40:37     80s] <CMD> set delaycal_use_default_delay_limit 1000
[12/26 19:40:37     80s] Set Default Net Delay as 1000 ps.
[12/26 19:40:37     80s] <CMD> set delaycal_default_net_delay 1000ps
[12/26 19:40:37     80s] Set Default Net Load as 0.5 pF. 
[12/26 19:40:37     80s] <CMD> set delaycal_default_net_load 0.5pf
[12/26 19:40:37     80s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:40:37     80s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:37     80s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:40:37     80s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/26 19:40:37     80s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/26 19:40:37     80s] <CMD> getPlaceMode -user -useNP
[12/26 19:40:37     80s] <CMD> getPlaceMode -useNP -quiet
[12/26 19:40:37     80s] <CMD> getPlaceMode -user -WLHigheffort
[12/26 19:40:37     80s] <CMD> getPlaceMode -WLHigheffort -quiet
[12/26 19:40:37     80s] <CMD> setPlaceMode -useNP 1 -WLHigheffort 0
[12/26 19:40:37     80s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:40:37     80s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:40:37     80s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:40:37     80s] *** Starting "NanoPlace(TM) placement v#10 (mem=1161.4M)" ...
[12/26 19:40:37     80s] <CMD> setDelayCalMode -engine feDc
[12/26 19:40:37     80s] No user setting net weight.
[12/26 19:40:37     80s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/26 19:40:37     80s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:40:37     80s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:40:37     80s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:40:37     80s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:40:37     80s] Core basic site is CoreSite
[12/26 19:40:37     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:40:37     80s] Mark StBox On SiteArr starts
[12/26 19:40:37     80s] Mark StBox On SiteArr ends
[12/26 19:40:37     80s] Apply auto density screen in pre-place stage.
[12/26 19:40:37     80s] Auto density screen increases utilization from 0.053 to 0.053
[12/26 19:40:37     80s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1161.4M
[12/26 19:40:37     80s] Average module density = 0.053.
[12/26 19:40:37     80s] Density for the design = 0.053.
[12/26 19:40:37     80s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:40:37     80s] Pin Density = 0.01733.
[12/26 19:40:37     80s]             = total # of pins 1814 / total area 104652.
[12/26 19:40:37     80s] Initial padding reaches pin density 0.464 for top
[12/26 19:40:37     80s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:40:37     80s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:40:37     80s] === lastAutoLevel = 8 
[12/26 19:40:37     80s] [adp] 0:1:0:1
[12/26 19:40:37     80s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:40:37     80s] Iteration  1: Total net bbox = 1.260e+04 (5.61e+03 6.98e+03)
[12/26 19:40:37     80s]               Est.  stn bbox = 1.582e+04 (7.42e+03 8.40e+03)
[12/26 19:40:37     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1161.4M
[12/26 19:40:38     80s] Iteration  8: Total net bbox = 1.335e+04 (5.65e+03 7.69e+03)
[12/26 19:40:38     80s]               Est.  stn bbox = 1.665e+04 (7.51e+03 9.14e+03)
[12/26 19:40:38     80s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1084.3M
[12/26 19:40:38     81s] Iteration  9: Total net bbox = 1.523e+04 (6.53e+03 8.70e+03)
[12/26 19:40:38     81s]               Est.  stn bbox = 1.856e+04 (8.40e+03 1.02e+04)
[12/26 19:40:38     81s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1084.3M
[12/26 19:40:38     81s] Iteration 10: Total net bbox = 1.664e+04 (7.26e+03 9.39e+03)
[12/26 19:40:38     81s]               Est.  stn bbox = 2.004e+04 (9.16e+03 1.09e+04)
[12/26 19:40:38     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1084.3M
[12/26 19:40:38     81s] Iteration 11: Total net bbox = 1.738e+04 (7.94e+03 9.44e+03)
[12/26 19:40:38     81s]               Est.  stn bbox = 2.078e+04 (9.85e+03 1.09e+04)
[12/26 19:40:38     81s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1084.3M
[12/26 19:40:38     81s] Iteration 12: Total net bbox = 1.738e+04 (7.94e+03 9.44e+03)
[12/26 19:40:38     81s]               Est.  stn bbox = 2.078e+04 (9.85e+03 1.09e+04)
[12/26 19:40:38     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1084.3M
[12/26 19:40:38     81s] *** cost = 1.738e+04 (7.94e+03 9.44e+03) (cpu for global=0:00:00.2) real=0:00:01.0***
[12/26 19:40:38     81s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[12/26 19:40:38     81s] Core Placement runtime cpu: 0:00:00.2 real: 0:00:01.0
[12/26 19:40:38     81s] <CMD> scanReorder
[12/26 19:40:38     81s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/26 19:40:38     81s] Type 'man IMPSP-9025' for more detail.
[12/26 19:40:38     81s] #spOpts: mergeVia=F 
[12/26 19:40:38     81s] Core basic site is CoreSite
[12/26 19:40:38     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:40:38     81s] Mark StBox On SiteArr starts
[12/26 19:40:38     81s] Mark StBox On SiteArr ends
[12/26 19:40:38     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1084.3MB).
[12/26 19:40:38     81s] *** Starting refinePlace (0:01:21 mem=1084.3M) ***
[12/26 19:40:38     81s] Total net bbox length = 1.739e+04 (7.945e+03 9.441e+03) (ext = 5.345e+03)
[12/26 19:40:38     81s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:40:38     81s] Starting refinePlace ...
[12/26 19:40:38     81s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:40:38     81s] Density distribution unevenness ratio = 76.043%
[12/26 19:40:38     81s]   Spread Effort: high, standalone mode, useDDP on.
[12/26 19:40:38     81s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1084.3MB) @(0:01:21 - 0:01:21).
[12/26 19:40:38     81s] Move report: preRPlace moves 489 insts, mean move: 1.53 um, max move: 3.82 um
[12/26 19:40:38     81s] 	Max move on inst (rtx/counts_reg[29]): (779.14, 564.20) --> (778.08, 566.96)
[12/26 19:40:38     81s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:40:38     81s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:40:38     81s] Placement tweakage begins.
[12/26 19:40:38     81s] wire length = 2.070e+04
[12/26 19:40:38     81s] wire length = 1.922e+04
[12/26 19:40:38     81s] Placement tweakage ends.
[12/26 19:40:38     81s] Move report: tweak moves 41 insts, mean move: 7.92 um, max move: 16.80 um
[12/26 19:40:38     81s] 	Max move on inst (rtx/counts_reg[13]): (824.00, 538.96) --> (824.00, 522.16)
[12/26 19:40:38     81s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:40:38     81s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1084.3MB) @(0:01:21 - 0:01:21).
[12/26 19:40:38     81s] Move report: Detail placement moves 489 insts, mean move: 2.17 um, max move: 18.04 um
[12/26 19:40:38     81s] 	Max move on inst (utx/count_reg[8]): (557.13, 698.43) --> (547.36, 690.16)
[12/26 19:40:38     81s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1084.3MB
[12/26 19:40:38     81s] Statistics of distance of Instance movement in refine placement:
[12/26 19:40:38     81s]   maximum (X+Y) =        18.04 um
[12/26 19:40:38     81s]   inst (utx/count_reg[8]) with max move: (557.132, 698.426) -> (547.36, 690.16)
[12/26 19:40:38     81s]   mean    (X+Y) =         2.17 um
[12/26 19:40:38     81s] Total instances flipped for WireLenOpt: 18
[12/26 19:40:38     81s] Summary Report:
[12/26 19:40:38     81s] Instances move: 489 (out of 489 movable)
[12/26 19:40:38     81s] Instances flipped: 0
[12/26 19:40:38     81s] Mean displacement: 2.17 um
[12/26 19:40:38     81s] Max displacement: 18.04 um (Instance: utx/count_reg[8]) (557.132, 698.426) -> (547.36, 690.16)
[12/26 19:40:38     81s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:40:38     81s] Total instances moved : 489
[12/26 19:40:38     81s] Total net bbox length = 1.620e+04 (6.691e+03 9.506e+03) (ext = 5.339e+03)
[12/26 19:40:38     81s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1084.3MB
[12/26 19:40:38     81s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1084.3MB) @(0:01:21 - 0:01:21).
[12/26 19:40:38     81s] *** Finished refinePlace (0:01:21 mem=1084.3M) ***
[12/26 19:40:38     81s] *** End of Placement (cpu=0:00:00.3, real=0:00:01.0, mem=1084.3M) ***
[12/26 19:40:38     81s] #spOpts: mergeVia=F 
[12/26 19:40:38     81s] Core basic site is CoreSite
[12/26 19:40:38     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:40:38     81s] Mark StBox On SiteArr starts
[12/26 19:40:38     81s] Mark StBox On SiteArr ends
[12/26 19:40:38     81s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:40:38     81s] Density distribution unevenness ratio = 76.043%
[12/26 19:40:38     81s] <CMD> setDelayCalMode -engine aae
[12/26 19:40:38     81s] <CMD> setPlaceMode -reset -useNP
[12/26 19:40:38     81s] <CMD> setPlaceMode -reset -WLHigheffort
[12/26 19:40:38     81s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:40:38     81s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:38     81s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:40:38     81s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:40:38     81s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:40:38     81s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:40:38     81s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:40:38     81s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:40:38     81s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:40:38     81s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:40:38     81s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:40:38     81s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:40:38     81s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:40:38     81s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/26 19:40:38     81s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/26 19:40:38     81s] <CMD> um::enable_metric
[12/26 19:40:38     81s] <CMD> congRepair
[12/26 19:40:38     81s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:40:38     81s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:40:38     81s] Starting congestion repair ...
[12/26 19:40:38     81s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/26 19:40:38     81s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:40:38     81s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:40:38     81s] Starting Early Global Route congestion estimation: mem = 1084.3M
[12/26 19:40:38     81s] (I)       Reading DB...
[12/26 19:40:38     81s] (I)       before initializing RouteDB syMemory usage = 1084.3 MB
[12/26 19:40:38     81s] (I)       congestionReportName   : 
[12/26 19:40:38     81s] (I)       layerRangeFor2DCongestion : 
[12/26 19:40:38     81s] (I)       buildTerm2TermWires    : 1
[12/26 19:40:38     81s] (I)       doTrackAssignment      : 1
[12/26 19:40:38     81s] (I)       dumpBookshelfFiles     : 0
[12/26 19:40:38     81s] (I)       numThreads             : 1
[12/26 19:40:38     81s] (I)       bufferingAwareRouting  : false
[12/26 19:40:38     81s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:40:38     81s] (I)       honorPin               : false
[12/26 19:40:38     81s] (I)       honorPinGuide          : true
[12/26 19:40:38     81s] (I)       honorPartition         : false
[12/26 19:40:38     81s] (I)       allowPartitionCrossover: false
[12/26 19:40:38     81s] (I)       honorSingleEntry       : true
[12/26 19:40:38     81s] (I)       honorSingleEntryStrong : true
[12/26 19:40:38     81s] (I)       handleViaSpacingRule   : false
[12/26 19:40:38     81s] (I)       handleEolSpacingRule   : false
[12/26 19:40:38     81s] (I)       PDConstraint           : none
[12/26 19:40:38     81s] (I)       expBetterNDRHandling   : false
[12/26 19:40:38     81s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:40:38     81s] (I)       routingEffortLevel     : 3
[12/26 19:40:38     81s] (I)       effortLevel            : standard
[12/26 19:40:38     81s] [NR-eGR] minRouteLayer          : 2
[12/26 19:40:38     81s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:40:38     81s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:40:38     81s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:40:38     81s] (I)       numRowsPerGCell        : 1
[12/26 19:40:38     81s] (I)       speedUpLargeDesign     : 0
[12/26 19:40:38     81s] (I)       multiThreadingTA       : 1
[12/26 19:40:38     81s] (I)       blkAwareLayerSwitching : 1
[12/26 19:40:38     81s] (I)       optimizationMode       : false
[12/26 19:40:38     81s] (I)       routeSecondPG          : false
[12/26 19:40:38     81s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:40:38     81s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:40:38     81s] (I)       punchThroughDistance   : 500.00
[12/26 19:40:38     81s] (I)       scenicBound            : 1.15
[12/26 19:40:38     81s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:40:38     81s] (I)       source-to-sink ratio   : 0.00
[12/26 19:40:38     81s] (I)       targetCongestionRatioH : 1.00
[12/26 19:40:38     81s] (I)       targetCongestionRatioV : 1.00
[12/26 19:40:38     81s] (I)       layerCongestionRatio   : 0.70
[12/26 19:40:38     81s] (I)       m1CongestionRatio      : 0.10
[12/26 19:40:38     81s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:40:38     81s] (I)       localRouteEffort       : 1.00
[12/26 19:40:38     81s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:40:38     81s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:40:38     81s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:40:38     81s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:40:38     81s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:40:38     81s] (I)       routeVias              : 
[12/26 19:40:38     81s] (I)       readTROption           : true
[12/26 19:40:38     81s] (I)       extraSpacingFactor     : 1.00
[12/26 19:40:38     81s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:40:38     81s] (I)       routeSelectedNetsOnly  : false
[12/26 19:40:38     81s] (I)       clkNetUseMaxDemand     : false
[12/26 19:40:38     81s] (I)       extraDemandForClocks   : 0
[12/26 19:40:38     81s] (I)       steinerRemoveLayers    : false
[12/26 19:40:38     81s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:40:38     81s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:40:38     81s] (I)       similarTopologyRoutingFast : false
[12/26 19:40:38     81s] (I)       spanningTreeRefinement : false
[12/26 19:40:38     81s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:40:38     81s] (I)       starting read tracks
[12/26 19:40:38     81s] (I)       build grid graph
[12/26 19:40:38     81s] (I)       build grid graph start
[12/26 19:40:38     81s] [NR-eGR] Layer1 has no routable track
[12/26 19:40:38     81s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:40:38     81s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:40:38     81s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:40:38     81s] (I)       build grid graph end
[12/26 19:40:38     81s] (I)       numViaLayers=4
[12/26 19:40:38     81s] (I)       Reading via V2 for layer: 0 
[12/26 19:40:38     81s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:40:38     81s] (I)       Reading via VL for layer: 2 
[12/26 19:40:38     81s] (I)       end build via table
[12/26 19:40:38     81s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:40:38     81s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:40:38     81s] (I)       readDataFromPlaceDB
[12/26 19:40:38     81s] (I)       Read net information..
[12/26 19:40:38     81s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:40:38     81s] (I)       Read testcase time = 0.000 seconds
[12/26 19:40:38     81s] 
[12/26 19:40:38     81s] (I)       read default dcut vias
[12/26 19:40:38     81s] (I)       Reading via V2 for layer: 0 
[12/26 19:40:38     81s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:40:38     81s] (I)       Reading via VL for layer: 2 
[12/26 19:40:38     81s] (I)       build grid graph start
[12/26 19:40:38     81s] (I)       build grid graph end
[12/26 19:40:38     81s] (I)       Model blockage into capacity
[12/26 19:40:38     81s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:40:38     81s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:40:38     81s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:40:38     81s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:40:38     81s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:40:38     81s] (I)       Modeling time = 0.000 seconds
[12/26 19:40:38     81s] 
[12/26 19:40:38     81s] (I)       Number of ignored nets = 0
[12/26 19:40:38     81s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:40:38     81s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:40:38     81s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:40:38     81s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:40:38     81s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:40:38     81s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:40:38     81s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:40:38     81s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:40:38     81s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:40:38     81s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:40:38     81s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1084.3 MB
[12/26 19:40:38     81s] (I)       Ndr track 0 does not exist
[12/26 19:40:38     81s] (I)       Layer1  viaCost=300.00
[12/26 19:40:38     81s] (I)       Layer2  viaCost=100.00
[12/26 19:40:38     81s] (I)       Layer3  viaCost=200.00
[12/26 19:40:38     81s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:40:38     81s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:40:38     81s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:40:38     81s] (I)       Site Width          :   560  (dbu)
[12/26 19:40:38     81s] (I)       Row Height          :  5600  (dbu)
[12/26 19:40:38     81s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:40:38     81s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:40:38     81s] (I)       grid                :   199   199     4
[12/26 19:40:38     81s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:40:38     81s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:40:38     81s] (I)       Default wire width  :   230   280   280   440
[12/26 19:40:38     81s] (I)       Default wire space  :   230   280   280   460
[12/26 19:40:38     81s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:40:38     81s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:40:38     81s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:40:38     81s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:40:38     81s] (I)       Num of masks        :     1     1     1     1
[12/26 19:40:38     81s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:40:38     81s] (I)       --------------------------------------------------------
[12/26 19:40:38     81s] 
[12/26 19:40:38     81s] [NR-eGR] ============ Routing rule table ============
[12/26 19:40:38     81s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:40:38     81s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:40:38     81s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:40:38     81s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:40:38     81s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:40:38     81s] [NR-eGR] ========================================
[12/26 19:40:38     81s] [NR-eGR] 
[12/26 19:40:38     81s] (I)       After initializing earlyGlobalRoute syMemory usage = 1085.9 MB
[12/26 19:40:38     81s] (I)       Loading and dumping file time : 0.00 seconds
[12/26 19:40:38     81s] (I)       ============= Initialization =============
[12/26 19:40:38     81s] (I)       totalPins=1843  totalGlobalPin=1749 (94.90%)
[12/26 19:40:38     81s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:40:38     81s] [NR-eGR] Layer group 1: route 621 net(s) in layer range [2, 4]
[12/26 19:40:38     81s] (I)       ============  Phase 1a Route ============
[12/26 19:40:38     81s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:40:38     81s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:40:38     81s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:40:38     81s] (I)       
[12/26 19:40:38     81s] (I)       ============  Phase 1b Route ============
[12/26 19:40:38     81s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:40:38     81s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:40:38     81s] (I)       
[12/26 19:40:38     81s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.870400e+04um
[12/26 19:40:38     81s] (I)       ============  Phase 1c Route ============
[12/26 19:40:38     81s] (I)       Level2 Grid: 40 x 40
[12/26 19:40:38     81s] (I)       Phase 1c runs 0.01 seconds
[12/26 19:40:38     81s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:40:38     81s] (I)       
[12/26 19:40:38     81s] (I)       ============  Phase 1d Route ============
[12/26 19:40:38     81s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:40:38     81s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:40:38     81s] (I)       
[12/26 19:40:38     81s] (I)       ============  Phase 1e Route ============
[12/26 19:40:38     81s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:40:38     81s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:40:38     81s] (I)       
[12/26 19:40:38     81s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.870400e+04um
[12/26 19:40:38     81s] [NR-eGR] 
[12/26 19:40:38     81s] (I)       ============  Phase 1l Route ============
[12/26 19:40:38     81s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:40:38     81s] (I)       
[12/26 19:40:38     81s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:40:38     81s] [NR-eGR]                OverCon            
[12/26 19:40:38     81s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:40:38     81s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:40:38     81s] [NR-eGR] ------------------------------------
[12/26 19:40:38     81s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:40:38     81s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:40:38     81s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:40:38     81s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:40:38     81s] [NR-eGR] ------------------------------------
[12/26 19:40:38     81s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:40:38     81s] [NR-eGR] 
[12/26 19:40:38     81s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/26 19:40:38     81s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:40:38     81s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:40:38     81s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:40:38     81s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1085.9M
[12/26 19:40:38     81s] [hotspot] +------------+---------------+---------------+
[12/26 19:40:38     81s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:40:38     81s] [hotspot] +------------+---------------+---------------+
[12/26 19:40:38     81s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:40:38     81s] [hotspot] +------------+---------------+---------------+
[12/26 19:40:38     81s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:40:38     81s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:40:38     81s] Skipped repairing congestion.
[12/26 19:40:38     81s] Starting Early Global Route wiring: mem = 1085.9M
[12/26 19:40:38     81s] (I)       ============= track Assignment ============
[12/26 19:40:38     81s] (I)       extract Global 3D Wires
[12/26 19:40:38     81s] (I)       Extract Global WL : time=0.00
[12/26 19:40:38     81s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:40:38     81s] (I)       Initialization real time=0.00 seconds
[12/26 19:40:38     81s] (I)       Run Multi-thread track assignment
[12/26 19:40:38     81s] (I)       merging nets...
[12/26 19:40:38     81s] (I)       merging nets done
[12/26 19:40:38     81s] (I)       Kernel real time=0.00 seconds
[12/26 19:40:38     81s] (I)       End Greedy Track Assignment
[12/26 19:40:38     81s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:40:38     81s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1774
[12/26 19:40:38     81s] [NR-eGR] Layer2(M2)(V) length: 1.114171e+04um, number of vias: 2417
[12/26 19:40:38     81s] [NR-eGR] Layer3(M3)(H) length: 8.011960e+03um, number of vias: 18
[12/26 19:40:38     81s] [NR-eGR] Layer4(TOP_M)(V) length: 2.128000e+01um, number of vias: 0
[12/26 19:40:38     81s] [NR-eGR] Total length: 1.917495e+04um, number of vias: 4209
[12/26 19:40:38     81s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:40:38     81s] [NR-eGR] Total clock nets wire length: 1.071790e+03um 
[12/26 19:40:38     81s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:40:38     81s] Early Global Route wiring runtime: 0.01 seconds, mem = 1085.9M
[12/26 19:40:38     81s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/26 19:40:38     81s] <CMD> um::enable_metric
[12/26 19:40:38     81s] <CMD> um::enable_metric
[12/26 19:40:38     81s] <CMD> um::enable_metric
[12/26 19:40:38     81s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/26 19:40:38     81s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:40:38     81s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:40:38     81s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:40:38     81s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:38     81s] *** Finishing placeDesign concurrent flow ***
[12/26 19:40:38     81s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1085.9M **
[12/26 19:40:38     81s] <CMD> setPlaceMode -quiet -clusterMode auto
[12/26 19:40:38     81s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:40:38     81s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:40:38     81s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:40:38     81s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:40:38     81s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:40:38     81s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:38     81s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:40:38     81s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:40:38     81s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:40:38     81s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:40:38     81s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:38     81s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:40:38     81s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:40:38     81s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:38     81s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:40:38     81s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:38     81s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -doRPlace -quiet
[12/26 19:40:38     81s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/26 19:40:38     81s] <CMD> remove_rf_constraint
[12/26 19:40:38     81s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:40:38     81s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:40:38     81s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:40:38     81s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:40:38     81s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:40:38     81s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:40:38     81s] <CMD> report_message -end_cmd
[12/26 19:40:38     81s] 
[12/26 19:40:38     81s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:40:38     81s] Severity  ID               Count  Summary                                  
[12/26 19:40:38     81s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/26 19:40:38     81s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:40:38     81s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/26 19:40:38     81s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:40:38     81s] *** Message Summary: 4 warning(s), 0 error(s)
[12/26 19:40:38     81s] 
[12/26 19:40:38     81s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:40:38     81s] <CMD> um::pop_snapshot_stack
[12/26 19:40:38     81s] <CMD> um::create_snapshot -name place_design
[12/26 19:40:38     81s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:40     81s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:42     81s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:42     81s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:43     81s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:44     82s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:45     82s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:47     82s] <CMD> setPlaceMode -fp true
[12/26 19:40:47     82s] <CMD> report_message -start_cmd
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:40:47     82s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:40:47     82s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:40:47     82s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:40:47     82s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:40:47     82s] <CMD> um::push_snapshot_stack
[12/26 19:40:47     82s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:40:47     82s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:40:47     82s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:40:47     82s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:47     82s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:40:47     82s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:40:47     82s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:40:47     82s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:40:47     82s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:40:47     82s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:40:47     82s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:40:47     82s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:40:47     82s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:40:47     82s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:40:47     82s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:40:47     82s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:40:47     82s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:47     82s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:40:47     82s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:40:47     82s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:40:47     82s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:40:47     82s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:40:47     82s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:47     82s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:40:47     82s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:47     82s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:40:47     82s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:40:47     82s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:40:47     82s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:40:47     82s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:40:47     82s] *** Starting placeDesign default flow ***
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:40:47     82s] <CMD> deleteBufferTree -decloneInv
[12/26 19:40:47     82s] *** Start deleteBufferTree ***
[12/26 19:40:47     82s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:40:47     82s] Info: Detect buffers to remove automatically.
[12/26 19:40:47     82s] Analyzing netlist ...
[12/26 19:40:47     82s] Updating netlist
[12/26 19:40:47     82s] 
[12/26 19:40:47     82s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:40:47     82s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:47     82s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:40:47     82s] Enhanced MH flow has been turned off for floorplan mode.
[12/26 19:40:47     82s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:40:47     82s] *** Starting "NanoPlace(TM) placement v#10 (mem=1096.2M)" ...
[12/26 19:40:47     82s] <CMD> setDelayCalMode -engine feDc
[12/26 19:40:47     82s] No user setting net weight.
[12/26 19:40:47     82s] Options: clkGateAware pinGuide congEffort=low gpeffort=fp 
[12/26 19:40:47     82s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:40:47     82s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:40:47     82s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:40:47     82s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:40:47     82s] Core basic site is CoreSite
[12/26 19:40:47     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:40:47     82s] Mark StBox On SiteArr starts
[12/26 19:40:47     82s] Mark StBox On SiteArr ends
[12/26 19:40:47     82s] Average module density = 0.053.
[12/26 19:40:47     82s] Density for the design = 0.053.
[12/26 19:40:47     82s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:40:47     82s] Pin Density = 0.01733.
[12/26 19:40:47     82s]             = total # of pins 1814 / total area 104652.
[12/26 19:40:47     82s] Initial padding reaches pin density 0.464 for top
[12/26 19:40:47     82s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:40:47     82s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:40:47     82s] === lastAutoLevel = 8 
[12/26 19:40:47     82s] [adp] 0:1:0:1
[12/26 19:40:47     82s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:40:47     82s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] Iteration  3: Total net bbox = 1.075e+04 (4.12e+03 6.63e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.441e+04 (5.86e+03 8.54e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] Iteration  4: Total net bbox = 1.036e+04 (4.01e+03 6.35e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.391e+04 (5.76e+03 8.15e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] Iteration  5: Total net bbox = 9.624e+03 (3.76e+03 5.87e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.286e+04 (5.46e+03 7.40e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] Iteration  6: Total net bbox = 9.004e+03 (3.46e+03 5.55e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.195e+04 (5.10e+03 6.85e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] Iteration  7: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] Iteration  8: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] Iteration  9: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] Iteration 10: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] Iteration 11: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:40:47     82s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:40:47     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1085.9M
[12/26 19:40:47     82s] *** cost = 1.344e+04 (6.23e+03 7.21e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
[12/26 19:40:47     82s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[12/26 19:40:47     82s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
[12/26 19:40:47     82s] *** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1085.9M) ***
[12/26 19:40:47     82s] <CMD> setDelayCalMode -engine aae
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:40:47     82s] <CMD> get_ccopt_clock_trees *
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:40:47     82s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:47     82s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:40:47     82s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -nrgrAware -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:40:47     82s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:40:47     82s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:40:47     82s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:40:47     82s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:40:47     82s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:40:47     82s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:47     82s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:40:47     82s] *** Finishing placeDesign default flow ***
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:47     82s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1085.9M **
[12/26 19:40:47     82s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:40:47     82s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:40:47     82s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:40:47     82s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:40:47     82s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:47     82s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:40:47     82s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:40:47     82s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:40:47     82s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:40:47     82s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:47     82s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:40:47     82s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:40:47     82s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:47     82s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:40:47     82s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:40:47     82s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:47     82s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:47     82s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/26 19:40:47     82s] 
[12/26 19:40:47     82s] <CMD> remove_rf_constraint
[12/26 19:40:47     82s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:40:47     82s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:40:47     82s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:40:47     82s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:40:47     82s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:40:47     82s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:40:47     82s] <CMD> report_message -end_cmd
[12/26 19:40:47     82s] 
[12/26 19:40:47     82s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:40:47     82s] Severity  ID               Count  Summary                                  
[12/26 19:40:47     82s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:40:47     82s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:40:47     82s] *** Message Summary: 2 warning(s), 0 error(s)
[12/26 19:40:47     82s] 
[12/26 19:40:47     82s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:40:47     82s] <CMD> um::pop_snapshot_stack
[12/26 19:40:47     82s] <CMD> um::create_snapshot -name place_design
[12/26 19:40:47     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:47     82s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:49     82s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:49     82s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:50     82s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:51     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:51     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:52     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:52     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:53     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:53     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:54     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:54     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:56     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:57     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:57     83s] Set RLRP Inst: utx/g4631__7114
[12/26 19:40:59     84s] <CMD> setPlaceMode -fp false
[12/26 19:40:59     84s] <CMD> report_message -start_cmd
[12/26 19:40:59     84s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:40:59     84s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:40:59     84s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:40:59     84s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:40:59     84s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:40:59     84s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:40:59     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:40:59     84s] <CMD> um::push_snapshot_stack
[12/26 19:40:59     84s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:40:59     84s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:40:59     84s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:40:59     84s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:40:59     84s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:40:59     84s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:40:59     84s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:40:59     84s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:40:59     84s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:40:59     84s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:40:59     84s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:40:59     84s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:40:59     84s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:40:59     84s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:40:59     84s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:40:59     84s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:40:59     84s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -fp -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -powerDriven -quiet
[12/26 19:40:59     84s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:40:59     84s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:40:59     84s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:40:59     84s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:40:59     84s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:40:59     84s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:40:59     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:59     84s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:40:59     84s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:40:59     84s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:40:59     84s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:40:59     84s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:40:59     84s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:40:59     84s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:40:59     84s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:40:59     84s] <CMD> setPlaceMode -quiet -clusterMode false
[12/26 19:40:59     84s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:40:59     84s] *** Starting placeDesign concurrent flow ***
[12/26 19:40:59     84s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:40:59     84s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:40:59     84s] **INFO: Enable pre-place timing setting for timing analysis
[12/26 19:40:59     84s] Set Using Default Delay Limit as 101.
[12/26 19:40:59     84s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/26 19:40:59     84s] <CMD> set delaycal_use_default_delay_limit 101
[12/26 19:40:59     84s] Set Default Net Delay as 0 ps.
[12/26 19:40:59     84s] <CMD> set delaycal_default_net_delay 0
[12/26 19:40:59     84s] Set Default Net Load as 0 pF. 
[12/26 19:40:59     84s] <CMD> set delaycal_default_net_load 0
[12/26 19:40:59     84s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:40:59     84s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/26 19:40:59     84s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/26 19:40:59     84s] <CMD> getAnalysisMode -checkType -quiet
[12/26 19:40:59     84s] <CMD> buildTimingGraph
[12/26 19:40:59     84s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:40:59     84s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:40:59     84s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/26 19:40:59     84s] **INFO: Analyzing IO path groups for slack adjustment
[12/26 19:40:59     84s] <CMD> get_global timing_enable_path_group_priority
[12/26 19:40:59     84s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/26 19:40:59     84s] <CMD> set_global timing_enable_path_group_priority false
[12/26 19:40:59     84s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/26 19:40:59     84s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:40:59     84s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:59     84s] <CMD> group_path -name in2reg_tmp.31578 -from {0x50 0x53} -to 0x54 -ignore_source_of_trigger_arc
[12/26 19:40:59     84s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:40:59     84s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:59     84s] <CMD> group_path -name in2out_tmp.31578 -from {0x57 0x5a} -to 0x5b -ignore_source_of_trigger_arc
[12/26 19:40:59     84s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:59     84s] <CMD> group_path -name reg2reg_tmp.31578 -from 0x5d -to 0x5e
[12/26 19:40:59     84s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:40:59     84s] <CMD> group_path -name reg2out_tmp.31578 -from 0x61 -to 0x62
[12/26 19:40:59     84s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:40:59     84s] <CMD> setPathGroupOptions reg2reg_tmp.31578 -effortLevel high
[12/26 19:40:59     84s] Effort level <high> specified for reg2reg_tmp.31578 path_group
[12/26 19:40:59     84s] #################################################################################
[12/26 19:40:59     84s] # Design Stage: PreRoute
[12/26 19:40:59     84s] # Design Name: uart_top
[12/26 19:40:59     84s] # Design Mode: 90nm
[12/26 19:40:59     84s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:40:59     84s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:40:59     84s] # Signoff Settings: SI Off 
[12/26 19:40:59     84s] #################################################################################
[12/26 19:40:59     84s] Calculate delays in BcWc mode...
[12/26 19:40:59     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 1094.4M, InitMEM = 1094.4M)
[12/26 19:40:59     84s] Start delay calculation (fullDC) (1 T). (MEM=1094.41)
[12/26 19:40:59     84s] Updating RC grid for preRoute extraction ...
[12/26 19:40:59     84s] Initializing multi-corner resistance tables ...
[12/26 19:40:59     84s] End AAE Lib Interpolated Model. (MEM=1110.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:41:00     84s] Total number of fetched objects 781
[12/26 19:41:00     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:41:00     84s] End delay calculation. (MEM=1177.32 CPU=0:00:00.0 REAL=0:00:01.0)
[12/26 19:41:00     84s] End delay calculation (fullDC). (MEM=1177.32 CPU=0:00:00.1 REAL=0:00:01.0)
[12/26 19:41:00     84s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1177.3M) ***
[12/26 19:41:00     84s] <CMD> reset_path_group -name reg2out_tmp.31578
[12/26 19:41:00     84s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:00     84s] <CMD> reset_path_group -name in2reg_tmp.31578
[12/26 19:41:00     84s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:00     84s] <CMD> reset_path_group -name in2out_tmp.31578
[12/26 19:41:00     84s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:00     84s] <CMD> reset_path_group -name reg2reg_tmp.31578
[12/26 19:41:00     84s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:00     84s] **INFO: Disable pre-place timing setting for timing analysis
[12/26 19:41:00     84s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/26 19:41:00     84s] Set Using Default Delay Limit as 1000.
[12/26 19:41:00     84s] <CMD> set delaycal_use_default_delay_limit 1000
[12/26 19:41:00     84s] Set Default Net Delay as 1000 ps.
[12/26 19:41:00     84s] <CMD> set delaycal_default_net_delay 1000ps
[12/26 19:41:00     84s] Set Default Net Load as 0.5 pF. 
[12/26 19:41:00     84s] <CMD> set delaycal_default_net_load 0.5pf
[12/26 19:41:00     84s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:41:00     84s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:00     84s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:41:00     84s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/26 19:41:00     84s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/26 19:41:00     84s] <CMD> getPlaceMode -user -useNP
[12/26 19:41:00     84s] <CMD> getPlaceMode -useNP -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -user -WLHigheffort
[12/26 19:41:00     84s] <CMD> getPlaceMode -WLHigheffort -quiet
[12/26 19:41:00     84s] <CMD> setPlaceMode -useNP 1 -WLHigheffort 0
[12/26 19:41:00     84s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:41:00     84s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:41:00     84s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:41:00     84s] *** Starting "NanoPlace(TM) placement v#10 (mem=1163.2M)" ...
[12/26 19:41:00     84s] <CMD> setDelayCalMode -engine feDc
[12/26 19:41:00     84s] No user setting net weight.
[12/26 19:41:00     84s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/26 19:41:00     84s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:41:00     84s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:41:00     84s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:41:00     84s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:41:00     84s] Core basic site is CoreSite
[12/26 19:41:00     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:41:00     84s] Mark StBox On SiteArr starts
[12/26 19:41:00     84s] Mark StBox On SiteArr ends
[12/26 19:41:00     84s] Apply auto density screen in pre-place stage.
[12/26 19:41:00     84s] Auto density screen increases utilization from 0.053 to 0.053
[12/26 19:41:00     84s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1163.2M
[12/26 19:41:00     84s] Average module density = 0.053.
[12/26 19:41:00     84s] Density for the design = 0.053.
[12/26 19:41:00     84s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:41:00     84s] Pin Density = 0.01733.
[12/26 19:41:00     84s]             = total # of pins 1814 / total area 104652.
[12/26 19:41:00     84s] Initial padding reaches pin density 0.464 for top
[12/26 19:41:00     84s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:41:00     84s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:41:00     84s] === lastAutoLevel = 8 
[12/26 19:41:00     84s] [adp] 0:1:0:1
[12/26 19:41:00     84s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:41:00     84s] Iteration  1: Total net bbox = 1.260e+04 (5.61e+03 6.98e+03)
[12/26 19:41:00     84s]               Est.  stn bbox = 1.582e+04 (7.42e+03 8.40e+03)
[12/26 19:41:00     84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1163.2M
[12/26 19:41:00     84s] Iteration  8: Total net bbox = 1.335e+04 (5.65e+03 7.69e+03)
[12/26 19:41:00     84s]               Est.  stn bbox = 1.665e+04 (7.51e+03 9.14e+03)
[12/26 19:41:00     84s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1087.4M
[12/26 19:41:00     84s] Iteration  9: Total net bbox = 1.523e+04 (6.53e+03 8.70e+03)
[12/26 19:41:00     84s]               Est.  stn bbox = 1.856e+04 (8.40e+03 1.02e+04)
[12/26 19:41:00     84s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1087.4M
[12/26 19:41:00     84s] Iteration 10: Total net bbox = 1.664e+04 (7.26e+03 9.39e+03)
[12/26 19:41:00     84s]               Est.  stn bbox = 2.004e+04 (9.16e+03 1.09e+04)
[12/26 19:41:00     84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.4M
[12/26 19:41:00     84s] Iteration 11: Total net bbox = 1.738e+04 (7.94e+03 9.44e+03)
[12/26 19:41:00     84s]               Est.  stn bbox = 2.078e+04 (9.85e+03 1.09e+04)
[12/26 19:41:00     84s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1087.4M
[12/26 19:41:00     84s] Iteration 12: Total net bbox = 1.738e+04 (7.94e+03 9.44e+03)
[12/26 19:41:00     84s]               Est.  stn bbox = 2.078e+04 (9.85e+03 1.09e+04)
[12/26 19:41:00     84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.4M
[12/26 19:41:00     84s] *** cost = 1.738e+04 (7.94e+03 9.44e+03) (cpu for global=0:00:00.2) real=0:00:00.0***
[12/26 19:41:00     84s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[12/26 19:41:00     84s] Core Placement runtime cpu: 0:00:00.2 real: 0:00:00.0
[12/26 19:41:00     84s] <CMD> scanReorder
[12/26 19:41:00     84s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/26 19:41:00     84s] Type 'man IMPSP-9025' for more detail.
[12/26 19:41:00     84s] #spOpts: mergeVia=F 
[12/26 19:41:00     84s] Core basic site is CoreSite
[12/26 19:41:00     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:41:00     84s] Mark StBox On SiteArr starts
[12/26 19:41:00     84s] Mark StBox On SiteArr ends
[12/26 19:41:00     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1087.4MB).
[12/26 19:41:00     84s] *** Starting refinePlace (0:01:25 mem=1087.4M) ***
[12/26 19:41:00     84s] Total net bbox length = 1.739e+04 (7.945e+03 9.441e+03) (ext = 5.345e+03)
[12/26 19:41:00     84s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:41:00     84s] Starting refinePlace ...
[12/26 19:41:00     84s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:41:00     84s] Density distribution unevenness ratio = 76.043%
[12/26 19:41:00     84s]   Spread Effort: high, standalone mode, useDDP on.
[12/26 19:41:00     84s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1087.4MB) @(0:01:25 - 0:01:25).
[12/26 19:41:00     84s] Move report: preRPlace moves 489 insts, mean move: 1.53 um, max move: 3.82 um
[12/26 19:41:00     84s] 	Max move on inst (rtx/counts_reg[29]): (779.14, 564.20) --> (778.08, 566.96)
[12/26 19:41:00     84s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:41:00     84s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:41:00     84s] Placement tweakage begins.
[12/26 19:41:00     84s] wire length = 2.070e+04
[12/26 19:41:00     84s] wire length = 1.922e+04
[12/26 19:41:00     84s] Placement tweakage ends.
[12/26 19:41:00     84s] Move report: tweak moves 41 insts, mean move: 7.92 um, max move: 16.80 um
[12/26 19:41:00     84s] 	Max move on inst (rtx/counts_reg[13]): (824.00, 538.96) --> (824.00, 522.16)
[12/26 19:41:00     84s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:41:00     84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1087.4MB) @(0:01:25 - 0:01:25).
[12/26 19:41:00     84s] Move report: Detail placement moves 489 insts, mean move: 2.17 um, max move: 18.04 um
[12/26 19:41:00     84s] 	Max move on inst (utx/count_reg[8]): (557.13, 698.43) --> (547.36, 690.16)
[12/26 19:41:00     84s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1087.4MB
[12/26 19:41:00     84s] Statistics of distance of Instance movement in refine placement:
[12/26 19:41:00     84s]   maximum (X+Y) =        18.04 um
[12/26 19:41:00     84s]   inst (utx/count_reg[8]) with max move: (557.132, 698.426) -> (547.36, 690.16)
[12/26 19:41:00     84s]   mean    (X+Y) =         2.17 um
[12/26 19:41:00     84s] Total instances flipped for WireLenOpt: 18
[12/26 19:41:00     84s] Summary Report:
[12/26 19:41:00     84s] Instances move: 489 (out of 489 movable)
[12/26 19:41:00     84s] Instances flipped: 0
[12/26 19:41:00     84s] Mean displacement: 2.17 um
[12/26 19:41:00     84s] Max displacement: 18.04 um (Instance: utx/count_reg[8]) (557.132, 698.426) -> (547.36, 690.16)
[12/26 19:41:00     84s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:41:00     84s] Total instances moved : 489
[12/26 19:41:00     84s] Total net bbox length = 1.620e+04 (6.691e+03 9.506e+03) (ext = 5.339e+03)
[12/26 19:41:00     84s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1087.4MB
[12/26 19:41:00     84s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1087.4MB) @(0:01:25 - 0:01:25).
[12/26 19:41:00     84s] *** Finished refinePlace (0:01:25 mem=1087.4M) ***
[12/26 19:41:00     84s] *** End of Placement (cpu=0:00:00.3, real=0:00:00.0, mem=1087.4M) ***
[12/26 19:41:00     84s] #spOpts: mergeVia=F 
[12/26 19:41:00     84s] Core basic site is CoreSite
[12/26 19:41:00     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:41:00     84s] Mark StBox On SiteArr starts
[12/26 19:41:00     84s] Mark StBox On SiteArr ends
[12/26 19:41:00     84s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:41:00     84s] Density distribution unevenness ratio = 76.043%
[12/26 19:41:00     84s] <CMD> setDelayCalMode -engine aae
[12/26 19:41:00     84s] <CMD> setPlaceMode -reset -useNP
[12/26 19:41:00     84s] <CMD> setPlaceMode -reset -WLHigheffort
[12/26 19:41:00     84s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:41:00     84s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:00     84s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:41:00     84s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:41:00     84s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:41:00     84s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:41:00     84s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:41:00     84s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:41:00     84s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:41:00     84s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:41:00     84s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:41:00     84s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:41:00     84s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:41:00     84s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/26 19:41:00     84s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/26 19:41:00     84s] <CMD> um::enable_metric
[12/26 19:41:00     84s] <CMD> congRepair
[12/26 19:41:00     84s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:41:00     84s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:41:00     84s] Starting congestion repair ...
[12/26 19:41:00     84s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/26 19:41:00     84s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:41:00     84s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:41:00     84s] Starting Early Global Route congestion estimation: mem = 1087.4M
[12/26 19:41:00     84s] (I)       Reading DB...
[12/26 19:41:00     84s] (I)       before initializing RouteDB syMemory usage = 1087.4 MB
[12/26 19:41:00     84s] (I)       congestionReportName   : 
[12/26 19:41:00     84s] (I)       layerRangeFor2DCongestion : 
[12/26 19:41:00     84s] (I)       buildTerm2TermWires    : 1
[12/26 19:41:00     84s] (I)       doTrackAssignment      : 1
[12/26 19:41:00     84s] (I)       dumpBookshelfFiles     : 0
[12/26 19:41:00     84s] (I)       numThreads             : 1
[12/26 19:41:00     84s] (I)       bufferingAwareRouting  : false
[12/26 19:41:00     84s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:41:00     84s] (I)       honorPin               : false
[12/26 19:41:00     84s] (I)       honorPinGuide          : true
[12/26 19:41:00     84s] (I)       honorPartition         : false
[12/26 19:41:00     84s] (I)       allowPartitionCrossover: false
[12/26 19:41:00     84s] (I)       honorSingleEntry       : true
[12/26 19:41:00     84s] (I)       honorSingleEntryStrong : true
[12/26 19:41:00     84s] (I)       handleViaSpacingRule   : false
[12/26 19:41:00     84s] (I)       handleEolSpacingRule   : false
[12/26 19:41:00     84s] (I)       PDConstraint           : none
[12/26 19:41:00     84s] (I)       expBetterNDRHandling   : false
[12/26 19:41:00     84s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:41:00     84s] (I)       routingEffortLevel     : 3
[12/26 19:41:00     84s] (I)       effortLevel            : standard
[12/26 19:41:00     84s] [NR-eGR] minRouteLayer          : 2
[12/26 19:41:00     84s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:41:00     84s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:41:00     84s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:41:00     84s] (I)       numRowsPerGCell        : 1
[12/26 19:41:00     84s] (I)       speedUpLargeDesign     : 0
[12/26 19:41:00     84s] (I)       multiThreadingTA       : 1
[12/26 19:41:00     84s] (I)       blkAwareLayerSwitching : 1
[12/26 19:41:00     84s] (I)       optimizationMode       : false
[12/26 19:41:00     84s] (I)       routeSecondPG          : false
[12/26 19:41:00     84s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:41:00     84s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:41:00     84s] (I)       punchThroughDistance   : 500.00
[12/26 19:41:00     84s] (I)       scenicBound            : 1.15
[12/26 19:41:00     84s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:41:00     84s] (I)       source-to-sink ratio   : 0.00
[12/26 19:41:00     84s] (I)       targetCongestionRatioH : 1.00
[12/26 19:41:00     84s] (I)       targetCongestionRatioV : 1.00
[12/26 19:41:00     84s] (I)       layerCongestionRatio   : 0.70
[12/26 19:41:00     84s] (I)       m1CongestionRatio      : 0.10
[12/26 19:41:00     84s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:41:00     84s] (I)       localRouteEffort       : 1.00
[12/26 19:41:00     84s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:41:00     84s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:41:00     84s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:41:00     84s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:41:00     84s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:41:00     84s] (I)       routeVias              : 
[12/26 19:41:00     84s] (I)       readTROption           : true
[12/26 19:41:00     84s] (I)       extraSpacingFactor     : 1.00
[12/26 19:41:00     84s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:41:00     84s] (I)       routeSelectedNetsOnly  : false
[12/26 19:41:00     84s] (I)       clkNetUseMaxDemand     : false
[12/26 19:41:00     84s] (I)       extraDemandForClocks   : 0
[12/26 19:41:00     84s] (I)       steinerRemoveLayers    : false
[12/26 19:41:00     84s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:41:00     84s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:41:00     84s] (I)       similarTopologyRoutingFast : false
[12/26 19:41:00     84s] (I)       spanningTreeRefinement : false
[12/26 19:41:00     84s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:41:00     84s] (I)       starting read tracks
[12/26 19:41:00     84s] (I)       build grid graph
[12/26 19:41:00     84s] (I)       build grid graph start
[12/26 19:41:00     84s] [NR-eGR] Layer1 has no routable track
[12/26 19:41:00     84s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:41:00     84s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:41:00     84s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:41:00     84s] (I)       build grid graph end
[12/26 19:41:00     84s] (I)       numViaLayers=4
[12/26 19:41:00     84s] (I)       Reading via V2 for layer: 0 
[12/26 19:41:00     84s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:41:00     84s] (I)       Reading via VL for layer: 2 
[12/26 19:41:00     84s] (I)       end build via table
[12/26 19:41:00     84s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:41:00     84s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:41:00     84s] (I)       readDataFromPlaceDB
[12/26 19:41:00     84s] (I)       Read net information..
[12/26 19:41:00     84s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:41:00     84s] (I)       Read testcase time = 0.000 seconds
[12/26 19:41:00     84s] 
[12/26 19:41:00     84s] (I)       read default dcut vias
[12/26 19:41:00     84s] (I)       Reading via V2 for layer: 0 
[12/26 19:41:00     84s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:41:00     84s] (I)       Reading via VL for layer: 2 
[12/26 19:41:00     84s] (I)       build grid graph start
[12/26 19:41:00     84s] (I)       build grid graph end
[12/26 19:41:00     84s] (I)       Model blockage into capacity
[12/26 19:41:00     84s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:41:00     84s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:41:00     84s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:41:00     84s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:41:00     84s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:41:00     84s] (I)       Modeling time = 0.000 seconds
[12/26 19:41:00     84s] 
[12/26 19:41:00     84s] (I)       Number of ignored nets = 0
[12/26 19:41:00     84s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:41:00     84s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:41:00     84s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:41:00     84s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:41:00     84s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:41:00     84s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:41:00     84s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:41:00     84s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:41:00     84s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:41:00     84s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:41:00     84s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1087.4 MB
[12/26 19:41:00     84s] (I)       Ndr track 0 does not exist
[12/26 19:41:00     84s] (I)       Layer1  viaCost=300.00
[12/26 19:41:00     84s] (I)       Layer2  viaCost=100.00
[12/26 19:41:00     84s] (I)       Layer3  viaCost=200.00
[12/26 19:41:00     84s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:41:00     84s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:41:00     84s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:41:00     84s] (I)       Site Width          :   560  (dbu)
[12/26 19:41:00     84s] (I)       Row Height          :  5600  (dbu)
[12/26 19:41:00     84s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:41:00     84s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:41:00     84s] (I)       grid                :   199   199     4
[12/26 19:41:00     84s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:41:00     84s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:41:00     84s] (I)       Default wire width  :   230   280   280   440
[12/26 19:41:00     84s] (I)       Default wire space  :   230   280   280   460
[12/26 19:41:00     84s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:41:00     84s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:41:00     84s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:41:00     84s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:41:00     84s] (I)       Num of masks        :     1     1     1     1
[12/26 19:41:00     84s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:41:00     84s] (I)       --------------------------------------------------------
[12/26 19:41:00     84s] 
[12/26 19:41:00     84s] [NR-eGR] ============ Routing rule table ============
[12/26 19:41:00     84s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:41:00     84s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:41:00     84s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:41:00     84s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:41:00     84s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:41:00     84s] [NR-eGR] ========================================
[12/26 19:41:00     84s] [NR-eGR] 
[12/26 19:41:00     84s] (I)       After initializing earlyGlobalRoute syMemory usage = 1087.4 MB
[12/26 19:41:00     84s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:41:00     84s] (I)       ============= Initialization =============
[12/26 19:41:00     84s] (I)       totalPins=1843  totalGlobalPin=1749 (94.90%)
[12/26 19:41:00     84s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:41:00     84s] [NR-eGR] Layer group 1: route 621 net(s) in layer range [2, 4]
[12/26 19:41:00     84s] (I)       ============  Phase 1a Route ============
[12/26 19:41:00     84s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:41:00     84s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:41:00     84s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:41:00     84s] (I)       
[12/26 19:41:00     84s] (I)       ============  Phase 1b Route ============
[12/26 19:41:00     84s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:41:00     84s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:41:00     84s] (I)       
[12/26 19:41:00     84s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.870400e+04um
[12/26 19:41:00     84s] (I)       ============  Phase 1c Route ============
[12/26 19:41:00     84s] (I)       Level2 Grid: 40 x 40
[12/26 19:41:00     84s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:41:00     84s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:41:00     84s] (I)       
[12/26 19:41:00     84s] (I)       ============  Phase 1d Route ============
[12/26 19:41:00     84s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:41:00     84s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:41:00     84s] (I)       
[12/26 19:41:00     84s] (I)       ============  Phase 1e Route ============
[12/26 19:41:00     84s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:41:00     84s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:41:00     84s] (I)       
[12/26 19:41:00     84s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.870400e+04um
[12/26 19:41:00     84s] [NR-eGR] 
[12/26 19:41:00     84s] (I)       ============  Phase 1l Route ============
[12/26 19:41:00     84s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:41:00     84s] (I)       
[12/26 19:41:00     84s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:41:00     84s] [NR-eGR]                OverCon            
[12/26 19:41:00     84s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:41:00     84s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:41:00     84s] [NR-eGR] ------------------------------------
[12/26 19:41:00     84s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:41:00     84s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:41:00     84s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:41:00     84s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:41:00     84s] [NR-eGR] ------------------------------------
[12/26 19:41:00     84s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:41:00     84s] [NR-eGR] 
[12/26 19:41:00     84s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/26 19:41:00     84s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:41:00     84s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:41:00     84s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:41:00     84s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1087.4M
[12/26 19:41:00     84s] [hotspot] +------------+---------------+---------------+
[12/26 19:41:00     84s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:41:00     84s] [hotspot] +------------+---------------+---------------+
[12/26 19:41:00     84s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:41:00     84s] [hotspot] +------------+---------------+---------------+
[12/26 19:41:00     84s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:41:00     84s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:41:00     84s] Skipped repairing congestion.
[12/26 19:41:00     84s] Starting Early Global Route wiring: mem = 1087.4M
[12/26 19:41:00     84s] (I)       ============= track Assignment ============
[12/26 19:41:00     84s] (I)       extract Global 3D Wires
[12/26 19:41:00     84s] (I)       Extract Global WL : time=0.00
[12/26 19:41:00     84s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:41:00     84s] (I)       Initialization real time=0.00 seconds
[12/26 19:41:00     84s] (I)       Run Multi-thread track assignment
[12/26 19:41:00     84s] (I)       merging nets...
[12/26 19:41:00     84s] (I)       merging nets done
[12/26 19:41:00     84s] (I)       Kernel real time=0.00 seconds
[12/26 19:41:00     84s] (I)       End Greedy Track Assignment
[12/26 19:41:00     84s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:41:00     84s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1774
[12/26 19:41:00     84s] [NR-eGR] Layer2(M2)(V) length: 1.114171e+04um, number of vias: 2417
[12/26 19:41:00     84s] [NR-eGR] Layer3(M3)(H) length: 8.011960e+03um, number of vias: 18
[12/26 19:41:00     84s] [NR-eGR] Layer4(TOP_M)(V) length: 2.128000e+01um, number of vias: 0
[12/26 19:41:00     84s] [NR-eGR] Total length: 1.917495e+04um, number of vias: 4209
[12/26 19:41:00     84s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:41:00     84s] [NR-eGR] Total clock nets wire length: 1.071790e+03um 
[12/26 19:41:00     84s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:41:00     84s] Early Global Route wiring runtime: 0.01 seconds, mem = 1087.4M
[12/26 19:41:00     84s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/26 19:41:00     84s] <CMD> um::enable_metric
[12/26 19:41:00     84s] <CMD> um::enable_metric
[12/26 19:41:00     84s] <CMD> um::enable_metric
[12/26 19:41:00     84s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/26 19:41:00     84s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:41:00     84s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:41:00     84s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:41:00     84s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:00     84s] *** Finishing placeDesign concurrent flow ***
[12/26 19:41:00     84s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1087.4M **
[12/26 19:41:00     84s] <CMD> setPlaceMode -quiet -clusterMode auto
[12/26 19:41:00     84s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:41:00     84s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:41:00     84s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:41:00     84s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:41:00     84s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:41:00     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:00     84s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:41:00     84s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:41:00     84s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:41:00     84s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:41:00     84s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:00     84s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:41:00     84s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:41:00     84s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:00     84s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:41:00     84s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:00     84s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -doRPlace -quiet
[12/26 19:41:00     84s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/26 19:41:00     84s] <CMD> remove_rf_constraint
[12/26 19:41:00     84s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:41:00     84s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:41:00     84s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:41:00     84s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:41:00     84s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:41:00     84s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:41:00     84s] <CMD> report_message -end_cmd
[12/26 19:41:00     84s] 
[12/26 19:41:00     84s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:41:00     84s] Severity  ID               Count  Summary                                  
[12/26 19:41:00     84s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/26 19:41:00     84s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:41:00     84s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/26 19:41:00     84s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:41:00     84s] *** Message Summary: 4 warning(s), 0 error(s)
[12/26 19:41:00     84s] 
[12/26 19:41:00     84s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:41:00     84s] <CMD> um::pop_snapshot_stack
[12/26 19:41:00     84s] <CMD> um::create_snapshot -name place_design
[12/26 19:41:00     84s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:02     85s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:03     85s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:04     85s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:05     85s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:06     85s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:07     85s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:08     85s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:10     85s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:10     85s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:10     85s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:14     86s] <CMD> setPlaceMode -fp false
[12/26 19:41:14     86s] <CMD> report_message -start_cmd
[12/26 19:41:14     86s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:41:14     86s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:41:14     86s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:41:14     86s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:41:14     86s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:41:14     86s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:41:14     86s] <CMD> um::push_snapshot_stack
[12/26 19:41:14     86s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:41:14     86s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:41:14     86s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:41:14     86s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:14     86s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:41:14     86s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:41:14     86s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:41:14     86s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:41:14     86s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:41:14     86s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:41:14     86s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:41:14     86s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:41:14     86s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:41:14     86s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:41:14     86s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:41:14     86s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:41:14     86s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -powerDriven -quiet
[12/26 19:41:14     86s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:41:14     86s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:41:14     86s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:41:14     86s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:41:14     86s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:41:14     86s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:41:14     86s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:14     86s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:41:14     86s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:14     86s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:41:14     86s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:41:14     86s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:41:14     86s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:41:14     86s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:41:14     86s] *** Starting placeDesign default flow ***
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:41:14     86s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:41:14     86s] <CMD> deleteBufferTree -decloneInv
[12/26 19:41:14     86s] *** Start deleteBufferTree ***
[12/26 19:41:14     86s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:41:14     86s] Info: Detect buffers to remove automatically.
[12/26 19:41:14     86s] Analyzing netlist ...
[12/26 19:41:14     86s] Updating netlist
[12/26 19:41:14     86s] 
[12/26 19:41:14     86s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:41:14     86s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:41:14     86s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:41:14     86s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/26 19:41:14     86s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:41:14     86s] **INFO: Enable pre-place timing setting for timing analysis
[12/26 19:41:14     86s] Set Using Default Delay Limit as 101.
[12/26 19:41:14     86s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/26 19:41:14     86s] <CMD> set delaycal_use_default_delay_limit 101
[12/26 19:41:14     86s] Set Default Net Delay as 0 ps.
[12/26 19:41:14     86s] <CMD> set delaycal_default_net_delay 0
[12/26 19:41:14     86s] Set Default Net Load as 0 pF. 
[12/26 19:41:14     86s] <CMD> set delaycal_default_net_load 0
[12/26 19:41:14     86s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:41:14     86s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/26 19:41:14     86s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/26 19:41:14     86s] <CMD> getAnalysisMode -checkType -quiet
[12/26 19:41:14     86s] <CMD> buildTimingGraph
[12/26 19:41:14     86s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:41:14     86s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:41:14     86s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/26 19:41:14     86s] **INFO: Analyzing IO path groups for slack adjustment
[12/26 19:41:14     86s] <CMD> get_global timing_enable_path_group_priority
[12/26 19:41:14     86s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/26 19:41:14     86s] <CMD> set_global timing_enable_path_group_priority false
[12/26 19:41:14     86s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/26 19:41:14     86s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:41:14     86s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:14     86s] <CMD> group_path -name in2reg_tmp.31578 -from {0x66 0x69} -to 0x6a -ignore_source_of_trigger_arc
[12/26 19:41:14     86s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:41:14     86s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:14     86s] <CMD> group_path -name in2out_tmp.31578 -from {0x6d 0x70} -to 0x71 -ignore_source_of_trigger_arc
[12/26 19:41:14     86s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:14     86s] <CMD> group_path -name reg2reg_tmp.31578 -from 0x73 -to 0x74
[12/26 19:41:14     86s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:14     86s] <CMD> group_path -name reg2out_tmp.31578 -from 0x77 -to 0x78
[12/26 19:41:14     86s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:41:14     86s] <CMD> setPathGroupOptions reg2reg_tmp.31578 -effortLevel high
[12/26 19:41:14     86s] Effort level <high> specified for reg2reg_tmp.31578 path_group
[12/26 19:41:14     86s] #################################################################################
[12/26 19:41:14     86s] # Design Stage: PreRoute
[12/26 19:41:14     86s] # Design Name: uart_top
[12/26 19:41:14     86s] # Design Mode: 90nm
[12/26 19:41:14     86s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:41:14     86s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:41:14     86s] # Signoff Settings: SI Off 
[12/26 19:41:14     86s] #################################################################################
[12/26 19:41:14     86s] Calculate delays in BcWc mode...
[12/26 19:41:14     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 1096.6M, InitMEM = 1096.6M)
[12/26 19:41:14     86s] Start delay calculation (fullDC) (1 T). (MEM=1096.61)
[12/26 19:41:14     86s] Updating RC grid for preRoute extraction ...
[12/26 19:41:14     86s] Initializing multi-corner resistance tables ...
[12/26 19:41:14     86s] End AAE Lib Interpolated Model. (MEM=1112.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:41:14     86s] Total number of fetched objects 781
[12/26 19:41:14     86s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:41:14     86s] End delay calculation. (MEM=1179.52 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 19:41:14     86s] End delay calculation (fullDC). (MEM=1179.52 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:41:14     86s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1179.5M) ***
[12/26 19:41:14     86s] <CMD> reset_path_group -name reg2out_tmp.31578
[12/26 19:41:14     86s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:14     86s] <CMD> reset_path_group -name in2reg_tmp.31578
[12/26 19:41:14     86s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:14     86s] <CMD> reset_path_group -name in2out_tmp.31578
[12/26 19:41:14     86s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:14     86s] <CMD> reset_path_group -name reg2reg_tmp.31578
[12/26 19:41:14     86s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:14     86s] **INFO: Disable pre-place timing setting for timing analysis
[12/26 19:41:14     86s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/26 19:41:14     86s] Set Using Default Delay Limit as 1000.
[12/26 19:41:14     86s] <CMD> set delaycal_use_default_delay_limit 1000
[12/26 19:41:14     86s] Set Default Net Delay as 1000 ps.
[12/26 19:41:14     86s] <CMD> set delaycal_default_net_delay 1000ps
[12/26 19:41:14     86s] Set Default Net Load as 0.5 pF. 
[12/26 19:41:14     86s] <CMD> set delaycal_default_net_load 0.5pf
[12/26 19:41:14     86s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:41:14     86s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:14     86s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:41:14     86s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/26 19:41:14     86s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:41:14     86s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:41:14     86s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:41:14     86s] *** Starting "NanoPlace(TM) placement v#10 (mem=1165.4M)" ...
[12/26 19:41:14     86s] <CMD> setDelayCalMode -engine feDc
[12/26 19:41:14     86s] No user setting net weight.
[12/26 19:41:14     86s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/26 19:41:14     86s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:41:14     86s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:41:14     86s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:41:14     86s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:41:14     86s] Core basic site is CoreSite
[12/26 19:41:14     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:41:14     86s] Mark StBox On SiteArr starts
[12/26 19:41:14     86s] Mark StBox On SiteArr ends
[12/26 19:41:14     86s] Apply auto density screen in pre-place stage.
[12/26 19:41:14     86s] Auto density screen increases utilization from 0.053 to 0.053
[12/26 19:41:14     86s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1165.4M
[12/26 19:41:14     86s] Average module density = 0.053.
[12/26 19:41:14     86s] Density for the design = 0.053.
[12/26 19:41:14     86s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:41:14     86s] Pin Density = 0.01733.
[12/26 19:41:14     86s]             = total # of pins 1814 / total area 104652.
[12/26 19:41:14     86s] Initial padding reaches pin density 0.464 for top
[12/26 19:41:14     86s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:41:14     86s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:41:14     86s] === lastAutoLevel = 8 
[12/26 19:41:14     86s] [adp] 0:1:0:1
[12/26 19:41:14     86s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:41:14     86s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:41:14     86s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:41:14     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:41:14     86s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:41:14     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Iteration  3: Total net bbox = 1.072e+04 (4.11e+03 6.60e+03)
[12/26 19:41:14     86s]               Est.  stn bbox = 1.439e+04 (5.87e+03 8.52e+03)
[12/26 19:41:14     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Iteration  4: Total net bbox = 1.040e+04 (4.03e+03 6.37e+03)
[12/26 19:41:14     86s]               Est.  stn bbox = 1.396e+04 (5.78e+03 8.18e+03)
[12/26 19:41:14     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Iteration  5: Total net bbox = 9.554e+03 (3.71e+03 5.84e+03)
[12/26 19:41:14     86s]               Est.  stn bbox = 1.278e+04 (5.41e+03 7.37e+03)
[12/26 19:41:14     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Iteration  6: Total net bbox = 8.932e+03 (3.43e+03 5.50e+03)
[12/26 19:41:14     86s]               Est.  stn bbox = 1.185e+04 (5.08e+03 6.77e+03)
[12/26 19:41:14     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Starting Early Global Route rough congestion estimation: mem = 1087.1M
[12/26 19:41:14     86s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/26 19:41:14     86s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/26 19:41:14     86s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/26 19:41:14     86s] (I)       Reading DB...
[12/26 19:41:14     86s] (I)       before initializing RouteDB syMemory usage = 1087.1 MB
[12/26 19:41:14     86s] (I)       congestionReportName   : 
[12/26 19:41:14     86s] (I)       layerRangeFor2DCongestion : 
[12/26 19:41:14     86s] (I)       buildTerm2TermWires    : 1
[12/26 19:41:14     86s] (I)       doTrackAssignment      : 1
[12/26 19:41:14     86s] (I)       dumpBookshelfFiles     : 0
[12/26 19:41:14     86s] (I)       numThreads             : 1
[12/26 19:41:14     86s] (I)       bufferingAwareRouting  : false
[12/26 19:41:14     86s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:41:14     86s] (I)       honorPin               : false
[12/26 19:41:14     86s] (I)       honorPinGuide          : true
[12/26 19:41:14     86s] (I)       honorPartition         : false
[12/26 19:41:14     86s] (I)       allowPartitionCrossover: false
[12/26 19:41:14     86s] (I)       honorSingleEntry       : true
[12/26 19:41:14     86s] (I)       honorSingleEntryStrong : true
[12/26 19:41:14     86s] (I)       handleViaSpacingRule   : false
[12/26 19:41:14     86s] (I)       handleEolSpacingRule   : false
[12/26 19:41:14     86s] (I)       PDConstraint           : none
[12/26 19:41:14     86s] (I)       expBetterNDRHandling   : false
[12/26 19:41:14     86s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:41:14     86s] (I)       routingEffortLevel     : 3
[12/26 19:41:14     86s] (I)       effortLevel            : standard
[12/26 19:41:14     86s] [NR-eGR] minRouteLayer          : 2
[12/26 19:41:14     86s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:41:14     86s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:41:14     86s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:41:14     86s] (I)       numRowsPerGCell        : 7
[12/26 19:41:14     86s] (I)       speedUpLargeDesign     : 0
[12/26 19:41:14     86s] (I)       multiThreadingTA       : 1
[12/26 19:41:14     86s] (I)       blkAwareLayerSwitching : 1
[12/26 19:41:14     86s] (I)       optimizationMode       : false
[12/26 19:41:14     86s] (I)       routeSecondPG          : false
[12/26 19:41:14     86s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:41:14     86s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:41:14     86s] (I)       punchThroughDistance   : 500.00
[12/26 19:41:14     86s] (I)       scenicBound            : 1.15
[12/26 19:41:14     86s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:41:14     86s] (I)       source-to-sink ratio   : 0.00
[12/26 19:41:14     86s] (I)       targetCongestionRatioH : 1.00
[12/26 19:41:14     86s] (I)       targetCongestionRatioV : 1.00
[12/26 19:41:14     86s] (I)       layerCongestionRatio   : 0.70
[12/26 19:41:14     86s] (I)       m1CongestionRatio      : 0.10
[12/26 19:41:14     86s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:41:14     86s] (I)       localRouteEffort       : 1.00
[12/26 19:41:14     86s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:41:14     86s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:41:14     86s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:41:14     86s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:41:14     86s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:41:14     86s] (I)       routeVias              : 
[12/26 19:41:14     86s] (I)       readTROption           : true
[12/26 19:41:14     86s] (I)       extraSpacingFactor     : 1.00
[12/26 19:41:14     86s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:41:14     86s] (I)       routeSelectedNetsOnly  : false
[12/26 19:41:14     86s] (I)       clkNetUseMaxDemand     : false
[12/26 19:41:14     86s] (I)       extraDemandForClocks   : 0
[12/26 19:41:14     86s] (I)       steinerRemoveLayers    : false
[12/26 19:41:14     86s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:41:14     86s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:41:14     86s] (I)       similarTopologyRoutingFast : false
[12/26 19:41:14     86s] (I)       spanningTreeRefinement : false
[12/26 19:41:14     86s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:41:14     86s] (I)       starting read tracks
[12/26 19:41:14     86s] (I)       build grid graph
[12/26 19:41:14     86s] (I)       build grid graph start
[12/26 19:41:14     86s] [NR-eGR] Layer1 has no routable track
[12/26 19:41:14     86s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:41:14     86s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:41:14     86s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:41:14     86s] (I)       build grid graph end
[12/26 19:41:14     86s] (I)       numViaLayers=4
[12/26 19:41:14     86s] (I)       Reading via V2 for layer: 0 
[12/26 19:41:14     86s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:41:14     86s] (I)       Reading via VL for layer: 2 
[12/26 19:41:14     86s] (I)       end build via table
[12/26 19:41:14     86s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:41:14     86s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:41:14     86s] (I)       readDataFromPlaceDB
[12/26 19:41:14     86s] (I)       Read net information..
[12/26 19:41:14     86s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:41:14     86s] (I)       Read testcase time = 0.000 seconds
[12/26 19:41:14     86s] 
[12/26 19:41:14     86s] (I)       read default dcut vias
[12/26 19:41:14     86s] (I)       Reading via V2 for layer: 0 
[12/26 19:41:14     86s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:41:14     86s] (I)       Reading via VL for layer: 2 
[12/26 19:41:14     86s] (I)       build grid graph start
[12/26 19:41:14     86s] (I)       build grid graph end
[12/26 19:41:14     86s] (I)       Model blockage into capacity
[12/26 19:41:14     86s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:41:14     86s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:41:14     86s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:41:14     86s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:41:14     86s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:41:14     86s] (I)       Modeling time = 0.000 seconds
[12/26 19:41:14     86s] 
[12/26 19:41:14     86s] (I)       Number of ignored nets = 0
[12/26 19:41:14     86s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:41:14     86s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:41:14     86s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:41:14     86s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:41:14     86s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1087.1 MB
[12/26 19:41:14     86s] (I)       Ndr track 0 does not exist
[12/26 19:41:14     86s] (I)       Layer1  viaCost=300.00
[12/26 19:41:14     86s] (I)       Layer2  viaCost=100.00
[12/26 19:41:14     86s] (I)       Layer3  viaCost=200.00
[12/26 19:41:14     86s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:41:14     86s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:41:14     86s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:41:14     86s] (I)       Site Width          :   560  (dbu)
[12/26 19:41:14     86s] (I)       Row Height          :  5600  (dbu)
[12/26 19:41:14     86s] (I)       GCell Width         : 39200  (dbu)
[12/26 19:41:14     86s] (I)       GCell Height        : 39200  (dbu)
[12/26 19:41:14     86s] (I)       grid                :    29    29     4
[12/26 19:41:14     86s] (I)       vertical capacity   :     0 39200     0 39200
[12/26 19:41:14     86s] (I)       horizontal capacity :     0     0 39200     0
[12/26 19:41:14     86s] (I)       Default wire width  :   230   280   280   440
[12/26 19:41:14     86s] (I)       Default wire space  :   230   280   280   460
[12/26 19:41:14     86s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:41:14     86s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:41:14     86s] (I)       Num tracks per GCell: 85.22 70.00 70.00 35.00
[12/26 19:41:14     86s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:41:14     86s] (I)       Num of masks        :     1     1     1     1
[12/26 19:41:14     86s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:41:14     86s] (I)       --------------------------------------------------------
[12/26 19:41:14     86s] 
[12/26 19:41:14     86s] [NR-eGR] ============ Routing rule table ============
[12/26 19:41:14     86s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:41:14     86s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:41:14     86s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:41:14     86s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:41:14     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:41:14     86s] [NR-eGR] ========================================
[12/26 19:41:14     86s] [NR-eGR] 
[12/26 19:41:14     86s] (I)       After initializing earlyGlobalRoute syMemory usage = 1087.1 MB
[12/26 19:41:14     86s] (I)       Loading and dumping file time : 0.00 seconds
[12/26 19:41:14     86s] (I)       ============= Initialization =============
[12/26 19:41:14     86s] (I)       numLocalWires=2136  numGlobalNetBranches=368  numLocalNetBranches=715
[12/26 19:41:14     86s] (I)       totalPins=1814  totalGlobalPin=193 (10.64%)
[12/26 19:41:14     86s] (I)       total 2D Cap : 41023 = (16396 H, 24627 V)
[12/26 19:41:14     86s] (I)       ============  Phase 1a Route ============
[12/26 19:41:14     86s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:41:14     86s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:41:14     86s] (I)       Usage: 258 = (118 H, 140 V) = (0.72% H, 0.57% V) = (4.626e+03um H, 5.488e+03um V)
[12/26 19:41:14     86s] (I)       
[12/26 19:41:14     86s] (I)       ============  Phase 1b Route ============
[12/26 19:41:14     86s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:41:14     86s] (I)       Usage: 258 = (118 H, 140 V) = (0.72% H, 0.57% V) = (4.626e+03um H, 5.488e+03um V)
[12/26 19:41:14     86s] (I)       
[12/26 19:41:14     86s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/26 19:41:14     86s] 
[12/26 19:41:14     86s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:41:14     86s] Finished Early Global Route rough congestion estimation: mem = 1087.1M
[12/26 19:41:14     86s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/26 19:41:14     86s] Congestion driven padding in post-place stage.
[12/26 19:41:14     86s] Congestion driven padding increases utilization from 0.059 to 0.058
[12/26 19:41:14     86s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Global placement CDP skipped at cutLevel 7.
[12/26 19:41:14     86s] Iteration  7: Total net bbox = 1.132e+04 (5.34e+03 5.99e+03)
[12/26 19:41:14     86s]               Est.  stn bbox = 1.426e+04 (6.99e+03 7.27e+03)
[12/26 19:41:14     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Iteration  8: Total net bbox = 1.132e+04 (5.34e+03 5.99e+03)
[12/26 19:41:14     86s]               Est.  stn bbox = 1.426e+04 (6.99e+03 7.27e+03)
[12/26 19:41:14     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Starting Early Global Route rough congestion estimation: mem = 1087.1M
[12/26 19:41:14     86s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/26 19:41:14     86s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/26 19:41:14     86s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/26 19:41:14     86s] (I)       Reading DB...
[12/26 19:41:14     86s] (I)       before initializing RouteDB syMemory usage = 1087.1 MB
[12/26 19:41:14     86s] (I)       congestionReportName   : 
[12/26 19:41:14     86s] (I)       layerRangeFor2DCongestion : 
[12/26 19:41:14     86s] (I)       buildTerm2TermWires    : 1
[12/26 19:41:14     86s] (I)       doTrackAssignment      : 1
[12/26 19:41:14     86s] (I)       dumpBookshelfFiles     : 0
[12/26 19:41:14     86s] (I)       numThreads             : 1
[12/26 19:41:14     86s] (I)       bufferingAwareRouting  : false
[12/26 19:41:14     86s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:41:14     86s] (I)       honorPin               : false
[12/26 19:41:14     86s] (I)       honorPinGuide          : true
[12/26 19:41:14     86s] (I)       honorPartition         : false
[12/26 19:41:14     86s] (I)       allowPartitionCrossover: false
[12/26 19:41:14     86s] (I)       honorSingleEntry       : true
[12/26 19:41:14     86s] (I)       honorSingleEntryStrong : true
[12/26 19:41:14     86s] (I)       handleViaSpacingRule   : false
[12/26 19:41:14     86s] (I)       handleEolSpacingRule   : false
[12/26 19:41:14     86s] (I)       PDConstraint           : none
[12/26 19:41:14     86s] (I)       expBetterNDRHandling   : false
[12/26 19:41:14     86s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:41:14     86s] (I)       routingEffortLevel     : 3
[12/26 19:41:14     86s] (I)       effortLevel            : standard
[12/26 19:41:14     86s] [NR-eGR] minRouteLayer          : 2
[12/26 19:41:14     86s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:41:14     86s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:41:14     86s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:41:14     86s] (I)       numRowsPerGCell        : 4
[12/26 19:41:14     86s] (I)       speedUpLargeDesign     : 0
[12/26 19:41:14     86s] (I)       multiThreadingTA       : 1
[12/26 19:41:14     86s] (I)       blkAwareLayerSwitching : 1
[12/26 19:41:14     86s] (I)       optimizationMode       : false
[12/26 19:41:14     86s] (I)       routeSecondPG          : false
[12/26 19:41:14     86s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:41:14     86s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:41:14     86s] (I)       punchThroughDistance   : 500.00
[12/26 19:41:14     86s] (I)       scenicBound            : 1.15
[12/26 19:41:14     86s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:41:14     86s] (I)       source-to-sink ratio   : 0.00
[12/26 19:41:14     86s] (I)       targetCongestionRatioH : 1.00
[12/26 19:41:14     86s] (I)       targetCongestionRatioV : 1.00
[12/26 19:41:14     86s] (I)       layerCongestionRatio   : 0.70
[12/26 19:41:14     86s] (I)       m1CongestionRatio      : 0.10
[12/26 19:41:14     86s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:41:14     86s] (I)       localRouteEffort       : 1.00
[12/26 19:41:14     86s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:41:14     86s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:41:14     86s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:41:14     86s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:41:14     86s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:41:14     86s] (I)       routeVias              : 
[12/26 19:41:14     86s] (I)       readTROption           : true
[12/26 19:41:14     86s] (I)       extraSpacingFactor     : 1.00
[12/26 19:41:14     86s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:41:14     86s] (I)       routeSelectedNetsOnly  : false
[12/26 19:41:14     86s] (I)       clkNetUseMaxDemand     : false
[12/26 19:41:14     86s] (I)       extraDemandForClocks   : 0
[12/26 19:41:14     86s] (I)       steinerRemoveLayers    : false
[12/26 19:41:14     86s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:41:14     86s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:41:14     86s] (I)       similarTopologyRoutingFast : false
[12/26 19:41:14     86s] (I)       spanningTreeRefinement : false
[12/26 19:41:14     86s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:41:14     86s] (I)       starting read tracks
[12/26 19:41:14     86s] (I)       build grid graph
[12/26 19:41:14     86s] (I)       build grid graph start
[12/26 19:41:14     86s] [NR-eGR] Layer1 has no routable track
[12/26 19:41:14     86s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:41:14     86s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:41:14     86s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:41:14     86s] (I)       build grid graph end
[12/26 19:41:14     86s] (I)       numViaLayers=4
[12/26 19:41:14     86s] (I)       Reading via V2 for layer: 0 
[12/26 19:41:14     86s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:41:14     86s] (I)       Reading via VL for layer: 2 
[12/26 19:41:14     86s] (I)       end build via table
[12/26 19:41:14     86s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:41:14     86s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:41:14     86s] (I)       readDataFromPlaceDB
[12/26 19:41:14     86s] (I)       Read net information..
[12/26 19:41:14     86s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:41:14     86s] (I)       Read testcase time = 0.000 seconds
[12/26 19:41:14     86s] 
[12/26 19:41:14     86s] (I)       read default dcut vias
[12/26 19:41:14     86s] (I)       Reading via V2 for layer: 0 
[12/26 19:41:14     86s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:41:14     86s] (I)       Reading via VL for layer: 2 
[12/26 19:41:14     86s] (I)       build grid graph start
[12/26 19:41:14     86s] (I)       build grid graph end
[12/26 19:41:14     86s] (I)       Model blockage into capacity
[12/26 19:41:14     86s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:41:14     86s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:41:14     86s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:41:14     86s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:41:14     86s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:41:14     86s] (I)       Modeling time = 0.000 seconds
[12/26 19:41:14     86s] 
[12/26 19:41:14     86s] (I)       Number of ignored nets = 0
[12/26 19:41:14     86s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:41:14     86s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:41:14     86s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:41:14     86s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:41:14     86s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:41:14     86s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1087.1 MB
[12/26 19:41:14     86s] (I)       Ndr track 0 does not exist
[12/26 19:41:14     86s] (I)       Layer1  viaCost=300.00
[12/26 19:41:14     86s] (I)       Layer2  viaCost=100.00
[12/26 19:41:14     86s] (I)       Layer3  viaCost=200.00
[12/26 19:41:14     86s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:41:14     86s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:41:14     86s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:41:14     86s] (I)       Site Width          :   560  (dbu)
[12/26 19:41:14     86s] (I)       Row Height          :  5600  (dbu)
[12/26 19:41:14     86s] (I)       GCell Width         : 22400  (dbu)
[12/26 19:41:14     86s] (I)       GCell Height        : 22400  (dbu)
[12/26 19:41:14     86s] (I)       grid                :    50    50     4
[12/26 19:41:14     86s] (I)       vertical capacity   :     0 22400     0 22400
[12/26 19:41:14     86s] (I)       horizontal capacity :     0     0 22400     0
[12/26 19:41:14     86s] (I)       Default wire width  :   230   280   280   440
[12/26 19:41:14     86s] (I)       Default wire space  :   230   280   280   460
[12/26 19:41:14     86s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:41:14     86s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:41:14     86s] (I)       Num tracks per GCell: 48.70 40.00 40.00 20.00
[12/26 19:41:14     86s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:41:14     86s] (I)       Num of masks        :     1     1     1     1
[12/26 19:41:14     86s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:41:14     86s] (I)       --------------------------------------------------------
[12/26 19:41:14     86s] 
[12/26 19:41:14     86s] [NR-eGR] ============ Routing rule table ============
[12/26 19:41:14     86s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:41:14     86s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:41:14     86s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:41:14     86s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:41:14     86s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:41:14     86s] [NR-eGR] ========================================
[12/26 19:41:14     86s] [NR-eGR] 
[12/26 19:41:14     86s] (I)       After initializing earlyGlobalRoute syMemory usage = 1087.1 MB
[12/26 19:41:14     86s] (I)       Loading and dumping file time : 0.00 seconds
[12/26 19:41:14     86s] (I)       ============= Initialization =============
[12/26 19:41:14     86s] (I)       numLocalWires=1637  numGlobalNetBranches=371  numLocalNetBranches=457
[12/26 19:41:14     86s] (I)       totalPins=1814  totalGlobalPin=607 (33.46%)
[12/26 19:41:14     86s] (I)       total 2D Cap : 69908 = (28038 H, 41870 V)
[12/26 19:41:14     86s] (I)       ============  Phase 1a Route ============
[12/26 19:41:14     86s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:41:14     86s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:41:14     86s] (I)       Usage: 653 = (274 H, 379 V) = (0.98% H, 0.91% V) = (6.138e+03um H, 8.490e+03um V)
[12/26 19:41:14     86s] (I)       
[12/26 19:41:14     86s] (I)       ============  Phase 1b Route ============
[12/26 19:41:14     86s] (I)       Usage: 653 = (274 H, 379 V) = (0.98% H, 0.91% V) = (6.138e+03um H, 8.490e+03um V)
[12/26 19:41:14     86s] (I)       
[12/26 19:41:14     86s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/26 19:41:14     86s] 
[12/26 19:41:14     86s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:41:14     86s] Finished Early Global Route rough congestion estimation: mem = 1087.1M
[12/26 19:41:14     86s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/26 19:41:14     86s] Congestion driven padding in post-place stage.
[12/26 19:41:14     86s] Congestion driven padding increases utilization from 0.058 to 0.058
[12/26 19:41:14     86s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Global placement CDP skipped at cutLevel 9.
[12/26 19:41:14     86s] Iteration  9: Total net bbox = 1.348e+04 (5.83e+03 7.65e+03)
[12/26 19:41:14     86s]               Est.  stn bbox = 1.668e+04 (7.57e+03 9.11e+03)
[12/26 19:41:14     86s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     86s] Iteration 10: Total net bbox = 1.348e+04 (5.83e+03 7.65e+03)
[12/26 19:41:14     86s]               Est.  stn bbox = 1.668e+04 (7.57e+03 9.11e+03)
[12/26 19:41:14     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     87s] Iteration 11: Total net bbox = 1.707e+04 (7.84e+03 9.23e+03)
[12/26 19:41:14     87s]               Est.  stn bbox = 2.040e+04 (9.70e+03 1.07e+04)
[12/26 19:41:14     87s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     87s] Iteration 12: Total net bbox = 1.707e+04 (7.84e+03 9.23e+03)
[12/26 19:41:14     87s]               Est.  stn bbox = 2.040e+04 (9.70e+03 1.07e+04)
[12/26 19:41:14     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.1M
[12/26 19:41:14     87s] *** cost = 1.707e+04 (7.84e+03 9.23e+03) (cpu for global=0:00:00.4) real=0:00:00.0***
[12/26 19:41:14     87s] Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
[12/26 19:41:14     87s] Core Placement runtime cpu: 0:00:00.3 real: 0:00:00.0
[12/26 19:41:14     87s] <CMD> scanReorder
[12/26 19:41:14     87s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/26 19:41:14     87s] Type 'man IMPSP-9025' for more detail.
[12/26 19:41:14     87s] #spOpts: mergeVia=F 
[12/26 19:41:14     87s] Core basic site is CoreSite
[12/26 19:41:14     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:41:14     87s] Mark StBox On SiteArr starts
[12/26 19:41:14     87s] Mark StBox On SiteArr ends
[12/26 19:41:14     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1087.1MB).
[12/26 19:41:14     87s] *** Starting refinePlace (0:01:27 mem=1087.1M) ***
[12/26 19:41:14     87s] Total net bbox length = 1.707e+04 (7.842e+03 9.229e+03) (ext = 5.307e+03)
[12/26 19:41:14     87s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:41:14     87s] Starting refinePlace ...
[12/26 19:41:14     87s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:41:14     87s] Density distribution unevenness ratio = 74.120%
[12/26 19:41:14     87s]   Spread Effort: high, standalone mode, useDDP on.
[12/26 19:41:14     87s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1087.1MB) @(0:01:27 - 0:01:27).
[12/26 19:41:14     87s] Move report: preRPlace moves 489 insts, mean move: 1.54 um, max move: 4.00 um
[12/26 19:41:14     87s] 	Max move on inst (rtx/g3323__1309): (605.93, 676.01) --> (607.28, 673.36)
[12/26 19:41:14     87s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: an02d0
[12/26 19:41:14     87s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:41:14     87s] Placement tweakage begins.
[12/26 19:41:14     87s] wire length = 2.037e+04
[12/26 19:41:14     87s] wire length = 1.907e+04
[12/26 19:41:14     87s] Placement tweakage ends.
[12/26 19:41:14     87s] Move report: tweak moves 33 insts, mean move: 7.69 um, max move: 25.20 um
[12/26 19:41:14     87s] 	Max move on inst (utx/counts_reg[1]): (291.44, 622.96) --> (305.44, 611.76)
[12/26 19:41:14     87s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:41:14     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1087.1MB) @(0:01:27 - 0:01:27).
[12/26 19:41:14     87s] Move report: Detail placement moves 489 insts, mean move: 2.04 um, max move: 27.12 um
[12/26 19:41:14     87s] 	Max move on inst (utx/counts_reg[2]): (305.79, 610.19) --> (291.44, 622.96)
[12/26 19:41:14     87s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1087.1MB
[12/26 19:41:14     87s] Statistics of distance of Instance movement in refine placement:
[12/26 19:41:14     87s]   maximum (X+Y) =        27.12 um
[12/26 19:41:14     87s]   inst (utx/counts_reg[2]) with max move: (305.791, 610.188) -> (291.44, 622.96)
[12/26 19:41:14     87s]   mean    (X+Y) =         2.04 um
[12/26 19:41:14     87s] Total instances flipped for WireLenOpt: 13
[12/26 19:41:14     87s] Summary Report:
[12/26 19:41:14     87s] Instances move: 489 (out of 489 movable)
[12/26 19:41:14     87s] Instances flipped: 0
[12/26 19:41:14     87s] Mean displacement: 2.04 um
[12/26 19:41:14     87s] Max displacement: 27.12 um (Instance: utx/counts_reg[2]) (305.791, 610.188) -> (291.44, 622.96)
[12/26 19:41:14     87s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:41:14     87s] Total instances moved : 489
[12/26 19:41:14     87s] Total net bbox length = 1.595e+04 (6.640e+03 9.308e+03) (ext = 5.289e+03)
[12/26 19:41:14     87s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1087.1MB
[12/26 19:41:14     87s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1087.1MB) @(0:01:27 - 0:01:27).
[12/26 19:41:14     87s] *** Finished refinePlace (0:01:27 mem=1087.1M) ***
[12/26 19:41:14     87s] *** End of Placement (cpu=0:00:00.4, real=0:00:00.0, mem=1087.1M) ***
[12/26 19:41:14     87s] #spOpts: mergeVia=F 
[12/26 19:41:14     87s] Core basic site is CoreSite
[12/26 19:41:14     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:41:14     87s] Mark StBox On SiteArr starts
[12/26 19:41:14     87s] Mark StBox On SiteArr ends
[12/26 19:41:14     87s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:41:14     87s] Density distribution unevenness ratio = 74.149%
[12/26 19:41:14     87s] <CMD> setDelayCalMode -engine aae
[12/26 19:41:14     87s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:41:14     87s] <CMD> get_ccopt_clock_trees *
[12/26 19:41:14     87s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:41:14     87s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:41:14     87s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:41:14     87s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:41:14     87s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:14     87s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:41:14     87s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:41:14     87s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:41:14     87s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:14     87s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:14     87s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:41:14     87s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:41:14     87s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:41:14     87s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:41:14     87s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:41:14     87s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:41:14     87s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:41:14     87s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:41:14     87s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:41:14     87s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/26 19:41:14     87s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/26 19:41:14     87s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/26 19:41:14     87s] <CMD> um::enable_metric
[12/26 19:41:14     87s] <CMD> congRepair
[12/26 19:41:14     87s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:41:14     87s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:41:14     87s] Starting congestion repair ...
[12/26 19:41:14     87s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/26 19:41:14     87s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:41:14     87s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:41:14     87s] Starting Early Global Route congestion estimation: mem = 1087.1M
[12/26 19:41:14     87s] (I)       Reading DB...
[12/26 19:41:14     87s] (I)       before initializing RouteDB syMemory usage = 1087.1 MB
[12/26 19:41:14     87s] (I)       congestionReportName   : 
[12/26 19:41:14     87s] (I)       layerRangeFor2DCongestion : 
[12/26 19:41:14     87s] (I)       buildTerm2TermWires    : 1
[12/26 19:41:14     87s] (I)       doTrackAssignment      : 1
[12/26 19:41:14     87s] (I)       dumpBookshelfFiles     : 0
[12/26 19:41:14     87s] (I)       numThreads             : 1
[12/26 19:41:14     87s] (I)       bufferingAwareRouting  : false
[12/26 19:41:14     87s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:41:14     87s] (I)       honorPin               : false
[12/26 19:41:14     87s] (I)       honorPinGuide          : true
[12/26 19:41:14     87s] (I)       honorPartition         : false
[12/26 19:41:14     87s] (I)       allowPartitionCrossover: false
[12/26 19:41:14     87s] (I)       honorSingleEntry       : true
[12/26 19:41:14     87s] (I)       honorSingleEntryStrong : true
[12/26 19:41:14     87s] (I)       handleViaSpacingRule   : false
[12/26 19:41:14     87s] (I)       handleEolSpacingRule   : false
[12/26 19:41:14     87s] (I)       PDConstraint           : none
[12/26 19:41:14     87s] (I)       expBetterNDRHandling   : false
[12/26 19:41:14     87s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:41:14     87s] (I)       routingEffortLevel     : 3
[12/26 19:41:14     87s] (I)       effortLevel            : standard
[12/26 19:41:14     87s] [NR-eGR] minRouteLayer          : 2
[12/26 19:41:14     87s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:41:14     87s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:41:14     87s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:41:14     87s] (I)       numRowsPerGCell        : 1
[12/26 19:41:14     87s] (I)       speedUpLargeDesign     : 0
[12/26 19:41:14     87s] (I)       multiThreadingTA       : 1
[12/26 19:41:14     87s] (I)       blkAwareLayerSwitching : 1
[12/26 19:41:14     87s] (I)       optimizationMode       : false
[12/26 19:41:14     87s] (I)       routeSecondPG          : false
[12/26 19:41:14     87s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:41:14     87s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:41:14     87s] (I)       punchThroughDistance   : 500.00
[12/26 19:41:14     87s] (I)       scenicBound            : 1.15
[12/26 19:41:14     87s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:41:14     87s] (I)       source-to-sink ratio   : 0.00
[12/26 19:41:14     87s] (I)       targetCongestionRatioH : 1.00
[12/26 19:41:14     87s] (I)       targetCongestionRatioV : 1.00
[12/26 19:41:14     87s] (I)       layerCongestionRatio   : 0.70
[12/26 19:41:14     87s] (I)       m1CongestionRatio      : 0.10
[12/26 19:41:14     87s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:41:14     87s] (I)       localRouteEffort       : 1.00
[12/26 19:41:14     87s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:41:14     87s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:41:14     87s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:41:14     87s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:41:14     87s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:41:14     87s] (I)       routeVias              : 
[12/26 19:41:14     87s] (I)       readTROption           : true
[12/26 19:41:14     87s] (I)       extraSpacingFactor     : 1.00
[12/26 19:41:14     87s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:41:14     87s] (I)       routeSelectedNetsOnly  : false
[12/26 19:41:14     87s] (I)       clkNetUseMaxDemand     : false
[12/26 19:41:14     87s] (I)       extraDemandForClocks   : 0
[12/26 19:41:14     87s] (I)       steinerRemoveLayers    : false
[12/26 19:41:14     87s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:41:14     87s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:41:14     87s] (I)       similarTopologyRoutingFast : false
[12/26 19:41:14     87s] (I)       spanningTreeRefinement : false
[12/26 19:41:14     87s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:41:14     87s] (I)       starting read tracks
[12/26 19:41:14     87s] (I)       build grid graph
[12/26 19:41:14     87s] (I)       build grid graph start
[12/26 19:41:14     87s] [NR-eGR] Layer1 has no routable track
[12/26 19:41:14     87s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:41:14     87s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:41:14     87s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:41:14     87s] (I)       build grid graph end
[12/26 19:41:14     87s] (I)       numViaLayers=4
[12/26 19:41:14     87s] (I)       Reading via V2 for layer: 0 
[12/26 19:41:14     87s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:41:14     87s] (I)       Reading via VL for layer: 2 
[12/26 19:41:14     87s] (I)       end build via table
[12/26 19:41:14     87s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:41:14     87s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:41:14     87s] (I)       readDataFromPlaceDB
[12/26 19:41:14     87s] (I)       Read net information..
[12/26 19:41:14     87s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:41:14     87s] (I)       Read testcase time = 0.000 seconds
[12/26 19:41:14     87s] 
[12/26 19:41:14     87s] (I)       read default dcut vias
[12/26 19:41:14     87s] (I)       Reading via V2 for layer: 0 
[12/26 19:41:14     87s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:41:14     87s] (I)       Reading via VL for layer: 2 
[12/26 19:41:14     87s] (I)       build grid graph start
[12/26 19:41:14     87s] (I)       build grid graph end
[12/26 19:41:14     87s] (I)       Model blockage into capacity
[12/26 19:41:14     87s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:41:14     87s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:41:14     87s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:41:14     87s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:41:14     87s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:41:14     87s] (I)       Modeling time = 0.010 seconds
[12/26 19:41:14     87s] 
[12/26 19:41:14     87s] (I)       Number of ignored nets = 0
[12/26 19:41:14     87s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:41:14     87s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:41:14     87s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:41:14     87s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:41:14     87s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:41:14     87s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:41:14     87s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:41:14     87s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:41:14     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:41:14     87s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:41:14     87s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1087.1 MB
[12/26 19:41:14     87s] (I)       Ndr track 0 does not exist
[12/26 19:41:14     87s] (I)       Layer1  viaCost=300.00
[12/26 19:41:14     87s] (I)       Layer2  viaCost=100.00
[12/26 19:41:14     87s] (I)       Layer3  viaCost=200.00
[12/26 19:41:14     87s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:41:14     87s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:41:14     87s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:41:14     87s] (I)       Site Width          :   560  (dbu)
[12/26 19:41:14     87s] (I)       Row Height          :  5600  (dbu)
[12/26 19:41:14     87s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:41:14     87s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:41:14     87s] (I)       grid                :   199   199     4
[12/26 19:41:14     87s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:41:14     87s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:41:14     87s] (I)       Default wire width  :   230   280   280   440
[12/26 19:41:14     87s] (I)       Default wire space  :   230   280   280   460
[12/26 19:41:14     87s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:41:14     87s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:41:14     87s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:41:14     87s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:41:14     87s] (I)       Num of masks        :     1     1     1     1
[12/26 19:41:14     87s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:41:14     87s] (I)       --------------------------------------------------------
[12/26 19:41:14     87s] 
[12/26 19:41:14     87s] [NR-eGR] ============ Routing rule table ============
[12/26 19:41:14     87s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:41:14     87s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:41:14     87s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:41:14     87s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:41:14     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:41:14     87s] [NR-eGR] ========================================
[12/26 19:41:14     87s] [NR-eGR] 
[12/26 19:41:14     87s] (I)       After initializing earlyGlobalRoute syMemory usage = 1087.1 MB
[12/26 19:41:14     87s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:41:14     87s] (I)       ============= Initialization =============
[12/26 19:41:14     87s] (I)       totalPins=1843  totalGlobalPin=1755 (95.23%)
[12/26 19:41:14     87s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:41:14     87s] [NR-eGR] Layer group 1: route 621 net(s) in layer range [2, 4]
[12/26 19:41:14     87s] (I)       ============  Phase 1a Route ============
[12/26 19:41:14     87s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:41:14     87s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:41:14     87s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:41:14     87s] (I)       
[12/26 19:41:14     87s] (I)       ============  Phase 1b Route ============
[12/26 19:41:14     87s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:41:14     87s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:41:14     87s] (I)       
[12/26 19:41:14     87s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830640e+04um
[12/26 19:41:14     87s] (I)       ============  Phase 1c Route ============
[12/26 19:41:14     87s] (I)       Level2 Grid: 40 x 40
[12/26 19:41:14     87s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:41:14     87s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:41:14     87s] (I)       
[12/26 19:41:14     87s] (I)       ============  Phase 1d Route ============
[12/26 19:41:14     87s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:41:14     87s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:41:14     87s] (I)       
[12/26 19:41:14     87s] (I)       ============  Phase 1e Route ============
[12/26 19:41:14     87s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:41:14     87s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:41:14     87s] (I)       
[12/26 19:41:14     87s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830640e+04um
[12/26 19:41:14     87s] [NR-eGR] 
[12/26 19:41:14     87s] (I)       ============  Phase 1l Route ============
[12/26 19:41:14     87s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:41:14     87s] (I)       
[12/26 19:41:14     87s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:41:14     87s] [NR-eGR]                OverCon            
[12/26 19:41:14     87s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:41:14     87s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:41:14     87s] [NR-eGR] ------------------------------------
[12/26 19:41:14     87s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:41:14     87s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:41:14     87s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:41:14     87s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:41:14     87s] [NR-eGR] ------------------------------------
[12/26 19:41:14     87s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:41:14     87s] [NR-eGR] 
[12/26 19:41:14     87s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/26 19:41:14     87s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:41:14     87s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:41:14     87s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:41:14     87s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1087.1M
[12/26 19:41:14     87s] [hotspot] +------------+---------------+---------------+
[12/26 19:41:14     87s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:41:14     87s] [hotspot] +------------+---------------+---------------+
[12/26 19:41:14     87s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:41:14     87s] [hotspot] +------------+---------------+---------------+
[12/26 19:41:14     87s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:41:14     87s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:41:14     87s] Skipped repairing congestion.
[12/26 19:41:14     87s] Starting Early Global Route wiring: mem = 1087.1M
[12/26 19:41:14     87s] (I)       ============= track Assignment ============
[12/26 19:41:14     87s] (I)       extract Global 3D Wires
[12/26 19:41:14     87s] (I)       Extract Global WL : time=0.00
[12/26 19:41:14     87s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:41:14     87s] (I)       Initialization real time=0.00 seconds
[12/26 19:41:14     87s] (I)       Run Multi-thread track assignment
[12/26 19:41:14     87s] (I)       merging nets...
[12/26 19:41:14     87s] (I)       merging nets done
[12/26 19:41:14     87s] (I)       Kernel real time=0.00 seconds
[12/26 19:41:14     87s] (I)       End Greedy Track Assignment
[12/26 19:41:14     87s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:41:14     87s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1774
[12/26 19:41:14     87s] [NR-eGR] Layer2(M2)(V) length: 1.099667e+04um, number of vias: 2409
[12/26 19:41:14     87s] [NR-eGR] Layer3(M3)(H) length: 7.906120e+03um, number of vias: 20
[12/26 19:41:14     87s] [NR-eGR] Layer4(TOP_M)(V) length: 2.128000e+01um, number of vias: 0
[12/26 19:41:14     87s] [NR-eGR] Total length: 1.892407e+04um, number of vias: 4203
[12/26 19:41:14     87s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:41:14     87s] [NR-eGR] Total clock nets wire length: 9.911500e+02um 
[12/26 19:41:14     87s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:41:14     87s] Early Global Route wiring runtime: 0.01 seconds, mem = 1087.1M
[12/26 19:41:14     87s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/26 19:41:14     87s] <CMD> um::enable_metric
[12/26 19:41:14     87s] <CMD> um::enable_metric
[12/26 19:41:14     87s] <CMD> um::enable_metric
[12/26 19:41:14     87s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/26 19:41:14     87s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:41:14     87s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:41:14     87s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:41:14     87s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:41:14     87s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:14     87s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:41:14     87s] *** Finishing placeDesign default flow ***
[12/26 19:41:14     87s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:41:14     87s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:14     87s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/26 19:41:14     87s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/26 19:41:14     87s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 0, mem = 1087.1M **
[12/26 19:41:14     87s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:41:14     87s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:41:14     87s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:41:14     87s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:41:14     87s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:41:15     87s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:15     87s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:41:15     87s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:41:15     87s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:41:15     87s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:41:15     87s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:41:15     87s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:15     87s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:15     87s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:41:15     87s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:41:15     87s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:15     87s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:41:15     87s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:41:15     87s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:15     87s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:15     87s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:15     87s] <CMD> getPlaceMode -doRPlace -quiet
[12/26 19:41:15     87s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/26 19:41:15     87s] <CMD> remove_rf_constraint
[12/26 19:41:15     87s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:41:15     87s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:41:15     87s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:41:15     87s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:41:15     87s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:41:15     87s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:41:15     87s] <CMD> report_message -end_cmd
[12/26 19:41:15     87s] 
[12/26 19:41:15     87s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:41:15     87s] Severity  ID               Count  Summary                                  
[12/26 19:41:15     87s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/26 19:41:15     87s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:41:15     87s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/26 19:41:15     87s] WARNING   TA-146               2  A combinational timing loop(s) was found...
[12/26 19:41:15     87s] *** Message Summary: 5 warning(s), 0 error(s)
[12/26 19:41:15     87s] 
[12/26 19:41:15     87s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:41:15     87s] <CMD> um::pop_snapshot_stack
[12/26 19:41:15     87s] <CMD> um::create_snapshot -name place_design
[12/26 19:41:15     87s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:15     87s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:17     87s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:17     87s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:17     87s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:17     87s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:18     87s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:18     87s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:19     87s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:20     87s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:20     87s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:47     91s] <CMD> setPlaceMode -fp false
[12/26 19:41:47     91s] <CMD> report_message -start_cmd
[12/26 19:41:47     91s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:41:47     91s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:41:47     91s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:41:47     91s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:41:47     91s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:41:47     91s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:41:47     91s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:41:47     91s] <CMD> um::push_snapshot_stack
[12/26 19:41:47     91s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:41:47     91s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:41:47     91s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:41:47     91s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:47     91s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:41:47     91s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:41:47     91s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:41:47     91s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:41:47     91s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:41:47     91s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:41:47     91s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:41:47     91s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:41:47     91s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:41:47     91s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:41:47     91s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:41:47     91s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:41:47     91s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -powerDriven -quiet
[12/26 19:41:47     91s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:41:47     91s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:41:47     91s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:41:47     91s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:41:47     91s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:41:47     91s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:41:47     91s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:47     91s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:41:47     91s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:47     91s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:41:47     91s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:41:47     91s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:41:47     91s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:41:47     91s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:41:47     91s] <CMD> setPlaceMode -quiet -clusterMode false
[12/26 19:41:47     91s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:41:47     91s] *** Starting placeDesign concurrent flow ***
[12/26 19:41:47     91s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:41:47     91s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:41:47     91s] **INFO: Enable pre-place timing setting for timing analysis
[12/26 19:41:47     91s] Set Using Default Delay Limit as 101.
[12/26 19:41:47     91s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/26 19:41:47     91s] <CMD> set delaycal_use_default_delay_limit 101
[12/26 19:41:47     91s] Set Default Net Delay as 0 ps.
[12/26 19:41:47     91s] <CMD> set delaycal_default_net_delay 0
[12/26 19:41:47     91s] Set Default Net Load as 0 pF. 
[12/26 19:41:47     91s] <CMD> set delaycal_default_net_load 0
[12/26 19:41:47     91s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:41:47     91s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/26 19:41:47     91s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/26 19:41:47     91s] <CMD> getAnalysisMode -checkType -quiet
[12/26 19:41:47     91s] <CMD> buildTimingGraph
[12/26 19:41:47     91s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:41:47     91s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:41:47     91s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/26 19:41:47     91s] **INFO: Analyzing IO path groups for slack adjustment
[12/26 19:41:47     91s] <CMD> get_global timing_enable_path_group_priority
[12/26 19:41:47     91s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/26 19:41:47     91s] <CMD> set_global timing_enable_path_group_priority false
[12/26 19:41:47     91s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/26 19:41:47     91s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:41:47     91s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:47     91s] <CMD> group_path -name in2reg_tmp.31578 -from {0x7c 0x7f} -to 0x80 -ignore_source_of_trigger_arc
[12/26 19:41:47     91s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:41:47     91s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:47     91s] <CMD> group_path -name in2out_tmp.31578 -from {0x83 0x86} -to 0x87 -ignore_source_of_trigger_arc
[12/26 19:41:47     91s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:47     91s] <CMD> group_path -name reg2reg_tmp.31578 -from 0x89 -to 0x8a
[12/26 19:41:47     91s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:47     91s] <CMD> group_path -name reg2out_tmp.31578 -from 0x8d -to 0x8e
[12/26 19:41:47     91s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:41:47     91s] <CMD> setPathGroupOptions reg2reg_tmp.31578 -effortLevel high
[12/26 19:41:47     91s] Effort level <high> specified for reg2reg_tmp.31578 path_group
[12/26 19:41:47     91s] #################################################################################
[12/26 19:41:47     91s] # Design Stage: PreRoute
[12/26 19:41:47     91s] # Design Name: uart_top
[12/26 19:41:47     91s] # Design Mode: 90nm
[12/26 19:41:47     91s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:41:47     91s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:41:47     91s] # Signoff Settings: SI Off 
[12/26 19:41:47     91s] #################################################################################
[12/26 19:41:47     91s] Calculate delays in BcWc mode...
[12/26 19:41:47     91s] Topological Sorting (REAL = 0:00:00.0, MEM = 1098.8M, InitMEM = 1098.8M)
[12/26 19:41:47     91s] Start delay calculation (fullDC) (1 T). (MEM=1098.82)
[12/26 19:41:47     91s] Updating RC grid for preRoute extraction ...
[12/26 19:41:47     91s] Initializing multi-corner resistance tables ...
[12/26 19:41:47     91s] End AAE Lib Interpolated Model. (MEM=1114.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:41:47     91s] Total number of fetched objects 781
[12/26 19:41:47     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:41:47     91s] End delay calculation. (MEM=1179.73 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 19:41:47     91s] End delay calculation (fullDC). (MEM=1179.73 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:41:47     91s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1179.7M) ***
[12/26 19:41:47     91s] <CMD> reset_path_group -name reg2out_tmp.31578
[12/26 19:41:47     91s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:47     91s] <CMD> reset_path_group -name in2reg_tmp.31578
[12/26 19:41:47     91s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:47     91s] <CMD> reset_path_group -name in2out_tmp.31578
[12/26 19:41:47     91s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:47     91s] <CMD> reset_path_group -name reg2reg_tmp.31578
[12/26 19:41:47     91s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:41:47     91s] **INFO: Disable pre-place timing setting for timing analysis
[12/26 19:41:47     91s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/26 19:41:47     91s] Set Using Default Delay Limit as 1000.
[12/26 19:41:47     91s] <CMD> set delaycal_use_default_delay_limit 1000
[12/26 19:41:47     91s] Set Default Net Delay as 1000 ps.
[12/26 19:41:47     91s] <CMD> set delaycal_default_net_delay 1000ps
[12/26 19:41:47     91s] Set Default Net Load as 0.5 pF. 
[12/26 19:41:47     91s] <CMD> set delaycal_default_net_load 0.5pf
[12/26 19:41:47     91s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:41:47     91s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:47     91s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:47     91s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:41:48     91s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/26 19:41:48     91s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/26 19:41:48     91s] <CMD> getPlaceMode -user -useNP
[12/26 19:41:48     91s] <CMD> getPlaceMode -useNP -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -user -WLHigheffort
[12/26 19:41:48     91s] <CMD> getPlaceMode -WLHigheffort -quiet
[12/26 19:41:48     91s] <CMD> setPlaceMode -useNP 1 -WLHigheffort 0
[12/26 19:41:48     91s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:41:48     91s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:41:48     91s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:41:48     91s] *** Starting "NanoPlace(TM) placement v#10 (mem=1165.6M)" ...
[12/26 19:41:48     91s] <CMD> setDelayCalMode -engine feDc
[12/26 19:41:48     91s] No user setting net weight.
[12/26 19:41:48     91s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/26 19:41:48     91s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:41:48     91s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:41:48     91s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:41:48     91s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:41:48     91s] Core basic site is CoreSite
[12/26 19:41:48     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:41:48     91s] Mark StBox On SiteArr starts
[12/26 19:41:48     91s] Mark StBox On SiteArr ends
[12/26 19:41:48     91s] Apply auto density screen in pre-place stage.
[12/26 19:41:48     91s] Auto density screen increases utilization from 0.053 to 0.053
[12/26 19:41:48     91s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1165.6M
[12/26 19:41:48     91s] Average module density = 0.053.
[12/26 19:41:48     91s] Density for the design = 0.053.
[12/26 19:41:48     91s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:41:48     91s] Pin Density = 0.01733.
[12/26 19:41:48     91s]             = total # of pins 1814 / total area 104652.
[12/26 19:41:48     91s] Initial padding reaches pin density 0.464 for top
[12/26 19:41:48     91s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:41:48     91s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:41:48     91s] === lastAutoLevel = 8 
[12/26 19:41:48     91s] [adp] 0:1:0:1
[12/26 19:41:48     91s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:41:48     91s] Iteration  1: Total net bbox = 1.665e+04 (7.50e+03 9.15e+03)
[12/26 19:41:48     91s]               Est.  stn bbox = 2.002e+04 (9.38e+03 1.06e+04)
[12/26 19:41:48     91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1165.6M
[12/26 19:41:48     91s] Iteration  8: Total net bbox = 1.533e+04 (6.69e+03 8.64e+03)
[12/26 19:41:48     91s]               Est.  stn bbox = 1.863e+04 (8.54e+03 1.01e+04)
[12/26 19:41:48     91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:41:48     91s] Iteration  9: Total net bbox = 1.520e+04 (6.53e+03 8.67e+03)
[12/26 19:41:48     91s]               Est.  stn bbox = 1.847e+04 (8.35e+03 1.01e+04)
[12/26 19:41:48     91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:41:48     91s] Iteration 10: Total net bbox = 1.640e+04 (7.27e+03 9.13e+03)
[12/26 19:41:48     91s]               Est.  stn bbox = 1.971e+04 (9.12e+03 1.06e+04)
[12/26 19:41:48     91s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1087.5M
[12/26 19:41:48     91s] Iteration 11: Total net bbox = 1.702e+04 (7.83e+03 9.18e+03)
[12/26 19:41:48     91s]               Est.  stn bbox = 2.034e+04 (9.69e+03 1.07e+04)
[12/26 19:41:48     91s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1087.5M
[12/26 19:41:48     91s] Iteration 12: Total net bbox = 1.702e+04 (7.83e+03 9.18e+03)
[12/26 19:41:48     91s]               Est.  stn bbox = 2.034e+04 (9.69e+03 1.07e+04)
[12/26 19:41:48     91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:41:48     91s] *** cost = 1.702e+04 (7.83e+03 9.18e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
[12/26 19:41:48     91s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[12/26 19:41:48     91s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
[12/26 19:41:48     91s] <CMD> scanReorder
[12/26 19:41:48     91s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/26 19:41:48     91s] Type 'man IMPSP-9025' for more detail.
[12/26 19:41:48     91s] #spOpts: mergeVia=F 
[12/26 19:41:48     91s] Core basic site is CoreSite
[12/26 19:41:48     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:41:48     91s] Mark StBox On SiteArr starts
[12/26 19:41:48     91s] Mark StBox On SiteArr ends
[12/26 19:41:48     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1087.5MB).
[12/26 19:41:48     91s] *** Starting refinePlace (0:01:31 mem=1087.5M) ***
[12/26 19:41:48     91s] Total net bbox length = 1.702e+04 (7.841e+03 9.183e+03) (ext = 5.338e+03)
[12/26 19:41:48     91s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:41:48     91s] Starting refinePlace ...
[12/26 19:41:48     91s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:41:48     91s] Density distribution unevenness ratio = 74.319%
[12/26 19:41:48     91s]   Spread Effort: high, standalone mode, useDDP on.
[12/26 19:41:48     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1087.5MB) @(0:01:31 - 0:01:31).
[12/26 19:41:48     91s] Move report: preRPlace moves 489 insts, mean move: 1.56 um, max move: 3.63 um
[12/26 19:41:48     91s] 	Max move on inst (rtx/g3238__1786): (764.04, 563.91) --> (762.96, 561.36)
[12/26 19:41:48     91s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: an02d1
[12/26 19:41:48     91s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:41:48     91s] Placement tweakage begins.
[12/26 19:41:48     91s] wire length = 2.034e+04
[12/26 19:41:48     91s] wire length = 1.908e+04
[12/26 19:41:48     91s] Placement tweakage ends.
[12/26 19:41:48     91s] Move report: tweak moves 26 insts, mean move: 6.22 um, max move: 9.52 um
[12/26 19:41:48     91s] 	Max move on inst (rtx/g3236__7118): (776.40, 566.96) --> (766.88, 566.96)
[12/26 19:41:48     91s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:41:48     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1087.5MB) @(0:01:31 - 0:01:31).
[12/26 19:41:48     91s] Move report: Detail placement moves 489 insts, mean move: 1.89 um, max move: 11.89 um
[12/26 19:41:48     91s] 	Max move on inst (rtx/g3236__7118): (776.34, 569.40) --> (766.88, 566.96)
[12/26 19:41:48     91s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1087.5MB
[12/26 19:41:48     91s] Statistics of distance of Instance movement in refine placement:
[12/26 19:41:48     91s]   maximum (X+Y) =        11.89 um
[12/26 19:41:48     91s]   inst (rtx/g3236__7118) with max move: (776.338, 569.396) -> (766.88, 566.96)
[12/26 19:41:48     91s]   mean    (X+Y) =         1.89 um
[12/26 19:41:48     91s] Total instances flipped for WireLenOpt: 24
[12/26 19:41:48     91s] Summary Report:
[12/26 19:41:48     91s] Instances move: 489 (out of 489 movable)
[12/26 19:41:48     91s] Instances flipped: 0
[12/26 19:41:48     91s] Mean displacement: 1.89 um
[12/26 19:41:48     91s] Max displacement: 11.89 um (Instance: rtx/g3236__7118) (776.338, 569.396) -> (766.88, 566.96)
[12/26 19:41:48     91s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: an02d1
[12/26 19:41:48     91s] Total instances moved : 489
[12/26 19:41:48     91s] Total net bbox length = 1.600e+04 (6.664e+03 9.333e+03) (ext = 5.323e+03)
[12/26 19:41:48     91s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1087.5MB
[12/26 19:41:48     91s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1087.5MB) @(0:01:31 - 0:01:31).
[12/26 19:41:48     91s] *** Finished refinePlace (0:01:31 mem=1087.5M) ***
[12/26 19:41:48     91s] *** End of Placement (cpu=0:00:00.2, real=0:00:00.0, mem=1087.5M) ***
[12/26 19:41:48     91s] #spOpts: mergeVia=F 
[12/26 19:41:48     91s] Core basic site is CoreSite
[12/26 19:41:48     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:41:48     91s] Mark StBox On SiteArr starts
[12/26 19:41:48     91s] Mark StBox On SiteArr ends
[12/26 19:41:48     91s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:41:48     91s] Density distribution unevenness ratio = 74.319%
[12/26 19:41:48     91s] <CMD> setDelayCalMode -engine aae
[12/26 19:41:48     91s] <CMD> setPlaceMode -reset -useNP
[12/26 19:41:48     91s] <CMD> setPlaceMode -reset -WLHigheffort
[12/26 19:41:48     91s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:41:48     91s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:48     91s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:41:48     91s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:41:48     91s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:41:48     91s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:41:48     91s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:41:48     91s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:41:48     91s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:41:48     91s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:41:48     91s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:41:48     91s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:41:48     91s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:41:48     91s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/26 19:41:48     91s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/26 19:41:48     91s] <CMD> um::enable_metric
[12/26 19:41:48     91s] <CMD> congRepair
[12/26 19:41:48     91s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:41:48     91s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:41:48     91s] Starting congestion repair ...
[12/26 19:41:48     91s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/26 19:41:48     91s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:41:48     91s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:41:48     91s] Starting Early Global Route congestion estimation: mem = 1087.5M
[12/26 19:41:48     91s] (I)       Reading DB...
[12/26 19:41:48     91s] (I)       before initializing RouteDB syMemory usage = 1087.5 MB
[12/26 19:41:48     91s] (I)       congestionReportName   : 
[12/26 19:41:48     91s] (I)       layerRangeFor2DCongestion : 
[12/26 19:41:48     91s] (I)       buildTerm2TermWires    : 1
[12/26 19:41:48     91s] (I)       doTrackAssignment      : 1
[12/26 19:41:48     91s] (I)       dumpBookshelfFiles     : 0
[12/26 19:41:48     91s] (I)       numThreads             : 1
[12/26 19:41:48     91s] (I)       bufferingAwareRouting  : false
[12/26 19:41:48     91s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:41:48     91s] (I)       honorPin               : false
[12/26 19:41:48     91s] (I)       honorPinGuide          : true
[12/26 19:41:48     91s] (I)       honorPartition         : false
[12/26 19:41:48     91s] (I)       allowPartitionCrossover: false
[12/26 19:41:48     91s] (I)       honorSingleEntry       : true
[12/26 19:41:48     91s] (I)       honorSingleEntryStrong : true
[12/26 19:41:48     91s] (I)       handleViaSpacingRule   : false
[12/26 19:41:48     91s] (I)       handleEolSpacingRule   : false
[12/26 19:41:48     91s] (I)       PDConstraint           : none
[12/26 19:41:48     91s] (I)       expBetterNDRHandling   : false
[12/26 19:41:48     91s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:41:48     91s] (I)       routingEffortLevel     : 3
[12/26 19:41:48     91s] (I)       effortLevel            : standard
[12/26 19:41:48     91s] [NR-eGR] minRouteLayer          : 2
[12/26 19:41:48     91s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:41:48     91s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:41:48     91s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:41:48     91s] (I)       numRowsPerGCell        : 1
[12/26 19:41:48     91s] (I)       speedUpLargeDesign     : 0
[12/26 19:41:48     91s] (I)       multiThreadingTA       : 1
[12/26 19:41:48     91s] (I)       blkAwareLayerSwitching : 1
[12/26 19:41:48     91s] (I)       optimizationMode       : false
[12/26 19:41:48     91s] (I)       routeSecondPG          : false
[12/26 19:41:48     91s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:41:48     91s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:41:48     91s] (I)       punchThroughDistance   : 500.00
[12/26 19:41:48     91s] (I)       scenicBound            : 1.15
[12/26 19:41:48     91s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:41:48     91s] (I)       source-to-sink ratio   : 0.00
[12/26 19:41:48     91s] (I)       targetCongestionRatioH : 1.00
[12/26 19:41:48     91s] (I)       targetCongestionRatioV : 1.00
[12/26 19:41:48     91s] (I)       layerCongestionRatio   : 0.70
[12/26 19:41:48     91s] (I)       m1CongestionRatio      : 0.10
[12/26 19:41:48     91s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:41:48     91s] (I)       localRouteEffort       : 1.00
[12/26 19:41:48     91s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:41:48     91s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:41:48     91s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:41:48     91s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:41:48     91s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:41:48     91s] (I)       routeVias              : 
[12/26 19:41:48     91s] (I)       readTROption           : true
[12/26 19:41:48     91s] (I)       extraSpacingFactor     : 1.00
[12/26 19:41:48     91s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:41:48     91s] (I)       routeSelectedNetsOnly  : false
[12/26 19:41:48     91s] (I)       clkNetUseMaxDemand     : false
[12/26 19:41:48     91s] (I)       extraDemandForClocks   : 0
[12/26 19:41:48     91s] (I)       steinerRemoveLayers    : false
[12/26 19:41:48     91s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:41:48     91s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:41:48     91s] (I)       similarTopologyRoutingFast : false
[12/26 19:41:48     91s] (I)       spanningTreeRefinement : false
[12/26 19:41:48     91s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:41:48     91s] (I)       starting read tracks
[12/26 19:41:48     91s] (I)       build grid graph
[12/26 19:41:48     91s] (I)       build grid graph start
[12/26 19:41:48     91s] [NR-eGR] Layer1 has no routable track
[12/26 19:41:48     91s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:41:48     91s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:41:48     91s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:41:48     91s] (I)       build grid graph end
[12/26 19:41:48     91s] (I)       numViaLayers=4
[12/26 19:41:48     91s] (I)       Reading via V2 for layer: 0 
[12/26 19:41:48     91s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:41:48     91s] (I)       Reading via VL for layer: 2 
[12/26 19:41:48     91s] (I)       end build via table
[12/26 19:41:48     91s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:41:48     91s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:41:48     91s] (I)       readDataFromPlaceDB
[12/26 19:41:48     91s] (I)       Read net information..
[12/26 19:41:48     91s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:41:48     91s] (I)       Read testcase time = 0.000 seconds
[12/26 19:41:48     91s] 
[12/26 19:41:48     91s] (I)       read default dcut vias
[12/26 19:41:48     91s] (I)       Reading via V2 for layer: 0 
[12/26 19:41:48     91s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:41:48     91s] (I)       Reading via VL for layer: 2 
[12/26 19:41:48     91s] (I)       build grid graph start
[12/26 19:41:48     91s] (I)       build grid graph end
[12/26 19:41:48     91s] (I)       Model blockage into capacity
[12/26 19:41:48     91s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:41:48     91s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:41:48     91s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:41:48     91s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:41:48     91s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:41:48     91s] (I)       Modeling time = 0.010 seconds
[12/26 19:41:48     91s] 
[12/26 19:41:48     91s] (I)       Number of ignored nets = 0
[12/26 19:41:48     91s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:41:48     91s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:41:48     91s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:41:48     91s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:41:48     91s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:41:48     91s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:41:48     91s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:41:48     91s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:41:48     91s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:41:48     91s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:41:48     91s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1087.5 MB
[12/26 19:41:48     91s] (I)       Ndr track 0 does not exist
[12/26 19:41:48     91s] (I)       Layer1  viaCost=300.00
[12/26 19:41:48     91s] (I)       Layer2  viaCost=100.00
[12/26 19:41:48     91s] (I)       Layer3  viaCost=200.00
[12/26 19:41:48     91s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:41:48     91s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:41:48     91s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:41:48     91s] (I)       Site Width          :   560  (dbu)
[12/26 19:41:48     91s] (I)       Row Height          :  5600  (dbu)
[12/26 19:41:48     91s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:41:48     91s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:41:48     91s] (I)       grid                :   199   199     4
[12/26 19:41:48     91s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:41:48     91s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:41:48     91s] (I)       Default wire width  :   230   280   280   440
[12/26 19:41:48     91s] (I)       Default wire space  :   230   280   280   460
[12/26 19:41:48     91s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:41:48     91s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:41:48     91s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:41:48     91s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:41:48     91s] (I)       Num of masks        :     1     1     1     1
[12/26 19:41:48     91s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:41:48     91s] (I)       --------------------------------------------------------
[12/26 19:41:48     91s] 
[12/26 19:41:48     91s] [NR-eGR] ============ Routing rule table ============
[12/26 19:41:48     91s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:41:48     91s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:41:48     91s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:41:48     91s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:41:48     91s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:41:48     91s] [NR-eGR] ========================================
[12/26 19:41:48     91s] [NR-eGR] 
[12/26 19:41:48     91s] (I)       After initializing earlyGlobalRoute syMemory usage = 1087.5 MB
[12/26 19:41:48     91s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:41:48     91s] (I)       ============= Initialization =============
[12/26 19:41:48     91s] (I)       totalPins=1843  totalGlobalPin=1739 (94.36%)
[12/26 19:41:48     91s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:41:48     91s] [NR-eGR] Layer group 1: route 621 net(s) in layer range [2, 4]
[12/26 19:41:48     91s] (I)       ============  Phase 1a Route ============
[12/26 19:41:48     91s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:41:48     91s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:41:48     91s] (I)       Usage: 3298 = (1395 H, 1903 V) = (1.22% H, 1.13% V) = (7.812e+03um H, 1.066e+04um V)
[12/26 19:41:48     91s] (I)       
[12/26 19:41:48     91s] (I)       ============  Phase 1b Route ============
[12/26 19:41:48     91s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:41:48     91s] (I)       Usage: 3298 = (1395 H, 1903 V) = (1.22% H, 1.13% V) = (7.812e+03um H, 1.066e+04um V)
[12/26 19:41:48     91s] (I)       
[12/26 19:41:48     91s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.846880e+04um
[12/26 19:41:48     91s] (I)       ============  Phase 1c Route ============
[12/26 19:41:48     91s] (I)       Level2 Grid: 40 x 40
[12/26 19:41:48     91s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:41:48     91s] (I)       Usage: 3298 = (1395 H, 1903 V) = (1.22% H, 1.13% V) = (7.812e+03um H, 1.066e+04um V)
[12/26 19:41:48     91s] (I)       
[12/26 19:41:48     91s] (I)       ============  Phase 1d Route ============
[12/26 19:41:48     91s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:41:48     91s] (I)       Usage: 3298 = (1395 H, 1903 V) = (1.22% H, 1.13% V) = (7.812e+03um H, 1.066e+04um V)
[12/26 19:41:48     91s] (I)       
[12/26 19:41:48     91s] (I)       ============  Phase 1e Route ============
[12/26 19:41:48     91s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:41:48     91s] (I)       Usage: 3298 = (1395 H, 1903 V) = (1.22% H, 1.13% V) = (7.812e+03um H, 1.066e+04um V)
[12/26 19:41:48     91s] (I)       
[12/26 19:41:48     91s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.846880e+04um
[12/26 19:41:48     91s] [NR-eGR] 
[12/26 19:41:48     91s] (I)       ============  Phase 1l Route ============
[12/26 19:41:48     91s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:41:48     91s] (I)       
[12/26 19:41:48     91s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:41:48     91s] [NR-eGR]                OverCon            
[12/26 19:41:48     91s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:41:48     91s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:41:48     91s] [NR-eGR] ------------------------------------
[12/26 19:41:48     91s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:41:48     91s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:41:48     91s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:41:48     91s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:41:48     91s] [NR-eGR] ------------------------------------
[12/26 19:41:48     91s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:41:48     91s] [NR-eGR] 
[12/26 19:41:48     91s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/26 19:41:48     91s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:41:48     91s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:41:48     91s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:41:48     91s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1087.5M
[12/26 19:41:48     91s] [hotspot] +------------+---------------+---------------+
[12/26 19:41:48     91s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:41:48     91s] [hotspot] +------------+---------------+---------------+
[12/26 19:41:48     91s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:41:48     91s] [hotspot] +------------+---------------+---------------+
[12/26 19:41:48     91s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:41:48     91s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:41:48     91s] Skipped repairing congestion.
[12/26 19:41:48     91s] Starting Early Global Route wiring: mem = 1087.5M
[12/26 19:41:48     91s] (I)       ============= track Assignment ============
[12/26 19:41:48     91s] (I)       extract Global 3D Wires
[12/26 19:41:48     91s] (I)       Extract Global WL : time=0.00
[12/26 19:41:48     91s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:41:48     91s] (I)       Initialization real time=0.00 seconds
[12/26 19:41:48     91s] (I)       Run Multi-thread track assignment
[12/26 19:41:48     91s] (I)       merging nets...
[12/26 19:41:48     91s] (I)       merging nets done
[12/26 19:41:48     91s] (I)       Kernel real time=0.00 seconds
[12/26 19:41:48     91s] (I)       End Greedy Track Assignment
[12/26 19:41:48     91s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:41:48     91s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1774
[12/26 19:41:48     91s] [NR-eGR] Layer2(M2)(V) length: 1.096083e+04um, number of vias: 2399
[12/26 19:41:48     91s] [NR-eGR] Layer3(M3)(H) length: 7.992810e+03um, number of vias: 26
[12/26 19:41:48     91s] [NR-eGR] Layer4(TOP_M)(V) length: 2.408000e+01um, number of vias: 0
[12/26 19:41:48     91s] [NR-eGR] Total length: 1.897772e+04um, number of vias: 4199
[12/26 19:41:48     91s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:41:48     91s] [NR-eGR] Total clock nets wire length: 9.676300e+02um 
[12/26 19:41:48     91s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:41:48     91s] Early Global Route wiring runtime: 0.00 seconds, mem = 1087.5M
[12/26 19:41:48     91s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/26 19:41:48     91s] <CMD> um::enable_metric
[12/26 19:41:48     91s] <CMD> um::enable_metric
[12/26 19:41:48     91s] <CMD> um::enable_metric
[12/26 19:41:48     91s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/26 19:41:48     91s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:41:48     91s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:41:48     91s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:41:48     91s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:48     91s] *** Finishing placeDesign concurrent flow ***
[12/26 19:41:48     91s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1087.5M **
[12/26 19:41:48     91s] <CMD> setPlaceMode -quiet -clusterMode auto
[12/26 19:41:48     91s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:41:48     91s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:41:48     91s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:41:48     91s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:41:48     91s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:41:48     91s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:48     91s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:41:48     91s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:41:48     91s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:41:48     91s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:41:48     91s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:48     91s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:41:48     91s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:41:48     91s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:48     91s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:41:48     91s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:48     91s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -doRPlace -quiet
[12/26 19:41:48     91s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/26 19:41:48     91s] <CMD> remove_rf_constraint
[12/26 19:41:48     91s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:41:48     91s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:41:48     91s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:41:48     91s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:41:48     91s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:41:48     91s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:41:48     91s] <CMD> report_message -end_cmd
[12/26 19:41:48     91s] 
[12/26 19:41:48     91s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:41:48     91s] Severity  ID               Count  Summary                                  
[12/26 19:41:48     91s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/26 19:41:48     91s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:41:48     91s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/26 19:41:48     91s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:41:48     91s] *** Message Summary: 4 warning(s), 0 error(s)
[12/26 19:41:48     91s] 
[12/26 19:41:48     91s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:41:48     91s] <CMD> um::pop_snapshot_stack
[12/26 19:41:48     91s] <CMD> um::create_snapshot -name place_design
[12/26 19:41:48     91s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:50     91s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:52     91s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:52     91s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:53     92s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:53     92s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:54     92s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:54     92s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:56     92s] <CMD> setPlaceMode -fp true
[12/26 19:41:56     92s] <CMD> report_message -start_cmd
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:41:56     92s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:41:56     92s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:41:56     92s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:41:56     92s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:41:56     92s] <CMD> um::push_snapshot_stack
[12/26 19:41:56     92s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:41:56     92s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:41:56     92s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:41:56     92s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:56     92s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:41:56     92s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:41:56     92s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:41:56     92s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:41:56     92s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:41:56     92s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:41:56     92s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:41:56     92s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:41:56     92s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:41:56     92s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:41:56     92s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:41:56     92s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:41:56     92s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:56     92s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:41:56     92s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:41:56     92s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:41:56     92s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:41:56     92s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:41:56     92s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:56     92s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:41:56     92s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:56     92s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:41:56     92s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:41:56     92s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:41:56     92s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:41:56     92s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:41:56     92s] *** Starting placeDesign default flow ***
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:41:56     92s] <CMD> deleteBufferTree -decloneInv
[12/26 19:41:56     92s] *** Start deleteBufferTree ***
[12/26 19:41:56     92s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:41:56     92s] Info: Detect buffers to remove automatically.
[12/26 19:41:56     92s] Analyzing netlist ...
[12/26 19:41:56     92s] Updating netlist
[12/26 19:41:56     92s] 
[12/26 19:41:56     92s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:41:56     92s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:56     92s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:41:56     92s] Enhanced MH flow has been turned off for floorplan mode.
[12/26 19:41:56     92s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:41:56     92s] *** Starting "NanoPlace(TM) placement v#10 (mem=1100.3M)" ...
[12/26 19:41:56     92s] <CMD> setDelayCalMode -engine feDc
[12/26 19:41:56     92s] No user setting net weight.
[12/26 19:41:56     92s] Options: clkGateAware pinGuide congEffort=low gpeffort=fp 
[12/26 19:41:56     92s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:41:56     92s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:41:56     92s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:41:56     92s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:41:56     92s] Core basic site is CoreSite
[12/26 19:41:56     92s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:41:56     92s] Mark StBox On SiteArr starts
[12/26 19:41:56     92s] Mark StBox On SiteArr ends
[12/26 19:41:56     92s] Average module density = 0.053.
[12/26 19:41:56     92s] Density for the design = 0.053.
[12/26 19:41:56     92s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:41:56     92s] Pin Density = 0.01733.
[12/26 19:41:56     92s]             = total # of pins 1814 / total area 104652.
[12/26 19:41:56     92s] Initial padding reaches pin density 0.464 for top
[12/26 19:41:56     92s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:41:56     92s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:41:56     92s] === lastAutoLevel = 8 
[12/26 19:41:56     92s] [adp] 0:1:0:1
[12/26 19:41:56     92s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:41:56     92s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] Iteration  3: Total net bbox = 1.075e+04 (4.12e+03 6.63e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.441e+04 (5.86e+03 8.54e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] Iteration  4: Total net bbox = 1.036e+04 (4.01e+03 6.35e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.391e+04 (5.76e+03 8.15e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] Iteration  5: Total net bbox = 9.624e+03 (3.76e+03 5.87e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.286e+04 (5.46e+03 7.40e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] Iteration  6: Total net bbox = 9.004e+03 (3.46e+03 5.55e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.195e+04 (5.10e+03 6.85e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] Iteration  7: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] Iteration  8: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] Iteration  9: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] Iteration 10: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] Iteration 11: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:41:56     92s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:41:56     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.0M
[12/26 19:41:56     92s] *** cost = 1.344e+04 (6.23e+03 7.21e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
[12/26 19:41:56     92s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[12/26 19:41:56     92s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
[12/26 19:41:56     92s] *** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1088.0M) ***
[12/26 19:41:56     92s] <CMD> setDelayCalMode -engine aae
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:41:56     92s] <CMD> get_ccopt_clock_trees *
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:41:56     92s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:56     92s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:41:56     92s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -nrgrAware -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:41:56     92s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:41:56     92s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:41:56     92s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:41:56     92s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:41:56     92s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:41:56     92s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:56     92s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:41:56     92s] *** Finishing placeDesign default flow ***
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:56     92s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1088.0M **
[12/26 19:41:56     92s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:41:56     92s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:41:56     92s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:41:56     92s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:41:56     92s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:56     92s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:41:56     92s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:41:56     92s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:41:56     92s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:41:56     92s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:56     92s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:41:56     92s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:41:56     92s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:56     92s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:41:56     92s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:41:56     92s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:56     92s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:56     92s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/26 19:41:56     92s] 
[12/26 19:41:56     92s] <CMD> remove_rf_constraint
[12/26 19:41:56     92s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:41:56     92s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:41:56     92s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:41:56     92s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:41:56     92s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:41:56     92s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:41:56     92s] <CMD> report_message -end_cmd
[12/26 19:41:56     92s] 
[12/26 19:41:56     92s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:41:56     92s] Severity  ID               Count  Summary                                  
[12/26 19:41:56     92s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:41:56     92s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:41:56     92s] *** Message Summary: 2 warning(s), 0 error(s)
[12/26 19:41:56     92s] 
[12/26 19:41:56     92s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:41:56     92s] <CMD> um::pop_snapshot_stack
[12/26 19:41:56     92s] <CMD> um::create_snapshot -name place_design
[12/26 19:41:56     92s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:56     92s] Set RLRP Inst: utx/g4631__7114
[12/26 19:41:59     93s] <CMD> setPlaceMode -fp false
[12/26 19:41:59     93s] <CMD> report_message -start_cmd
[12/26 19:41:59     93s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:41:59     93s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:41:59     93s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:41:59     93s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:41:59     93s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:41:59     93s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:41:59     93s] <CMD> um::push_snapshot_stack
[12/26 19:41:59     93s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:41:59     93s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:41:59     93s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:41:59     93s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:41:59     93s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:41:59     93s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:41:59     93s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:41:59     93s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:41:59     93s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:41:59     93s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:41:59     93s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:41:59     93s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:41:59     93s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:41:59     93s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:41:59     93s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:41:59     93s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:41:59     93s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -fp -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -powerDriven -quiet
[12/26 19:41:59     93s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:41:59     93s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:41:59     93s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:41:59     93s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:41:59     93s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:41:59     93s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:41:59     93s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:59     93s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:41:59     93s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:41:59     93s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:41:59     93s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:41:59     93s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:41:59     93s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:41:59     93s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:41:59     93s] *** Starting placeDesign default flow ***
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:41:59     93s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:41:59     93s] <CMD> deleteBufferTree -decloneInv
[12/26 19:41:59     93s] *** Start deleteBufferTree ***
[12/26 19:41:59     93s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:41:59     93s] Info: Detect buffers to remove automatically.
[12/26 19:41:59     93s] Analyzing netlist ...
[12/26 19:41:59     93s] Updating netlist
[12/26 19:41:59     93s] 
[12/26 19:41:59     93s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:41:59     93s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:41:59     93s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:41:59     93s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/26 19:41:59     93s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:41:59     93s] **INFO: Enable pre-place timing setting for timing analysis
[12/26 19:41:59     93s] Set Using Default Delay Limit as 101.
[12/26 19:41:59     93s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/26 19:41:59     93s] <CMD> set delaycal_use_default_delay_limit 101
[12/26 19:41:59     93s] Set Default Net Delay as 0 ps.
[12/26 19:41:59     93s] <CMD> set delaycal_default_net_delay 0
[12/26 19:41:59     93s] Set Default Net Load as 0 pF. 
[12/26 19:41:59     93s] <CMD> set delaycal_default_net_load 0
[12/26 19:41:59     93s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:41:59     93s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/26 19:41:59     93s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/26 19:41:59     93s] <CMD> getAnalysisMode -checkType -quiet
[12/26 19:41:59     93s] <CMD> buildTimingGraph
[12/26 19:41:59     93s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:41:59     93s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:41:59     93s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/26 19:41:59     93s] **INFO: Analyzing IO path groups for slack adjustment
[12/26 19:41:59     93s] <CMD> get_global timing_enable_path_group_priority
[12/26 19:41:59     93s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/26 19:41:59     93s] <CMD> set_global timing_enable_path_group_priority false
[12/26 19:41:59     93s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/26 19:41:59     93s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:41:59     93s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:59     93s] <CMD> group_path -name in2reg_tmp.31578 -from {0x92 0x95} -to 0x96 -ignore_source_of_trigger_arc
[12/26 19:41:59     93s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:41:59     93s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:59     93s] <CMD> group_path -name in2out_tmp.31578 -from {0x99 0x9c} -to 0x9d -ignore_source_of_trigger_arc
[12/26 19:41:59     93s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:59     93s] <CMD> group_path -name reg2reg_tmp.31578 -from 0x9f -to 0xa0
[12/26 19:41:59     93s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:41:59     93s] <CMD> group_path -name reg2out_tmp.31578 -from 0xa3 -to 0xa4
[12/26 19:41:59     93s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:41:59     93s] <CMD> setPathGroupOptions reg2reg_tmp.31578 -effortLevel high
[12/26 19:41:59     93s] Effort level <high> specified for reg2reg_tmp.31578 path_group
[12/26 19:41:59     93s] #################################################################################
[12/26 19:41:59     93s] # Design Stage: PreRoute
[12/26 19:41:59     93s] # Design Name: uart_top
[12/26 19:41:59     93s] # Design Mode: 90nm
[12/26 19:41:59     93s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:41:59     93s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:41:59     93s] # Signoff Settings: SI Off 
[12/26 19:41:59     93s] #################################################################################
[12/26 19:41:59     93s] Calculate delays in BcWc mode...
[12/26 19:41:59     93s] Topological Sorting (REAL = 0:00:00.0, MEM = 1101.0M, InitMEM = 1101.0M)
[12/26 19:41:59     93s] Start delay calculation (fullDC) (1 T). (MEM=1100.97)
[12/26 19:41:59     93s] Updating RC grid for preRoute extraction ...
[12/26 19:41:59     93s] Initializing multi-corner resistance tables ...
[12/26 19:41:59     93s] End AAE Lib Interpolated Model. (MEM=1117.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:42:00     93s] Total number of fetched objects 781
[12/26 19:42:00     93s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:42:00     93s] End delay calculation. (MEM=1183.88 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 19:42:00     93s] End delay calculation (fullDC). (MEM=1183.88 CPU=0:00:00.1 REAL=0:00:01.0)
[12/26 19:42:00     93s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1183.9M) ***
[12/26 19:42:00     93s] <CMD> reset_path_group -name reg2out_tmp.31578
[12/26 19:42:00     93s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:42:00     93s] <CMD> reset_path_group -name in2reg_tmp.31578
[12/26 19:42:00     93s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:42:00     93s] <CMD> reset_path_group -name in2out_tmp.31578
[12/26 19:42:00     93s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:42:00     93s] <CMD> reset_path_group -name reg2reg_tmp.31578
[12/26 19:42:00     93s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:42:00     93s] **INFO: Disable pre-place timing setting for timing analysis
[12/26 19:42:00     93s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/26 19:42:00     93s] Set Using Default Delay Limit as 1000.
[12/26 19:42:00     93s] <CMD> set delaycal_use_default_delay_limit 1000
[12/26 19:42:00     93s] Set Default Net Delay as 1000 ps.
[12/26 19:42:00     93s] <CMD> set delaycal_default_net_delay 1000ps
[12/26 19:42:00     93s] Set Default Net Load as 0.5 pF. 
[12/26 19:42:00     93s] <CMD> set delaycal_default_net_load 0.5pf
[12/26 19:42:00     93s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:42:00     93s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:00     93s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:42:00     93s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/26 19:42:00     93s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:42:00     93s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:42:00     93s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:42:00     93s] *** Starting "NanoPlace(TM) placement v#10 (mem=1169.7M)" ...
[12/26 19:42:00     93s] <CMD> setDelayCalMode -engine feDc
[12/26 19:42:00     93s] No user setting net weight.
[12/26 19:42:00     93s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/26 19:42:00     93s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:42:00     93s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:42:00     93s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:42:00     93s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:42:00     93s] Core basic site is CoreSite
[12/26 19:42:00     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:42:00     93s] Mark StBox On SiteArr starts
[12/26 19:42:00     93s] Mark StBox On SiteArr ends
[12/26 19:42:00     93s] Apply auto density screen in pre-place stage.
[12/26 19:42:00     93s] Auto density screen increases utilization from 0.053 to 0.053
[12/26 19:42:00     93s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1169.7M
[12/26 19:42:00     93s] Average module density = 0.053.
[12/26 19:42:00     93s] Density for the design = 0.053.
[12/26 19:42:00     93s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:42:00     93s] Pin Density = 0.01733.
[12/26 19:42:00     93s]             = total # of pins 1814 / total area 104652.
[12/26 19:42:00     93s] Initial padding reaches pin density 0.464 for top
[12/26 19:42:00     93s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:42:00     93s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:42:00     93s] === lastAutoLevel = 8 
[12/26 19:42:00     93s] [adp] 0:1:0:1
[12/26 19:42:00     93s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:42:00     93s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:42:00     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:42:00     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Iteration  3: Total net bbox = 1.072e+04 (4.11e+03 6.60e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 1.439e+04 (5.87e+03 8.52e+03)
[12/26 19:42:00     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Iteration  4: Total net bbox = 1.040e+04 (4.03e+03 6.37e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 1.396e+04 (5.78e+03 8.18e+03)
[12/26 19:42:00     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Iteration  5: Total net bbox = 9.554e+03 (3.71e+03 5.84e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 1.278e+04 (5.41e+03 7.37e+03)
[12/26 19:42:00     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Iteration  6: Total net bbox = 8.932e+03 (3.43e+03 5.50e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 1.185e+04 (5.08e+03 6.77e+03)
[12/26 19:42:00     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Starting Early Global Route rough congestion estimation: mem = 1087.5M
[12/26 19:42:00     93s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/26 19:42:00     93s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/26 19:42:00     93s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/26 19:42:00     93s] (I)       Reading DB...
[12/26 19:42:00     93s] (I)       before initializing RouteDB syMemory usage = 1087.5 MB
[12/26 19:42:00     93s] (I)       congestionReportName   : 
[12/26 19:42:00     93s] (I)       layerRangeFor2DCongestion : 
[12/26 19:42:00     93s] (I)       buildTerm2TermWires    : 1
[12/26 19:42:00     93s] (I)       doTrackAssignment      : 1
[12/26 19:42:00     93s] (I)       dumpBookshelfFiles     : 0
[12/26 19:42:00     93s] (I)       numThreads             : 1
[12/26 19:42:00     93s] (I)       bufferingAwareRouting  : false
[12/26 19:42:00     93s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:42:00     93s] (I)       honorPin               : false
[12/26 19:42:00     93s] (I)       honorPinGuide          : true
[12/26 19:42:00     93s] (I)       honorPartition         : false
[12/26 19:42:00     93s] (I)       allowPartitionCrossover: false
[12/26 19:42:00     93s] (I)       honorSingleEntry       : true
[12/26 19:42:00     93s] (I)       honorSingleEntryStrong : true
[12/26 19:42:00     93s] (I)       handleViaSpacingRule   : false
[12/26 19:42:00     93s] (I)       handleEolSpacingRule   : false
[12/26 19:42:00     93s] (I)       PDConstraint           : none
[12/26 19:42:00     93s] (I)       expBetterNDRHandling   : false
[12/26 19:42:00     93s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:42:00     93s] (I)       routingEffortLevel     : 3
[12/26 19:42:00     93s] (I)       effortLevel            : standard
[12/26 19:42:00     93s] [NR-eGR] minRouteLayer          : 2
[12/26 19:42:00     93s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:42:00     93s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:42:00     93s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:42:00     93s] (I)       numRowsPerGCell        : 7
[12/26 19:42:00     93s] (I)       speedUpLargeDesign     : 0
[12/26 19:42:00     93s] (I)       multiThreadingTA       : 1
[12/26 19:42:00     93s] (I)       blkAwareLayerSwitching : 1
[12/26 19:42:00     93s] (I)       optimizationMode       : false
[12/26 19:42:00     93s] (I)       routeSecondPG          : false
[12/26 19:42:00     93s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:42:00     93s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:42:00     93s] (I)       punchThroughDistance   : 500.00
[12/26 19:42:00     93s] (I)       scenicBound            : 1.15
[12/26 19:42:00     93s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:42:00     93s] (I)       source-to-sink ratio   : 0.00
[12/26 19:42:00     93s] (I)       targetCongestionRatioH : 1.00
[12/26 19:42:00     93s] (I)       targetCongestionRatioV : 1.00
[12/26 19:42:00     93s] (I)       layerCongestionRatio   : 0.70
[12/26 19:42:00     93s] (I)       m1CongestionRatio      : 0.10
[12/26 19:42:00     93s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:42:00     93s] (I)       localRouteEffort       : 1.00
[12/26 19:42:00     93s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:42:00     93s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:42:00     93s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:42:00     93s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:42:00     93s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:42:00     93s] (I)       routeVias              : 
[12/26 19:42:00     93s] (I)       readTROption           : true
[12/26 19:42:00     93s] (I)       extraSpacingFactor     : 1.00
[12/26 19:42:00     93s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:42:00     93s] (I)       routeSelectedNetsOnly  : false
[12/26 19:42:00     93s] (I)       clkNetUseMaxDemand     : false
[12/26 19:42:00     93s] (I)       extraDemandForClocks   : 0
[12/26 19:42:00     93s] (I)       steinerRemoveLayers    : false
[12/26 19:42:00     93s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:42:00     93s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:42:00     93s] (I)       similarTopologyRoutingFast : false
[12/26 19:42:00     93s] (I)       spanningTreeRefinement : false
[12/26 19:42:00     93s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:42:00     93s] (I)       starting read tracks
[12/26 19:42:00     93s] (I)       build grid graph
[12/26 19:42:00     93s] (I)       build grid graph start
[12/26 19:42:00     93s] [NR-eGR] Layer1 has no routable track
[12/26 19:42:00     93s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:42:00     93s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:42:00     93s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:42:00     93s] (I)       build grid graph end
[12/26 19:42:00     93s] (I)       numViaLayers=4
[12/26 19:42:00     93s] (I)       Reading via V2 for layer: 0 
[12/26 19:42:00     93s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:42:00     93s] (I)       Reading via VL for layer: 2 
[12/26 19:42:00     93s] (I)       end build via table
[12/26 19:42:00     93s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:42:00     93s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:42:00     93s] (I)       readDataFromPlaceDB
[12/26 19:42:00     93s] (I)       Read net information..
[12/26 19:42:00     93s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:42:00     93s] (I)       Read testcase time = 0.000 seconds
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] (I)       read default dcut vias
[12/26 19:42:00     93s] (I)       Reading via V2 for layer: 0 
[12/26 19:42:00     93s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:42:00     93s] (I)       Reading via VL for layer: 2 
[12/26 19:42:00     93s] (I)       build grid graph start
[12/26 19:42:00     93s] (I)       build grid graph end
[12/26 19:42:00     93s] (I)       Model blockage into capacity
[12/26 19:42:00     93s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:42:00     93s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:42:00     93s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:42:00     93s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:42:00     93s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:42:00     93s] (I)       Modeling time = 0.000 seconds
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] (I)       Number of ignored nets = 0
[12/26 19:42:00     93s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:42:00     93s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:42:00     93s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:42:00     93s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:42:00     93s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1087.5 MB
[12/26 19:42:00     93s] (I)       Ndr track 0 does not exist
[12/26 19:42:00     93s] (I)       Layer1  viaCost=300.00
[12/26 19:42:00     93s] (I)       Layer2  viaCost=100.00
[12/26 19:42:00     93s] (I)       Layer3  viaCost=200.00
[12/26 19:42:00     93s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:42:00     93s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:42:00     93s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:42:00     93s] (I)       Site Width          :   560  (dbu)
[12/26 19:42:00     93s] (I)       Row Height          :  5600  (dbu)
[12/26 19:42:00     93s] (I)       GCell Width         : 39200  (dbu)
[12/26 19:42:00     93s] (I)       GCell Height        : 39200  (dbu)
[12/26 19:42:00     93s] (I)       grid                :    29    29     4
[12/26 19:42:00     93s] (I)       vertical capacity   :     0 39200     0 39200
[12/26 19:42:00     93s] (I)       horizontal capacity :     0     0 39200     0
[12/26 19:42:00     93s] (I)       Default wire width  :   230   280   280   440
[12/26 19:42:00     93s] (I)       Default wire space  :   230   280   280   460
[12/26 19:42:00     93s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:42:00     93s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:42:00     93s] (I)       Num tracks per GCell: 85.22 70.00 70.00 35.00
[12/26 19:42:00     93s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:42:00     93s] (I)       Num of masks        :     1     1     1     1
[12/26 19:42:00     93s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:42:00     93s] (I)       --------------------------------------------------------
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] [NR-eGR] ============ Routing rule table ============
[12/26 19:42:00     93s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:42:00     93s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:42:00     93s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:42:00     93s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:42:00     93s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:42:00     93s] [NR-eGR] ========================================
[12/26 19:42:00     93s] [NR-eGR] 
[12/26 19:42:00     93s] (I)       After initializing earlyGlobalRoute syMemory usage = 1087.5 MB
[12/26 19:42:00     93s] (I)       Loading and dumping file time : 0.00 seconds
[12/26 19:42:00     93s] (I)       ============= Initialization =============
[12/26 19:42:00     93s] (I)       numLocalWires=2136  numGlobalNetBranches=368  numLocalNetBranches=715
[12/26 19:42:00     93s] (I)       totalPins=1814  totalGlobalPin=193 (10.64%)
[12/26 19:42:00     93s] (I)       total 2D Cap : 41023 = (16396 H, 24627 V)
[12/26 19:42:00     93s] (I)       ============  Phase 1a Route ============
[12/26 19:42:00     93s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:42:00     93s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:42:00     93s] (I)       Usage: 258 = (118 H, 140 V) = (0.72% H, 0.57% V) = (4.626e+03um H, 5.488e+03um V)
[12/26 19:42:00     93s] (I)       
[12/26 19:42:00     93s] (I)       ============  Phase 1b Route ============
[12/26 19:42:00     93s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:42:00     93s] (I)       Usage: 258 = (118 H, 140 V) = (0.72% H, 0.57% V) = (4.626e+03um H, 5.488e+03um V)
[12/26 19:42:00     93s] (I)       
[12/26 19:42:00     93s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:42:00     93s] Finished Early Global Route rough congestion estimation: mem = 1087.5M
[12/26 19:42:00     93s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/26 19:42:00     93s] Congestion driven padding in post-place stage.
[12/26 19:42:00     93s] Congestion driven padding increases utilization from 0.059 to 0.058
[12/26 19:42:00     93s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Global placement CDP skipped at cutLevel 7.
[12/26 19:42:00     93s] Iteration  7: Total net bbox = 1.132e+04 (5.34e+03 5.99e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 1.426e+04 (6.99e+03 7.27e+03)
[12/26 19:42:00     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Iteration  8: Total net bbox = 1.132e+04 (5.34e+03 5.99e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 1.426e+04 (6.99e+03 7.27e+03)
[12/26 19:42:00     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Starting Early Global Route rough congestion estimation: mem = 1087.5M
[12/26 19:42:00     93s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/26 19:42:00     93s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/26 19:42:00     93s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/26 19:42:00     93s] (I)       Reading DB...
[12/26 19:42:00     93s] (I)       before initializing RouteDB syMemory usage = 1087.5 MB
[12/26 19:42:00     93s] (I)       congestionReportName   : 
[12/26 19:42:00     93s] (I)       layerRangeFor2DCongestion : 
[12/26 19:42:00     93s] (I)       buildTerm2TermWires    : 1
[12/26 19:42:00     93s] (I)       doTrackAssignment      : 1
[12/26 19:42:00     93s] (I)       dumpBookshelfFiles     : 0
[12/26 19:42:00     93s] (I)       numThreads             : 1
[12/26 19:42:00     93s] (I)       bufferingAwareRouting  : false
[12/26 19:42:00     93s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:42:00     93s] (I)       honorPin               : false
[12/26 19:42:00     93s] (I)       honorPinGuide          : true
[12/26 19:42:00     93s] (I)       honorPartition         : false
[12/26 19:42:00     93s] (I)       allowPartitionCrossover: false
[12/26 19:42:00     93s] (I)       honorSingleEntry       : true
[12/26 19:42:00     93s] (I)       honorSingleEntryStrong : true
[12/26 19:42:00     93s] (I)       handleViaSpacingRule   : false
[12/26 19:42:00     93s] (I)       handleEolSpacingRule   : false
[12/26 19:42:00     93s] (I)       PDConstraint           : none
[12/26 19:42:00     93s] (I)       expBetterNDRHandling   : false
[12/26 19:42:00     93s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:42:00     93s] (I)       routingEffortLevel     : 3
[12/26 19:42:00     93s] (I)       effortLevel            : standard
[12/26 19:42:00     93s] [NR-eGR] minRouteLayer          : 2
[12/26 19:42:00     93s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:42:00     93s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:42:00     93s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:42:00     93s] (I)       numRowsPerGCell        : 4
[12/26 19:42:00     93s] (I)       speedUpLargeDesign     : 0
[12/26 19:42:00     93s] (I)       multiThreadingTA       : 1
[12/26 19:42:00     93s] (I)       blkAwareLayerSwitching : 1
[12/26 19:42:00     93s] (I)       optimizationMode       : false
[12/26 19:42:00     93s] (I)       routeSecondPG          : false
[12/26 19:42:00     93s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:42:00     93s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:42:00     93s] (I)       punchThroughDistance   : 500.00
[12/26 19:42:00     93s] (I)       scenicBound            : 1.15
[12/26 19:42:00     93s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:42:00     93s] (I)       source-to-sink ratio   : 0.00
[12/26 19:42:00     93s] (I)       targetCongestionRatioH : 1.00
[12/26 19:42:00     93s] (I)       targetCongestionRatioV : 1.00
[12/26 19:42:00     93s] (I)       layerCongestionRatio   : 0.70
[12/26 19:42:00     93s] (I)       m1CongestionRatio      : 0.10
[12/26 19:42:00     93s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:42:00     93s] (I)       localRouteEffort       : 1.00
[12/26 19:42:00     93s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:42:00     93s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:42:00     93s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:42:00     93s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:42:00     93s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:42:00     93s] (I)       routeVias              : 
[12/26 19:42:00     93s] (I)       readTROption           : true
[12/26 19:42:00     93s] (I)       extraSpacingFactor     : 1.00
[12/26 19:42:00     93s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:42:00     93s] (I)       routeSelectedNetsOnly  : false
[12/26 19:42:00     93s] (I)       clkNetUseMaxDemand     : false
[12/26 19:42:00     93s] (I)       extraDemandForClocks   : 0
[12/26 19:42:00     93s] (I)       steinerRemoveLayers    : false
[12/26 19:42:00     93s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:42:00     93s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:42:00     93s] (I)       similarTopologyRoutingFast : false
[12/26 19:42:00     93s] (I)       spanningTreeRefinement : false
[12/26 19:42:00     93s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:42:00     93s] (I)       starting read tracks
[12/26 19:42:00     93s] (I)       build grid graph
[12/26 19:42:00     93s] (I)       build grid graph start
[12/26 19:42:00     93s] [NR-eGR] Layer1 has no routable track
[12/26 19:42:00     93s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:42:00     93s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:42:00     93s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:42:00     93s] (I)       build grid graph end
[12/26 19:42:00     93s] (I)       numViaLayers=4
[12/26 19:42:00     93s] (I)       Reading via V2 for layer: 0 
[12/26 19:42:00     93s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:42:00     93s] (I)       Reading via VL for layer: 2 
[12/26 19:42:00     93s] (I)       end build via table
[12/26 19:42:00     93s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:42:00     93s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:42:00     93s] (I)       readDataFromPlaceDB
[12/26 19:42:00     93s] (I)       Read net information..
[12/26 19:42:00     93s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:42:00     93s] (I)       Read testcase time = 0.000 seconds
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] (I)       read default dcut vias
[12/26 19:42:00     93s] (I)       Reading via V2 for layer: 0 
[12/26 19:42:00     93s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:42:00     93s] (I)       Reading via VL for layer: 2 
[12/26 19:42:00     93s] (I)       build grid graph start
[12/26 19:42:00     93s] (I)       build grid graph end
[12/26 19:42:00     93s] (I)       Model blockage into capacity
[12/26 19:42:00     93s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:42:00     93s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:42:00     93s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:42:00     93s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:42:00     93s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:42:00     93s] (I)       Modeling time = 0.000 seconds
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] (I)       Number of ignored nets = 0
[12/26 19:42:00     93s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:42:00     93s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:42:00     93s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:42:00     93s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:42:00     93s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1087.5 MB
[12/26 19:42:00     93s] (I)       Ndr track 0 does not exist
[12/26 19:42:00     93s] (I)       Layer1  viaCost=300.00
[12/26 19:42:00     93s] (I)       Layer2  viaCost=100.00
[12/26 19:42:00     93s] (I)       Layer3  viaCost=200.00
[12/26 19:42:00     93s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:42:00     93s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:42:00     93s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:42:00     93s] (I)       Site Width          :   560  (dbu)
[12/26 19:42:00     93s] (I)       Row Height          :  5600  (dbu)
[12/26 19:42:00     93s] (I)       GCell Width         : 22400  (dbu)
[12/26 19:42:00     93s] (I)       GCell Height        : 22400  (dbu)
[12/26 19:42:00     93s] (I)       grid                :    50    50     4
[12/26 19:42:00     93s] (I)       vertical capacity   :     0 22400     0 22400
[12/26 19:42:00     93s] (I)       horizontal capacity :     0     0 22400     0
[12/26 19:42:00     93s] (I)       Default wire width  :   230   280   280   440
[12/26 19:42:00     93s] (I)       Default wire space  :   230   280   280   460
[12/26 19:42:00     93s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:42:00     93s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:42:00     93s] (I)       Num tracks per GCell: 48.70 40.00 40.00 20.00
[12/26 19:42:00     93s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:42:00     93s] (I)       Num of masks        :     1     1     1     1
[12/26 19:42:00     93s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:42:00     93s] (I)       --------------------------------------------------------
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] [NR-eGR] ============ Routing rule table ============
[12/26 19:42:00     93s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:42:00     93s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:42:00     93s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:42:00     93s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:42:00     93s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:42:00     93s] [NR-eGR] ========================================
[12/26 19:42:00     93s] [NR-eGR] 
[12/26 19:42:00     93s] (I)       After initializing earlyGlobalRoute syMemory usage = 1087.5 MB
[12/26 19:42:00     93s] (I)       Loading and dumping file time : 0.00 seconds
[12/26 19:42:00     93s] (I)       ============= Initialization =============
[12/26 19:42:00     93s] (I)       numLocalWires=1637  numGlobalNetBranches=371  numLocalNetBranches=457
[12/26 19:42:00     93s] (I)       totalPins=1814  totalGlobalPin=607 (33.46%)
[12/26 19:42:00     93s] (I)       total 2D Cap : 69908 = (28038 H, 41870 V)
[12/26 19:42:00     93s] (I)       ============  Phase 1a Route ============
[12/26 19:42:00     93s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:42:00     93s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:42:00     93s] (I)       Usage: 653 = (274 H, 379 V) = (0.98% H, 0.91% V) = (6.138e+03um H, 8.490e+03um V)
[12/26 19:42:00     93s] (I)       
[12/26 19:42:00     93s] (I)       ============  Phase 1b Route ============
[12/26 19:42:00     93s] (I)       Usage: 653 = (274 H, 379 V) = (0.98% H, 0.91% V) = (6.138e+03um H, 8.490e+03um V)
[12/26 19:42:00     93s] (I)       
[12/26 19:42:00     93s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:42:00     93s] Finished Early Global Route rough congestion estimation: mem = 1087.5M
[12/26 19:42:00     93s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/26 19:42:00     93s] Congestion driven padding in post-place stage.
[12/26 19:42:00     93s] Congestion driven padding increases utilization from 0.058 to 0.058
[12/26 19:42:00     93s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Global placement CDP skipped at cutLevel 9.
[12/26 19:42:00     93s] Iteration  9: Total net bbox = 1.348e+04 (5.83e+03 7.65e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 1.668e+04 (7.57e+03 9.11e+03)
[12/26 19:42:00     93s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Iteration 10: Total net bbox = 1.348e+04 (5.83e+03 7.65e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 1.668e+04 (7.57e+03 9.11e+03)
[12/26 19:42:00     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Iteration 11: Total net bbox = 1.707e+04 (7.84e+03 9.23e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 2.040e+04 (9.70e+03 1.07e+04)
[12/26 19:42:00     93s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] Iteration 12: Total net bbox = 1.707e+04 (7.84e+03 9.23e+03)
[12/26 19:42:00     93s]               Est.  stn bbox = 2.040e+04 (9.70e+03 1.07e+04)
[12/26 19:42:00     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:00     93s] *** cost = 1.707e+04 (7.84e+03 9.23e+03) (cpu for global=0:00:00.4) real=0:00:00.0***
[12/26 19:42:00     93s] Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
[12/26 19:42:00     93s] Core Placement runtime cpu: 0:00:00.3 real: 0:00:00.0
[12/26 19:42:00     93s] <CMD> scanReorder
[12/26 19:42:00     93s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/26 19:42:00     93s] Type 'man IMPSP-9025' for more detail.
[12/26 19:42:00     93s] #spOpts: mergeVia=F 
[12/26 19:42:00     93s] Core basic site is CoreSite
[12/26 19:42:00     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:42:00     93s] Mark StBox On SiteArr starts
[12/26 19:42:00     93s] Mark StBox On SiteArr ends
[12/26 19:42:00     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1087.5MB).
[12/26 19:42:00     93s] *** Starting refinePlace (0:01:34 mem=1087.5M) ***
[12/26 19:42:00     93s] Total net bbox length = 1.707e+04 (7.842e+03 9.229e+03) (ext = 5.307e+03)
[12/26 19:42:00     93s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:42:00     93s] Starting refinePlace ...
[12/26 19:42:00     93s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:42:00     93s] Density distribution unevenness ratio = 74.120%
[12/26 19:42:00     93s]   Spread Effort: high, standalone mode, useDDP on.
[12/26 19:42:00     93s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1087.5MB) @(0:01:34 - 0:01:34).
[12/26 19:42:00     93s] Move report: preRPlace moves 489 insts, mean move: 1.54 um, max move: 4.00 um
[12/26 19:42:00     93s] 	Max move on inst (rtx/g3323__1309): (605.93, 676.01) --> (607.28, 673.36)
[12/26 19:42:00     93s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: an02d0
[12/26 19:42:00     93s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:42:00     93s] Placement tweakage begins.
[12/26 19:42:00     93s] wire length = 2.037e+04
[12/26 19:42:00     93s] wire length = 1.907e+04
[12/26 19:42:00     93s] Placement tweakage ends.
[12/26 19:42:00     93s] Move report: tweak moves 33 insts, mean move: 7.69 um, max move: 25.20 um
[12/26 19:42:00     93s] 	Max move on inst (utx/counts_reg[1]): (291.44, 622.96) --> (305.44, 611.76)
[12/26 19:42:00     93s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:42:00     93s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1087.5MB) @(0:01:34 - 0:01:34).
[12/26 19:42:00     93s] Move report: Detail placement moves 489 insts, mean move: 2.04 um, max move: 27.12 um
[12/26 19:42:00     93s] 	Max move on inst (utx/counts_reg[2]): (305.79, 610.19) --> (291.44, 622.96)
[12/26 19:42:00     93s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1087.5MB
[12/26 19:42:00     93s] Statistics of distance of Instance movement in refine placement:
[12/26 19:42:00     93s]   maximum (X+Y) =        27.12 um
[12/26 19:42:00     93s]   inst (utx/counts_reg[2]) with max move: (305.791, 610.188) -> (291.44, 622.96)
[12/26 19:42:00     93s]   mean    (X+Y) =         2.04 um
[12/26 19:42:00     93s] Total instances flipped for WireLenOpt: 13
[12/26 19:42:00     93s] Summary Report:
[12/26 19:42:00     93s] Instances move: 489 (out of 489 movable)
[12/26 19:42:00     93s] Instances flipped: 0
[12/26 19:42:00     93s] Mean displacement: 2.04 um
[12/26 19:42:00     93s] Max displacement: 27.12 um (Instance: utx/counts_reg[2]) (305.791, 610.188) -> (291.44, 622.96)
[12/26 19:42:00     93s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:42:00     93s] Total instances moved : 489
[12/26 19:42:00     93s] Total net bbox length = 1.595e+04 (6.640e+03 9.308e+03) (ext = 5.289e+03)
[12/26 19:42:00     93s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1087.5MB
[12/26 19:42:00     93s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1087.5MB) @(0:01:34 - 0:01:34).
[12/26 19:42:00     93s] *** Finished refinePlace (0:01:34 mem=1087.5M) ***
[12/26 19:42:00     93s] *** End of Placement (cpu=0:00:00.5, real=0:00:00.0, mem=1087.5M) ***
[12/26 19:42:00     93s] #spOpts: mergeVia=F 
[12/26 19:42:00     93s] Core basic site is CoreSite
[12/26 19:42:00     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:42:00     93s] Mark StBox On SiteArr starts
[12/26 19:42:00     93s] Mark StBox On SiteArr ends
[12/26 19:42:00     93s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:42:00     93s] Density distribution unevenness ratio = 74.149%
[12/26 19:42:00     93s] <CMD> setDelayCalMode -engine aae
[12/26 19:42:00     93s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:42:00     93s] <CMD> get_ccopt_clock_trees *
[12/26 19:42:00     93s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:42:00     93s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:00     93s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:42:00     93s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:42:00     93s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:42:00     93s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:42:00     93s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:42:00     93s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:42:00     93s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:42:00     93s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:42:00     93s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:42:00     93s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:42:00     93s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:42:00     93s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/26 19:42:00     93s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/26 19:42:00     93s] <CMD> um::enable_metric
[12/26 19:42:00     93s] <CMD> congRepair
[12/26 19:42:00     93s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:42:00     93s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:42:00     93s] Starting congestion repair ...
[12/26 19:42:00     93s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/26 19:42:00     93s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:42:00     93s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:42:00     93s] Starting Early Global Route congestion estimation: mem = 1087.5M
[12/26 19:42:00     93s] (I)       Reading DB...
[12/26 19:42:00     93s] (I)       before initializing RouteDB syMemory usage = 1087.5 MB
[12/26 19:42:00     93s] (I)       congestionReportName   : 
[12/26 19:42:00     93s] (I)       layerRangeFor2DCongestion : 
[12/26 19:42:00     93s] (I)       buildTerm2TermWires    : 1
[12/26 19:42:00     93s] (I)       doTrackAssignment      : 1
[12/26 19:42:00     93s] (I)       dumpBookshelfFiles     : 0
[12/26 19:42:00     93s] (I)       numThreads             : 1
[12/26 19:42:00     93s] (I)       bufferingAwareRouting  : false
[12/26 19:42:00     93s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:42:00     93s] (I)       honorPin               : false
[12/26 19:42:00     93s] (I)       honorPinGuide          : true
[12/26 19:42:00     93s] (I)       honorPartition         : false
[12/26 19:42:00     93s] (I)       allowPartitionCrossover: false
[12/26 19:42:00     93s] (I)       honorSingleEntry       : true
[12/26 19:42:00     93s] (I)       honorSingleEntryStrong : true
[12/26 19:42:00     93s] (I)       handleViaSpacingRule   : false
[12/26 19:42:00     93s] (I)       handleEolSpacingRule   : false
[12/26 19:42:00     93s] (I)       PDConstraint           : none
[12/26 19:42:00     93s] (I)       expBetterNDRHandling   : false
[12/26 19:42:00     93s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:42:00     93s] (I)       routingEffortLevel     : 3
[12/26 19:42:00     93s] (I)       effortLevel            : standard
[12/26 19:42:00     93s] [NR-eGR] minRouteLayer          : 2
[12/26 19:42:00     93s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:42:00     93s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:42:00     93s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:42:00     93s] (I)       numRowsPerGCell        : 1
[12/26 19:42:00     93s] (I)       speedUpLargeDesign     : 0
[12/26 19:42:00     93s] (I)       multiThreadingTA       : 1
[12/26 19:42:00     93s] (I)       blkAwareLayerSwitching : 1
[12/26 19:42:00     93s] (I)       optimizationMode       : false
[12/26 19:42:00     93s] (I)       routeSecondPG          : false
[12/26 19:42:00     93s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:42:00     93s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:42:00     93s] (I)       punchThroughDistance   : 500.00
[12/26 19:42:00     93s] (I)       scenicBound            : 1.15
[12/26 19:42:00     93s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:42:00     93s] (I)       source-to-sink ratio   : 0.00
[12/26 19:42:00     93s] (I)       targetCongestionRatioH : 1.00
[12/26 19:42:00     93s] (I)       targetCongestionRatioV : 1.00
[12/26 19:42:00     93s] (I)       layerCongestionRatio   : 0.70
[12/26 19:42:00     93s] (I)       m1CongestionRatio      : 0.10
[12/26 19:42:00     93s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:42:00     93s] (I)       localRouteEffort       : 1.00
[12/26 19:42:00     93s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:42:00     93s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:42:00     93s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:42:00     93s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:42:00     93s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:42:00     93s] (I)       routeVias              : 
[12/26 19:42:00     93s] (I)       readTROption           : true
[12/26 19:42:00     93s] (I)       extraSpacingFactor     : 1.00
[12/26 19:42:00     93s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:42:00     93s] (I)       routeSelectedNetsOnly  : false
[12/26 19:42:00     93s] (I)       clkNetUseMaxDemand     : false
[12/26 19:42:00     93s] (I)       extraDemandForClocks   : 0
[12/26 19:42:00     93s] (I)       steinerRemoveLayers    : false
[12/26 19:42:00     93s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:42:00     93s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:42:00     93s] (I)       similarTopologyRoutingFast : false
[12/26 19:42:00     93s] (I)       spanningTreeRefinement : false
[12/26 19:42:00     93s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:42:00     93s] (I)       starting read tracks
[12/26 19:42:00     93s] (I)       build grid graph
[12/26 19:42:00     93s] (I)       build grid graph start
[12/26 19:42:00     93s] [NR-eGR] Layer1 has no routable track
[12/26 19:42:00     93s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:42:00     93s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:42:00     93s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:42:00     93s] (I)       build grid graph end
[12/26 19:42:00     93s] (I)       numViaLayers=4
[12/26 19:42:00     93s] (I)       Reading via V2 for layer: 0 
[12/26 19:42:00     93s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:42:00     93s] (I)       Reading via VL for layer: 2 
[12/26 19:42:00     93s] (I)       end build via table
[12/26 19:42:00     93s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:42:00     93s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:42:00     93s] (I)       readDataFromPlaceDB
[12/26 19:42:00     93s] (I)       Read net information..
[12/26 19:42:00     93s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:42:00     93s] (I)       Read testcase time = 0.000 seconds
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] (I)       read default dcut vias
[12/26 19:42:00     93s] (I)       Reading via V2 for layer: 0 
[12/26 19:42:00     93s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:42:00     93s] (I)       Reading via VL for layer: 2 
[12/26 19:42:00     93s] (I)       build grid graph start
[12/26 19:42:00     93s] (I)       build grid graph end
[12/26 19:42:00     93s] (I)       Model blockage into capacity
[12/26 19:42:00     93s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:42:00     93s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:42:00     93s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:42:00     93s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:42:00     93s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:42:00     93s] (I)       Modeling time = 0.010 seconds
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] (I)       Number of ignored nets = 0
[12/26 19:42:00     93s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:42:00     93s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:42:00     93s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:42:00     93s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:42:00     93s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:42:00     93s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1087.5 MB
[12/26 19:42:00     93s] (I)       Ndr track 0 does not exist
[12/26 19:42:00     93s] (I)       Layer1  viaCost=300.00
[12/26 19:42:00     93s] (I)       Layer2  viaCost=100.00
[12/26 19:42:00     93s] (I)       Layer3  viaCost=200.00
[12/26 19:42:00     93s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:42:00     93s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:42:00     93s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:42:00     93s] (I)       Site Width          :   560  (dbu)
[12/26 19:42:00     93s] (I)       Row Height          :  5600  (dbu)
[12/26 19:42:00     93s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:42:00     93s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:42:00     93s] (I)       grid                :   199   199     4
[12/26 19:42:00     93s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:42:00     93s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:42:00     93s] (I)       Default wire width  :   230   280   280   440
[12/26 19:42:00     93s] (I)       Default wire space  :   230   280   280   460
[12/26 19:42:00     93s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:42:00     93s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:42:00     93s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:42:00     93s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:42:00     93s] (I)       Num of masks        :     1     1     1     1
[12/26 19:42:00     93s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:42:00     93s] (I)       --------------------------------------------------------
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] [NR-eGR] ============ Routing rule table ============
[12/26 19:42:00     93s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:42:00     93s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:42:00     93s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:42:00     93s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:42:00     93s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:42:00     93s] [NR-eGR] ========================================
[12/26 19:42:00     93s] [NR-eGR] 
[12/26 19:42:00     93s] (I)       After initializing earlyGlobalRoute syMemory usage = 1087.5 MB
[12/26 19:42:00     93s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:42:00     93s] (I)       ============= Initialization =============
[12/26 19:42:00     93s] (I)       totalPins=1843  totalGlobalPin=1755 (95.23%)
[12/26 19:42:00     93s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:42:00     93s] [NR-eGR] Layer group 1: route 621 net(s) in layer range [2, 4]
[12/26 19:42:00     93s] (I)       ============  Phase 1a Route ============
[12/26 19:42:00     93s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:42:00     93s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:42:00     93s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:42:00     93s] (I)       
[12/26 19:42:00     93s] (I)       ============  Phase 1b Route ============
[12/26 19:42:00     93s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:42:00     93s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:42:00     93s] (I)       
[12/26 19:42:00     93s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830640e+04um
[12/26 19:42:00     93s] (I)       ============  Phase 1c Route ============
[12/26 19:42:00     93s] (I)       Level2 Grid: 40 x 40
[12/26 19:42:00     93s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:42:00     93s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:42:00     93s] (I)       
[12/26 19:42:00     93s] (I)       ============  Phase 1d Route ============
[12/26 19:42:00     93s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:42:00     93s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:42:00     93s] (I)       
[12/26 19:42:00     93s] (I)       ============  Phase 1e Route ============
[12/26 19:42:00     93s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:42:00     93s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:42:00     93s] (I)       
[12/26 19:42:00     93s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830640e+04um
[12/26 19:42:00     93s] [NR-eGR] 
[12/26 19:42:00     93s] (I)       ============  Phase 1l Route ============
[12/26 19:42:00     93s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:42:00     93s] (I)       
[12/26 19:42:00     93s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:42:00     93s] [NR-eGR]                OverCon            
[12/26 19:42:00     93s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:42:00     93s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:42:00     93s] [NR-eGR] ------------------------------------
[12/26 19:42:00     93s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:42:00     93s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:42:00     93s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:42:00     93s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:42:00     93s] [NR-eGR] ------------------------------------
[12/26 19:42:00     93s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:42:00     93s] [NR-eGR] 
[12/26 19:42:00     93s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/26 19:42:00     93s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:42:00     93s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:42:00     93s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:42:00     93s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1087.5M
[12/26 19:42:00     93s] [hotspot] +------------+---------------+---------------+
[12/26 19:42:00     93s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:42:00     93s] [hotspot] +------------+---------------+---------------+
[12/26 19:42:00     93s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:42:00     93s] [hotspot] +------------+---------------+---------------+
[12/26 19:42:00     93s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:42:00     93s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:42:00     93s] Skipped repairing congestion.
[12/26 19:42:00     93s] Starting Early Global Route wiring: mem = 1087.5M
[12/26 19:42:00     93s] (I)       ============= track Assignment ============
[12/26 19:42:00     93s] (I)       extract Global 3D Wires
[12/26 19:42:00     93s] (I)       Extract Global WL : time=0.00
[12/26 19:42:00     93s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:42:00     93s] (I)       Initialization real time=0.00 seconds
[12/26 19:42:00     93s] (I)       Run Multi-thread track assignment
[12/26 19:42:00     93s] (I)       merging nets...
[12/26 19:42:00     93s] (I)       merging nets done
[12/26 19:42:00     93s] (I)       Kernel real time=0.00 seconds
[12/26 19:42:00     93s] (I)       End Greedy Track Assignment
[12/26 19:42:00     93s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:42:00     93s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1774
[12/26 19:42:00     93s] [NR-eGR] Layer2(M2)(V) length: 1.099667e+04um, number of vias: 2409
[12/26 19:42:00     93s] [NR-eGR] Layer3(M3)(H) length: 7.906120e+03um, number of vias: 20
[12/26 19:42:00     93s] [NR-eGR] Layer4(TOP_M)(V) length: 2.128000e+01um, number of vias: 0
[12/26 19:42:00     93s] [NR-eGR] Total length: 1.892407e+04um, number of vias: 4203
[12/26 19:42:00     93s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:42:00     93s] [NR-eGR] Total clock nets wire length: 9.911500e+02um 
[12/26 19:42:00     93s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:42:00     93s] Early Global Route wiring runtime: 0.00 seconds, mem = 1087.5M
[12/26 19:42:00     93s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/26 19:42:00     93s] <CMD> um::enable_metric
[12/26 19:42:00     93s] <CMD> um::enable_metric
[12/26 19:42:00     93s] <CMD> um::enable_metric
[12/26 19:42:00     93s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/26 19:42:00     93s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:42:00     93s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:42:00     93s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:42:00     93s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:00     93s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:42:00     93s] *** Finishing placeDesign default flow ***
[12/26 19:42:00     93s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:42:00     93s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:00     93s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/26 19:42:00     93s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/26 19:42:00     93s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1087.5M **
[12/26 19:42:00     93s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:42:00     93s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:42:00     93s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:42:00     93s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:42:00     93s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:42:00     93s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:00     93s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:42:00     93s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:42:00     93s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:42:00     93s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:42:00     93s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:42:00     93s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:42:00     93s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:42:00     93s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:42:00     93s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:42:00     93s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:00     93s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -doRPlace -quiet
[12/26 19:42:00     93s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/26 19:42:00     93s] <CMD> remove_rf_constraint
[12/26 19:42:00     93s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:42:00     93s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:42:00     93s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:42:00     93s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:42:00     93s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:42:00     93s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:42:00     93s] <CMD> report_message -end_cmd
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:42:00     93s] Severity  ID               Count  Summary                                  
[12/26 19:42:00     93s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/26 19:42:00     93s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:42:00     93s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/26 19:42:00     93s] WARNING   TA-146               2  A combinational timing loop(s) was found...
[12/26 19:42:00     93s] *** Message Summary: 5 warning(s), 0 error(s)
[12/26 19:42:00     93s] 
[12/26 19:42:00     93s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:42:00     93s] <CMD> um::pop_snapshot_stack
[12/26 19:42:00     93s] <CMD> um::create_snapshot -name place_design
[12/26 19:42:00     93s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:00     93s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:21     95s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:22     95s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:29     96s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:29     96s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:33     97s] <CMD> setObjFPlanBox Instance utx/g4631__7114 372.853 575.322 375.093 580.922
[12/26 19:42:33     97s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:34     97s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:35     97s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:35     97s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:50     99s] <CMD> setPlaceMode -fp true
[12/26 19:42:50     99s] <CMD> report_message -start_cmd
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:42:50     99s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:42:50     99s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:42:50     99s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:42:50     99s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:42:50     99s] <CMD> um::push_snapshot_stack
[12/26 19:42:50     99s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:42:50     99s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:42:50     99s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:42:50     99s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:50     99s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:42:50     99s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:42:50     99s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:42:50     99s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:42:50     99s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:42:50     99s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:42:50     99s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:42:50     99s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:42:50     99s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:42:50     99s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:42:50     99s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:42:50     99s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:42:50     99s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:50     99s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:42:50     99s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:42:50     99s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:42:50     99s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:42:50     99s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:42:50     99s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:50     99s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:42:50     99s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:50     99s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:42:50     99s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:42:50     99s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:42:50     99s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:42:50     99s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:42:50     99s] *** Starting placeDesign default flow ***
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:42:50     99s] <CMD> deleteBufferTree -decloneInv
[12/26 19:42:50     99s] *** Start deleteBufferTree ***
[12/26 19:42:50     99s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:42:50     99s] Info: Detect buffers to remove automatically.
[12/26 19:42:50     99s] Analyzing netlist ...
[12/26 19:42:50     99s] Updating netlist
[12/26 19:42:50     99s] 
[12/26 19:42:50     99s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:42:50     99s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:50     99s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:42:50     99s] Enhanced MH flow has been turned off for floorplan mode.
[12/26 19:42:50     99s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:42:50     99s] *** Starting "NanoPlace(TM) placement v#10 (mem=1100.2M)" ...
[12/26 19:42:50     99s] <CMD> setDelayCalMode -engine feDc
[12/26 19:42:50     99s] No user setting net weight.
[12/26 19:42:50     99s] Options: clkGateAware pinGuide congEffort=low gpeffort=fp 
[12/26 19:42:50     99s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:42:50     99s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:42:50     99s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:42:50     99s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:42:50     99s] Core basic site is CoreSite
[12/26 19:42:50     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:42:50     99s] Mark StBox On SiteArr starts
[12/26 19:42:50     99s] Mark StBox On SiteArr ends
[12/26 19:42:50     99s] Average module density = 0.053.
[12/26 19:42:50     99s] Density for the design = 0.053.
[12/26 19:42:50     99s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:42:50     99s] Pin Density = 0.01733.
[12/26 19:42:50     99s]             = total # of pins 1814 / total area 104652.
[12/26 19:42:50     99s] Initial padding reaches pin density 0.464 for top
[12/26 19:42:50     99s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:42:50     99s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:42:50     99s] === lastAutoLevel = 8 
[12/26 19:42:50     99s] [adp] 0:1:0:1
[12/26 19:42:50     99s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:42:50     99s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] Iteration  3: Total net bbox = 1.075e+04 (4.12e+03 6.63e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.441e+04 (5.86e+03 8.54e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] Iteration  4: Total net bbox = 1.036e+04 (4.01e+03 6.35e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.391e+04 (5.76e+03 8.15e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] Iteration  5: Total net bbox = 9.624e+03 (3.76e+03 5.87e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.286e+04 (5.46e+03 7.40e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] Iteration  6: Total net bbox = 9.004e+03 (3.46e+03 5.55e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.195e+04 (5.10e+03 6.85e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] Iteration  7: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] Iteration  8: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] Iteration  9: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] Iteration 10: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] Iteration 11: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:42:50     99s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:42:50     99s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.5M
[12/26 19:42:50     99s] *** cost = 1.344e+04 (6.23e+03 7.21e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
[12/26 19:42:50     99s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[12/26 19:42:50     99s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
[12/26 19:42:50     99s] *** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1087.5M) ***
[12/26 19:42:50     99s] <CMD> setDelayCalMode -engine aae
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:42:50     99s] <CMD> get_ccopt_clock_trees *
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:42:50     99s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:50     99s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:42:50     99s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -nrgrAware -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:42:50     99s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:42:50     99s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:42:50     99s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:42:50     99s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:42:50     99s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:42:50     99s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:50     99s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:42:50     99s] *** Finishing placeDesign default flow ***
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:50     99s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1087.5M **
[12/26 19:42:50     99s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:42:50     99s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:42:50     99s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:42:50     99s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:42:50     99s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:50     99s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:42:50     99s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:42:50     99s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:42:50     99s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:42:50     99s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:42:50     99s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:42:50     99s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:42:50     99s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:42:50     99s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:42:50     99s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:42:50     99s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:50     99s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:50     99s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/26 19:42:50     99s] 
[12/26 19:42:50     99s] <CMD> remove_rf_constraint
[12/26 19:42:50     99s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:42:50     99s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:42:50     99s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:42:50     99s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:42:50     99s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:42:50     99s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:42:50     99s] <CMD> report_message -end_cmd
[12/26 19:42:50     99s] 
[12/26 19:42:50     99s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:42:50     99s] Severity  ID               Count  Summary                                  
[12/26 19:42:50     99s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:42:50     99s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:42:50     99s] *** Message Summary: 2 warning(s), 0 error(s)
[12/26 19:42:50     99s] 
[12/26 19:42:50     99s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:42:50     99s] <CMD> um::pop_snapshot_stack
[12/26 19:42:50     99s] <CMD> um::create_snapshot -name place_design
[12/26 19:42:50     99s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:50     99s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:53    100s] <CMD> setPlaceMode -fp false
[12/26 19:42:53    100s] <CMD> report_message -start_cmd
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:42:53    100s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:42:53    100s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:42:53    100s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:42:53    100s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:42:53    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:42:53    100s] <CMD> um::push_snapshot_stack
[12/26 19:42:53    100s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:42:53    100s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:42:53    100s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:42:53    100s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:53    100s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:42:53    100s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:42:53    100s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:42:53    100s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:42:53    100s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:42:53    100s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:42:53    100s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:42:53    100s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:42:53    100s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:42:53    100s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:42:53    100s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:42:53    100s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:42:53    100s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -powerDriven -quiet
[12/26 19:42:53    100s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:42:53    100s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:42:53    100s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:42:53    100s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:42:53    100s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:42:53    100s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:42:53    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:53    100s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:42:53    100s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:53    100s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:42:53    100s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:42:53    100s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:42:53    100s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:42:53    100s] <CMD> setPlaceMode -quiet -clusterMode false
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:42:53    100s] *** Starting placeDesign concurrent flow ***
[12/26 19:42:53    100s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:42:53    100s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:42:53    100s] **INFO: Enable pre-place timing setting for timing analysis
[12/26 19:42:53    100s] Set Using Default Delay Limit as 101.
[12/26 19:42:53    100s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/26 19:42:53    100s] <CMD> set delaycal_use_default_delay_limit 101
[12/26 19:42:53    100s] Set Default Net Delay as 0 ps.
[12/26 19:42:53    100s] <CMD> set delaycal_default_net_delay 0
[12/26 19:42:53    100s] Set Default Net Load as 0 pF. 
[12/26 19:42:53    100s] <CMD> set delaycal_default_net_load 0
[12/26 19:42:53    100s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:42:53    100s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/26 19:42:53    100s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/26 19:42:53    100s] <CMD> getAnalysisMode -checkType -quiet
[12/26 19:42:53    100s] <CMD> buildTimingGraph
[12/26 19:42:53    100s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:42:53    100s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:42:53    100s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/26 19:42:53    100s] **INFO: Analyzing IO path groups for slack adjustment
[12/26 19:42:53    100s] <CMD> get_global timing_enable_path_group_priority
[12/26 19:42:53    100s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/26 19:42:53    100s] <CMD> set_global timing_enable_path_group_priority false
[12/26 19:42:53    100s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/26 19:42:53    100s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:42:53    100s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:42:53    100s] <CMD> group_path -name in2reg_tmp.31578 -from {0xa8 0xab} -to 0xac -ignore_source_of_trigger_arc
[12/26 19:42:53    100s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:42:53    100s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:42:53    100s] <CMD> group_path -name in2out_tmp.31578 -from {0xaf 0xb2} -to 0xb3 -ignore_source_of_trigger_arc
[12/26 19:42:53    100s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:42:53    100s] <CMD> group_path -name reg2reg_tmp.31578 -from 0xb5 -to 0xb6
[12/26 19:42:53    100s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:42:53    100s] <CMD> group_path -name reg2out_tmp.31578 -from 0xb9 -to 0xba
[12/26 19:42:53    100s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:42:53    100s] <CMD> setPathGroupOptions reg2reg_tmp.31578 -effortLevel high
[12/26 19:42:53    100s] Effort level <high> specified for reg2reg_tmp.31578 path_group
[12/26 19:42:53    100s] #################################################################################
[12/26 19:42:53    100s] # Design Stage: PreRoute
[12/26 19:42:53    100s] # Design Name: uart_top
[12/26 19:42:53    100s] # Design Mode: 90nm
[12/26 19:42:53    100s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:42:53    100s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:42:53    100s] # Signoff Settings: SI Off 
[12/26 19:42:53    100s] #################################################################################
[12/26 19:42:53    100s] Calculate delays in BcWc mode...
[12/26 19:42:53    100s] Topological Sorting (REAL = 0:00:00.0, MEM = 1099.2M, InitMEM = 1099.2M)
[12/26 19:42:53    100s] Start delay calculation (fullDC) (1 T). (MEM=1099.23)
[12/26 19:42:53    100s] Updating RC grid for preRoute extraction ...
[12/26 19:42:53    100s] Initializing multi-corner resistance tables ...
[12/26 19:42:53    100s] End AAE Lib Interpolated Model. (MEM=1115.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:42:53    100s] Total number of fetched objects 781
[12/26 19:42:53    100s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:42:53    100s] End delay calculation. (MEM=1182.14 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 19:42:53    100s] End delay calculation (fullDC). (MEM=1182.14 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:42:53    100s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1182.1M) ***
[12/26 19:42:53    100s] <CMD> reset_path_group -name reg2out_tmp.31578
[12/26 19:42:53    100s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:42:53    100s] <CMD> reset_path_group -name in2reg_tmp.31578
[12/26 19:42:53    100s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:42:53    100s] <CMD> reset_path_group -name in2out_tmp.31578
[12/26 19:42:53    100s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:42:53    100s] <CMD> reset_path_group -name reg2reg_tmp.31578
[12/26 19:42:53    100s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:42:53    100s] **INFO: Disable pre-place timing setting for timing analysis
[12/26 19:42:53    100s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/26 19:42:53    100s] Set Using Default Delay Limit as 1000.
[12/26 19:42:53    100s] <CMD> set delaycal_use_default_delay_limit 1000
[12/26 19:42:53    100s] Set Default Net Delay as 1000 ps.
[12/26 19:42:53    100s] <CMD> set delaycal_default_net_delay 1000ps
[12/26 19:42:53    100s] Set Default Net Load as 0.5 pF. 
[12/26 19:42:53    100s] <CMD> set delaycal_default_net_load 0.5pf
[12/26 19:42:53    100s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:42:53    100s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:42:53    100s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:42:53    100s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/26 19:42:53    100s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -useNP
[12/26 19:42:53    100s] <CMD> getPlaceMode -useNP -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -WLHigheffort
[12/26 19:42:53    100s] <CMD> getPlaceMode -WLHigheffort -quiet
[12/26 19:42:53    100s] <CMD> setPlaceMode -useNP 1 -WLHigheffort 0
[12/26 19:42:53    100s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:42:53    100s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:42:53    100s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:42:53    100s] *** Starting "NanoPlace(TM) placement v#10 (mem=1168.0M)" ...
[12/26 19:42:53    100s] <CMD> setDelayCalMode -engine feDc
[12/26 19:42:53    100s] No user setting net weight.
[12/26 19:42:53    100s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/26 19:42:53    100s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:42:53    100s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:42:53    100s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:42:53    100s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:42:53    100s] Core basic site is CoreSite
[12/26 19:42:53    100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:42:53    100s] Mark StBox On SiteArr starts
[12/26 19:42:53    100s] Mark StBox On SiteArr ends
[12/26 19:42:53    100s] Apply auto density screen in pre-place stage.
[12/26 19:42:53    100s] Auto density screen increases utilization from 0.053 to 0.053
[12/26 19:42:53    100s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1168.0M
[12/26 19:42:53    100s] Average module density = 0.053.
[12/26 19:42:53    100s] Density for the design = 0.053.
[12/26 19:42:53    100s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:42:53    100s] Pin Density = 0.01733.
[12/26 19:42:53    100s]             = total # of pins 1814 / total area 104652.
[12/26 19:42:53    100s] Initial padding reaches pin density 0.464 for top
[12/26 19:42:53    100s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:42:53    100s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:42:53    100s] === lastAutoLevel = 8 
[12/26 19:42:53    100s] [adp] 0:1:0:1
[12/26 19:42:53    100s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:42:53    100s] Iteration  1: Total net bbox = 1.260e+04 (5.61e+03 6.98e+03)
[12/26 19:42:53    100s]               Est.  stn bbox = 1.582e+04 (7.42e+03 8.40e+03)
[12/26 19:42:53    100s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1168.0M
[12/26 19:42:53    100s] Iteration  8: Total net bbox = 1.335e+04 (5.65e+03 7.69e+03)
[12/26 19:42:53    100s]               Est.  stn bbox = 1.665e+04 (7.51e+03 9.14e+03)
[12/26 19:42:53    100s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1088.9M
[12/26 19:42:53    100s] Iteration  9: Total net bbox = 1.523e+04 (6.53e+03 8.70e+03)
[12/26 19:42:53    100s]               Est.  stn bbox = 1.856e+04 (8.40e+03 1.02e+04)
[12/26 19:42:53    100s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.9M
[12/26 19:42:53    100s] Iteration 10: Total net bbox = 1.664e+04 (7.26e+03 9.39e+03)
[12/26 19:42:53    100s]               Est.  stn bbox = 2.004e+04 (9.16e+03 1.09e+04)
[12/26 19:42:53    100s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1088.9M
[12/26 19:42:53    100s] Iteration 11: Total net bbox = 1.738e+04 (7.94e+03 9.44e+03)
[12/26 19:42:53    100s]               Est.  stn bbox = 2.078e+04 (9.85e+03 1.09e+04)
[12/26 19:42:53    100s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1088.9M
[12/26 19:42:53    100s] Iteration 12: Total net bbox = 1.738e+04 (7.94e+03 9.44e+03)
[12/26 19:42:53    100s]               Est.  stn bbox = 2.078e+04 (9.85e+03 1.09e+04)
[12/26 19:42:53    100s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.9M
[12/26 19:42:53    100s] *** cost = 1.738e+04 (7.94e+03 9.44e+03) (cpu for global=0:00:00.2) real=0:00:00.0***
[12/26 19:42:53    100s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[12/26 19:42:53    100s] Core Placement runtime cpu: 0:00:00.2 real: 0:00:00.0
[12/26 19:42:53    100s] <CMD> scanReorder
[12/26 19:42:53    100s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/26 19:42:53    100s] Type 'man IMPSP-9025' for more detail.
[12/26 19:42:53    100s] #spOpts: mergeVia=F 
[12/26 19:42:53    100s] Core basic site is CoreSite
[12/26 19:42:53    100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:42:53    100s] Mark StBox On SiteArr starts
[12/26 19:42:53    100s] Mark StBox On SiteArr ends
[12/26 19:42:53    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1088.9MB).
[12/26 19:42:53    100s] *** Starting refinePlace (0:01:41 mem=1088.9M) ***
[12/26 19:42:53    100s] Total net bbox length = 1.739e+04 (7.945e+03 9.441e+03) (ext = 5.345e+03)
[12/26 19:42:53    100s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:42:53    100s] Starting refinePlace ...
[12/26 19:42:53    100s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:42:53    100s] Density distribution unevenness ratio = 76.043%
[12/26 19:42:53    100s]   Spread Effort: high, standalone mode, useDDP on.
[12/26 19:42:53    100s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1088.9MB) @(0:01:41 - 0:01:41).
[12/26 19:42:53    100s] Move report: preRPlace moves 489 insts, mean move: 1.53 um, max move: 3.82 um
[12/26 19:42:53    100s] 	Max move on inst (rtx/counts_reg[29]): (779.14, 564.20) --> (778.08, 566.96)
[12/26 19:42:53    100s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:42:53    100s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:42:53    100s] Placement tweakage begins.
[12/26 19:42:53    100s] wire length = 2.070e+04
[12/26 19:42:53    100s] wire length = 1.922e+04
[12/26 19:42:53    100s] Placement tweakage ends.
[12/26 19:42:53    100s] Move report: tweak moves 41 insts, mean move: 7.92 um, max move: 16.80 um
[12/26 19:42:53    100s] 	Max move on inst (rtx/counts_reg[13]): (824.00, 538.96) --> (824.00, 522.16)
[12/26 19:42:53    100s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:42:53    100s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1088.9MB) @(0:01:41 - 0:01:41).
[12/26 19:42:53    100s] Move report: Detail placement moves 489 insts, mean move: 2.17 um, max move: 18.04 um
[12/26 19:42:53    100s] 	Max move on inst (utx/count_reg[8]): (557.13, 698.43) --> (547.36, 690.16)
[12/26 19:42:53    100s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1088.9MB
[12/26 19:42:53    100s] Statistics of distance of Instance movement in refine placement:
[12/26 19:42:53    100s]   maximum (X+Y) =        18.04 um
[12/26 19:42:53    100s]   inst (utx/count_reg[8]) with max move: (557.132, 698.426) -> (547.36, 690.16)
[12/26 19:42:53    100s]   mean    (X+Y) =         2.17 um
[12/26 19:42:53    100s] Total instances flipped for WireLenOpt: 18
[12/26 19:42:53    100s] Summary Report:
[12/26 19:42:53    100s] Instances move: 489 (out of 489 movable)
[12/26 19:42:53    100s] Instances flipped: 0
[12/26 19:42:53    100s] Mean displacement: 2.17 um
[12/26 19:42:53    100s] Max displacement: 18.04 um (Instance: utx/count_reg[8]) (557.132, 698.426) -> (547.36, 690.16)
[12/26 19:42:53    100s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:42:53    100s] Total instances moved : 489
[12/26 19:42:53    100s] Total net bbox length = 1.620e+04 (6.691e+03 9.506e+03) (ext = 5.339e+03)
[12/26 19:42:53    100s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1088.9MB
[12/26 19:42:53    100s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1088.9MB) @(0:01:41 - 0:01:41).
[12/26 19:42:53    100s] *** Finished refinePlace (0:01:41 mem=1088.9M) ***
[12/26 19:42:53    100s] *** End of Placement (cpu=0:00:00.3, real=0:00:00.0, mem=1088.9M) ***
[12/26 19:42:53    100s] #spOpts: mergeVia=F 
[12/26 19:42:53    100s] Core basic site is CoreSite
[12/26 19:42:53    100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:42:53    100s] Mark StBox On SiteArr starts
[12/26 19:42:53    100s] Mark StBox On SiteArr ends
[12/26 19:42:53    100s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:42:53    100s] Density distribution unevenness ratio = 76.043%
[12/26 19:42:53    100s] <CMD> setDelayCalMode -engine aae
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -useNP
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -WLHigheffort
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:42:53    100s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:42:53    100s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:42:53    100s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:42:53    100s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:42:53    100s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:42:53    100s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:42:53    100s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:42:53    100s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/26 19:42:53    100s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/26 19:42:53    100s] <CMD> um::enable_metric
[12/26 19:42:53    100s] <CMD> congRepair
[12/26 19:42:53    100s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:42:53    100s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:42:53    100s] Starting congestion repair ...
[12/26 19:42:53    100s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/26 19:42:53    100s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:42:53    100s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:42:53    100s] Starting Early Global Route congestion estimation: mem = 1088.9M
[12/26 19:42:53    100s] (I)       Reading DB...
[12/26 19:42:53    100s] (I)       before initializing RouteDB syMemory usage = 1088.9 MB
[12/26 19:42:53    100s] (I)       congestionReportName   : 
[12/26 19:42:53    100s] (I)       layerRangeFor2DCongestion : 
[12/26 19:42:53    100s] (I)       buildTerm2TermWires    : 1
[12/26 19:42:53    100s] (I)       doTrackAssignment      : 1
[12/26 19:42:53    100s] (I)       dumpBookshelfFiles     : 0
[12/26 19:42:53    100s] (I)       numThreads             : 1
[12/26 19:42:53    100s] (I)       bufferingAwareRouting  : false
[12/26 19:42:53    100s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:42:53    100s] (I)       honorPin               : false
[12/26 19:42:53    100s] (I)       honorPinGuide          : true
[12/26 19:42:53    100s] (I)       honorPartition         : false
[12/26 19:42:53    100s] (I)       allowPartitionCrossover: false
[12/26 19:42:53    100s] (I)       honorSingleEntry       : true
[12/26 19:42:53    100s] (I)       honorSingleEntryStrong : true
[12/26 19:42:53    100s] (I)       handleViaSpacingRule   : false
[12/26 19:42:53    100s] (I)       handleEolSpacingRule   : false
[12/26 19:42:53    100s] (I)       PDConstraint           : none
[12/26 19:42:53    100s] (I)       expBetterNDRHandling   : false
[12/26 19:42:53    100s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:42:53    100s] (I)       routingEffortLevel     : 3
[12/26 19:42:53    100s] (I)       effortLevel            : standard
[12/26 19:42:53    100s] [NR-eGR] minRouteLayer          : 2
[12/26 19:42:53    100s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:42:53    100s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:42:53    100s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:42:53    100s] (I)       numRowsPerGCell        : 1
[12/26 19:42:53    100s] (I)       speedUpLargeDesign     : 0
[12/26 19:42:53    100s] (I)       multiThreadingTA       : 1
[12/26 19:42:53    100s] (I)       blkAwareLayerSwitching : 1
[12/26 19:42:53    100s] (I)       optimizationMode       : false
[12/26 19:42:53    100s] (I)       routeSecondPG          : false
[12/26 19:42:53    100s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:42:53    100s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:42:53    100s] (I)       punchThroughDistance   : 500.00
[12/26 19:42:53    100s] (I)       scenicBound            : 1.15
[12/26 19:42:53    100s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:42:53    100s] (I)       source-to-sink ratio   : 0.00
[12/26 19:42:53    100s] (I)       targetCongestionRatioH : 1.00
[12/26 19:42:53    100s] (I)       targetCongestionRatioV : 1.00
[12/26 19:42:53    100s] (I)       layerCongestionRatio   : 0.70
[12/26 19:42:53    100s] (I)       m1CongestionRatio      : 0.10
[12/26 19:42:53    100s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:42:53    100s] (I)       localRouteEffort       : 1.00
[12/26 19:42:53    100s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:42:53    100s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:42:53    100s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:42:53    100s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:42:53    100s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:42:53    100s] (I)       routeVias              : 
[12/26 19:42:53    100s] (I)       readTROption           : true
[12/26 19:42:53    100s] (I)       extraSpacingFactor     : 1.00
[12/26 19:42:53    100s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:42:53    100s] (I)       routeSelectedNetsOnly  : false
[12/26 19:42:53    100s] (I)       clkNetUseMaxDemand     : false
[12/26 19:42:53    100s] (I)       extraDemandForClocks   : 0
[12/26 19:42:53    100s] (I)       steinerRemoveLayers    : false
[12/26 19:42:53    100s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:42:53    100s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:42:53    100s] (I)       similarTopologyRoutingFast : false
[12/26 19:42:53    100s] (I)       spanningTreeRefinement : false
[12/26 19:42:53    100s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:42:53    100s] (I)       starting read tracks
[12/26 19:42:53    100s] (I)       build grid graph
[12/26 19:42:53    100s] (I)       build grid graph start
[12/26 19:42:53    100s] [NR-eGR] Layer1 has no routable track
[12/26 19:42:53    100s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:42:53    100s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:42:53    100s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:42:53    100s] (I)       build grid graph end
[12/26 19:42:53    100s] (I)       numViaLayers=4
[12/26 19:42:53    100s] (I)       Reading via V2 for layer: 0 
[12/26 19:42:53    100s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:42:53    100s] (I)       Reading via VL for layer: 2 
[12/26 19:42:53    100s] (I)       end build via table
[12/26 19:42:53    100s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:42:53    100s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:42:53    100s] (I)       readDataFromPlaceDB
[12/26 19:42:53    100s] (I)       Read net information..
[12/26 19:42:53    100s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:42:53    100s] (I)       Read testcase time = 0.000 seconds
[12/26 19:42:53    100s] 
[12/26 19:42:53    100s] (I)       read default dcut vias
[12/26 19:42:53    100s] (I)       Reading via V2 for layer: 0 
[12/26 19:42:53    100s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:42:53    100s] (I)       Reading via VL for layer: 2 
[12/26 19:42:53    100s] (I)       build grid graph start
[12/26 19:42:53    100s] (I)       build grid graph end
[12/26 19:42:53    100s] (I)       Model blockage into capacity
[12/26 19:42:53    100s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:42:53    100s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:42:53    100s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:42:53    100s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:42:53    100s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:42:53    100s] (I)       Modeling time = 0.010 seconds
[12/26 19:42:53    100s] 
[12/26 19:42:53    100s] (I)       Number of ignored nets = 0
[12/26 19:42:53    100s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:42:53    100s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:42:53    100s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:42:53    100s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:42:53    100s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:42:53    100s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:42:53    100s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:42:53    100s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:42:53    100s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:42:53    100s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:42:53    100s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1088.9 MB
[12/26 19:42:53    100s] (I)       Ndr track 0 does not exist
[12/26 19:42:53    100s] (I)       Layer1  viaCost=300.00
[12/26 19:42:53    100s] (I)       Layer2  viaCost=100.00
[12/26 19:42:53    100s] (I)       Layer3  viaCost=200.00
[12/26 19:42:53    100s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:42:53    100s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:42:53    100s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:42:53    100s] (I)       Site Width          :   560  (dbu)
[12/26 19:42:53    100s] (I)       Row Height          :  5600  (dbu)
[12/26 19:42:53    100s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:42:53    100s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:42:53    100s] (I)       grid                :   199   199     4
[12/26 19:42:53    100s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:42:53    100s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:42:53    100s] (I)       Default wire width  :   230   280   280   440
[12/26 19:42:53    100s] (I)       Default wire space  :   230   280   280   460
[12/26 19:42:53    100s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:42:53    100s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:42:53    100s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:42:53    100s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:42:53    100s] (I)       Num of masks        :     1     1     1     1
[12/26 19:42:53    100s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:42:53    100s] (I)       --------------------------------------------------------
[12/26 19:42:53    100s] 
[12/26 19:42:53    100s] [NR-eGR] ============ Routing rule table ============
[12/26 19:42:53    100s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:42:53    100s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:42:53    100s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:42:53    100s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:42:53    100s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:42:53    100s] [NR-eGR] ========================================
[12/26 19:42:53    100s] [NR-eGR] 
[12/26 19:42:53    100s] (I)       After initializing earlyGlobalRoute syMemory usage = 1088.9 MB
[12/26 19:42:53    100s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:42:53    100s] (I)       ============= Initialization =============
[12/26 19:42:53    100s] (I)       totalPins=1843  totalGlobalPin=1749 (94.90%)
[12/26 19:42:53    100s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:42:53    100s] [NR-eGR] Layer group 1: route 621 net(s) in layer range [2, 4]
[12/26 19:42:53    100s] (I)       ============  Phase 1a Route ============
[12/26 19:42:53    100s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:42:53    100s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:42:53    100s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:42:53    100s] (I)       
[12/26 19:42:53    100s] (I)       ============  Phase 1b Route ============
[12/26 19:42:53    100s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:42:53    100s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:42:53    100s] (I)       
[12/26 19:42:53    100s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.870400e+04um
[12/26 19:42:53    100s] (I)       ============  Phase 1c Route ============
[12/26 19:42:53    100s] (I)       Level2 Grid: 40 x 40
[12/26 19:42:53    100s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:42:53    100s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:42:53    100s] (I)       
[12/26 19:42:53    100s] (I)       ============  Phase 1d Route ============
[12/26 19:42:53    100s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:42:53    100s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:42:53    100s] (I)       
[12/26 19:42:53    100s] (I)       ============  Phase 1e Route ============
[12/26 19:42:53    100s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:42:53    100s] (I)       Usage: 3340 = (1414 H, 1926 V) = (1.23% H, 1.14% V) = (7.918e+03um H, 1.079e+04um V)
[12/26 19:42:53    100s] (I)       
[12/26 19:42:53    100s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.870400e+04um
[12/26 19:42:53    100s] [NR-eGR] 
[12/26 19:42:53    100s] (I)       ============  Phase 1l Route ============
[12/26 19:42:53    100s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:42:53    100s] (I)       
[12/26 19:42:53    100s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:42:53    100s] [NR-eGR]                OverCon            
[12/26 19:42:53    100s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:42:53    100s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:42:53    100s] [NR-eGR] ------------------------------------
[12/26 19:42:53    100s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:42:53    100s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:42:53    100s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:42:53    100s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:42:53    100s] [NR-eGR] ------------------------------------
[12/26 19:42:53    100s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:42:53    100s] [NR-eGR] 
[12/26 19:42:53    100s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/26 19:42:53    100s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:42:53    100s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:42:53    100s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:42:53    100s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1088.9M
[12/26 19:42:53    100s] [hotspot] +------------+---------------+---------------+
[12/26 19:42:53    100s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:42:53    100s] [hotspot] +------------+---------------+---------------+
[12/26 19:42:53    100s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:42:53    100s] [hotspot] +------------+---------------+---------------+
[12/26 19:42:53    100s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:42:53    100s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:42:53    100s] Skipped repairing congestion.
[12/26 19:42:53    100s] Starting Early Global Route wiring: mem = 1088.9M
[12/26 19:42:53    100s] (I)       ============= track Assignment ============
[12/26 19:42:53    100s] (I)       extract Global 3D Wires
[12/26 19:42:53    100s] (I)       Extract Global WL : time=0.00
[12/26 19:42:53    100s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:42:53    100s] (I)       Initialization real time=0.00 seconds
[12/26 19:42:53    100s] (I)       Run Multi-thread track assignment
[12/26 19:42:53    100s] (I)       merging nets...
[12/26 19:42:53    100s] (I)       merging nets done
[12/26 19:42:53    100s] (I)       Kernel real time=0.00 seconds
[12/26 19:42:53    100s] (I)       End Greedy Track Assignment
[12/26 19:42:53    100s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:42:53    100s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1774
[12/26 19:42:53    100s] [NR-eGR] Layer2(M2)(V) length: 1.114171e+04um, number of vias: 2417
[12/26 19:42:53    100s] [NR-eGR] Layer3(M3)(H) length: 8.011960e+03um, number of vias: 18
[12/26 19:42:53    100s] [NR-eGR] Layer4(TOP_M)(V) length: 2.128000e+01um, number of vias: 0
[12/26 19:42:53    100s] [NR-eGR] Total length: 1.917495e+04um, number of vias: 4209
[12/26 19:42:53    100s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:42:53    100s] [NR-eGR] Total clock nets wire length: 1.071790e+03um 
[12/26 19:42:53    100s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:42:53    100s] Early Global Route wiring runtime: 0.00 seconds, mem = 1088.9M
[12/26 19:42:53    100s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/26 19:42:53    100s] <CMD> um::enable_metric
[12/26 19:42:53    100s] <CMD> um::enable_metric
[12/26 19:42:53    100s] <CMD> um::enable_metric
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:42:53    100s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:53    100s] *** Finishing placeDesign concurrent flow ***
[12/26 19:42:53    100s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 0, mem = 1088.9M **
[12/26 19:42:53    100s] <CMD> setPlaceMode -quiet -clusterMode auto
[12/26 19:42:53    100s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:42:53    100s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:42:53    100s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:42:53    100s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:42:53    100s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:42:53    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:53    100s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:42:53    100s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:42:53    100s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:42:53    100s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:42:53    100s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:42:53    100s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:42:53    100s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:42:53    100s] <CMD> getPlaceMode -fp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -doRPlace -quiet
[12/26 19:42:53    100s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/26 19:42:53    100s] <CMD> remove_rf_constraint
[12/26 19:42:53    100s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:42:53    100s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:42:53    100s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:42:53    100s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:42:53    100s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:42:53    100s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:42:53    100s] <CMD> report_message -end_cmd
[12/26 19:42:53    100s] 
[12/26 19:42:53    100s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:42:53    100s] Severity  ID               Count  Summary                                  
[12/26 19:42:53    100s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/26 19:42:53    100s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:42:53    100s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/26 19:42:53    100s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:42:53    100s] *** Message Summary: 4 warning(s), 0 error(s)
[12/26 19:42:53    100s] 
[12/26 19:42:53    100s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:42:53    100s] <CMD> um::pop_snapshot_stack
[12/26 19:42:53    100s] <CMD> um::create_snapshot -name place_design
[12/26 19:42:53    100s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:42:54    100s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:59    101s] Set RLRP Inst: utx/g4631__7114
[12/26 19:42:59    101s] Set RLRP Inst: utx/g4631__7114
[12/26 19:43:00    101s] Set RLRP Inst: utx/g4631__7114
[12/26 19:43:00    101s] Set RLRP Inst: utx/g4631__7114
[12/26 19:43:04    102s] <CMD> deselectAll
[12/26 19:43:04    102s] <CMD> selectWire 270.1600 655.8200 844.7200 657.3000 1 VSS
[12/26 19:43:20    104s] <CMD> setPlaceMode -fp false
[12/26 19:43:20    104s] <CMD> report_message -start_cmd
[12/26 19:43:20    104s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:43:20    104s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:43:20    104s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:43:20    104s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:43:20    104s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:43:20    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:43:20    104s] <CMD> um::push_snapshot_stack
[12/26 19:43:20    104s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:43:20    104s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:43:20    104s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:43:20    104s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:43:20    104s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:43:20    104s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:43:20    104s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:43:20    104s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:43:20    104s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:43:20    104s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:43:20    104s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:43:20    104s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:43:20    104s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -fp -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:43:20    104s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:43:20    104s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:43:20    104s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:43:20    104s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -fp -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -fp -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -powerDriven -quiet
[12/26 19:43:20    104s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:43:20    104s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:43:20    104s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:43:20    104s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:43:20    104s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:43:20    104s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:43:20    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:20    104s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:43:20    104s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:20    104s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:43:20    104s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:43:20    104s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:43:20    104s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:43:20    104s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:43:20    104s] *** Starting placeDesign default flow ***
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:43:20    104s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:43:20    104s] <CMD> deleteBufferTree -decloneInv
[12/26 19:43:20    104s] *** Start deleteBufferTree ***
[12/26 19:43:20    104s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:43:20    104s] Info: Detect buffers to remove automatically.
[12/26 19:43:20    104s] Analyzing netlist ...
[12/26 19:43:20    104s] Updating netlist
[12/26 19:43:20    104s] 
[12/26 19:43:20    104s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:43:20    104s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:43:20    104s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:43:20    104s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/26 19:43:20    104s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:43:20    104s] **INFO: Enable pre-place timing setting for timing analysis
[12/26 19:43:20    104s] Set Using Default Delay Limit as 101.
[12/26 19:43:20    104s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/26 19:43:20    104s] <CMD> set delaycal_use_default_delay_limit 101
[12/26 19:43:20    104s] Set Default Net Delay as 0 ps.
[12/26 19:43:20    104s] <CMD> set delaycal_default_net_delay 0
[12/26 19:43:20    104s] Set Default Net Load as 0 pF. 
[12/26 19:43:20    104s] <CMD> set delaycal_default_net_load 0
[12/26 19:43:20    104s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:43:20    104s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/26 19:43:20    104s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/26 19:43:20    104s] <CMD> getAnalysisMode -checkType -quiet
[12/26 19:43:20    104s] <CMD> buildTimingGraph
[12/26 19:43:20    104s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:43:20    104s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:43:20    104s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/26 19:43:20    104s] **INFO: Analyzing IO path groups for slack adjustment
[12/26 19:43:20    104s] <CMD> get_global timing_enable_path_group_priority
[12/26 19:43:20    104s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/26 19:43:20    104s] <CMD> set_global timing_enable_path_group_priority false
[12/26 19:43:20    104s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/26 19:43:20    104s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:43:20    104s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:43:20    104s] <CMD> group_path -name in2reg_tmp.31578 -from {0xbe 0xc1} -to 0xc2 -ignore_source_of_trigger_arc
[12/26 19:43:20    104s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:43:20    104s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:43:20    104s] <CMD> group_path -name in2out_tmp.31578 -from {0xc5 0xc8} -to 0xc9 -ignore_source_of_trigger_arc
[12/26 19:43:20    104s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:43:20    104s] <CMD> group_path -name reg2reg_tmp.31578 -from 0xcb -to 0xcc
[12/26 19:43:20    104s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:43:20    104s] <CMD> group_path -name reg2out_tmp.31578 -from 0xcf -to 0xd0
[12/26 19:43:20    104s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:43:20    104s] <CMD> setPathGroupOptions reg2reg_tmp.31578 -effortLevel high
[12/26 19:43:20    104s] Effort level <high> specified for reg2reg_tmp.31578 path_group
[12/26 19:43:20    104s] #################################################################################
[12/26 19:43:20    104s] # Design Stage: PreRoute
[12/26 19:43:20    104s] # Design Name: uart_top
[12/26 19:43:20    104s] # Design Mode: 90nm
[12/26 19:43:20    104s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:43:20    104s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:43:20    104s] # Signoff Settings: SI Off 
[12/26 19:43:20    104s] #################################################################################
[12/26 19:43:20    104s] Calculate delays in BcWc mode...
[12/26 19:43:20    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 1101.9M, InitMEM = 1101.9M)
[12/26 19:43:20    104s] Start delay calculation (fullDC) (1 T). (MEM=1101.93)
[12/26 19:43:20    104s] Updating RC grid for preRoute extraction ...
[12/26 19:43:20    104s] Initializing multi-corner resistance tables ...
[12/26 19:43:20    104s] End AAE Lib Interpolated Model. (MEM=1118.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:43:20    104s] Total number of fetched objects 781
[12/26 19:43:20    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:43:20    104s] End delay calculation. (MEM=1184.84 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 19:43:20    104s] End delay calculation (fullDC). (MEM=1184.84 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:43:20    104s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1184.8M) ***
[12/26 19:43:20    104s] <CMD> reset_path_group -name reg2out_tmp.31578
[12/26 19:43:20    104s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:43:20    104s] <CMD> reset_path_group -name in2reg_tmp.31578
[12/26 19:43:20    104s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:43:20    104s] <CMD> reset_path_group -name in2out_tmp.31578
[12/26 19:43:20    104s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:43:20    104s] <CMD> reset_path_group -name reg2reg_tmp.31578
[12/26 19:43:20    104s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:43:20    104s] **INFO: Disable pre-place timing setting for timing analysis
[12/26 19:43:20    104s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/26 19:43:20    104s] Set Using Default Delay Limit as 1000.
[12/26 19:43:20    104s] <CMD> set delaycal_use_default_delay_limit 1000
[12/26 19:43:20    104s] Set Default Net Delay as 1000 ps.
[12/26 19:43:20    104s] <CMD> set delaycal_default_net_delay 1000ps
[12/26 19:43:20    104s] Set Default Net Load as 0.5 pF. 
[12/26 19:43:20    104s] <CMD> set delaycal_default_net_load 0.5pf
[12/26 19:43:20    104s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:43:20    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:20    104s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:43:20    104s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/26 19:43:20    104s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:43:20    104s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:43:20    104s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:43:20    104s] *** Starting "NanoPlace(TM) placement v#10 (mem=1170.7M)" ...
[12/26 19:43:20    104s] <CMD> setDelayCalMode -engine feDc
[12/26 19:43:20    104s] No user setting net weight.
[12/26 19:43:20    104s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/26 19:43:20    104s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:43:20    104s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:43:20    104s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:43:20    104s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:43:20    104s] Core basic site is CoreSite
[12/26 19:43:20    104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:43:20    104s] Mark StBox On SiteArr starts
[12/26 19:43:20    104s] Mark StBox On SiteArr ends
[12/26 19:43:20    104s] Apply auto density screen in pre-place stage.
[12/26 19:43:20    104s] Auto density screen increases utilization from 0.053 to 0.053
[12/26 19:43:20    104s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1170.7M
[12/26 19:43:20    104s] Average module density = 0.053.
[12/26 19:43:20    104s] Density for the design = 0.053.
[12/26 19:43:20    104s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:43:20    104s] Pin Density = 0.01733.
[12/26 19:43:20    104s]             = total # of pins 1814 / total area 104652.
[12/26 19:43:20    104s] Initial padding reaches pin density 0.464 for top
[12/26 19:43:20    104s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:43:20    104s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:43:20    104s] === lastAutoLevel = 8 
[12/26 19:43:20    104s] [adp] 0:1:0:1
[12/26 19:43:20    104s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:43:20    104s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:43:20    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:43:20    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Iteration  3: Total net bbox = 1.072e+04 (4.11e+03 6.60e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 1.439e+04 (5.87e+03 8.52e+03)
[12/26 19:43:20    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Iteration  4: Total net bbox = 1.040e+04 (4.03e+03 6.37e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 1.396e+04 (5.78e+03 8.18e+03)
[12/26 19:43:20    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Iteration  5: Total net bbox = 9.554e+03 (3.71e+03 5.84e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 1.278e+04 (5.41e+03 7.37e+03)
[12/26 19:43:20    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Iteration  6: Total net bbox = 8.932e+03 (3.43e+03 5.50e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 1.185e+04 (5.08e+03 6.77e+03)
[12/26 19:43:20    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Starting Early Global Route rough congestion estimation: mem = 1094.1M
[12/26 19:43:20    104s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/26 19:43:20    104s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/26 19:43:20    104s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/26 19:43:20    104s] (I)       Reading DB...
[12/26 19:43:20    104s] (I)       before initializing RouteDB syMemory usage = 1094.1 MB
[12/26 19:43:20    104s] (I)       congestionReportName   : 
[12/26 19:43:20    104s] (I)       layerRangeFor2DCongestion : 
[12/26 19:43:20    104s] (I)       buildTerm2TermWires    : 1
[12/26 19:43:20    104s] (I)       doTrackAssignment      : 1
[12/26 19:43:20    104s] (I)       dumpBookshelfFiles     : 0
[12/26 19:43:20    104s] (I)       numThreads             : 1
[12/26 19:43:20    104s] (I)       bufferingAwareRouting  : false
[12/26 19:43:20    104s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:43:20    104s] (I)       honorPin               : false
[12/26 19:43:20    104s] (I)       honorPinGuide          : true
[12/26 19:43:20    104s] (I)       honorPartition         : false
[12/26 19:43:20    104s] (I)       allowPartitionCrossover: false
[12/26 19:43:20    104s] (I)       honorSingleEntry       : true
[12/26 19:43:20    104s] (I)       honorSingleEntryStrong : true
[12/26 19:43:20    104s] (I)       handleViaSpacingRule   : false
[12/26 19:43:20    104s] (I)       handleEolSpacingRule   : false
[12/26 19:43:20    104s] (I)       PDConstraint           : none
[12/26 19:43:20    104s] (I)       expBetterNDRHandling   : false
[12/26 19:43:20    104s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:43:20    104s] (I)       routingEffortLevel     : 3
[12/26 19:43:20    104s] (I)       effortLevel            : standard
[12/26 19:43:20    104s] [NR-eGR] minRouteLayer          : 2
[12/26 19:43:20    104s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:43:20    104s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:43:20    104s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:43:20    104s] (I)       numRowsPerGCell        : 7
[12/26 19:43:20    104s] (I)       speedUpLargeDesign     : 0
[12/26 19:43:20    104s] (I)       multiThreadingTA       : 1
[12/26 19:43:20    104s] (I)       blkAwareLayerSwitching : 1
[12/26 19:43:20    104s] (I)       optimizationMode       : false
[12/26 19:43:20    104s] (I)       routeSecondPG          : false
[12/26 19:43:20    104s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:43:20    104s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:43:20    104s] (I)       punchThroughDistance   : 500.00
[12/26 19:43:20    104s] (I)       scenicBound            : 1.15
[12/26 19:43:20    104s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:43:20    104s] (I)       source-to-sink ratio   : 0.00
[12/26 19:43:20    104s] (I)       targetCongestionRatioH : 1.00
[12/26 19:43:20    104s] (I)       targetCongestionRatioV : 1.00
[12/26 19:43:20    104s] (I)       layerCongestionRatio   : 0.70
[12/26 19:43:20    104s] (I)       m1CongestionRatio      : 0.10
[12/26 19:43:20    104s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:43:20    104s] (I)       localRouteEffort       : 1.00
[12/26 19:43:20    104s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:43:20    104s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:43:20    104s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:43:20    104s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:43:20    104s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:43:20    104s] (I)       routeVias              : 
[12/26 19:43:20    104s] (I)       readTROption           : true
[12/26 19:43:20    104s] (I)       extraSpacingFactor     : 1.00
[12/26 19:43:20    104s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:43:20    104s] (I)       routeSelectedNetsOnly  : false
[12/26 19:43:20    104s] (I)       clkNetUseMaxDemand     : false
[12/26 19:43:20    104s] (I)       extraDemandForClocks   : 0
[12/26 19:43:20    104s] (I)       steinerRemoveLayers    : false
[12/26 19:43:20    104s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:43:20    104s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:43:20    104s] (I)       similarTopologyRoutingFast : false
[12/26 19:43:20    104s] (I)       spanningTreeRefinement : false
[12/26 19:43:20    104s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:43:20    104s] (I)       starting read tracks
[12/26 19:43:20    104s] (I)       build grid graph
[12/26 19:43:20    104s] (I)       build grid graph start
[12/26 19:43:20    104s] [NR-eGR] Layer1 has no routable track
[12/26 19:43:20    104s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:43:20    104s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:43:20    104s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:43:20    104s] (I)       build grid graph end
[12/26 19:43:20    104s] (I)       numViaLayers=4
[12/26 19:43:20    104s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:20    104s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:20    104s] (I)       Reading via VL for layer: 2 
[12/26 19:43:20    104s] (I)       end build via table
[12/26 19:43:20    104s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:43:20    104s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:43:20    104s] (I)       readDataFromPlaceDB
[12/26 19:43:20    104s] (I)       Read net information..
[12/26 19:43:20    104s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:43:20    104s] (I)       Read testcase time = 0.000 seconds
[12/26 19:43:20    104s] 
[12/26 19:43:20    104s] (I)       read default dcut vias
[12/26 19:43:20    104s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:20    104s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:20    104s] (I)       Reading via VL for layer: 2 
[12/26 19:43:20    104s] (I)       build grid graph start
[12/26 19:43:20    104s] (I)       build grid graph end
[12/26 19:43:20    104s] (I)       Model blockage into capacity
[12/26 19:43:20    104s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:43:20    104s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:43:20    104s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:43:20    104s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:43:20    104s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:43:20    104s] (I)       Modeling time = 0.000 seconds
[12/26 19:43:20    104s] 
[12/26 19:43:20    104s] (I)       Number of ignored nets = 0
[12/26 19:43:20    104s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:43:20    104s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:43:20    104s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:43:20    104s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:43:20    104s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1094.1 MB
[12/26 19:43:20    104s] (I)       Ndr track 0 does not exist
[12/26 19:43:20    104s] (I)       Layer1  viaCost=300.00
[12/26 19:43:20    104s] (I)       Layer2  viaCost=100.00
[12/26 19:43:20    104s] (I)       Layer3  viaCost=200.00
[12/26 19:43:20    104s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:43:20    104s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:43:20    104s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:43:20    104s] (I)       Site Width          :   560  (dbu)
[12/26 19:43:20    104s] (I)       Row Height          :  5600  (dbu)
[12/26 19:43:20    104s] (I)       GCell Width         : 39200  (dbu)
[12/26 19:43:20    104s] (I)       GCell Height        : 39200  (dbu)
[12/26 19:43:20    104s] (I)       grid                :    29    29     4
[12/26 19:43:20    104s] (I)       vertical capacity   :     0 39200     0 39200
[12/26 19:43:20    104s] (I)       horizontal capacity :     0     0 39200     0
[12/26 19:43:20    104s] (I)       Default wire width  :   230   280   280   440
[12/26 19:43:20    104s] (I)       Default wire space  :   230   280   280   460
[12/26 19:43:20    104s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:43:20    104s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:43:20    104s] (I)       Num tracks per GCell: 85.22 70.00 70.00 35.00
[12/26 19:43:20    104s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:43:20    104s] (I)       Num of masks        :     1     1     1     1
[12/26 19:43:20    104s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:43:20    104s] (I)       --------------------------------------------------------
[12/26 19:43:20    104s] 
[12/26 19:43:20    104s] [NR-eGR] ============ Routing rule table ============
[12/26 19:43:20    104s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:43:20    104s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:43:20    104s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:43:20    104s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:20    104s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:20    104s] [NR-eGR] ========================================
[12/26 19:43:20    104s] [NR-eGR] 
[12/26 19:43:20    104s] (I)       After initializing earlyGlobalRoute syMemory usage = 1094.1 MB
[12/26 19:43:20    104s] (I)       Loading and dumping file time : 0.00 seconds
[12/26 19:43:20    104s] (I)       ============= Initialization =============
[12/26 19:43:20    104s] (I)       numLocalWires=2136  numGlobalNetBranches=368  numLocalNetBranches=715
[12/26 19:43:20    104s] (I)       totalPins=1814  totalGlobalPin=193 (10.64%)
[12/26 19:43:20    104s] (I)       total 2D Cap : 41023 = (16396 H, 24627 V)
[12/26 19:43:20    104s] (I)       ============  Phase 1a Route ============
[12/26 19:43:20    104s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:43:20    104s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:43:20    104s] (I)       Usage: 258 = (118 H, 140 V) = (0.72% H, 0.57% V) = (4.626e+03um H, 5.488e+03um V)
[12/26 19:43:20    104s] (I)       
[12/26 19:43:20    104s] (I)       ============  Phase 1b Route ============
[12/26 19:43:20    104s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:43:20    104s] (I)       Usage: 258 = (118 H, 140 V) = (0.72% H, 0.57% V) = (4.626e+03um H, 5.488e+03um V)
[12/26 19:43:20    104s] (I)       
[12/26 19:43:20    104s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/26 19:43:20    104s] 
[12/26 19:43:20    104s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:43:20    104s] Finished Early Global Route rough congestion estimation: mem = 1094.1M
[12/26 19:43:20    104s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/26 19:43:20    104s] Congestion driven padding in post-place stage.
[12/26 19:43:20    104s] Congestion driven padding increases utilization from 0.059 to 0.058
[12/26 19:43:20    104s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Global placement CDP skipped at cutLevel 7.
[12/26 19:43:20    104s] Iteration  7: Total net bbox = 1.132e+04 (5.34e+03 5.99e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 1.426e+04 (6.99e+03 7.27e+03)
[12/26 19:43:20    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Iteration  8: Total net bbox = 1.132e+04 (5.34e+03 5.99e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 1.426e+04 (6.99e+03 7.27e+03)
[12/26 19:43:20    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Starting Early Global Route rough congestion estimation: mem = 1094.1M
[12/26 19:43:20    104s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/26 19:43:20    104s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/26 19:43:20    104s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/26 19:43:20    104s] (I)       Reading DB...
[12/26 19:43:20    104s] (I)       before initializing RouteDB syMemory usage = 1094.1 MB
[12/26 19:43:20    104s] (I)       congestionReportName   : 
[12/26 19:43:20    104s] (I)       layerRangeFor2DCongestion : 
[12/26 19:43:20    104s] (I)       buildTerm2TermWires    : 1
[12/26 19:43:20    104s] (I)       doTrackAssignment      : 1
[12/26 19:43:20    104s] (I)       dumpBookshelfFiles     : 0
[12/26 19:43:20    104s] (I)       numThreads             : 1
[12/26 19:43:20    104s] (I)       bufferingAwareRouting  : false
[12/26 19:43:20    104s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:43:20    104s] (I)       honorPin               : false
[12/26 19:43:20    104s] (I)       honorPinGuide          : true
[12/26 19:43:20    104s] (I)       honorPartition         : false
[12/26 19:43:20    104s] (I)       allowPartitionCrossover: false
[12/26 19:43:20    104s] (I)       honorSingleEntry       : true
[12/26 19:43:20    104s] (I)       honorSingleEntryStrong : true
[12/26 19:43:20    104s] (I)       handleViaSpacingRule   : false
[12/26 19:43:20    104s] (I)       handleEolSpacingRule   : false
[12/26 19:43:20    104s] (I)       PDConstraint           : none
[12/26 19:43:20    104s] (I)       expBetterNDRHandling   : false
[12/26 19:43:20    104s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:43:20    104s] (I)       routingEffortLevel     : 3
[12/26 19:43:20    104s] (I)       effortLevel            : standard
[12/26 19:43:20    104s] [NR-eGR] minRouteLayer          : 2
[12/26 19:43:20    104s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:43:20    104s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:43:20    104s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:43:20    104s] (I)       numRowsPerGCell        : 4
[12/26 19:43:20    104s] (I)       speedUpLargeDesign     : 0
[12/26 19:43:20    104s] (I)       multiThreadingTA       : 1
[12/26 19:43:20    104s] (I)       blkAwareLayerSwitching : 1
[12/26 19:43:20    104s] (I)       optimizationMode       : false
[12/26 19:43:20    104s] (I)       routeSecondPG          : false
[12/26 19:43:20    104s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:43:20    104s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:43:20    104s] (I)       punchThroughDistance   : 500.00
[12/26 19:43:20    104s] (I)       scenicBound            : 1.15
[12/26 19:43:20    104s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:43:20    104s] (I)       source-to-sink ratio   : 0.00
[12/26 19:43:20    104s] (I)       targetCongestionRatioH : 1.00
[12/26 19:43:20    104s] (I)       targetCongestionRatioV : 1.00
[12/26 19:43:20    104s] (I)       layerCongestionRatio   : 0.70
[12/26 19:43:20    104s] (I)       m1CongestionRatio      : 0.10
[12/26 19:43:20    104s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:43:20    104s] (I)       localRouteEffort       : 1.00
[12/26 19:43:20    104s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:43:20    104s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:43:20    104s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:43:20    104s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:43:20    104s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:43:20    104s] (I)       routeVias              : 
[12/26 19:43:20    104s] (I)       readTROption           : true
[12/26 19:43:20    104s] (I)       extraSpacingFactor     : 1.00
[12/26 19:43:20    104s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:43:20    104s] (I)       routeSelectedNetsOnly  : false
[12/26 19:43:20    104s] (I)       clkNetUseMaxDemand     : false
[12/26 19:43:20    104s] (I)       extraDemandForClocks   : 0
[12/26 19:43:20    104s] (I)       steinerRemoveLayers    : false
[12/26 19:43:20    104s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:43:20    104s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:43:20    104s] (I)       similarTopologyRoutingFast : false
[12/26 19:43:20    104s] (I)       spanningTreeRefinement : false
[12/26 19:43:20    104s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:43:20    104s] (I)       starting read tracks
[12/26 19:43:20    104s] (I)       build grid graph
[12/26 19:43:20    104s] (I)       build grid graph start
[12/26 19:43:20    104s] [NR-eGR] Layer1 has no routable track
[12/26 19:43:20    104s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:43:20    104s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:43:20    104s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:43:20    104s] (I)       build grid graph end
[12/26 19:43:20    104s] (I)       numViaLayers=4
[12/26 19:43:20    104s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:20    104s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:20    104s] (I)       Reading via VL for layer: 2 
[12/26 19:43:20    104s] (I)       end build via table
[12/26 19:43:20    104s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:43:20    104s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:43:20    104s] (I)       readDataFromPlaceDB
[12/26 19:43:20    104s] (I)       Read net information..
[12/26 19:43:20    104s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:43:20    104s] (I)       Read testcase time = 0.000 seconds
[12/26 19:43:20    104s] 
[12/26 19:43:20    104s] (I)       read default dcut vias
[12/26 19:43:20    104s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:20    104s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:20    104s] (I)       Reading via VL for layer: 2 
[12/26 19:43:20    104s] (I)       build grid graph start
[12/26 19:43:20    104s] (I)       build grid graph end
[12/26 19:43:20    104s] (I)       Model blockage into capacity
[12/26 19:43:20    104s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:43:20    104s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:43:20    104s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:43:20    104s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:43:20    104s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:43:20    104s] (I)       Modeling time = 0.000 seconds
[12/26 19:43:20    104s] 
[12/26 19:43:20    104s] (I)       Number of ignored nets = 0
[12/26 19:43:20    104s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:43:20    104s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:43:20    104s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:43:20    104s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:43:20    104s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:43:20    104s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1094.1 MB
[12/26 19:43:20    104s] (I)       Ndr track 0 does not exist
[12/26 19:43:20    104s] (I)       Layer1  viaCost=300.00
[12/26 19:43:20    104s] (I)       Layer2  viaCost=100.00
[12/26 19:43:20    104s] (I)       Layer3  viaCost=200.00
[12/26 19:43:20    104s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:43:20    104s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:43:20    104s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:43:20    104s] (I)       Site Width          :   560  (dbu)
[12/26 19:43:20    104s] (I)       Row Height          :  5600  (dbu)
[12/26 19:43:20    104s] (I)       GCell Width         : 22400  (dbu)
[12/26 19:43:20    104s] (I)       GCell Height        : 22400  (dbu)
[12/26 19:43:20    104s] (I)       grid                :    50    50     4
[12/26 19:43:20    104s] (I)       vertical capacity   :     0 22400     0 22400
[12/26 19:43:20    104s] (I)       horizontal capacity :     0     0 22400     0
[12/26 19:43:20    104s] (I)       Default wire width  :   230   280   280   440
[12/26 19:43:20    104s] (I)       Default wire space  :   230   280   280   460
[12/26 19:43:20    104s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:43:20    104s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:43:20    104s] (I)       Num tracks per GCell: 48.70 40.00 40.00 20.00
[12/26 19:43:20    104s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:43:20    104s] (I)       Num of masks        :     1     1     1     1
[12/26 19:43:20    104s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:43:20    104s] (I)       --------------------------------------------------------
[12/26 19:43:20    104s] 
[12/26 19:43:20    104s] [NR-eGR] ============ Routing rule table ============
[12/26 19:43:20    104s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:43:20    104s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:43:20    104s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:43:20    104s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:20    104s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:20    104s] [NR-eGR] ========================================
[12/26 19:43:20    104s] [NR-eGR] 
[12/26 19:43:20    104s] (I)       After initializing earlyGlobalRoute syMemory usage = 1094.1 MB
[12/26 19:43:20    104s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:43:20    104s] (I)       ============= Initialization =============
[12/26 19:43:20    104s] (I)       numLocalWires=1637  numGlobalNetBranches=371  numLocalNetBranches=457
[12/26 19:43:20    104s] (I)       totalPins=1814  totalGlobalPin=607 (33.46%)
[12/26 19:43:20    104s] (I)       total 2D Cap : 69908 = (28038 H, 41870 V)
[12/26 19:43:20    104s] (I)       ============  Phase 1a Route ============
[12/26 19:43:20    104s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:43:20    104s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:43:20    104s] (I)       Usage: 653 = (274 H, 379 V) = (0.98% H, 0.91% V) = (6.138e+03um H, 8.490e+03um V)
[12/26 19:43:20    104s] (I)       
[12/26 19:43:20    104s] (I)       ============  Phase 1b Route ============
[12/26 19:43:20    104s] (I)       Usage: 653 = (274 H, 379 V) = (0.98% H, 0.91% V) = (6.138e+03um H, 8.490e+03um V)
[12/26 19:43:20    104s] (I)       
[12/26 19:43:20    104s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/26 19:43:20    104s] 
[12/26 19:43:20    104s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:43:20    104s] Finished Early Global Route rough congestion estimation: mem = 1094.1M
[12/26 19:43:20    104s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/26 19:43:20    104s] Congestion driven padding in post-place stage.
[12/26 19:43:20    104s] Congestion driven padding increases utilization from 0.058 to 0.058
[12/26 19:43:20    104s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Global placement CDP skipped at cutLevel 9.
[12/26 19:43:20    104s] Iteration  9: Total net bbox = 1.348e+04 (5.83e+03 7.65e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 1.668e+04 (7.57e+03 9.11e+03)
[12/26 19:43:20    104s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Iteration 10: Total net bbox = 1.348e+04 (5.83e+03 7.65e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 1.668e+04 (7.57e+03 9.11e+03)
[12/26 19:43:20    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Iteration 11: Total net bbox = 1.707e+04 (7.84e+03 9.23e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 2.040e+04 (9.70e+03 1.07e+04)
[12/26 19:43:20    104s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] Iteration 12: Total net bbox = 1.707e+04 (7.84e+03 9.23e+03)
[12/26 19:43:20    104s]               Est.  stn bbox = 2.040e+04 (9.70e+03 1.07e+04)
[12/26 19:43:20    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.1M
[12/26 19:43:20    104s] *** cost = 1.707e+04 (7.84e+03 9.23e+03) (cpu for global=0:00:00.4) real=0:00:00.0***
[12/26 19:43:20    104s] Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
[12/26 19:43:20    104s] Core Placement runtime cpu: 0:00:00.3 real: 0:00:00.0
[12/26 19:43:20    104s] <CMD> scanReorder
[12/26 19:43:20    104s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/26 19:43:20    104s] Type 'man IMPSP-9025' for more detail.
[12/26 19:43:20    104s] #spOpts: mergeVia=F 
[12/26 19:43:20    104s] Core basic site is CoreSite
[12/26 19:43:20    104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:43:20    104s] Mark StBox On SiteArr starts
[12/26 19:43:20    104s] Mark StBox On SiteArr ends
[12/26 19:43:20    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1094.1MB).
[12/26 19:43:20    104s] *** Starting refinePlace (0:01:45 mem=1094.1M) ***
[12/26 19:43:20    104s] Total net bbox length = 1.707e+04 (7.842e+03 9.229e+03) (ext = 5.307e+03)
[12/26 19:43:20    104s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:43:20    104s] Starting refinePlace ...
[12/26 19:43:20    105s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:43:20    105s] Density distribution unevenness ratio = 74.120%
[12/26 19:43:20    105s]   Spread Effort: high, standalone mode, useDDP on.
[12/26 19:43:20    105s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1094.1MB) @(0:01:45 - 0:01:45).
[12/26 19:43:20    105s] Move report: preRPlace moves 489 insts, mean move: 1.54 um, max move: 4.00 um
[12/26 19:43:20    105s] 	Max move on inst (rtx/g3323__1309): (605.93, 676.01) --> (607.28, 673.36)
[12/26 19:43:20    105s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: an02d0
[12/26 19:43:20    105s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:43:20    105s] Placement tweakage begins.
[12/26 19:43:20    105s] wire length = 2.037e+04
[12/26 19:43:20    105s] wire length = 1.907e+04
[12/26 19:43:20    105s] Placement tweakage ends.
[12/26 19:43:20    105s] Move report: tweak moves 33 insts, mean move: 7.69 um, max move: 25.20 um
[12/26 19:43:20    105s] 	Max move on inst (utx/counts_reg[1]): (291.44, 622.96) --> (305.44, 611.76)
[12/26 19:43:20    105s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:43:20    105s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1094.1MB) @(0:01:45 - 0:01:45).
[12/26 19:43:20    105s] Move report: Detail placement moves 489 insts, mean move: 2.04 um, max move: 27.12 um
[12/26 19:43:20    105s] 	Max move on inst (utx/counts_reg[2]): (305.79, 610.19) --> (291.44, 622.96)
[12/26 19:43:20    105s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1094.1MB
[12/26 19:43:20    105s] Statistics of distance of Instance movement in refine placement:
[12/26 19:43:20    105s]   maximum (X+Y) =        27.12 um
[12/26 19:43:20    105s]   inst (utx/counts_reg[2]) with max move: (305.791, 610.188) -> (291.44, 622.96)
[12/26 19:43:20    105s]   mean    (X+Y) =         2.04 um
[12/26 19:43:20    105s] Total instances flipped for WireLenOpt: 13
[12/26 19:43:20    105s] Summary Report:
[12/26 19:43:20    105s] Instances move: 489 (out of 489 movable)
[12/26 19:43:20    105s] Instances flipped: 0
[12/26 19:43:20    105s] Mean displacement: 2.04 um
[12/26 19:43:20    105s] Max displacement: 27.12 um (Instance: utx/counts_reg[2]) (305.791, 610.188) -> (291.44, 622.96)
[12/26 19:43:20    105s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:43:20    105s] Total instances moved : 489
[12/26 19:43:20    105s] Total net bbox length = 1.595e+04 (6.640e+03 9.308e+03) (ext = 5.289e+03)
[12/26 19:43:20    105s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1094.1MB
[12/26 19:43:20    105s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1094.1MB) @(0:01:45 - 0:01:45).
[12/26 19:43:20    105s] *** Finished refinePlace (0:01:45 mem=1094.1M) ***
[12/26 19:43:20    105s] *** End of Placement (cpu=0:00:00.5, real=0:00:00.0, mem=1094.1M) ***
[12/26 19:43:20    105s] #spOpts: mergeVia=F 
[12/26 19:43:20    105s] Core basic site is CoreSite
[12/26 19:43:20    105s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:43:20    105s] Mark StBox On SiteArr starts
[12/26 19:43:20    105s] Mark StBox On SiteArr ends
[12/26 19:43:20    105s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:43:20    105s] Density distribution unevenness ratio = 74.149%
[12/26 19:43:20    105s] <CMD> setDelayCalMode -engine aae
[12/26 19:43:20    105s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:43:20    105s] <CMD> get_ccopt_clock_trees *
[12/26 19:43:20    105s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:43:20    105s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:43:20    105s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:43:20    105s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:43:20    105s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -fp -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:43:20    105s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:43:20    105s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:43:20    105s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:43:20    105s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:43:20    105s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:43:20    105s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:43:20    105s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:43:20    105s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:43:20    105s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/26 19:43:20    105s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/26 19:43:20    105s] <CMD> um::enable_metric
[12/26 19:43:20    105s] <CMD> congRepair
[12/26 19:43:20    105s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:43:20    105s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:43:20    105s] Starting congestion repair ...
[12/26 19:43:20    105s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/26 19:43:20    105s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:43:20    105s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:43:20    105s] Starting Early Global Route congestion estimation: mem = 1094.1M
[12/26 19:43:20    105s] (I)       Reading DB...
[12/26 19:43:20    105s] (I)       before initializing RouteDB syMemory usage = 1094.1 MB
[12/26 19:43:20    105s] (I)       congestionReportName   : 
[12/26 19:43:20    105s] (I)       layerRangeFor2DCongestion : 
[12/26 19:43:20    105s] (I)       buildTerm2TermWires    : 1
[12/26 19:43:20    105s] (I)       doTrackAssignment      : 1
[12/26 19:43:20    105s] (I)       dumpBookshelfFiles     : 0
[12/26 19:43:20    105s] (I)       numThreads             : 1
[12/26 19:43:20    105s] (I)       bufferingAwareRouting  : false
[12/26 19:43:20    105s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:43:20    105s] (I)       honorPin               : false
[12/26 19:43:20    105s] (I)       honorPinGuide          : true
[12/26 19:43:20    105s] (I)       honorPartition         : false
[12/26 19:43:20    105s] (I)       allowPartitionCrossover: false
[12/26 19:43:20    105s] (I)       honorSingleEntry       : true
[12/26 19:43:20    105s] (I)       honorSingleEntryStrong : true
[12/26 19:43:20    105s] (I)       handleViaSpacingRule   : false
[12/26 19:43:20    105s] (I)       handleEolSpacingRule   : false
[12/26 19:43:20    105s] (I)       PDConstraint           : none
[12/26 19:43:20    105s] (I)       expBetterNDRHandling   : false
[12/26 19:43:20    105s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:43:20    105s] (I)       routingEffortLevel     : 3
[12/26 19:43:20    105s] (I)       effortLevel            : standard
[12/26 19:43:20    105s] [NR-eGR] minRouteLayer          : 2
[12/26 19:43:20    105s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:43:20    105s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:43:20    105s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:43:20    105s] (I)       numRowsPerGCell        : 1
[12/26 19:43:20    105s] (I)       speedUpLargeDesign     : 0
[12/26 19:43:20    105s] (I)       multiThreadingTA       : 1
[12/26 19:43:20    105s] (I)       blkAwareLayerSwitching : 1
[12/26 19:43:20    105s] (I)       optimizationMode       : false
[12/26 19:43:20    105s] (I)       routeSecondPG          : false
[12/26 19:43:20    105s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:43:20    105s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:43:20    105s] (I)       punchThroughDistance   : 500.00
[12/26 19:43:20    105s] (I)       scenicBound            : 1.15
[12/26 19:43:20    105s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:43:20    105s] (I)       source-to-sink ratio   : 0.00
[12/26 19:43:20    105s] (I)       targetCongestionRatioH : 1.00
[12/26 19:43:20    105s] (I)       targetCongestionRatioV : 1.00
[12/26 19:43:20    105s] (I)       layerCongestionRatio   : 0.70
[12/26 19:43:20    105s] (I)       m1CongestionRatio      : 0.10
[12/26 19:43:20    105s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:43:20    105s] (I)       localRouteEffort       : 1.00
[12/26 19:43:20    105s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:43:20    105s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:43:20    105s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:43:20    105s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:43:20    105s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:43:20    105s] (I)       routeVias              : 
[12/26 19:43:20    105s] (I)       readTROption           : true
[12/26 19:43:20    105s] (I)       extraSpacingFactor     : 1.00
[12/26 19:43:20    105s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:43:20    105s] (I)       routeSelectedNetsOnly  : false
[12/26 19:43:20    105s] (I)       clkNetUseMaxDemand     : false
[12/26 19:43:20    105s] (I)       extraDemandForClocks   : 0
[12/26 19:43:20    105s] (I)       steinerRemoveLayers    : false
[12/26 19:43:20    105s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:43:20    105s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:43:20    105s] (I)       similarTopologyRoutingFast : false
[12/26 19:43:20    105s] (I)       spanningTreeRefinement : false
[12/26 19:43:20    105s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:43:20    105s] (I)       starting read tracks
[12/26 19:43:20    105s] (I)       build grid graph
[12/26 19:43:20    105s] (I)       build grid graph start
[12/26 19:43:20    105s] [NR-eGR] Layer1 has no routable track
[12/26 19:43:20    105s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:43:20    105s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:43:20    105s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:43:20    105s] (I)       build grid graph end
[12/26 19:43:20    105s] (I)       numViaLayers=4
[12/26 19:43:20    105s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:20    105s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:20    105s] (I)       Reading via VL for layer: 2 
[12/26 19:43:20    105s] (I)       end build via table
[12/26 19:43:20    105s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:43:20    105s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:43:20    105s] (I)       readDataFromPlaceDB
[12/26 19:43:20    105s] (I)       Read net information..
[12/26 19:43:20    105s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:43:20    105s] (I)       Read testcase time = 0.000 seconds
[12/26 19:43:20    105s] 
[12/26 19:43:20    105s] (I)       read default dcut vias
[12/26 19:43:20    105s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:20    105s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:20    105s] (I)       Reading via VL for layer: 2 
[12/26 19:43:20    105s] (I)       build grid graph start
[12/26 19:43:20    105s] (I)       build grid graph end
[12/26 19:43:20    105s] (I)       Model blockage into capacity
[12/26 19:43:20    105s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:43:20    105s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:43:20    105s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:43:20    105s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:43:20    105s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:43:20    105s] (I)       Modeling time = 0.000 seconds
[12/26 19:43:20    105s] 
[12/26 19:43:20    105s] (I)       Number of ignored nets = 0
[12/26 19:43:20    105s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:43:20    105s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:43:20    105s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:43:20    105s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:43:20    105s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:43:20    105s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:43:20    105s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:43:20    105s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:43:20    105s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:43:20    105s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:43:20    105s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1094.1 MB
[12/26 19:43:20    105s] (I)       Ndr track 0 does not exist
[12/26 19:43:20    105s] (I)       Layer1  viaCost=300.00
[12/26 19:43:20    105s] (I)       Layer2  viaCost=100.00
[12/26 19:43:20    105s] (I)       Layer3  viaCost=200.00
[12/26 19:43:20    105s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:43:20    105s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:43:20    105s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:43:20    105s] (I)       Site Width          :   560  (dbu)
[12/26 19:43:20    105s] (I)       Row Height          :  5600  (dbu)
[12/26 19:43:20    105s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:43:20    105s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:43:20    105s] (I)       grid                :   199   199     4
[12/26 19:43:20    105s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:43:20    105s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:43:20    105s] (I)       Default wire width  :   230   280   280   440
[12/26 19:43:20    105s] (I)       Default wire space  :   230   280   280   460
[12/26 19:43:20    105s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:43:20    105s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:43:20    105s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:43:20    105s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:43:20    105s] (I)       Num of masks        :     1     1     1     1
[12/26 19:43:20    105s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:43:20    105s] (I)       --------------------------------------------------------
[12/26 19:43:20    105s] 
[12/26 19:43:20    105s] [NR-eGR] ============ Routing rule table ============
[12/26 19:43:20    105s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:43:20    105s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:43:20    105s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:43:20    105s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:20    105s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:20    105s] [NR-eGR] ========================================
[12/26 19:43:20    105s] [NR-eGR] 
[12/26 19:43:20    105s] (I)       After initializing earlyGlobalRoute syMemory usage = 1094.1 MB
[12/26 19:43:20    105s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:43:20    105s] (I)       ============= Initialization =============
[12/26 19:43:20    105s] (I)       totalPins=1843  totalGlobalPin=1755 (95.23%)
[12/26 19:43:20    105s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:43:20    105s] [NR-eGR] Layer group 1: route 621 net(s) in layer range [2, 4]
[12/26 19:43:20    105s] (I)       ============  Phase 1a Route ============
[12/26 19:43:20    105s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:43:20    105s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:43:20    105s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:43:20    105s] (I)       
[12/26 19:43:20    105s] (I)       ============  Phase 1b Route ============
[12/26 19:43:20    105s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:43:20    105s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:43:20    105s] (I)       
[12/26 19:43:20    105s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830640e+04um
[12/26 19:43:20    105s] (I)       ============  Phase 1c Route ============
[12/26 19:43:20    105s] (I)       Level2 Grid: 40 x 40
[12/26 19:43:20    105s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:43:20    105s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:43:20    105s] (I)       
[12/26 19:43:20    105s] (I)       ============  Phase 1d Route ============
[12/26 19:43:20    105s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:43:20    105s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:43:20    105s] (I)       
[12/26 19:43:20    105s] (I)       ============  Phase 1e Route ============
[12/26 19:43:20    105s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:43:20    105s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:43:20    105s] (I)       
[12/26 19:43:20    105s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830640e+04um
[12/26 19:43:20    105s] [NR-eGR] 
[12/26 19:43:20    105s] (I)       ============  Phase 1l Route ============
[12/26 19:43:20    105s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:43:20    105s] (I)       
[12/26 19:43:20    105s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:43:20    105s] [NR-eGR]                OverCon            
[12/26 19:43:20    105s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:43:20    105s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:43:20    105s] [NR-eGR] ------------------------------------
[12/26 19:43:20    105s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:43:20    105s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:43:20    105s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:43:20    105s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:43:20    105s] [NR-eGR] ------------------------------------
[12/26 19:43:20    105s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:43:20    105s] [NR-eGR] 
[12/26 19:43:20    105s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/26 19:43:20    105s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:43:20    105s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:43:20    105s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:43:20    105s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1094.1M
[12/26 19:43:20    105s] [hotspot] +------------+---------------+---------------+
[12/26 19:43:20    105s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:43:20    105s] [hotspot] +------------+---------------+---------------+
[12/26 19:43:20    105s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:43:20    105s] [hotspot] +------------+---------------+---------------+
[12/26 19:43:20    105s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:43:20    105s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:43:20    105s] Skipped repairing congestion.
[12/26 19:43:20    105s] Starting Early Global Route wiring: mem = 1094.1M
[12/26 19:43:20    105s] (I)       ============= track Assignment ============
[12/26 19:43:20    105s] (I)       extract Global 3D Wires
[12/26 19:43:20    105s] (I)       Extract Global WL : time=0.00
[12/26 19:43:20    105s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:43:20    105s] (I)       Initialization real time=0.00 seconds
[12/26 19:43:20    105s] (I)       Run Multi-thread track assignment
[12/26 19:43:20    105s] (I)       merging nets...
[12/26 19:43:20    105s] (I)       merging nets done
[12/26 19:43:20    105s] (I)       Kernel real time=0.00 seconds
[12/26 19:43:20    105s] (I)       End Greedy Track Assignment
[12/26 19:43:20    105s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:43:20    105s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1774
[12/26 19:43:20    105s] [NR-eGR] Layer2(M2)(V) length: 1.099667e+04um, number of vias: 2409
[12/26 19:43:20    105s] [NR-eGR] Layer3(M3)(H) length: 7.906120e+03um, number of vias: 20
[12/26 19:43:20    105s] [NR-eGR] Layer4(TOP_M)(V) length: 2.128000e+01um, number of vias: 0
[12/26 19:43:20    105s] [NR-eGR] Total length: 1.892407e+04um, number of vias: 4203
[12/26 19:43:20    105s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:43:20    105s] [NR-eGR] Total clock nets wire length: 9.911500e+02um 
[12/26 19:43:20    105s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:43:20    105s] Early Global Route wiring runtime: 0.01 seconds, mem = 1094.1M
[12/26 19:43:20    105s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/26 19:43:20    105s] <CMD> um::enable_metric
[12/26 19:43:20    105s] <CMD> um::enable_metric
[12/26 19:43:20    105s] <CMD> um::enable_metric
[12/26 19:43:20    105s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/26 19:43:20    105s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:43:20    105s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:43:20    105s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:43:20    105s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:43:20    105s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:43:20    105s] *** Finishing placeDesign default flow ***
[12/26 19:43:20    105s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:43:20    105s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:20    105s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/26 19:43:20    105s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/26 19:43:20    105s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 0, mem = 1094.1M **
[12/26 19:43:20    105s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:43:20    105s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:43:20    105s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:43:20    105s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:43:20    105s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:43:20    105s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:20    105s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:43:20    105s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:43:20    105s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:43:20    105s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:43:20    105s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:43:20    105s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:43:20    105s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:43:20    105s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:43:20    105s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:43:20    105s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:43:20    105s] <CMD> getPlaceMode -fp -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -doRPlace -quiet
[12/26 19:43:20    105s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/26 19:43:20    105s] <CMD> remove_rf_constraint
[12/26 19:43:20    105s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:43:20    105s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:43:20    105s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:43:20    105s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:43:20    105s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:43:20    105s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:43:20    105s] <CMD> report_message -end_cmd
[12/26 19:43:20    105s] 
[12/26 19:43:20    105s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:43:20    105s] Severity  ID               Count  Summary                                  
[12/26 19:43:20    105s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/26 19:43:20    105s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:43:20    105s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/26 19:43:20    105s] WARNING   TA-146               2  A combinational timing loop(s) was found...
[12/26 19:43:20    105s] *** Message Summary: 5 warning(s), 0 error(s)
[12/26 19:43:20    105s] 
[12/26 19:43:20    105s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:43:20    105s] <CMD> um::pop_snapshot_stack
[12/26 19:43:20    105s] <CMD> um::create_snapshot -name place_design
[12/26 19:43:20    105s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:26    105s] <CMD> setPlaceMode -fp false
[12/26 19:43:26    105s] <CMD> report_message -start_cmd
[12/26 19:43:26    105s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:43:26    105s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:43:26    105s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:43:26    105s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:43:26    105s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:43:26    105s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:43:26    105s] <CMD> um::push_snapshot_stack
[12/26 19:43:26    105s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:43:26    105s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:43:26    105s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:43:26    105s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:43:26    105s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:43:26    105s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:43:26    105s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:43:26    105s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:43:26    105s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:43:26    105s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:43:26    105s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:43:26    105s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:43:26    105s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -fp -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:43:26    105s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:43:26    105s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:43:26    105s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:43:26    105s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -fp -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -fp -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -powerDriven -quiet
[12/26 19:43:26    105s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:43:26    105s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:43:26    105s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:43:26    105s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:43:26    105s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:43:26    105s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:43:26    105s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:26    105s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:43:26    105s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:26    105s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:43:26    105s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:43:26    105s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:43:26    105s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:43:26    105s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:43:26    105s] *** Starting placeDesign default flow ***
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:43:26    105s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:43:26    105s] <CMD> deleteBufferTree -decloneInv
[12/26 19:43:26    105s] *** Start deleteBufferTree ***
[12/26 19:43:26    105s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:43:26    105s] Info: Detect buffers to remove automatically.
[12/26 19:43:26    105s] Analyzing netlist ...
[12/26 19:43:26    105s] Updating netlist
[12/26 19:43:26    105s] 
[12/26 19:43:26    105s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:43:26    105s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:43:26    105s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:43:26    105s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/26 19:43:26    105s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:43:26    105s] **INFO: Enable pre-place timing setting for timing analysis
[12/26 19:43:26    105s] Set Using Default Delay Limit as 101.
[12/26 19:43:26    105s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/26 19:43:26    105s] <CMD> set delaycal_use_default_delay_limit 101
[12/26 19:43:26    105s] Set Default Net Delay as 0 ps.
[12/26 19:43:26    105s] <CMD> set delaycal_default_net_delay 0
[12/26 19:43:26    105s] Set Default Net Load as 0 pF. 
[12/26 19:43:26    105s] <CMD> set delaycal_default_net_load 0
[12/26 19:43:26    105s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:43:26    105s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/26 19:43:26    105s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/26 19:43:26    105s] <CMD> getAnalysisMode -checkType -quiet
[12/26 19:43:26    105s] <CMD> buildTimingGraph
[12/26 19:43:26    105s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:43:26    105s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/26 19:43:26    105s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/26 19:43:26    105s] **INFO: Analyzing IO path groups for slack adjustment
[12/26 19:43:26    105s] <CMD> get_global timing_enable_path_group_priority
[12/26 19:43:26    105s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/26 19:43:26    105s] <CMD> set_global timing_enable_path_group_priority false
[12/26 19:43:26    105s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/26 19:43:26    105s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:43:26    105s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:43:26    105s] <CMD> group_path -name in2reg_tmp.31578 -from {0xd4 0xd7} -to 0xd8 -ignore_source_of_trigger_arc
[12/26 19:43:26    105s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/26 19:43:26    105s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:43:26    105s] <CMD> group_path -name in2out_tmp.31578 -from {0xdb 0xde} -to 0xdf -ignore_source_of_trigger_arc
[12/26 19:43:26    105s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:43:26    105s] <CMD> group_path -name reg2reg_tmp.31578 -from 0xe1 -to 0xe2
[12/26 19:43:26    105s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/26 19:43:26    105s] <CMD> group_path -name reg2out_tmp.31578 -from 0xe5 -to 0xe6
[12/26 19:43:26    105s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:43:26    105s] <CMD> setPathGroupOptions reg2reg_tmp.31578 -effortLevel high
[12/26 19:43:26    105s] Effort level <high> specified for reg2reg_tmp.31578 path_group
[12/26 19:43:26    105s] #################################################################################
[12/26 19:43:26    105s] # Design Stage: PreRoute
[12/26 19:43:26    105s] # Design Name: uart_top
[12/26 19:43:26    105s] # Design Mode: 90nm
[12/26 19:43:26    105s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:43:26    105s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:43:26    105s] # Signoff Settings: SI Off 
[12/26 19:43:26    105s] #################################################################################
[12/26 19:43:26    105s] Calculate delays in BcWc mode...
[12/26 19:43:26    105s] Topological Sorting (REAL = 0:00:00.0, MEM = 1103.4M, InitMEM = 1103.4M)
[12/26 19:43:26    105s] Start delay calculation (fullDC) (1 T). (MEM=1103.36)
[12/26 19:43:26    105s] Updating RC grid for preRoute extraction ...
[12/26 19:43:26    105s] Initializing multi-corner resistance tables ...
[12/26 19:43:26    105s] End AAE Lib Interpolated Model. (MEM=1119.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:43:26    106s] Total number of fetched objects 781
[12/26 19:43:26    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:43:26    106s] End delay calculation. (MEM=1182.8 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 19:43:26    106s] End delay calculation (fullDC). (MEM=1182.8 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:43:26    106s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1182.8M) ***
[12/26 19:43:26    106s] <CMD> reset_path_group -name reg2out_tmp.31578
[12/26 19:43:26    106s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:43:26    106s] <CMD> reset_path_group -name in2reg_tmp.31578
[12/26 19:43:26    106s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:43:26    106s] <CMD> reset_path_group -name in2out_tmp.31578
[12/26 19:43:26    106s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:43:26    106s] <CMD> reset_path_group -name reg2reg_tmp.31578
[12/26 19:43:26    106s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/26 19:43:26    106s] **INFO: Disable pre-place timing setting for timing analysis
[12/26 19:43:26    106s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/26 19:43:26    106s] Set Using Default Delay Limit as 1000.
[12/26 19:43:26    106s] <CMD> set delaycal_use_default_delay_limit 1000
[12/26 19:43:26    106s] Set Default Net Delay as 1000 ps.
[12/26 19:43:26    106s] <CMD> set delaycal_default_net_delay 1000ps
[12/26 19:43:26    106s] Set Default Net Load as 0.5 pF. 
[12/26 19:43:26    106s] <CMD> set delaycal_default_net_load 0.5pf
[12/26 19:43:26    106s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/26 19:43:26    106s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:26    106s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/26 19:43:26    106s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/26 19:43:26    106s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:43:26    106s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:43:26    106s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:43:26    106s] *** Starting "NanoPlace(TM) placement v#10 (mem=1168.7M)" ...
[12/26 19:43:26    106s] <CMD> setDelayCalMode -engine feDc
[12/26 19:43:26    106s] No user setting net weight.
[12/26 19:43:26    106s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/26 19:43:26    106s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:43:26    106s] #ioInst=92 #net=621 #term=1814 #term/net=2.92, #fixedIo=92, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:43:26    106s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:43:26    106s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:43:26    106s] Core basic site is CoreSite
[12/26 19:43:26    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:43:26    106s] Mark StBox On SiteArr starts
[12/26 19:43:26    106s] Mark StBox On SiteArr ends
[12/26 19:43:26    106s] Apply auto density screen in pre-place stage.
[12/26 19:43:26    106s] Auto density screen increases utilization from 0.053 to 0.053
[12/26 19:43:26    106s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1168.7M
[12/26 19:43:26    106s] Average module density = 0.053.
[12/26 19:43:26    106s] Density for the design = 0.053.
[12/26 19:43:26    106s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:43:26    106s] Pin Density = 0.01733.
[12/26 19:43:26    106s]             = total # of pins 1814 / total area 104652.
[12/26 19:43:26    106s] Initial padding reaches pin density 0.464 for top
[12/26 19:43:26    106s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:43:26    106s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:43:26    106s] === lastAutoLevel = 8 
[12/26 19:43:26    106s] [adp] 0:1:0:1
[12/26 19:43:26    106s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:43:26    106s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:43:26    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:43:26    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Iteration  3: Total net bbox = 1.072e+04 (4.11e+03 6.60e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 1.439e+04 (5.87e+03 8.52e+03)
[12/26 19:43:26    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Iteration  4: Total net bbox = 1.040e+04 (4.03e+03 6.37e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 1.396e+04 (5.78e+03 8.18e+03)
[12/26 19:43:26    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Iteration  5: Total net bbox = 9.554e+03 (3.71e+03 5.84e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 1.278e+04 (5.41e+03 7.37e+03)
[12/26 19:43:26    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Iteration  6: Total net bbox = 8.932e+03 (3.43e+03 5.50e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 1.185e+04 (5.08e+03 6.77e+03)
[12/26 19:43:26    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Starting Early Global Route rough congestion estimation: mem = 1093.8M
[12/26 19:43:26    106s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/26 19:43:26    106s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/26 19:43:26    106s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/26 19:43:26    106s] (I)       Reading DB...
[12/26 19:43:26    106s] (I)       before initializing RouteDB syMemory usage = 1093.8 MB
[12/26 19:43:26    106s] (I)       congestionReportName   : 
[12/26 19:43:26    106s] (I)       layerRangeFor2DCongestion : 
[12/26 19:43:26    106s] (I)       buildTerm2TermWires    : 1
[12/26 19:43:26    106s] (I)       doTrackAssignment      : 1
[12/26 19:43:26    106s] (I)       dumpBookshelfFiles     : 0
[12/26 19:43:26    106s] (I)       numThreads             : 1
[12/26 19:43:26    106s] (I)       bufferingAwareRouting  : false
[12/26 19:43:26    106s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:43:26    106s] (I)       honorPin               : false
[12/26 19:43:26    106s] (I)       honorPinGuide          : true
[12/26 19:43:26    106s] (I)       honorPartition         : false
[12/26 19:43:26    106s] (I)       allowPartitionCrossover: false
[12/26 19:43:26    106s] (I)       honorSingleEntry       : true
[12/26 19:43:26    106s] (I)       honorSingleEntryStrong : true
[12/26 19:43:26    106s] (I)       handleViaSpacingRule   : false
[12/26 19:43:26    106s] (I)       handleEolSpacingRule   : false
[12/26 19:43:26    106s] (I)       PDConstraint           : none
[12/26 19:43:26    106s] (I)       expBetterNDRHandling   : false
[12/26 19:43:26    106s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:43:26    106s] (I)       routingEffortLevel     : 3
[12/26 19:43:26    106s] (I)       effortLevel            : standard
[12/26 19:43:26    106s] [NR-eGR] minRouteLayer          : 2
[12/26 19:43:26    106s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:43:26    106s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:43:26    106s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:43:26    106s] (I)       numRowsPerGCell        : 7
[12/26 19:43:26    106s] (I)       speedUpLargeDesign     : 0
[12/26 19:43:26    106s] (I)       multiThreadingTA       : 1
[12/26 19:43:26    106s] (I)       blkAwareLayerSwitching : 1
[12/26 19:43:26    106s] (I)       optimizationMode       : false
[12/26 19:43:26    106s] (I)       routeSecondPG          : false
[12/26 19:43:26    106s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:43:26    106s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:43:26    106s] (I)       punchThroughDistance   : 500.00
[12/26 19:43:26    106s] (I)       scenicBound            : 1.15
[12/26 19:43:26    106s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:43:26    106s] (I)       source-to-sink ratio   : 0.00
[12/26 19:43:26    106s] (I)       targetCongestionRatioH : 1.00
[12/26 19:43:26    106s] (I)       targetCongestionRatioV : 1.00
[12/26 19:43:26    106s] (I)       layerCongestionRatio   : 0.70
[12/26 19:43:26    106s] (I)       m1CongestionRatio      : 0.10
[12/26 19:43:26    106s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:43:26    106s] (I)       localRouteEffort       : 1.00
[12/26 19:43:26    106s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:43:26    106s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:43:26    106s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:43:26    106s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:43:26    106s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:43:26    106s] (I)       routeVias              : 
[12/26 19:43:26    106s] (I)       readTROption           : true
[12/26 19:43:26    106s] (I)       extraSpacingFactor     : 1.00
[12/26 19:43:26    106s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:43:26    106s] (I)       routeSelectedNetsOnly  : false
[12/26 19:43:26    106s] (I)       clkNetUseMaxDemand     : false
[12/26 19:43:26    106s] (I)       extraDemandForClocks   : 0
[12/26 19:43:26    106s] (I)       steinerRemoveLayers    : false
[12/26 19:43:26    106s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:43:26    106s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:43:26    106s] (I)       similarTopologyRoutingFast : false
[12/26 19:43:26    106s] (I)       spanningTreeRefinement : false
[12/26 19:43:26    106s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:43:26    106s] (I)       starting read tracks
[12/26 19:43:26    106s] (I)       build grid graph
[12/26 19:43:26    106s] (I)       build grid graph start
[12/26 19:43:26    106s] [NR-eGR] Layer1 has no routable track
[12/26 19:43:26    106s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:43:26    106s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:43:26    106s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:43:26    106s] (I)       build grid graph end
[12/26 19:43:26    106s] (I)       numViaLayers=4
[12/26 19:43:26    106s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:26    106s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:26    106s] (I)       Reading via VL for layer: 2 
[12/26 19:43:26    106s] (I)       end build via table
[12/26 19:43:26    106s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:43:26    106s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:43:26    106s] (I)       readDataFromPlaceDB
[12/26 19:43:26    106s] (I)       Read net information..
[12/26 19:43:26    106s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:43:26    106s] (I)       Read testcase time = 0.000 seconds
[12/26 19:43:26    106s] 
[12/26 19:43:26    106s] (I)       read default dcut vias
[12/26 19:43:26    106s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:26    106s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:26    106s] (I)       Reading via VL for layer: 2 
[12/26 19:43:26    106s] (I)       build grid graph start
[12/26 19:43:26    106s] (I)       build grid graph end
[12/26 19:43:26    106s] (I)       Model blockage into capacity
[12/26 19:43:26    106s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:43:26    106s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:43:26    106s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:43:26    106s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:43:26    106s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:43:26    106s] (I)       Modeling time = 0.000 seconds
[12/26 19:43:26    106s] 
[12/26 19:43:26    106s] (I)       Number of ignored nets = 0
[12/26 19:43:26    106s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:43:26    106s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:43:26    106s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:43:26    106s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:43:26    106s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1093.8 MB
[12/26 19:43:26    106s] (I)       Ndr track 0 does not exist
[12/26 19:43:26    106s] (I)       Layer1  viaCost=300.00
[12/26 19:43:26    106s] (I)       Layer2  viaCost=100.00
[12/26 19:43:26    106s] (I)       Layer3  viaCost=200.00
[12/26 19:43:26    106s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:43:26    106s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:43:26    106s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:43:26    106s] (I)       Site Width          :   560  (dbu)
[12/26 19:43:26    106s] (I)       Row Height          :  5600  (dbu)
[12/26 19:43:26    106s] (I)       GCell Width         : 39200  (dbu)
[12/26 19:43:26    106s] (I)       GCell Height        : 39200  (dbu)
[12/26 19:43:26    106s] (I)       grid                :    29    29     4
[12/26 19:43:26    106s] (I)       vertical capacity   :     0 39200     0 39200
[12/26 19:43:26    106s] (I)       horizontal capacity :     0     0 39200     0
[12/26 19:43:26    106s] (I)       Default wire width  :   230   280   280   440
[12/26 19:43:26    106s] (I)       Default wire space  :   230   280   280   460
[12/26 19:43:26    106s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:43:26    106s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:43:26    106s] (I)       Num tracks per GCell: 85.22 70.00 70.00 35.00
[12/26 19:43:26    106s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:43:26    106s] (I)       Num of masks        :     1     1     1     1
[12/26 19:43:26    106s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:43:26    106s] (I)       --------------------------------------------------------
[12/26 19:43:26    106s] 
[12/26 19:43:26    106s] [NR-eGR] ============ Routing rule table ============
[12/26 19:43:26    106s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:43:26    106s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:43:26    106s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:43:26    106s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:26    106s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:26    106s] [NR-eGR] ========================================
[12/26 19:43:26    106s] [NR-eGR] 
[12/26 19:43:26    106s] (I)       After initializing earlyGlobalRoute syMemory usage = 1093.8 MB
[12/26 19:43:26    106s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:43:26    106s] (I)       ============= Initialization =============
[12/26 19:43:26    106s] (I)       numLocalWires=2136  numGlobalNetBranches=368  numLocalNetBranches=715
[12/26 19:43:26    106s] (I)       totalPins=1814  totalGlobalPin=193 (10.64%)
[12/26 19:43:26    106s] (I)       total 2D Cap : 41023 = (16396 H, 24627 V)
[12/26 19:43:26    106s] (I)       ============  Phase 1a Route ============
[12/26 19:43:26    106s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:43:26    106s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:43:26    106s] (I)       Usage: 258 = (118 H, 140 V) = (0.72% H, 0.57% V) = (4.626e+03um H, 5.488e+03um V)
[12/26 19:43:26    106s] (I)       
[12/26 19:43:26    106s] (I)       ============  Phase 1b Route ============
[12/26 19:43:26    106s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:43:26    106s] (I)       Usage: 258 = (118 H, 140 V) = (0.72% H, 0.57% V) = (4.626e+03um H, 5.488e+03um V)
[12/26 19:43:26    106s] (I)       
[12/26 19:43:26    106s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/26 19:43:26    106s] 
[12/26 19:43:26    106s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:43:26    106s] Finished Early Global Route rough congestion estimation: mem = 1093.8M
[12/26 19:43:26    106s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/26 19:43:26    106s] Congestion driven padding in post-place stage.
[12/26 19:43:26    106s] Congestion driven padding increases utilization from 0.059 to 0.058
[12/26 19:43:26    106s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Global placement CDP skipped at cutLevel 7.
[12/26 19:43:26    106s] Iteration  7: Total net bbox = 1.132e+04 (5.34e+03 5.99e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 1.426e+04 (6.99e+03 7.27e+03)
[12/26 19:43:26    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Iteration  8: Total net bbox = 1.132e+04 (5.34e+03 5.99e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 1.426e+04 (6.99e+03 7.27e+03)
[12/26 19:43:26    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Starting Early Global Route rough congestion estimation: mem = 1093.8M
[12/26 19:43:26    106s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/26 19:43:26    106s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/26 19:43:26    106s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/26 19:43:26    106s] (I)       Reading DB...
[12/26 19:43:26    106s] (I)       before initializing RouteDB syMemory usage = 1093.8 MB
[12/26 19:43:26    106s] (I)       congestionReportName   : 
[12/26 19:43:26    106s] (I)       layerRangeFor2DCongestion : 
[12/26 19:43:26    106s] (I)       buildTerm2TermWires    : 1
[12/26 19:43:26    106s] (I)       doTrackAssignment      : 1
[12/26 19:43:26    106s] (I)       dumpBookshelfFiles     : 0
[12/26 19:43:26    106s] (I)       numThreads             : 1
[12/26 19:43:26    106s] (I)       bufferingAwareRouting  : false
[12/26 19:43:26    106s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:43:26    106s] (I)       honorPin               : false
[12/26 19:43:26    106s] (I)       honorPinGuide          : true
[12/26 19:43:26    106s] (I)       honorPartition         : false
[12/26 19:43:26    106s] (I)       allowPartitionCrossover: false
[12/26 19:43:26    106s] (I)       honorSingleEntry       : true
[12/26 19:43:26    106s] (I)       honorSingleEntryStrong : true
[12/26 19:43:26    106s] (I)       handleViaSpacingRule   : false
[12/26 19:43:26    106s] (I)       handleEolSpacingRule   : false
[12/26 19:43:26    106s] (I)       PDConstraint           : none
[12/26 19:43:26    106s] (I)       expBetterNDRHandling   : false
[12/26 19:43:26    106s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:43:26    106s] (I)       routingEffortLevel     : 3
[12/26 19:43:26    106s] (I)       effortLevel            : standard
[12/26 19:43:26    106s] [NR-eGR] minRouteLayer          : 2
[12/26 19:43:26    106s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:43:26    106s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:43:26    106s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:43:26    106s] (I)       numRowsPerGCell        : 4
[12/26 19:43:26    106s] (I)       speedUpLargeDesign     : 0
[12/26 19:43:26    106s] (I)       multiThreadingTA       : 1
[12/26 19:43:26    106s] (I)       blkAwareLayerSwitching : 1
[12/26 19:43:26    106s] (I)       optimizationMode       : false
[12/26 19:43:26    106s] (I)       routeSecondPG          : false
[12/26 19:43:26    106s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:43:26    106s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:43:26    106s] (I)       punchThroughDistance   : 500.00
[12/26 19:43:26    106s] (I)       scenicBound            : 1.15
[12/26 19:43:26    106s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:43:26    106s] (I)       source-to-sink ratio   : 0.00
[12/26 19:43:26    106s] (I)       targetCongestionRatioH : 1.00
[12/26 19:43:26    106s] (I)       targetCongestionRatioV : 1.00
[12/26 19:43:26    106s] (I)       layerCongestionRatio   : 0.70
[12/26 19:43:26    106s] (I)       m1CongestionRatio      : 0.10
[12/26 19:43:26    106s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:43:26    106s] (I)       localRouteEffort       : 1.00
[12/26 19:43:26    106s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:43:26    106s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:43:26    106s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:43:26    106s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:43:26    106s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:43:26    106s] (I)       routeVias              : 
[12/26 19:43:26    106s] (I)       readTROption           : true
[12/26 19:43:26    106s] (I)       extraSpacingFactor     : 1.00
[12/26 19:43:26    106s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:43:26    106s] (I)       routeSelectedNetsOnly  : false
[12/26 19:43:26    106s] (I)       clkNetUseMaxDemand     : false
[12/26 19:43:26    106s] (I)       extraDemandForClocks   : 0
[12/26 19:43:26    106s] (I)       steinerRemoveLayers    : false
[12/26 19:43:26    106s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:43:26    106s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:43:26    106s] (I)       similarTopologyRoutingFast : false
[12/26 19:43:26    106s] (I)       spanningTreeRefinement : false
[12/26 19:43:26    106s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:43:26    106s] (I)       starting read tracks
[12/26 19:43:26    106s] (I)       build grid graph
[12/26 19:43:26    106s] (I)       build grid graph start
[12/26 19:43:26    106s] [NR-eGR] Layer1 has no routable track
[12/26 19:43:26    106s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:43:26    106s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:43:26    106s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:43:26    106s] (I)       build grid graph end
[12/26 19:43:26    106s] (I)       numViaLayers=4
[12/26 19:43:26    106s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:26    106s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:26    106s] (I)       Reading via VL for layer: 2 
[12/26 19:43:26    106s] (I)       end build via table
[12/26 19:43:26    106s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:43:26    106s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:43:26    106s] (I)       readDataFromPlaceDB
[12/26 19:43:26    106s] (I)       Read net information..
[12/26 19:43:26    106s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:43:26    106s] (I)       Read testcase time = 0.000 seconds
[12/26 19:43:26    106s] 
[12/26 19:43:26    106s] (I)       read default dcut vias
[12/26 19:43:26    106s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:26    106s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:26    106s] (I)       Reading via VL for layer: 2 
[12/26 19:43:26    106s] (I)       build grid graph start
[12/26 19:43:26    106s] (I)       build grid graph end
[12/26 19:43:26    106s] (I)       Model blockage into capacity
[12/26 19:43:26    106s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:43:26    106s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:43:26    106s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:43:26    106s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:43:26    106s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:43:26    106s] (I)       Modeling time = 0.000 seconds
[12/26 19:43:26    106s] 
[12/26 19:43:26    106s] (I)       Number of ignored nets = 0
[12/26 19:43:26    106s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:43:26    106s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:43:26    106s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:43:26    106s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:43:26    106s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:43:26    106s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1093.8 MB
[12/26 19:43:26    106s] (I)       Ndr track 0 does not exist
[12/26 19:43:26    106s] (I)       Layer1  viaCost=300.00
[12/26 19:43:26    106s] (I)       Layer2  viaCost=100.00
[12/26 19:43:26    106s] (I)       Layer3  viaCost=200.00
[12/26 19:43:26    106s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:43:26    106s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:43:26    106s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:43:26    106s] (I)       Site Width          :   560  (dbu)
[12/26 19:43:26    106s] (I)       Row Height          :  5600  (dbu)
[12/26 19:43:26    106s] (I)       GCell Width         : 22400  (dbu)
[12/26 19:43:26    106s] (I)       GCell Height        : 22400  (dbu)
[12/26 19:43:26    106s] (I)       grid                :    50    50     4
[12/26 19:43:26    106s] (I)       vertical capacity   :     0 22400     0 22400
[12/26 19:43:26    106s] (I)       horizontal capacity :     0     0 22400     0
[12/26 19:43:26    106s] (I)       Default wire width  :   230   280   280   440
[12/26 19:43:26    106s] (I)       Default wire space  :   230   280   280   460
[12/26 19:43:26    106s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:43:26    106s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:43:26    106s] (I)       Num tracks per GCell: 48.70 40.00 40.00 20.00
[12/26 19:43:26    106s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:43:26    106s] (I)       Num of masks        :     1     1     1     1
[12/26 19:43:26    106s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:43:26    106s] (I)       --------------------------------------------------------
[12/26 19:43:26    106s] 
[12/26 19:43:26    106s] [NR-eGR] ============ Routing rule table ============
[12/26 19:43:26    106s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:43:26    106s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:43:26    106s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:43:26    106s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:26    106s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:26    106s] [NR-eGR] ========================================
[12/26 19:43:26    106s] [NR-eGR] 
[12/26 19:43:26    106s] (I)       After initializing earlyGlobalRoute syMemory usage = 1093.8 MB
[12/26 19:43:26    106s] (I)       Loading and dumping file time : 0.00 seconds
[12/26 19:43:26    106s] (I)       ============= Initialization =============
[12/26 19:43:26    106s] (I)       numLocalWires=1637  numGlobalNetBranches=371  numLocalNetBranches=457
[12/26 19:43:26    106s] (I)       totalPins=1814  totalGlobalPin=607 (33.46%)
[12/26 19:43:26    106s] (I)       total 2D Cap : 69908 = (28038 H, 41870 V)
[12/26 19:43:26    106s] (I)       ============  Phase 1a Route ============
[12/26 19:43:26    106s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:43:26    106s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:43:26    106s] (I)       Usage: 653 = (274 H, 379 V) = (0.98% H, 0.91% V) = (6.138e+03um H, 8.490e+03um V)
[12/26 19:43:26    106s] (I)       
[12/26 19:43:26    106s] (I)       ============  Phase 1b Route ============
[12/26 19:43:26    106s] (I)       Usage: 653 = (274 H, 379 V) = (0.98% H, 0.91% V) = (6.138e+03um H, 8.490e+03um V)
[12/26 19:43:26    106s] (I)       
[12/26 19:43:26    106s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/26 19:43:26    106s] 
[12/26 19:43:26    106s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:43:26    106s] Finished Early Global Route rough congestion estimation: mem = 1093.8M
[12/26 19:43:26    106s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/26 19:43:26    106s] Congestion driven padding in post-place stage.
[12/26 19:43:26    106s] Congestion driven padding increases utilization from 0.058 to 0.058
[12/26 19:43:26    106s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Global placement CDP skipped at cutLevel 9.
[12/26 19:43:26    106s] Iteration  9: Total net bbox = 1.348e+04 (5.83e+03 7.65e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 1.668e+04 (7.57e+03 9.11e+03)
[12/26 19:43:26    106s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Iteration 10: Total net bbox = 1.348e+04 (5.83e+03 7.65e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 1.668e+04 (7.57e+03 9.11e+03)
[12/26 19:43:26    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Iteration 11: Total net bbox = 1.707e+04 (7.84e+03 9.23e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 2.040e+04 (9.70e+03 1.07e+04)
[12/26 19:43:26    106s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] Iteration 12: Total net bbox = 1.707e+04 (7.84e+03 9.23e+03)
[12/26 19:43:26    106s]               Est.  stn bbox = 2.040e+04 (9.70e+03 1.07e+04)
[12/26 19:43:26    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1093.8M
[12/26 19:43:26    106s] *** cost = 1.707e+04 (7.84e+03 9.23e+03) (cpu for global=0:00:00.4) real=0:00:00.0***
[12/26 19:43:26    106s] Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
[12/26 19:43:26    106s] Core Placement runtime cpu: 0:00:00.3 real: 0:00:00.0
[12/26 19:43:26    106s] <CMD> scanReorder
[12/26 19:43:26    106s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/26 19:43:26    106s] Type 'man IMPSP-9025' for more detail.
[12/26 19:43:26    106s] #spOpts: mergeVia=F 
[12/26 19:43:26    106s] Core basic site is CoreSite
[12/26 19:43:26    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:43:26    106s] Mark StBox On SiteArr starts
[12/26 19:43:26    106s] Mark StBox On SiteArr ends
[12/26 19:43:26    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1093.8MB).
[12/26 19:43:26    106s] *** Starting refinePlace (0:01:46 mem=1093.8M) ***
[12/26 19:43:26    106s] Total net bbox length = 1.707e+04 (7.842e+03 9.229e+03) (ext = 5.307e+03)
[12/26 19:43:26    106s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:43:26    106s] Starting refinePlace ...
[12/26 19:43:26    106s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:43:26    106s] Density distribution unevenness ratio = 74.120%
[12/26 19:43:26    106s]   Spread Effort: high, standalone mode, useDDP on.
[12/26 19:43:26    106s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1093.8MB) @(0:01:46 - 0:01:46).
[12/26 19:43:26    106s] Move report: preRPlace moves 489 insts, mean move: 1.54 um, max move: 4.00 um
[12/26 19:43:26    106s] 	Max move on inst (rtx/g3323__1309): (605.93, 676.01) --> (607.28, 673.36)
[12/26 19:43:26    106s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: an02d0
[12/26 19:43:26    106s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:43:26    106s] Placement tweakage begins.
[12/26 19:43:26    106s] wire length = 2.037e+04
[12/26 19:43:27    106s] wire length = 1.907e+04
[12/26 19:43:27    106s] Placement tweakage ends.
[12/26 19:43:27    106s] Move report: tweak moves 33 insts, mean move: 7.69 um, max move: 25.20 um
[12/26 19:43:27    106s] 	Max move on inst (utx/counts_reg[1]): (291.44, 622.96) --> (305.44, 611.76)
[12/26 19:43:27    106s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:43:27    106s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1093.8MB) @(0:01:46 - 0:01:46).
[12/26 19:43:27    106s] Move report: Detail placement moves 489 insts, mean move: 2.04 um, max move: 27.12 um
[12/26 19:43:27    106s] 	Max move on inst (utx/counts_reg[2]): (305.79, 610.19) --> (291.44, 622.96)
[12/26 19:43:27    106s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1093.8MB
[12/26 19:43:27    106s] Statistics of distance of Instance movement in refine placement:
[12/26 19:43:27    106s]   maximum (X+Y) =        27.12 um
[12/26 19:43:27    106s]   inst (utx/counts_reg[2]) with max move: (305.791, 610.188) -> (291.44, 622.96)
[12/26 19:43:27    106s]   mean    (X+Y) =         2.04 um
[12/26 19:43:27    106s] Total instances flipped for WireLenOpt: 13
[12/26 19:43:27    106s] Summary Report:
[12/26 19:43:27    106s] Instances move: 489 (out of 489 movable)
[12/26 19:43:27    106s] Instances flipped: 0
[12/26 19:43:27    106s] Mean displacement: 2.04 um
[12/26 19:43:27    106s] Max displacement: 27.12 um (Instance: utx/counts_reg[2]) (305.791, 610.188) -> (291.44, 622.96)
[12/26 19:43:27    106s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:43:27    106s] Total instances moved : 489
[12/26 19:43:27    106s] Total net bbox length = 1.595e+04 (6.640e+03 9.308e+03) (ext = 5.289e+03)
[12/26 19:43:27    106s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1093.8MB
[12/26 19:43:27    106s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1093.8MB) @(0:01:46 - 0:01:46).
[12/26 19:43:27    106s] *** Finished refinePlace (0:01:46 mem=1093.8M) ***
[12/26 19:43:27    106s] *** End of Placement (cpu=0:00:00.5, real=0:00:01.0, mem=1093.8M) ***
[12/26 19:43:27    106s] #spOpts: mergeVia=F 
[12/26 19:43:27    106s] Core basic site is CoreSite
[12/26 19:43:27    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:43:27    106s] Mark StBox On SiteArr starts
[12/26 19:43:27    106s] Mark StBox On SiteArr ends
[12/26 19:43:27    106s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:43:27    106s] Density distribution unevenness ratio = 74.149%
[12/26 19:43:27    106s] <CMD> setDelayCalMode -engine aae
[12/26 19:43:27    106s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:43:27    106s] <CMD> get_ccopt_clock_trees *
[12/26 19:43:27    106s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:43:27    106s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:43:27    106s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:43:27    106s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:43:27    106s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -fp -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:43:27    106s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:43:27    106s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:43:27    106s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:43:27    106s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:43:27    106s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:43:27    106s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:43:27    106s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:43:27    106s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:43:27    106s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/26 19:43:27    106s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/26 19:43:27    106s] <CMD> um::enable_metric
[12/26 19:43:27    106s] <CMD> congRepair
[12/26 19:43:27    106s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:43:27    106s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:43:27    106s] Starting congestion repair ...
[12/26 19:43:27    106s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/26 19:43:27    106s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:43:27    106s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:43:27    106s] Starting Early Global Route congestion estimation: mem = 1093.8M
[12/26 19:43:27    106s] (I)       Reading DB...
[12/26 19:43:27    106s] (I)       before initializing RouteDB syMemory usage = 1093.8 MB
[12/26 19:43:27    106s] (I)       congestionReportName   : 
[12/26 19:43:27    106s] (I)       layerRangeFor2DCongestion : 
[12/26 19:43:27    106s] (I)       buildTerm2TermWires    : 1
[12/26 19:43:27    106s] (I)       doTrackAssignment      : 1
[12/26 19:43:27    106s] (I)       dumpBookshelfFiles     : 0
[12/26 19:43:27    106s] (I)       numThreads             : 1
[12/26 19:43:27    106s] (I)       bufferingAwareRouting  : false
[12/26 19:43:27    106s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:43:27    106s] (I)       honorPin               : false
[12/26 19:43:27    106s] (I)       honorPinGuide          : true
[12/26 19:43:27    106s] (I)       honorPartition         : false
[12/26 19:43:27    106s] (I)       allowPartitionCrossover: false
[12/26 19:43:27    106s] (I)       honorSingleEntry       : true
[12/26 19:43:27    106s] (I)       honorSingleEntryStrong : true
[12/26 19:43:27    106s] (I)       handleViaSpacingRule   : false
[12/26 19:43:27    106s] (I)       handleEolSpacingRule   : false
[12/26 19:43:27    106s] (I)       PDConstraint           : none
[12/26 19:43:27    106s] (I)       expBetterNDRHandling   : false
[12/26 19:43:27    106s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:43:27    106s] (I)       routingEffortLevel     : 3
[12/26 19:43:27    106s] (I)       effortLevel            : standard
[12/26 19:43:27    106s] [NR-eGR] minRouteLayer          : 2
[12/26 19:43:27    106s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:43:27    106s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:43:27    106s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:43:27    106s] (I)       numRowsPerGCell        : 1
[12/26 19:43:27    106s] (I)       speedUpLargeDesign     : 0
[12/26 19:43:27    106s] (I)       multiThreadingTA       : 1
[12/26 19:43:27    106s] (I)       blkAwareLayerSwitching : 1
[12/26 19:43:27    106s] (I)       optimizationMode       : false
[12/26 19:43:27    106s] (I)       routeSecondPG          : false
[12/26 19:43:27    106s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:43:27    106s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:43:27    106s] (I)       punchThroughDistance   : 500.00
[12/26 19:43:27    106s] (I)       scenicBound            : 1.15
[12/26 19:43:27    106s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:43:27    106s] (I)       source-to-sink ratio   : 0.00
[12/26 19:43:27    106s] (I)       targetCongestionRatioH : 1.00
[12/26 19:43:27    106s] (I)       targetCongestionRatioV : 1.00
[12/26 19:43:27    106s] (I)       layerCongestionRatio   : 0.70
[12/26 19:43:27    106s] (I)       m1CongestionRatio      : 0.10
[12/26 19:43:27    106s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:43:27    106s] (I)       localRouteEffort       : 1.00
[12/26 19:43:27    106s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:43:27    106s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:43:27    106s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:43:27    106s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:43:27    106s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:43:27    106s] (I)       routeVias              : 
[12/26 19:43:27    106s] (I)       readTROption           : true
[12/26 19:43:27    106s] (I)       extraSpacingFactor     : 1.00
[12/26 19:43:27    106s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:43:27    106s] (I)       routeSelectedNetsOnly  : false
[12/26 19:43:27    106s] (I)       clkNetUseMaxDemand     : false
[12/26 19:43:27    106s] (I)       extraDemandForClocks   : 0
[12/26 19:43:27    106s] (I)       steinerRemoveLayers    : false
[12/26 19:43:27    106s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:43:27    106s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:43:27    106s] (I)       similarTopologyRoutingFast : false
[12/26 19:43:27    106s] (I)       spanningTreeRefinement : false
[12/26 19:43:27    106s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:43:27    106s] (I)       starting read tracks
[12/26 19:43:27    106s] (I)       build grid graph
[12/26 19:43:27    106s] (I)       build grid graph start
[12/26 19:43:27    106s] [NR-eGR] Layer1 has no routable track
[12/26 19:43:27    106s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:43:27    106s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:43:27    106s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:43:27    106s] (I)       build grid graph end
[12/26 19:43:27    106s] (I)       numViaLayers=4
[12/26 19:43:27    106s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:27    106s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:27    106s] (I)       Reading via VL for layer: 2 
[12/26 19:43:27    106s] (I)       end build via table
[12/26 19:43:27    106s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:43:27    106s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:43:27    106s] (I)       readDataFromPlaceDB
[12/26 19:43:27    106s] (I)       Read net information..
[12/26 19:43:27    106s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:43:27    106s] (I)       Read testcase time = 0.000 seconds
[12/26 19:43:27    106s] 
[12/26 19:43:27    106s] (I)       read default dcut vias
[12/26 19:43:27    106s] (I)       Reading via V2 for layer: 0 
[12/26 19:43:27    106s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:43:27    106s] (I)       Reading via VL for layer: 2 
[12/26 19:43:27    106s] (I)       build grid graph start
[12/26 19:43:27    106s] (I)       build grid graph end
[12/26 19:43:27    106s] (I)       Model blockage into capacity
[12/26 19:43:27    106s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:43:27    106s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:43:27    106s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:43:27    106s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:43:27    106s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:43:27    106s] (I)       Modeling time = 0.010 seconds
[12/26 19:43:27    106s] 
[12/26 19:43:27    106s] (I)       Number of ignored nets = 0
[12/26 19:43:27    106s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:43:27    106s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:43:27    106s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:43:27    106s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:43:27    106s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:43:27    106s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:43:27    106s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:43:27    106s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:43:27    106s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:43:27    106s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:43:27    106s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1093.8 MB
[12/26 19:43:27    106s] (I)       Ndr track 0 does not exist
[12/26 19:43:27    106s] (I)       Layer1  viaCost=300.00
[12/26 19:43:27    106s] (I)       Layer2  viaCost=100.00
[12/26 19:43:27    106s] (I)       Layer3  viaCost=200.00
[12/26 19:43:27    106s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:43:27    106s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:43:27    106s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:43:27    106s] (I)       Site Width          :   560  (dbu)
[12/26 19:43:27    106s] (I)       Row Height          :  5600  (dbu)
[12/26 19:43:27    106s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:43:27    106s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:43:27    106s] (I)       grid                :   199   199     4
[12/26 19:43:27    106s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:43:27    106s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:43:27    106s] (I)       Default wire width  :   230   280   280   440
[12/26 19:43:27    106s] (I)       Default wire space  :   230   280   280   460
[12/26 19:43:27    106s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:43:27    106s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:43:27    106s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:43:27    106s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:43:27    106s] (I)       Num of masks        :     1     1     1     1
[12/26 19:43:27    106s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:43:27    106s] (I)       --------------------------------------------------------
[12/26 19:43:27    106s] 
[12/26 19:43:27    106s] [NR-eGR] ============ Routing rule table ============
[12/26 19:43:27    106s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:43:27    106s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:43:27    106s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:43:27    106s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:27    106s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:43:27    106s] [NR-eGR] ========================================
[12/26 19:43:27    106s] [NR-eGR] 
[12/26 19:43:27    106s] (I)       After initializing earlyGlobalRoute syMemory usage = 1093.8 MB
[12/26 19:43:27    106s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:43:27    106s] (I)       ============= Initialization =============
[12/26 19:43:27    106s] (I)       totalPins=1843  totalGlobalPin=1755 (95.23%)
[12/26 19:43:27    106s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:43:27    106s] [NR-eGR] Layer group 1: route 621 net(s) in layer range [2, 4]
[12/26 19:43:27    106s] (I)       ============  Phase 1a Route ============
[12/26 19:43:27    106s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:43:27    106s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:43:27    106s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:43:27    106s] (I)       
[12/26 19:43:27    106s] (I)       ============  Phase 1b Route ============
[12/26 19:43:27    106s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:43:27    106s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:43:27    106s] (I)       
[12/26 19:43:27    106s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830640e+04um
[12/26 19:43:27    106s] (I)       ============  Phase 1c Route ============
[12/26 19:43:27    106s] (I)       Level2 Grid: 40 x 40
[12/26 19:43:27    106s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:43:27    106s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:43:27    106s] (I)       
[12/26 19:43:27    106s] (I)       ============  Phase 1d Route ============
[12/26 19:43:27    106s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:43:27    106s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:43:27    106s] (I)       
[12/26 19:43:27    106s] (I)       ============  Phase 1e Route ============
[12/26 19:43:27    106s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:43:27    106s] (I)       Usage: 3269 = (1361 H, 1908 V) = (1.19% H, 1.13% V) = (7.622e+03um H, 1.068e+04um V)
[12/26 19:43:27    106s] (I)       
[12/26 19:43:27    106s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830640e+04um
[12/26 19:43:27    106s] [NR-eGR] 
[12/26 19:43:27    106s] (I)       ============  Phase 1l Route ============
[12/26 19:43:27    106s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:43:27    106s] (I)       
[12/26 19:43:27    106s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:43:27    106s] [NR-eGR]                OverCon            
[12/26 19:43:27    106s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:43:27    106s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:43:27    106s] [NR-eGR] ------------------------------------
[12/26 19:43:27    106s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:43:27    106s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:43:27    106s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:43:27    106s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:43:27    106s] [NR-eGR] ------------------------------------
[12/26 19:43:27    106s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:43:27    106s] [NR-eGR] 
[12/26 19:43:27    106s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/26 19:43:27    106s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:43:27    106s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:43:27    106s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:43:27    106s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1093.8M
[12/26 19:43:27    106s] [hotspot] +------------+---------------+---------------+
[12/26 19:43:27    106s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:43:27    106s] [hotspot] +------------+---------------+---------------+
[12/26 19:43:27    106s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:43:27    106s] [hotspot] +------------+---------------+---------------+
[12/26 19:43:27    106s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:43:27    106s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:43:27    106s] Skipped repairing congestion.
[12/26 19:43:27    106s] Starting Early Global Route wiring: mem = 1093.8M
[12/26 19:43:27    106s] (I)       ============= track Assignment ============
[12/26 19:43:27    106s] (I)       extract Global 3D Wires
[12/26 19:43:27    106s] (I)       Extract Global WL : time=0.00
[12/26 19:43:27    106s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:43:27    106s] (I)       Initialization real time=0.00 seconds
[12/26 19:43:27    106s] (I)       Run Multi-thread track assignment
[12/26 19:43:27    106s] (I)       merging nets...
[12/26 19:43:27    106s] (I)       merging nets done
[12/26 19:43:27    106s] (I)       Kernel real time=0.00 seconds
[12/26 19:43:27    106s] (I)       End Greedy Track Assignment
[12/26 19:43:27    106s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:43:27    106s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1774
[12/26 19:43:27    106s] [NR-eGR] Layer2(M2)(V) length: 1.099667e+04um, number of vias: 2409
[12/26 19:43:27    106s] [NR-eGR] Layer3(M3)(H) length: 7.906120e+03um, number of vias: 20
[12/26 19:43:27    106s] [NR-eGR] Layer4(TOP_M)(V) length: 2.128000e+01um, number of vias: 0
[12/26 19:43:27    106s] [NR-eGR] Total length: 1.892407e+04um, number of vias: 4203
[12/26 19:43:27    106s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:43:27    106s] [NR-eGR] Total clock nets wire length: 9.911500e+02um 
[12/26 19:43:27    106s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:43:27    106s] Early Global Route wiring runtime: 0.00 seconds, mem = 1093.8M
[12/26 19:43:27    106s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/26 19:43:27    106s] <CMD> um::enable_metric
[12/26 19:43:27    106s] <CMD> um::enable_metric
[12/26 19:43:27    106s] <CMD> um::enable_metric
[12/26 19:43:27    106s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/26 19:43:27    106s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:43:27    106s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:43:27    106s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:43:27    106s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:43:27    106s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:43:27    106s] *** Finishing placeDesign default flow ***
[12/26 19:43:27    106s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:43:27    106s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:27    106s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/26 19:43:27    106s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/26 19:43:27    106s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1093.8M **
[12/26 19:43:27    106s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:43:27    106s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:43:27    106s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:43:27    106s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:43:27    106s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:43:27    106s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:27    106s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:43:27    106s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:43:27    106s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:43:27    106s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:43:27    106s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:43:27    106s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:43:27    106s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:43:27    106s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:43:27    106s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:43:27    106s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:43:27    106s] <CMD> getPlaceMode -fp -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -fastfp -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -doRPlace -quiet
[12/26 19:43:27    106s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/26 19:43:27    106s] <CMD> remove_rf_constraint
[12/26 19:43:27    106s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:43:27    106s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:43:27    106s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:43:27    106s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:43:27    106s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:43:27    106s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:43:27    106s] <CMD> report_message -end_cmd
[12/26 19:43:27    106s] 
[12/26 19:43:27    106s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:43:27    106s] Severity  ID               Count  Summary                                  
[12/26 19:43:27    106s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/26 19:43:27    106s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:43:27    106s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/26 19:43:27    106s] WARNING   TA-146               2  A combinational timing loop(s) was found...
[12/26 19:43:27    106s] *** Message Summary: 5 warning(s), 0 error(s)
[12/26 19:43:27    106s] 
[12/26 19:43:27    106s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:43:27    106s] <CMD> um::pop_snapshot_stack
[12/26 19:43:27    106s] <CMD> um::create_snapshot -name place_design
[12/26 19:43:27    106s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:43:58    110s] invalid command name "reportCogestion"
[12/26 19:44:19    112s] <CMD> reportCongestion -trialRoute
[12/26 19:44:19    112s] Usage: (1.2%H 1.5%V) = (7.560e+03um 1.453e+04um) = (1350 2594)
[12/26 19:44:19    112s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/26 19:44:19    112s] 
[12/26 19:44:19    112s] Congestion distribution:
[12/26 19:44:19    112s] 
[12/26 19:44:19    112s] Remain	cntH		cntV
[12/26 19:44:19    112s] --------------------------------------
[12/26 19:44:19    112s] --------------------------------------
[12/26 19:44:19    112s]   0:	0	 0.00%	4	 0.03%
[12/26 19:44:19    112s]   1:	278	 2.19%	152	 1.20%
[12/26 19:44:19    112s]   2:	429	 3.37%	217	 1.71%
[12/26 19:44:19    112s]   3:	176	 1.38%	68	 0.54%
[12/26 19:44:19    112s]   4:	357	 2.81%	0	 0.00%
[12/26 19:44:19    112s]   5:	11482	90.25%	12251	96.53%
[12/26 19:46:28    126s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
[12/26 19:46:35    127s] wrong # args: should be "set varName ?newValue?"
[12/26 19:46:52    129s] <CMD> setOptMode
[12/26 19:46:52    129s] 
[12/26 19:46:52    129s] Usage: setOptMode [-help] [-reset] [-addAOFeedThruBuffer {true|false}] [-addInst {true|false}]
[12/26 19:46:52    129s]                   [-addInstancePrefix <PREFIX>] [-addNetPrefix <PREFIX>] [-addPortAsNeeded {true|false}]
[12/26 19:46:52    129s]                   [-allEndPoints {true|false}] [-allowOnlyCellSwapping {true|false}]
[12/26 19:46:52    129s]                   [-checkRoutingCongestion {auto|false|true}] [-deleteInst {true|false}]
[12/26 19:46:52    129s]                   [-downsizeInst {true|false}] [-drcMargin <DOUBLE>] [-effort {low|high}]
[12/26 19:46:52    129s]                   [-enableDataToDataChecks {true|false}] [-fixClockDrv {true|false}]
[12/26 19:46:52    129s]                   [-fixDrc {true|false}] [-fixFanoutLoad {true|false}] [-fixGlitch {true|false}]
[12/26 19:46:52    129s]                   [-fixHoldAllowOverlap {auto|false|true}] [-fixHoldAllowResizing {auto|false|true}]
[12/26 19:46:52    129s]                   [-fixHoldAllowSetupTnsDegrade {true|false}] [-fixHoldOnExcludedClockNets {true|false}]
[12/26 19:46:52    129s]                   [-fixSISlew {true|false}] [-highEffortOptCells <LIST>] [-holdFixingCells <LIST>]
[12/26 19:46:52    129s]                   [-holdSlackFixingThreshold <SLACK>] [-holdTargetSlack <SLACK>]
[12/26 19:46:52    129s]                   [-honorFence {true|false}] [-ignorePathGroupsForHold <INST>]
[12/26 19:46:52    129s]                   [-leakageToDynamicRatio <ratio>] [-maxDensity <DENSITY>] [-maxLength <value>]
[12/26 19:46:52    129s]                   [-moveInst {true|false}] [-multiBitFlopOpt {false|true|mergeOnly|splitOnly}]
[12/26 19:46:52    129s]                   [-multiBitFlopOptIgnoreSDC {true|false}] [-ndrAwareOpt <LIST>]
[12/26 19:46:52    129s]                   [-optimizeConstantNet {true|false}] [-optimizeFF {true|false}]
[12/26 19:46:52    129s]                   [-optimizeNetsAcrossDiffVoltPDs {true|false}] [-postRouteAllowOverlap {true|false}]
[12/26 19:46:52    129s]                   [-postRouteAreaReclaim {none|setupAware|holdAndSetupAware}]
[12/26 19:46:52    129s]                   [-postRouteCheckAntennaRules {true|false}] [-postRouteDrvRecovery <ENUM>]
[12/26 19:46:52    129s]                   [-postRouteSetupRecovery <ENUM>] [-powerEffort {none|low|high}]
[12/26 19:46:52    129s]                   [-preserveAllSequential {true|false}] [-preserveModuleFunction {true|false}]
[12/26 19:46:52    129s]                   [-reclaimArea {true|false|default}] [-resizeShifterAndIsoInsts {true|false}]
[12/26 19:46:52    129s]                   [-restruct {true|false}] [-setupTargetSlack <SLACK>]
[12/26 19:46:52    129s]                   [-setupTargetSlackForReclaim <SLACK>] [-simplifyNetlist {true|false}]
[12/26 19:46:52    129s]                   [-swapPin {true|false}] [-targetBasedOptFile <FILE>]
[12/26 19:46:52    129s]                   [-targetBasedOptFileOnly {false|true}] [-targetBasedOptHoldFile <FILE>]
[12/26 19:46:52    129s]                   [-timeDesignCompressReports {true|false}] [-timeDesignExpandedView {true|false}]
[12/26 19:46:52    129s]                   [-timeDesignNumPaths <value>] [-timeDesignReportNet {true|false}]
[12/26 19:46:52    129s]                   [-unfixClkInstForOpt {true|false}] [-useConcatDefaultsPrefix {true|false}]
[12/26 19:46:52    129s]                   [-usefulSkew {true|false}] [-usefulSkewCCOpt {none|standard|medium|extreme}]
[12/26 19:46:52    129s]                   [-usefulSkewPostRoute {true|false}] [-usefulSkewPreCTS {true|false}]
[12/26 19:46:52    129s]                   [-verbose {true|false}] [-virtualPartition {true|false}]
[12/26 19:46:52    129s] 
[12/26 19:46:52    129s] **ERROR: (IMPTCM-60):	No option specified for command "setOptMode". Must specify at least one valid option.

[12/26 19:47:08    131s] <CMD> setOptMode -help
[12/26 19:47:08    131s] 
[12/26 19:47:08    131s] Usage: setOptMode [-help] [-reset] [-addAOFeedThruBuffer {true|false}] [-addInst {true|false}]
[12/26 19:47:08    131s]                   [-addInstancePrefix <PREFIX>] [-addNetPrefix <PREFIX>] [-addPortAsNeeded {true|false}]
[12/26 19:47:08    131s]                   [-allEndPoints {true|false}] [-allowOnlyCellSwapping {true|false}]
[12/26 19:47:08    131s]                   [-checkRoutingCongestion {auto|false|true}] [-deleteInst {true|false}]
[12/26 19:47:08    131s]                   [-downsizeInst {true|false}] [-drcMargin <DOUBLE>] [-effort {low|high}]
[12/26 19:47:08    131s]                   [-enableDataToDataChecks {true|false}] [-fixClockDrv {true|false}]
[12/26 19:47:08    131s]                   [-fixDrc {true|false}] [-fixFanoutLoad {true|false}] [-fixGlitch {true|false}]
[12/26 19:47:08    131s]                   [-fixHoldAllowOverlap {auto|false|true}] [-fixHoldAllowResizing {auto|false|true}]
[12/26 19:47:08    131s]                   [-fixHoldAllowSetupTnsDegrade {true|false}] [-fixHoldOnExcludedClockNets {true|false}]
[12/26 19:47:08    131s]                   [-fixSISlew {true|false}] [-highEffortOptCells <LIST>] [-holdFixingCells <LIST>]
[12/26 19:47:08    131s]                   [-holdSlackFixingThreshold <SLACK>] [-holdTargetSlack <SLACK>]
[12/26 19:47:08    131s]                   [-honorFence {true|false}] [-ignorePathGroupsForHold <INST>]
[12/26 19:47:08    131s]                   [-leakageToDynamicRatio <ratio>] [-maxDensity <DENSITY>] [-maxLength <value>]
[12/26 19:47:08    131s]                   [-moveInst {true|false}] [-multiBitFlopOpt {false|true|mergeOnly|splitOnly}]
[12/26 19:47:08    131s]                   [-multiBitFlopOptIgnoreSDC {true|false}] [-ndrAwareOpt <LIST>]
[12/26 19:47:08    131s]                   [-optimizeConstantNet {true|false}] [-optimizeFF {true|false}]
[12/26 19:47:08    131s]                   [-optimizeNetsAcrossDiffVoltPDs {true|false}] [-postRouteAllowOverlap {true|false}]
[12/26 19:47:08    131s]                   [-postRouteAreaReclaim {none|setupAware|holdAndSetupAware}]
[12/26 19:47:08    131s]                   [-postRouteCheckAntennaRules {true|false}] [-postRouteDrvRecovery <ENUM>]
[12/26 19:47:08    131s]                   [-postRouteSetupRecovery <ENUM>] [-powerEffort {none|low|high}]
[12/26 19:47:08    131s]                   [-preserveAllSequential {true|false}] [-preserveModuleFunction {true|false}]
[12/26 19:47:08    131s]                   [-reclaimArea {true|false|default}] [-resizeShifterAndIsoInsts {true|false}]
[12/26 19:47:08    131s]                   [-restruct {true|false}] [-setupTargetSlack <SLACK>]
[12/26 19:47:08    131s]                   [-setupTargetSlackForReclaim <SLACK>] [-simplifyNetlist {true|false}]
[12/26 19:47:08    131s]                   [-swapPin {true|false}] [-targetBasedOptFile <FILE>]
[12/26 19:47:08    131s]                   [-targetBasedOptFileOnly {false|true}] [-targetBasedOptHoldFile <FILE>]
[12/26 19:47:08    131s]                   [-timeDesignCompressReports {true|false}] [-timeDesignExpandedView {true|false}]
[12/26 19:47:08    131s]                   [-timeDesignNumPaths <value>] [-timeDesignReportNet {true|false}]
[12/26 19:47:08    131s]                   [-unfixClkInstForOpt {true|false}] [-useConcatDefaultsPrefix {true|false}]
[12/26 19:47:08    131s]                   [-usefulSkew {true|false}] [-usefulSkewCCOpt {none|standard|medium|extreme}]
[12/26 19:47:08    131s]                   [-usefulSkewPostRoute {true|false}] [-usefulSkewPreCTS {true|false}]
[12/26 19:47:08    131s]                   [-verbose {true|false}] [-virtualPartition {true|false}]
[12/26 19:47:08    131s] 
[12/26 19:47:08    131s] -help                                      # Prints out the command usage
[12/26 19:47:08    131s] -reset                                     # Resets all or specified options to default value
[12/26 19:47:08    131s] -addAOFeedThruBuffer {true|false}          # Activates adding Always On Feed Thru buffers
[12/26 19:47:08    131s]                                            # (bool, default=false)
[12/26 19:47:08    131s] -addInst {true|false}                      # Enables adding of new instances (bool, default=true)
[12/26 19:47:08    131s] -addInstancePrefix <PREFIX>                # Prefix string for name of new instances
[12/26 19:47:08    131s]                                            # (string, default="")
[12/26 19:47:08    131s] -addNetPrefix <PREFIX>                     # Prefix string for name of new nets (string, default="")
[12/26 19:47:08    131s] -addPortAsNeeded {true|false}              # Enables adding ports for optimal buffering
[12/26 19:47:08    131s]                                            # (bool, default=true)
[12/26 19:47:08    131s] -allEndPoints {true|false}                 # Enables the all end points optimization mode
[12/26 19:47:08    131s]                                            # (bool, default=false)
[12/26 19:47:08    131s] -allowOnlyCellSwapping {true|false}        # Restricts "optDesign -postRoute" to only perform same size
[12/26 19:47:08    131s]                                            # cell swapping (bool, default=false)
[12/26 19:47:08    131s] -checkRoutingCongestion {auto|false|true}
[12/26 19:47:08    131s]                                            # Enables routing congestion check at the postRoute stage
[12/26 19:47:08    131s]                                            # during optimization of setup, hold, drv, & glitch. It also
[12/26 19:47:08    131s]                                            # impacts postCTS hold fixing.
[12/26 19:47:08    131s]                                            # (enums={auto false true}, default=auto)
[12/26 19:47:08    131s] -deleteInst {true|false}                   # Enables instance deletion on all paths (bool, default=true)
[12/26 19:47:08    131s] -downsizeInst {true|false}                 # Enables instance downsizing (bool, default=true)
[12/26 19:47:08    131s] -drcMargin <DOUBLE>                        # Used for scaling maxCap/maxTran constraints
[12/26 19:47:08    131s]                                            # (float, default=0)
[12/26 19:47:08    131s] -effort {low|high}                         # Effort level for optimization(area reclaiming)
[12/26 19:47:08    131s]                                            # (enums={low high}, default=high)
[12/26 19:47:08    131s] -enableDataToDataChecks {true|false}       # enable library data to data checks during optimization for
[12/26 19:47:08    131s]                                            # GigaOpt (enums={true false}, default=false)
[12/26 19:47:08    131s] -fixClockDrv {true|false}                  # enables DRV fixing on clock net (bool, default=true)
[12/26 19:47:08    131s] -fixDrc {true|false}                       # Enables fixing maxCap/maxTran violations on constrained
[12/26 19:47:08    131s]                                            # nets (bool, default=true)
[12/26 19:47:08    131s] -fixFanoutLoad {true|false}                # Enables fixing fanOut load violations (bool, default=false)
[12/26 19:47:08    131s] -fixGlitch {true|false}                    # Enables glitch fixing in AAE flow (bool, default=true)
[12/26 19:47:08    131s] -fixHoldAllowOverlap {auto|false|true}     # Enables hold optimization to insert cells with overlaps
[12/26 19:47:08    131s]                                            # when inadequate free space is available. The placement will
[12/26 19:47:08    131s]                                            # then be legalized before ECO routing.
[12/26 19:47:08    131s]                                            # (enums={auto false true}, default=auto)
[12/26 19:47:08    131s] -fixHoldAllowResizing {auto|false|true}    # Enables the resizing capability inside hold optimization.
[12/26 19:47:08    131s]                                            # (enums={auto false true}, default=true)
[12/26 19:47:08    131s] -fixHoldAllowSetupTnsDegrade {true|false}
[12/26 19:47:08    131s]                                            # Allows setup total negative slack to degrade during hold
[12/26 19:47:08    131s]                                            # optimization. (bool, default=true)
[12/26 19:47:08    131s] -fixHoldOnExcludedClockNets {true|false}
[12/26 19:47:08    131s]                                            # Do hold fixing on the excluded clock nets (bool, default=false)
[12/26 19:47:08    131s] -fixSISlew {true|false}                    # Enables sislew fixing in AAE flow (bool, default=false)
[12/26 19:47:08    131s] -highEffortOptCells <LIST>                 # Provide a list of cells to be used for high effort
[12/26 19:47:08    131s]                                            # optimization. Dont-use and Dont-touch constraints for these
[12/26 19:47:08    131s]                                            # cells will be ignored for high effort optimization.
[12/26 19:47:08    131s]                                            # (string, default="")
[12/26 19:47:08    131s] -holdFixingCells <LIST>                    # Provide a list of buffer & delay cells to be used for hold
[12/26 19:47:08    131s]                                            # buffering. The dont_use constraints for these cells will be
[12/26 19:47:08    131s]                                            # ignored. (string, default="")
[12/26 19:47:08    131s] -holdSlackFixingThreshold <SLACK>          # Specifies target slack value (in nano secs) for hold timing
[12/26 19:47:08    131s]                                            # optimization (float, default=-1000)
[12/26 19:47:08    131s] -holdTargetSlack <SLACK>                   # Specifies target slack value (in nano secs) for hold timing
[12/26 19:47:08    131s]                                            # optimization (float, default=0)
[12/26 19:47:08    131s] -honorFence {true|false}                   # Specifies that the timing optimization takes fences
[12/26 19:47:08    131s]                                            # constraints into account. Placement of cells will be
[12/26 19:47:08    131s]                                            # legalized within each fence. (bool, default=false)
[12/26 19:47:08    131s] -ignorePathGroupsForHold <INST>            # Specifies path groups to be excluded in hold timing
[12/26 19:47:08    131s]                                            # optimization (string, default="")
[12/26 19:47:08    131s] -leakageToDynamicRatio <ratio>             # relative effort for leakage and dynamic power optimization
[12/26 19:47:08    131s]                                            # in the range [0.0 - 1.0] (float, default=1)
[12/26 19:47:08    131s] -maxDensity <DENSITY>                      # Specifies maximum area utilization (float, default=0.95)
[12/26 19:47:08    131s] -maxLength <value>                         # Enables max length constraints in optDesign
[12/26 19:47:08    131s]                                            # (float, default=-1, min=-1, max=2147483647)
[12/26 19:47:08    131s] -moveInst {true|false}                     # Enables moving instances while fixing setup violations
[12/26 19:47:08    131s]                                            # (bool, default=true)
[12/26 19:47:08    131s] -multiBitFlopOpt {false|true|mergeOnly|splitOnly}
[12/26 19:47:08    131s]                                            # specifies multi bit flop merge/split opt (enums={false true mergeOnly splitOnly}, default=false)
[12/26 19:47:08    131s] -multiBitFlopOptIgnoreSDC {true|false}     # ignore sdc check when do flop merge and split
[12/26 19:47:08    131s]                                            # (bool, default=true)
[12/26 19:47:08    131s] -ndrAwareOpt <LIST>                        # Provide a list of NDR names that will be used NDR-based
[12/26 19:47:08    131s]                                            # optimization (string, default="")
[12/26 19:47:08    131s] -optimizeConstantNet {true|false}          # Enables optimization of constant nets (bool, default=true)
[12/26 19:47:08    131s] -optimizeFF {true|false}                   # Enables FF resizing (bool, default=true)
[12/26 19:47:08    131s] -optimizeNetsAcrossDiffVoltPDs {true|false}
[12/26 19:47:08    131s]                                            # Enables optimizing of nets that cross power domains of
[12/26 19:47:08    131s]                                            # different voltages (bool, default=true)
[12/26 19:47:08    131s] -postRouteAllowOverlap {true|false}        # Enables postRoute optimization to insert cells with
[12/26 19:47:08    131s]                                            # overlaps when inadequate free space is available. The
[12/26 19:47:08    131s]                                            # placement will then be legalized before ECO routing.
[12/26 19:47:08    131s]                                            # (bool, default=true)
[12/26 19:47:08    131s] -postRouteAreaReclaim {none|setupAware|holdAndSetupAware}
[12/26 19:47:08    131s]                                            # To enable area reclaim in postRoute optimization (enums={none setupAware holdAndSetupAware}, default=none)
[12/26 19:47:08    131s] -postRouteCheckAntennaRules {true|false}
[12/26 19:47:08    131s]                                            # Allows optimization to check/ignore antenna rules in
[12/26 19:47:08    131s]                                            # lefsafe swaps (bool, default=true)
[12/26 19:47:08    131s] -postRouteDrvRecovery <ENUM>               # Enables postRoute drv recovery in GigaOpt.
[12/26 19:47:08    131s]                                            # (ternary, default=auto)
[12/26 19:47:08    131s] -postRouteSetupRecovery <ENUM>             # Enables postRoute SI setup timing recovery in GigaOpt.
[12/26 19:47:08    131s]                                            # (ternary, default=auto)
[12/26 19:47:08    131s] -powerEffort {none|low|high}               # Effort level for power aware mode in optimization
[12/26 19:47:08    131s]                                            # (enums={none low high}, default=none)
[12/26 19:47:08    131s] -preserveAllSequential {true|false}        # Preserve sequential element during the simplify netlist
[12/26 19:47:08    131s]                                            # optimization step (bool, default=false)
[12/26 19:47:08    131s] -preserveModuleFunction {true|false}       # Enables preserving logical functions at hierarchical ports
[12/26 19:47:08    131s]                                            # (bool, default=false)
[12/26 19:47:08    131s] -reclaimArea {true|false|default}          # Enables area reclamation step
[12/26 19:47:08    131s]                                            # (enums={true false default}, default=default)
[12/26 19:47:08    131s] -resizeShifterAndIsoInsts {true|false}     # Enables resizing of shifters and isolation instances
[12/26 19:47:08    131s]                                            # (bool, default=false)
[12/26 19:47:08    131s] -restruct {true|false}                     # Enables netlist restructuring (bool, default=true)
[12/26 19:47:08    131s] -setupTargetSlack <SLACK>                  # Specifies target slack value (in nano secs) for setup
[12/26 19:47:08    131s]                                            # timing optimization (float, default=0)
[12/26 19:47:08    131s] -setupTargetSlackForReclaim <SLACK>        # Specifies target slack value (in nano secs) for area and
[12/26 19:47:08    131s]                                            # power reclaim during setup timing optimization
[12/26 19:47:08    131s]                                            # (float, default=0)
[12/26 19:47:08    131s] -simplifyNetlist {true|false}              # Enables simplifying the netlist during optimization
[12/26 19:47:08    131s]                                            # (bool, default=true)
[12/26 19:47:08    131s] -swapPin {true|false}                      # Enables pin swapping (bool, default=true)
[12/26 19:47:08    131s] -targetBasedOptFile <FILE>                 # Target based opt input file (string, default="")
[12/26 19:47:08    131s] -targetBasedOptFileOnly {false|true}       # Use data from target based opt file for optimizaiton
[12/26 19:47:08    131s]                                            # (enums={false true}, default=true)
[12/26 19:47:08    131s] -targetBasedOptHoldFile <FILE>             # Target based opt input file for hold (string, default="")
[12/26 19:47:08    131s] -timeDesignCompressReports {true|false}    # save reports in compressed format (bool, default=true)
[12/26 19:47:08    131s] -timeDesignExpandedView {true|false}       # To report expanded views in timeDesign
[12/26 19:47:08    131s]                                            # (bool, default=false)
[12/26 19:47:08    131s] -timeDesignNumPaths <value>                # Report specified number of paths in timeDesign
[12/26 19:47:08    131s]                                            # (uint, default=50)
[12/26 19:47:08    131s] -timeDesignReportNet {true|false}          # To report net delays in timeDesign (bool, default=true)
[12/26 19:47:08    131s] -unfixClkInstForOpt {true|false}           # Enables unfixing clock instances flow (bool, default=true)
[12/26 19:47:08    131s] -useConcatDefaultsPrefix {true|false}      # Enables combining default prefix for instances(nets) with
[12/26 19:47:08    131s]                                            # the prefix specified by -addInstancePrefix(-addNetPrefix)
[12/26 19:47:08    131s]                                            # (bool, default=true)
[12/26 19:47:08    131s] -usefulSkew {true|false}                   # Enables triggering the skewClock command from within
[12/26 19:47:08    131s]                                            # optDesign (bool, default=true)
[12/26 19:47:08    131s] -usefulSkewCCOpt {none|standard|medium|extreme}
[12/26 19:47:08    131s]                                            # specifies effort for usefulSkewCcopt (enums={none standard medium extreme}, default=standard)
[12/26 19:47:08    131s] -usefulSkewPostRoute {true|false}          # Enables useful skew optimization during postRoute timing
[12/26 19:47:08    131s]                                            # optimization. (bool, default=true)
[12/26 19:47:08    131s] -usefulSkewPreCTS {true|false}             # Enables useful skew optimization during preCTS timing
[12/26 19:47:08    131s]                                            # optimization. (bool, default=true)
[12/26 19:47:08    131s] -verbose {true|false}                      # Enables verbose information logging (bool, default=false)
[12/26 19:47:08    131s] -virtualPartition {true|false}             # Enables optimizing the top-level interface logic for a
[12/26 19:47:08    131s]                                            # hierarchical floorplan (bool, default=false)
[12/26 19:48:51    142s] <CMD> optDesign
[12/26 19:48:51    142s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/26 19:48:51    142s] Core basic site is CoreSite
[12/26 19:48:51    142s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:48:51    142s] Mark StBox On SiteArr starts
[12/26 19:48:51    142s] Mark StBox On SiteArr ends
[12/26 19:48:51    142s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:48:51    142s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 19:48:51    142s] Summary for sequential cells identification: 
[12/26 19:48:51    142s]   Identified SBFF number: 114
[12/26 19:48:51    142s]   Identified MBFF number: 0
[12/26 19:48:51    142s]   Identified SB Latch number: 0
[12/26 19:48:51    142s]   Identified MB Latch number: 0
[12/26 19:48:51    142s]   Not identified SBFF number: 6
[12/26 19:48:51    142s]   Not identified MBFF number: 0
[12/26 19:48:51    142s]   Not identified SB Latch number: 0
[12/26 19:48:51    142s]   Not identified MB Latch number: 0
[12/26 19:48:51    142s]   Number of sequential cells which are not FFs: 83
[12/26 19:48:51    142s] Creating Cell Server, finished. 
[12/26 19:48:51    142s] 
[12/26 19:48:51    142s] #spOpts: mergeVia=F 
[12/26 19:48:52    142s] GigaOpt running with 1 threads.
[12/26 19:48:52    142s] Info: 1 threads available for lower-level modules during optimization.
[12/26 19:48:52    142s] #spOpts: mergeVia=F 
[12/26 19:48:52    142s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1104.4MB).
[12/26 19:48:52    142s] Updating RC grid for preRoute extraction ...
[12/26 19:48:52    142s] Initializing multi-corner resistance tables ...
[12/26 19:48:52    142s] 
[12/26 19:48:52    142s] Creating Lib Analyzer ...
[12/26 19:48:52    142s]  Visiting view : my_analysis_view_setup
[12/26 19:48:52    142s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/26 19:48:52    142s]  Visiting view : my_analysis_view_hold
[12/26 19:48:52    142s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/26 19:48:52    142s]  Setting StdDelay to 50.60
[12/26 19:48:52    142s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 19:48:52    142s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/26 19:48:52    142s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 19:48:52    142s] 
[12/26 19:48:52    143s] Creating Lib Analyzer, finished. 
[12/26 19:48:52    143s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/26 19:48:52    143s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/26 19:48:52    143s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 853.2M, totSessionCpu=0:02:23 **
[12/26 19:48:52    143s] **WARN: (IMPOPT-3318):	Missing -preCTS|-postCTS|-postRoute option.
[12/26 19:48:52    143s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
[12/26 19:48:52    143s] 
[12/26 19:48:52    143s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.6 real=0:00:00.6)
[12/26 19:48:52    143s] Info: pop threads available for lower-level modules during optimization.
[12/26 19:48:52    143s] Deleting Lib Analyzer.
[12/26 19:48:52    143s] 
[12/26 19:49:00    144s] <CMD> optDesign -help
[12/26 19:49:00    144s] 
[12/26 19:49:00    144s] Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute]
[12/26 19:49:00    144s]                  [-outDir <directoryName>] [-postCTS] [-postRoute] [-preCTS] [-prefix <fileNamePrefix>]
[12/26 19:49:00    144s]                  [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-targeted] [-useSDF]
[12/26 19:49:00    144s]                  [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]
[12/26 19:49:00    144s] 
[12/26 19:49:00    144s] -help                        # Prints out the command usage
[12/26 19:49:00    144s] -drv                         # DRV Fixing option  (bool, optional)
[12/26 19:49:00    144s] -excludeNets <fileName>      # List of Nets NOT to optimize  (string, optional)
[12/26 19:49:00    144s] -expandedViews               # expandedViews option  (bool, optional)
[12/26 19:49:00    144s] -hold                        # Hold Fixing option  (bool, optional)
[12/26 19:49:00    144s] -holdVioData <fileName>      # Dump remaining hold violations data (string, optional)
[12/26 19:49:00    144s] -idealClock                  # Ideal Clock option  (bool, optional)
[12/26 19:49:00    144s] -incr                        # Incremental optimization  (bool, optional)
[12/26 19:49:00    144s] -noEcoRoute                  # No Eco Route with -postRoute  (bool, optional)
[12/26 19:49:00    144s] -outDir <directoryName>      # Directory for report files  (string, optional)
[12/26 19:49:00    144s] -postCTS                     # postCTS option  (bool, optional)
[12/26 19:49:00    144s] -postRoute                   # postRoute option  (bool, optional)
[12/26 19:49:00    144s] -preCTS                      # preCTS option  (bool, optional)
[12/26 19:49:00    144s] -prefix <fileNamePrefix>     # File Name Prefix option  (string, optional)
[12/26 19:49:00    144s] -selectedNets <fileName>     # List of Nets to optimize  (string, optional)
[12/26 19:49:00    144s] -selectedTerms <fileName>    # List of Terms to optimize  (string, optional)
[12/26 19:49:00    144s] -setup                       # Setup/DRV Fixing option  (bool, optional)
[12/26 19:49:00    144s] -targeted                    # Target based optmization option (bool, optional)
[12/26 19:49:00    144s] -useSDF                      # Use SDF with -postRoute option  (bool, optional)
[12/26 19:49:00    144s] -useTransitionFiles          # Fix max_tran from external file (bool, optional)
[12/26 19:49:00    144s] 
[12/26 19:49:00    144s] 
[12/26 19:51:04    158s] **ERROR: (IMPTCM-60):	No option specified for command "setCTSMode". Must specify at least one valid option.

[12/26 19:51:14    159s] **ERROR: (IMPTCM-6):	Missing bool value for option "-honorFence". The allowed values are {true false}

[12/26 19:51:21    160s] **ERROR: (IMPTCM-48):	"--help" is not a legal option for command "setCTSMode". Either the current option or an option prior to it is not specified correctly.

[12/26 19:51:27    160s] **ERROR: (IMPTCM-60):	No option specified for command "setCTSMode". Must specify at least one valid option.

[12/26 19:51:33    161s] ambiguous command name "se": seek selectBusGuide selectBusGuideSegment selectBusSinkGroup selectGroup selectIOPin selectInst selectInstByCellName selectInstOnNet selectModule selectNet selectObjByProp selectPGPin selectPin selectPtnPinGuide selectRouteBlk select_all_layers select_bump select_highlighted select_obj select_row selection send send_error send_log send_tty send_user set setActiveLogicViewMode setAddRingMode setAddStripeMode setAnalysisMode setAnalyzeProtoMode setAttribute setBottomIoPadOrient setBudgetingMode setBufFootPrint setBumpFixed setBumpPlacementStatus setBusGuideMultiColors setCheckMode setClonePtnOrient setCompressLevel setCycleBudgetRatio setDbGetMode setDefaultWorkspace setDelayCalMode setDelayFootPrint setDensityMapMode setDesignMode setDistributeHost setDontUse setDrawView setEcoMode setEdit setEndCapMode setExportMode setExtractRCMode setFPlanMode setFPlanRowSpacingAndType setFillerMode setFinishFPlanMode setFixedBlockSize setFixedBudget setFlipChipMode setFlipping setGenerateViaMode setHInstColorId setHierMode setIlmMode setIlmType setImportMode setInstGroupPhyHier setInstancePlacementStatus setIntegRouteConstraint setInvFootPrint setIoFlowFlag setIoRowMargin setIsolatedCutRule setLatencyFile setLayerPreference setLibraryUnit setLicenseCheck setLimitedAccessFeature setMaxCapPerFreq setMaxCapPerFreqTran setMaxRouteLayer setMaxTranPerFreq setMessageLimit setMetalFill setMetalFillSpacingTable setModuleView setMsvMode setMultiColorsHier setMultiCpuUsage setNanoRouteMode setNet setOasisOutMode setOaxMode setObjFPlanBox setObjFPlanBoxList setObjFPlanPolygon setOptMode setOutboundReport setPGPinUseSignalRoute setPathGroupOptions setPinAssignMode setPinConstraint setPinDensityMapMode setPlaceMode setPlanDesignMode setPreference setProbePin setPromotedMacroPin setPtnPinStatus setPtnPinUSE setPtnUserCnsFile setRCPOptMode setRailPrototypeMode setResizeFPlanMode setResizeLine setRouteBlkDefaultLayer setRouteMode setSIMode setScanReorderMode setSchedulingFile setSdpMode setSdpObjectStatus setSdpTopGroup setSelHInstColor setSelectedDensityArea setSelectedObstruct setSelectedPtnCut setSelectedPtnFeedthrough setSelectedPtnPinBlk setSelectedPtnPinGuide setSelectedRouteBlk setSelectedStripBoxShape setSelectedStripBoxState setSelectedWireState setShrinkFactor setSignoffOptMode setSnapGrid setSpecialRouteType setSrouteMode setStreamOutMode setTieHiLoMode setTopCell setTrialRouteMode setUsefulSkewMode setVerifyGeometryMode setViaEdit setViaFill setViaGenMode setWhatIfClockLatency setWhatIfClockPort setWhatIfCombDelay setWhatIfDriveType setWhatIfLoadType setWhatIfPortParameters setWhatIfPortPriority setWhatIfSeqDelay setWhatIfTimingCheck setWhatIfTimingMode setWindowPreference set_abstract_mode set_active_clocks set_advanced_package_options set_advanced_pg_library_mode set_advanced_rail_options set_analysis_view set_annotated_check set_annotated_delay set_annotated_glitch set_annotated_transition set_aocv_interface_path_offset set_aocv_stage_weight set_aocv_thresholds set_case_analysis set_ccopt_mode set_ccopt_preserved_clock_tree_port set_ccopt_property set_cdb_binding set_cell_binding set_cell_power_domain set_clock_exclusivity set_clock_gating_check set_clock_groups set_clock_latency set_clock_sense set_clock_transition set_clock_uncertainty set_ctd_win_title set_data_check set_dataflow_mode set_db set_dc_sources set_default_switching_activity set_default_view set_disable_clock_gating_check set_disable_timing set_dont_touch set_dont_touch_network set_dont_use set_drive set_driving_cell set_dynamic_power_simulation set_dynamic_rail_simulation set_false_path set_fanout_load set_glitch_threshold set_guard_band_derate set_ideal_latency set_ideal_net set_ideal_network set_ideal_transition set_input_delay set_input_transition set_inst_temperature_file set_interactive_constraint_modes set_io_sso_parameters set_io_thresholds set_latch_loop_disable set_lde_analysis set_library_attribute set_load set_logic_one set_logic_zero set_macro_place_constraint set_max_capacitance set_max_delay set_max_fanout set_max_time_borrow set_max_transition set_message set_metal_fill_signoff_mode set_min_capacitance set_min_delay set_min_fanout set_min_pulse_width set_min_transition set_mode set_model_priority set_multi_die_analysis_mode set_multicycle_path set_net_group set_noise_lib_pin set_normalized_driver_waveform_lib set_object_color set_output_delay set_package set_path_adjust set_path_adjust_group set_pattern_fixing_option set_pg_library_mode set_pg_nets set_pg_pin_binding_mode set_power set_power_analysis_mode set_power_calc_temperature set_power_data set_power_include_file set_power_network_optimization_mode set_power_output_dir set_power_pads set_power_rail_display set_power_rail_layers_nets set_powerup_analysis set_propagated_clock set_property set_proto_design_mode set_proto_mode set_proto_model set_proto_model_physical_constraint set_proto_timing_settings set_ptn_fplan_mode set_pulse_clock_max_transition set_pulse_clock_max_width set_pulse_clock_min_transition set_pulse_clock_min_width set_quiet_attacker set_rail_analysis_domain set_rail_analysis_mode set_resistance set_socv_rc_variation_factor set_socv_reporting_nsigma_multiplier set_switching_activity set_table_style set_timing_derate set_trace_obj_connectivity_mode set_twf_attribute set_verify_drc_mode set_via_pillars set_virtual_clock_network_parameters set_visible_nets set_voltage_regulator_module set_well_tap_mode set_wire_load_mode set_wire_load_model set_wire_load_selection_group setenv
[12/26 19:53:12    172s] <CMD> optDesign -preCTS
[12/26 19:53:12    172s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/26 19:53:12    172s] #spOpts: mergeVia=F 
[12/26 19:53:12    172s] Core basic site is CoreSite
[12/26 19:53:12    172s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:53:12    172s] Mark StBox On SiteArr starts
[12/26 19:53:12    172s] Mark StBox On SiteArr ends
[12/26 19:53:12    172s] #spOpts: mergeVia=F 
[12/26 19:53:12    172s] GigaOpt running with 1 threads.
[12/26 19:53:12    172s] Info: 1 threads available for lower-level modules during optimization.
[12/26 19:53:12    172s] #spOpts: mergeVia=F 
[12/26 19:53:12    172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1097.8MB).
[12/26 19:53:12    172s] 
[12/26 19:53:12    172s] Creating Lib Analyzer ...
[12/26 19:53:12    172s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 19:53:12    172s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/26 19:53:12    172s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 19:53:12    172s] 
[12/26 19:53:13    173s] Creating Lib Analyzer, finished. 
[12/26 19:53:13    173s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 854.7M, totSessionCpu=0:02:54 **
[12/26 19:53:13    173s] Added -handlePreroute to trialRouteMode
[12/26 19:53:13    173s] *** optDesign -preCTS ***
[12/26 19:53:13    173s] DRC Margin: user margin 0.0; extra margin 0.2
[12/26 19:53:13    173s] Setup Target Slack: user slack 0; extra slack 0.1
[12/26 19:53:13    173s] Hold Target Slack: user slack 0
[12/26 19:53:13    173s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/26 19:53:13    173s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/26 19:53:13    173s] Type 'man IMPOPT-3195' for more detail.
[12/26 19:53:13    173s] Deleting Cell Server ...
[12/26 19:53:13    173s] Deleting Lib Analyzer.
[12/26 19:53:13    173s] Multi-VT timing optimization disabled based on library information.
[12/26 19:53:13    173s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 19:53:13    173s] Summary for sequential cells identification: 
[12/26 19:53:13    173s]   Identified SBFF number: 114
[12/26 19:53:13    173s]   Identified MBFF number: 0
[12/26 19:53:13    173s]   Identified SB Latch number: 0
[12/26 19:53:13    173s]   Identified MB Latch number: 0
[12/26 19:53:13    173s]   Not identified SBFF number: 6
[12/26 19:53:13    173s]   Not identified MBFF number: 0
[12/26 19:53:13    173s]   Not identified SB Latch number: 0
[12/26 19:53:13    173s]   Not identified MB Latch number: 0
[12/26 19:53:13    173s]   Number of sequential cells which are not FFs: 83
[12/26 19:53:13    173s] Creating Cell Server, finished. 
[12/26 19:53:13    173s] 
[12/26 19:53:13    173s]  Visiting view : my_analysis_view_setup
[12/26 19:53:13    173s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/26 19:53:13    173s]  Visiting view : my_analysis_view_hold
[12/26 19:53:13    173s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/26 19:53:13    173s]  Setting StdDelay to 50.60
[12/26 19:53:13    173s] Deleting Cell Server ...
[12/26 19:53:13    173s] Start to check current routing status for nets...
[12/26 19:53:13    173s] All nets are already routed correctly.
[12/26 19:53:13    173s] End to check current routing status for nets (mem=1097.8M)
[12/26 19:53:13    173s] Extraction called for design 'uart_top' of instances=581 and nets=627 using extraction engine 'preRoute' .
[12/26 19:53:13    173s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 19:53:13    173s] Type 'man IMPEXT-3530' for more detail.
[12/26 19:53:13    173s] PreRoute RC Extraction called for design uart_top.
[12/26 19:53:13    173s] RC Extraction called in multi-corner(1) mode.
[12/26 19:53:13    173s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 19:53:13    173s] Type 'man IMPEXT-6197' for more detail.
[12/26 19:53:13    173s] RCMode: PreRoute
[12/26 19:53:13    173s]       RC Corner Indexes            0   
[12/26 19:53:13    173s] Capacitance Scaling Factor   : 1.00000 
[12/26 19:53:13    173s] Resistance Scaling Factor    : 1.00000 
[12/26 19:53:13    173s] Clock Cap. Scaling Factor    : 1.00000 
[12/26 19:53:13    173s] Clock Res. Scaling Factor    : 1.00000 
[12/26 19:53:13    173s] Shrink Factor                : 1.00000
[12/26 19:53:13    173s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/26 19:53:13    173s] Updating RC grid for preRoute extraction ...
[12/26 19:53:13    173s] Initializing multi-corner resistance tables ...
[12/26 19:53:13    173s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1097.762M)
[12/26 19:53:13    173s] #################################################################################
[12/26 19:53:13    173s] # Design Stage: PreRoute
[12/26 19:53:13    173s] # Design Name: uart_top
[12/26 19:53:13    173s] # Design Mode: 90nm
[12/26 19:53:13    173s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:53:13    173s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:53:13    173s] # Signoff Settings: SI Off 
[12/26 19:53:13    173s] #################################################################################
[12/26 19:53:13    173s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:53:13    173s] Calculate delays in BcWc mode...
[12/26 19:53:13    173s] Topological Sorting (REAL = 0:00:00.0, MEM = 1100.2M, InitMEM = 1100.2M)
[12/26 19:53:13    173s] Start delay calculation (fullDC) (1 T). (MEM=1100.25)
[12/26 19:53:13    173s] End AAE Lib Interpolated Model. (MEM=1116.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:53:13    173s] Total number of fetched objects 781
[12/26 19:53:13    173s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:53:13    173s] End delay calculation. (MEM=1183.16 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:53:13    173s] End delay calculation (fullDC). (MEM=1183.16 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:53:13    173s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1183.2M) ***
[12/26 19:53:13    173s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:54 mem=1183.2M)
[12/26 19:53:13    173s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.575  |
|           TNS (ns):| -2.309  |
|    Violating Paths:|    6    |
|          All Paths:|   66    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.065   |     25 (36)      |
|   max_tran     |      4 (4)       |   -6.911   |     27 (38)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.265%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 886.6M, totSessionCpu=0:02:54 **
[12/26 19:53:13    173s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/26 19:53:13    173s] PhyDesignGrid: maxLocalDensity 0.98
[12/26 19:53:13    173s] ### Creating PhyDesignMc. totSessionCpu=0:02:54 mem=1118.4M
[12/26 19:53:13    173s] #spOpts: mergeVia=F 
[12/26 19:53:13    173s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1118.4MB).
[12/26 19:53:13    173s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=1118.4M
[12/26 19:53:13    173s] PhyDesignGrid: maxLocalDensity 0.98
[12/26 19:53:13    173s] ### Creating PhyDesignMc. totSessionCpu=0:02:54 mem=1118.4M
[12/26 19:53:13    173s] #spOpts: mergeVia=F 
[12/26 19:53:13    173s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1118.4MB).
[12/26 19:53:13    173s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=1118.4M
[12/26 19:53:13    173s] *** Starting optimizing excluded clock nets MEM= 1118.4M) ***
[12/26 19:53:13    173s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1118.4M) ***
[12/26 19:53:13    173s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 19:53:13    173s] Summary for sequential cells identification: 
[12/26 19:53:13    173s]   Identified SBFF number: 114
[12/26 19:53:13    173s]   Identified MBFF number: 0
[12/26 19:53:13    173s]   Identified SB Latch number: 0
[12/26 19:53:13    173s]   Identified MB Latch number: 0
[12/26 19:53:13    173s]   Not identified SBFF number: 6
[12/26 19:53:13    173s]   Not identified MBFF number: 0
[12/26 19:53:13    173s]   Not identified SB Latch number: 0
[12/26 19:53:13    173s]   Not identified MB Latch number: 0
[12/26 19:53:13    173s]   Number of sequential cells which are not FFs: 83
[12/26 19:53:13    173s] Creating Cell Server, finished. 
[12/26 19:53:13    173s] 
[12/26 19:53:13    173s]  Visiting view : my_analysis_view_setup
[12/26 19:53:13    173s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/26 19:53:13    173s]  Visiting view : my_analysis_view_hold
[12/26 19:53:13    173s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/26 19:53:13    173s]  Setting StdDelay to 50.60
[12/26 19:53:13    173s] The useful skew maximum allowed delay is: 0.3
[12/26 19:53:13    173s] Info: 23 io nets excluded
[12/26 19:53:13    173s] Info: 1 clock net  excluded from IPO operation.
[12/26 19:53:13    173s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1120.4M
[12/26 19:53:14    174s] ### Creating LA Mngr, finished. totSessionCpu=0:02:55 mem=1126.4M
[12/26 19:53:14    174s] PhyDesignGrid: maxLocalDensity 0.98
[12/26 19:53:14    174s] ### Creating PhyDesignMc. totSessionCpu=0:02:55 mem=1134.4M
[12/26 19:53:14    174s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1134.4MB).
[12/26 19:53:14    174s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:55 mem=1134.4M
[12/26 19:53:14    174s] ### Creating LA Mngr. totSessionCpu=0:02:55 mem=1134.4M
[12/26 19:53:14    174s] ### Creating LA Mngr, finished. totSessionCpu=0:02:55 mem=1134.4M
[12/26 19:53:14    174s] 
[12/26 19:53:14    174s] Footprint cell infomation for calculating maxBufDist
[12/26 19:53:14    174s] *info: There are 13 candidate Buffer cells
[12/26 19:53:14    174s] *info: There are 11 candidate Inverter cells
[12/26 19:53:14    174s] 
[12/26 19:53:14    174s] 
[12/26 19:53:14    174s] Creating Lib Analyzer ...
[12/26 19:53:14    174s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 19:53:14    174s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/26 19:53:14    174s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 19:53:14    174s] 
[12/26 19:53:15    175s] Creating Lib Analyzer, finished. 
[12/26 19:53:15    175s] 
[12/26 19:53:15    175s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/26 19:53:15    175s] ### Creating LA Mngr. totSessionCpu=0:02:55 mem=1200.0M
[12/26 19:53:15    175s] ### Creating LA Mngr, finished. totSessionCpu=0:02:55 mem=1200.0M
[12/26 19:53:15    175s] 
[12/26 19:53:15    175s] Netlist preparation processing... 
[12/26 19:53:15    175s] Removed 0 instance
[12/26 19:53:15    175s] *info: Marking 0 isolation instances dont touch
[12/26 19:53:15    175s] *info: Marking 0 level shifter instances dont touch
[12/26 19:53:15    175s] ### Creating LA Mngr. totSessionCpu=0:02:55 mem=1165.0M
[12/26 19:53:15    175s] ### Creating LA Mngr, finished. totSessionCpu=0:02:55 mem=1165.0M
[12/26 19:53:15    175s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/26 19:53:15    175s] [NR-eGR] Started earlyGlobalRoute kernel
[12/26 19:53:15    175s] [NR-eGR] Initial Peak syMemory usage = 1165.0 MB
[12/26 19:53:15    175s] (I)       Reading DB...
[12/26 19:53:15    175s] (I)       before initializing RouteDB syMemory usage = 1165.0 MB
[12/26 19:53:15    175s] (I)       congestionReportName   : 
[12/26 19:53:15    175s] (I)       layerRangeFor2DCongestion : 
[12/26 19:53:15    175s] (I)       buildTerm2TermWires    : 1
[12/26 19:53:15    175s] (I)       doTrackAssignment      : 1
[12/26 19:53:15    175s] (I)       dumpBookshelfFiles     : 0
[12/26 19:53:15    175s] (I)       numThreads             : 1
[12/26 19:53:15    175s] (I)       bufferingAwareRouting  : false
[12/26 19:53:15    175s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:53:15    175s] (I)       honorPin               : false
[12/26 19:53:15    175s] (I)       honorPinGuide          : true
[12/26 19:53:15    175s] (I)       honorPartition         : false
[12/26 19:53:15    175s] (I)       allowPartitionCrossover: false
[12/26 19:53:15    175s] (I)       honorSingleEntry       : true
[12/26 19:53:15    175s] (I)       honorSingleEntryStrong : true
[12/26 19:53:15    175s] (I)       handleViaSpacingRule   : false
[12/26 19:53:15    175s] (I)       handleEolSpacingRule   : false
[12/26 19:53:15    175s] (I)       PDConstraint           : none
[12/26 19:53:15    175s] (I)       expBetterNDRHandling   : false
[12/26 19:53:15    175s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:53:15    175s] (I)       routingEffortLevel     : 3
[12/26 19:53:15    175s] (I)       effortLevel            : standard
[12/26 19:53:15    175s] [NR-eGR] minRouteLayer          : 2
[12/26 19:53:15    175s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:53:15    175s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:53:15    175s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:53:15    175s] (I)       numRowsPerGCell        : 1
[12/26 19:53:15    175s] (I)       speedUpLargeDesign     : 0
[12/26 19:53:15    175s] (I)       multiThreadingTA       : 1
[12/26 19:53:15    175s] (I)       blkAwareLayerSwitching : 1
[12/26 19:53:15    175s] (I)       optimizationMode       : false
[12/26 19:53:15    175s] (I)       routeSecondPG          : false
[12/26 19:53:15    175s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:53:15    175s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:53:15    175s] (I)       punchThroughDistance   : 500.00
[12/26 19:53:15    175s] (I)       scenicBound            : 1.15
[12/26 19:53:15    175s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:53:15    175s] (I)       source-to-sink ratio   : 0.30
[12/26 19:53:15    175s] (I)       targetCongestionRatioH : 1.00
[12/26 19:53:15    175s] (I)       targetCongestionRatioV : 1.00
[12/26 19:53:15    175s] (I)       layerCongestionRatio   : 0.70
[12/26 19:53:15    175s] (I)       m1CongestionRatio      : 0.10
[12/26 19:53:15    175s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:53:15    175s] (I)       localRouteEffort       : 1.00
[12/26 19:53:15    175s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:53:15    175s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:53:15    175s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:53:15    175s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:53:15    175s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:53:15    175s] (I)       routeVias              : 
[12/26 19:53:15    175s] (I)       readTROption           : true
[12/26 19:53:15    175s] (I)       extraSpacingFactor     : 1.00
[12/26 19:53:15    175s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:53:15    175s] (I)       routeSelectedNetsOnly  : false
[12/26 19:53:15    175s] (I)       clkNetUseMaxDemand     : false
[12/26 19:53:15    175s] (I)       extraDemandForClocks   : 0
[12/26 19:53:15    175s] (I)       steinerRemoveLayers    : false
[12/26 19:53:15    175s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:53:15    175s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:53:15    175s] (I)       similarTopologyRoutingFast : false
[12/26 19:53:15    175s] (I)       spanningTreeRefinement : false
[12/26 19:53:15    175s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:53:15    175s] (I)       starting read tracks
[12/26 19:53:15    175s] (I)       build grid graph
[12/26 19:53:15    175s] (I)       build grid graph start
[12/26 19:53:15    175s] [NR-eGR] Layer1 has no routable track
[12/26 19:53:15    175s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:53:15    175s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:53:15    175s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:53:15    175s] (I)       build grid graph end
[12/26 19:53:15    175s] (I)       numViaLayers=4
[12/26 19:53:15    175s] (I)       Reading via V2 for layer: 0 
[12/26 19:53:15    175s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:53:15    175s] (I)       Reading via VL for layer: 2 
[12/26 19:53:15    175s] (I)       end build via table
[12/26 19:53:15    175s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:53:15    175s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:53:15    175s] (I)       readDataFromPlaceDB
[12/26 19:53:15    175s] (I)       Read net information..
[12/26 19:53:15    175s] [NR-eGR] Read numTotalNets=621  numIgnoredNets=0
[12/26 19:53:15    175s] (I)       Read testcase time = 0.000 seconds
[12/26 19:53:15    175s] 
[12/26 19:53:15    175s] (I)       read default dcut vias
[12/26 19:53:15    175s] (I)       Reading via V2 for layer: 0 
[12/26 19:53:15    175s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:53:15    175s] (I)       Reading via VL for layer: 2 
[12/26 19:53:15    175s] (I)       build grid graph start
[12/26 19:53:15    175s] (I)       build grid graph end
[12/26 19:53:15    175s] (I)       Model blockage into capacity
[12/26 19:53:15    175s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:53:15    175s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:53:15    175s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:53:15    175s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:53:15    175s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:53:15    175s] (I)       Modeling time = 0.010 seconds
[12/26 19:53:15    175s] 
[12/26 19:53:15    175s] (I)       Number of ignored nets = 0
[12/26 19:53:15    175s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:53:15    175s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:53:15    175s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:53:15    175s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:53:15    175s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:53:15    175s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:53:15    175s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:53:15    175s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:53:15    175s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:53:15    175s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:53:15    175s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1165.0 MB
[12/26 19:53:15    175s] (I)       Ndr track 0 does not exist
[12/26 19:53:15    175s] (I)       Layer1  viaCost=300.00
[12/26 19:53:15    175s] (I)       Layer2  viaCost=100.00
[12/26 19:53:15    175s] (I)       Layer3  viaCost=200.00
[12/26 19:53:15    175s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:53:15    175s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:53:15    175s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:53:15    175s] (I)       Site Width          :   560  (dbu)
[12/26 19:53:15    175s] (I)       Row Height          :  5600  (dbu)
[12/26 19:53:15    175s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:53:15    175s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:53:15    175s] (I)       grid                :   199   199     4
[12/26 19:53:15    175s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:53:15    175s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:53:15    175s] (I)       Default wire width  :   230   280   280   440
[12/26 19:53:15    175s] (I)       Default wire space  :   230   280   280   460
[12/26 19:53:15    175s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:53:15    175s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:53:15    175s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:53:15    175s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:53:15    175s] (I)       Num of masks        :     1     1     1     1
[12/26 19:53:15    175s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:53:15    175s] (I)       --------------------------------------------------------
[12/26 19:53:15    175s] 
[12/26 19:53:15    175s] [NR-eGR] ============ Routing rule table ============
[12/26 19:53:15    175s] [NR-eGR] Rule id 0. Nets 621 
[12/26 19:53:15    175s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:53:15    175s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:53:15    175s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:53:15    175s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:53:15    175s] [NR-eGR] ========================================
[12/26 19:53:15    175s] [NR-eGR] 
[12/26 19:53:15    175s] (I)       After initializing earlyGlobalRoute syMemory usage = 1166.6 MB
[12/26 19:53:15    175s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:53:15    175s] (I)       ============= Initialization =============
[12/26 19:53:15    175s] (I)       totalPins=1843  totalGlobalPin=1755 (95.23%)
[12/26 19:53:15    175s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:53:15    175s] (I)       numBigBoxes = 5
[12/26 19:53:15    175s] [NR-eGR] Layer group 1: route 621 net(s) in layer range [2, 4]
[12/26 19:53:15    175s] (I)       ============  Phase 1a Route ============
[12/26 19:53:15    175s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:53:15    175s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:53:15    175s] (I)       Usage: 3289 = (1383 H, 1906 V) = (1.21% H, 1.13% V) = (7.745e+03um H, 1.067e+04um V)
[12/26 19:53:15    175s] (I)       
[12/26 19:53:15    175s] (I)       ============  Phase 1b Route ============
[12/26 19:53:15    175s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:53:15    175s] (I)       Usage: 3289 = (1383 H, 1906 V) = (1.21% H, 1.13% V) = (7.745e+03um H, 1.067e+04um V)
[12/26 19:53:15    175s] (I)       
[12/26 19:53:15    175s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.841840e+04um
[12/26 19:53:15    175s] (I)       ============  Phase 1c Route ============
[12/26 19:53:15    175s] (I)       Level2 Grid: 40 x 40
[12/26 19:53:15    175s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:53:15    175s] (I)       Usage: 3289 = (1383 H, 1906 V) = (1.21% H, 1.13% V) = (7.745e+03um H, 1.067e+04um V)
[12/26 19:53:15    175s] (I)       
[12/26 19:53:15    175s] (I)       ============  Phase 1d Route ============
[12/26 19:53:15    175s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:53:15    175s] (I)       Usage: 3289 = (1383 H, 1906 V) = (1.21% H, 1.13% V) = (7.745e+03um H, 1.067e+04um V)
[12/26 19:53:15    175s] (I)       
[12/26 19:53:15    175s] (I)       ============  Phase 1e Route ============
[12/26 19:53:15    175s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:53:15    175s] (I)       Usage: 3289 = (1383 H, 1906 V) = (1.21% H, 1.13% V) = (7.745e+03um H, 1.067e+04um V)
[12/26 19:53:15    175s] (I)       
[12/26 19:53:15    175s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.841840e+04um
[12/26 19:53:15    175s] [NR-eGR] 
[12/26 19:53:15    175s] (I)       ============  Phase 1l Route ============
[12/26 19:53:15    175s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:53:15    175s] (I)       
[12/26 19:53:15    175s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:53:15    175s] [NR-eGR]                OverCon            
[12/26 19:53:15    175s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:53:15    175s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:53:15    175s] [NR-eGR] ------------------------------------
[12/26 19:53:15    175s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:53:15    175s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:53:15    175s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:53:15    175s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:53:15    175s] [NR-eGR] ------------------------------------
[12/26 19:53:15    175s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:53:15    175s] [NR-eGR] 
[12/26 19:53:15    175s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/26 19:53:15    175s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:53:15    175s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:53:15    175s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:53:15    175s] (I)       ============= track Assignment ============
[12/26 19:53:15    175s] (I)       extract Global 3D Wires
[12/26 19:53:15    175s] (I)       Extract Global WL : time=0.00
[12/26 19:53:15    175s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:53:15    175s] (I)       Initialization real time=0.00 seconds
[12/26 19:53:15    175s] (I)       Run Multi-thread track assignment
[12/26 19:53:15    175s] (I)       merging nets...
[12/26 19:53:15    175s] (I)       merging nets done
[12/26 19:53:15    175s] (I)       Kernel real time=0.00 seconds
[12/26 19:53:15    175s] (I)       End Greedy Track Assignment
[12/26 19:53:15    175s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:53:15    175s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1774
[12/26 19:53:15    175s] [NR-eGR] Layer2(M2)(V) length: 1.099219e+04um, number of vias: 2403
[12/26 19:53:15    175s] [NR-eGR] Layer3(M3)(H) length: 8.009160e+03um, number of vias: 16
[12/26 19:53:15    175s] [NR-eGR] Layer4(TOP_M)(V) length: 1.904000e+01um, number of vias: 0
[12/26 19:53:15    175s] [NR-eGR] Total length: 1.902039e+04um, number of vias: 4193
[12/26 19:53:15    175s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:53:15    175s] [NR-eGR] Total clock nets wire length: 1.029790e+03um 
[12/26 19:53:15    175s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:53:15    175s] [NR-eGR] End Peak syMemory usage = 1152.4 MB
[12/26 19:53:15    175s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[12/26 19:53:15    175s] Extraction called for design 'uart_top' of instances=581 and nets=627 using extraction engine 'preRoute' .
[12/26 19:53:15    175s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 19:53:15    175s] Type 'man IMPEXT-3530' for more detail.
[12/26 19:53:15    175s] PreRoute RC Extraction called for design uart_top.
[12/26 19:53:15    175s] RC Extraction called in multi-corner(1) mode.
[12/26 19:53:15    175s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 19:53:15    175s] Type 'man IMPEXT-6197' for more detail.
[12/26 19:53:15    175s] RCMode: PreRoute
[12/26 19:53:15    175s]       RC Corner Indexes            0   
[12/26 19:53:15    175s] Capacitance Scaling Factor   : 1.00000 
[12/26 19:53:15    175s] Resistance Scaling Factor    : 1.00000 
[12/26 19:53:15    175s] Clock Cap. Scaling Factor    : 1.00000 
[12/26 19:53:15    175s] Clock Res. Scaling Factor    : 1.00000 
[12/26 19:53:15    175s] Shrink Factor                : 1.00000
[12/26 19:53:15    175s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/26 19:53:15    175s] Updating RC grid for preRoute extraction ...
[12/26 19:53:15    175s] Initializing multi-corner resistance tables ...
[12/26 19:53:15    175s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1152.434M)
[12/26 19:53:15    175s] #################################################################################
[12/26 19:53:15    175s] # Design Stage: PreRoute
[12/26 19:53:15    175s] # Design Name: uart_top
[12/26 19:53:15    175s] # Design Mode: 90nm
[12/26 19:53:15    175s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:53:15    175s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:53:15    175s] # Signoff Settings: SI Off 
[12/26 19:53:15    175s] #################################################################################
[12/26 19:53:15    175s] Message <TA-146> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/26 19:53:15    175s] AAE_INFO: 1 threads acquired from CTE.
[12/26 19:53:15    175s] Calculate delays in BcWc mode...
[12/26 19:53:15    175s] Topological Sorting (REAL = 0:00:00.0, MEM = 1150.4M, InitMEM = 1150.4M)
[12/26 19:53:15    175s] Start delay calculation (fullDC) (1 T). (MEM=1150.44)
[12/26 19:53:15    175s] End AAE Lib Interpolated Model. (MEM=1166.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:53:15    175s] Total number of fetched objects 781
[12/26 19:53:15    175s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:53:15    175s] End delay calculation. (MEM=1233.34 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 19:53:15    175s] End delay calculation (fullDC). (MEM=1233.34 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:53:15    175s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1233.3M) ***
[12/26 19:53:15    175s] Deleting Lib Analyzer.
[12/26 19:53:15    175s] Begin: GigaOpt high fanout net optimization
[12/26 19:53:15    175s] Info: 23 io nets excluded
[12/26 19:53:15    175s] Info: 1 clock net  excluded from IPO operation.
[12/26 19:53:15    175s] PhyDesignGrid: maxLocalDensity 0.98
[12/26 19:53:15    175s] ### Creating PhyDesignMc. totSessionCpu=0:02:56 mem=1233.3M
[12/26 19:53:15    175s] #spOpts: mergeVia=F 
[12/26 19:53:15    175s] Core basic site is CoreSite
[12/26 19:53:15    175s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:53:15    175s] Mark StBox On SiteArr starts
[12/26 19:53:15    175s] Mark StBox On SiteArr ends
[12/26 19:53:15    175s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1233.3MB).
[12/26 19:53:15    175s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:56 mem=1233.3M
[12/26 19:53:15    175s] 
[12/26 19:53:15    175s] Creating Lib Analyzer ...
[12/26 19:53:15    175s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 19:53:15    175s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/26 19:53:15    175s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 19:53:15    175s] 
[12/26 19:53:15    176s] Creating Lib Analyzer, finished. 
[12/26 19:53:15    176s] 
[12/26 19:53:15    176s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/26 19:53:15    176s] ### Creating LA Mngr. totSessionCpu=0:02:56 mem=1233.3M
[12/26 19:53:15    176s] ### Creating LA Mngr, finished. totSessionCpu=0:02:56 mem=1233.3M
[12/26 19:53:16    176s] +----------+---------+--------+--------+------------+--------+
[12/26 19:53:16    176s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/26 19:53:16    176s] +----------+---------+--------+--------+------------+--------+
[12/26 19:53:16    176s] |     5.27%|        -|  -0.576|  -2.317|   0:00:00.0| 1309.7M|
[12/26 19:53:16    176s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:53:16    176s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:53:16    176s] |     5.27%|        -|  -0.576|  -2.317|   0:00:00.0| 1309.7M|
[12/26 19:53:16    176s] +----------+---------+--------+--------+------------+--------+
[12/26 19:53:16    176s] 
[12/26 19:53:16    176s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1309.7M) ***
[12/26 19:53:16    176s] **** Begin NDR-Layer Usage Statistics ****
[12/26 19:53:16    176s] 0 Ndr or Layer constraints added by optimization 
[12/26 19:53:16    176s] **** End NDR-Layer Usage Statistics ****
[12/26 19:53:16    176s] End: GigaOpt high fanout net optimization
[12/26 19:53:16    176s] Begin: GigaOpt DRV Optimization
[12/26 19:53:16    176s] Info: 23 io nets excluded
[12/26 19:53:16    176s] Info: 1 clock net  excluded from IPO operation.
[12/26 19:53:16    176s] PhyDesignGrid: maxLocalDensity 3.00
[12/26 19:53:16    176s] ### Creating PhyDesignMc. totSessionCpu=0:02:57 mem=1290.6M
[12/26 19:53:16    176s] #spOpts: mergeVia=F 
[12/26 19:53:16    176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1290.6MB).
[12/26 19:53:16    176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:57 mem=1290.6M
[12/26 19:53:16    176s] 
[12/26 19:53:16    176s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/26 19:53:16    176s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1290.6M
[12/26 19:53:16    176s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1290.6M
[12/26 19:53:16    177s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:53:16    177s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/26 19:53:16    177s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:53:16    177s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/26 19:53:16    177s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:53:16    177s] Info: violation cost 12.076902 (cap = 1.963193, tran = 10.113708, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:53:16    177s] |    28|    39|   -37.18|    25|    36|    -3.19|    22|    33|     0|     0|    -0.58|    -2.32|       0|       0|       0|   5.27|          |         |
[12/26 19:53:16    177s] Info: violation cost 0.580625 (cap = 0.000000, tran = 0.580625, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:53:16    177s] |    23|    34|   -37.18|    22|    33|    -3.19|    22|    33|     0|     0|    -0.57|    -2.26|       2|       0|       4|   5.28| 0:00:00.0|  1311.7M|
[12/26 19:53:16    177s] Info: violation cost 0.580625 (cap = 0.000000, tran = 0.580625, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:53:16    177s] |    23|    34|   -37.18|    22|    33|    -3.19|    22|    33|     0|     0|    -0.57|    -2.26|       1|       0|       0|   5.28| 0:00:00.0|  1311.7M|
[12/26 19:53:16    177s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:53:16    177s] 
[12/26 19:53:16    177s] ###############################################################################
[12/26 19:53:16    177s] #
[12/26 19:53:16    177s] #  Large fanout net report:  
[12/26 19:53:16    177s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/26 19:53:16    177s] #     - current density: 5.28
[12/26 19:53:16    177s] #
[12/26 19:53:16    177s] #  List of high fanout nets:
[12/26 19:53:16    177s] #
[12/26 19:53:16    177s] ###############################################################################
[12/26 19:53:16    177s] **** Begin NDR-Layer Usage Statistics ****
[12/26 19:53:16    177s] 0 Ndr or Layer constraints added by optimization 
[12/26 19:53:16    177s] **** End NDR-Layer Usage Statistics ****
[12/26 19:53:16    177s] 
[12/26 19:53:16    177s] 
[12/26 19:53:16    177s] =======================================================================
[12/26 19:53:16    177s]                 Reasons for remaining drv violations
[12/26 19:53:16    177s] =======================================================================
[12/26 19:53:16    177s] *info: Total 22 net(s) have violations which can't be fixed by DRV optimization.
[12/26 19:53:16    177s] 
[12/26 19:53:16    177s] MultiBuffering failure reasons
[12/26 19:53:16    177s] ------------------------------------------------
[12/26 19:53:16    177s] *info:    22 net(s): Could not be fixed because it is multi driver net.
[12/26 19:53:16    177s] 
[12/26 19:53:16    177s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. More iteration of DRV fixing may or may not fix the violation.
[12/26 19:53:16    177s] 
[12/26 19:53:16    177s] 
[12/26 19:53:16    177s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1311.7M) ***
[12/26 19:53:16    177s] 
[12/26 19:53:16    177s] End: GigaOpt DRV Optimization
[12/26 19:53:16    177s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/26 19:53:16    177s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 946.3M, totSessionCpu=0:02:57 **
[12/26 19:53:16    177s] Deleting Lib Analyzer.
[12/26 19:53:16    177s] Begin: GigaOpt Global Optimization
[12/26 19:53:16    177s] *info: use new DP (enabled)
[12/26 19:53:16    177s] Info: 23 io nets excluded
[12/26 19:53:16    177s] Info: 1 clock net  excluded from IPO operation.
[12/26 19:53:16    177s] PhyDesignGrid: maxLocalDensity 1.20
[12/26 19:53:16    177s] ### Creating PhyDesignMc. totSessionCpu=0:02:57 mem=1171.8M
[12/26 19:53:16    177s] #spOpts: mergeVia=F 
[12/26 19:53:16    177s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1171.8MB).
[12/26 19:53:16    177s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:57 mem=1171.8M
[12/26 19:53:16    177s] 
[12/26 19:53:16    177s] Creating Lib Analyzer ...
[12/26 19:53:16    177s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 19:53:16    177s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/26 19:53:16    177s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 19:53:16    177s] 
[12/26 19:53:17    177s] Creating Lib Analyzer, finished. 
[12/26 19:53:17    177s] 
[12/26 19:53:17    177s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/26 19:53:17    177s] ### Creating LA Mngr. totSessionCpu=0:02:58 mem=1171.8M
[12/26 19:53:17    177s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=1171.8M
[12/26 19:53:18    179s] *info: 23 io nets excluded
[12/26 19:53:18    179s] *info: 1 clock net excluded
[12/26 19:53:18    179s] *info: 4 special nets excluded.
[12/26 19:53:18    179s] *info: 23 multi-driver nets excluded.
[12/26 19:53:18    179s] *info: 6 no-driver nets excluded.
[12/26 19:53:19    179s] ** GigaOpt Global Opt WNS Slack -0.572  TNS Slack -2.263 
[12/26 19:53:19    179s] +--------+--------+----------+------------+--------+----------------------+---------+-----------------------+
[12/26 19:53:19    179s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|       End Point       |
[12/26 19:53:19    179s] +--------+--------+----------+------------+--------+----------------------+---------+-----------------------+
[12/26 19:53:19    179s] |  -0.572|  -2.263|     5.28%|   0:00:00.0| 1330.3M|my_analysis_view_setup|  default| rtx/count_reg[31]/D   |
[12/26 19:53:19    179s] |  -0.572|  -2.263|     5.28%|   0:00:00.0| 1331.3M|my_analysis_view_setup|  default| rtx/count_reg[31]/D   |
[12/26 19:53:19    179s] |  -0.572|  -2.263|     5.28%|   0:00:00.0| 1331.3M|my_analysis_view_setup|  default| rtx/count_reg[31]/D   |
[12/26 19:53:19    179s] |  -0.572|  -2.263|     5.28%|   0:00:00.0| 1331.3M|my_analysis_view_setup|  default| rtx/count_reg[31]/D   |
[12/26 19:53:19    179s] |  -0.023|  -0.023|     5.33%|   0:00:00.0| 1332.3M|my_analysis_view_setup|  default| rtx/count_reg[29]/D   |
[12/26 19:53:19    179s] |  -0.023|  -0.023|     5.33%|   0:00:00.0| 1332.3M|my_analysis_view_setup|  default| rtx/count_reg[29]/D   |
[12/26 19:53:19    179s] |  -0.023|  -0.023|     5.33%|   0:00:00.0| 1332.3M|my_analysis_view_setup|  default| rtx/count_reg[29]/D   |
[12/26 19:53:19    179s] |  -0.023|  -0.023|     5.33%|   0:00:00.0| 1332.3M|my_analysis_view_setup|  default| rtx/count_reg[29]/D   |
[12/26 19:53:19    179s] |   0.000|   0.000|     5.34%|   0:00:00.0| 1332.3M|                    NA|       NA| NA                    |
[12/26 19:53:19    179s] +--------+--------+----------+------------+--------+----------------------+---------+-----------------------+
[12/26 19:53:19    179s] 
[12/26 19:53:19    179s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1332.3M) ***
[12/26 19:53:19    179s] 
[12/26 19:53:19    179s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1332.3M) ***
[12/26 19:53:19    179s] **** Begin NDR-Layer Usage Statistics ****
[12/26 19:53:19    179s] 0 Ndr or Layer constraints added by optimization 
[12/26 19:53:19    179s] **** End NDR-Layer Usage Statistics ****
[12/26 19:53:19    179s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/26 19:53:19    179s] End: GigaOpt Global Optimization
[12/26 19:53:19    179s] 
[12/26 19:53:19    179s] Active setup views:
[12/26 19:53:19    179s]  my_analysis_view_setup
[12/26 19:53:19    179s]   Dominating endpoints: 0
[12/26 19:53:19    179s]   Dominating TNS: -0.000
[12/26 19:53:19    179s] 
[12/26 19:53:19    179s] *** Timing NOT met, worst failing slack is 0.005
[12/26 19:53:19    179s] *** Check timing (0:00:00.0)
[12/26 19:53:19    179s] Deleting Lib Analyzer.
[12/26 19:53:19    179s] Info: 23 io nets excluded
[12/26 19:53:19    179s] Info: 1 clock net  excluded from IPO operation.
[12/26 19:53:19    179s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=1180.8M
[12/26 19:53:19    179s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=1180.8M
[12/26 19:53:19    179s] **INFO: Flow update: Design is easy to close.
[12/26 19:53:19    179s] setup target slack: 0.1
[12/26 19:53:19    179s] extra slack: 0.1
[12/26 19:53:19    179s] std delay: 0.0506
[12/26 19:53:19    179s] real setup target slack: 0.0506
[12/26 19:53:19    179s] PhyDesignGrid: maxLocalDensity 0.98
[12/26 19:53:19    179s] ### Creating PhyDesignMc. totSessionCpu=0:03:00 mem=1178.8M
[12/26 19:53:19    179s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1178.8MB).
[12/26 19:53:19    179s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=1178.8M
[12/26 19:53:19    179s] incrSKP preserve mode is on...
[12/26 19:53:19    179s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/26 19:53:19    179s] [NR-eGR] Started earlyGlobalRoute kernel
[12/26 19:53:19    179s] [NR-eGR] Initial Peak syMemory usage = 1178.8 MB
[12/26 19:53:19    179s] (I)       Reading DB...
[12/26 19:53:19    179s] (I)       before initializing RouteDB syMemory usage = 1178.8 MB
[12/26 19:53:19    179s] (I)       congestionReportName   : 
[12/26 19:53:19    179s] (I)       layerRangeFor2DCongestion : 
[12/26 19:53:19    179s] (I)       buildTerm2TermWires    : 0
[12/26 19:53:19    179s] (I)       doTrackAssignment      : 1
[12/26 19:53:19    179s] (I)       dumpBookshelfFiles     : 0
[12/26 19:53:19    179s] (I)       numThreads             : 1
[12/26 19:53:19    179s] (I)       bufferingAwareRouting  : false
[12/26 19:53:19    179s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:53:19    179s] (I)       honorPin               : false
[12/26 19:53:19    179s] (I)       honorPinGuide          : true
[12/26 19:53:19    179s] (I)       honorPartition         : false
[12/26 19:53:19    179s] (I)       allowPartitionCrossover: false
[12/26 19:53:19    179s] (I)       honorSingleEntry       : true
[12/26 19:53:19    179s] (I)       honorSingleEntryStrong : true
[12/26 19:53:19    179s] (I)       handleViaSpacingRule   : false
[12/26 19:53:19    179s] (I)       handleEolSpacingRule   : false
[12/26 19:53:19    179s] (I)       PDConstraint           : none
[12/26 19:53:19    179s] (I)       expBetterNDRHandling   : false
[12/26 19:53:19    179s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:53:19    179s] (I)       routingEffortLevel     : 3
[12/26 19:53:19    179s] (I)       effortLevel            : standard
[12/26 19:53:19    179s] [NR-eGR] minRouteLayer          : 2
[12/26 19:53:19    179s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:53:19    179s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:53:19    179s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:53:19    179s] (I)       numRowsPerGCell        : 1
[12/26 19:53:19    179s] (I)       speedUpLargeDesign     : 0
[12/26 19:53:19    179s] (I)       multiThreadingTA       : 1
[12/26 19:53:19    179s] (I)       blkAwareLayerSwitching : 1
[12/26 19:53:19    179s] (I)       optimizationMode       : false
[12/26 19:53:19    179s] (I)       routeSecondPG          : false
[12/26 19:53:19    179s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:53:19    179s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:53:19    179s] (I)       punchThroughDistance   : 500.00
[12/26 19:53:19    179s] (I)       scenicBound            : 1.15
[12/26 19:53:19    179s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:53:19    179s] (I)       source-to-sink ratio   : 0.00
[12/26 19:53:19    179s] (I)       targetCongestionRatioH : 1.00
[12/26 19:53:19    179s] (I)       targetCongestionRatioV : 1.00
[12/26 19:53:19    179s] (I)       layerCongestionRatio   : 0.70
[12/26 19:53:19    179s] (I)       m1CongestionRatio      : 0.10
[12/26 19:53:19    179s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:53:19    179s] (I)       localRouteEffort       : 1.00
[12/26 19:53:19    179s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:53:19    179s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:53:19    179s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:53:19    179s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:53:19    179s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:53:19    179s] (I)       routeVias              : 
[12/26 19:53:19    179s] (I)       readTROption           : true
[12/26 19:53:19    179s] (I)       extraSpacingFactor     : 1.00
[12/26 19:53:19    179s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:53:19    179s] (I)       routeSelectedNetsOnly  : false
[12/26 19:53:19    179s] (I)       clkNetUseMaxDemand     : false
[12/26 19:53:19    179s] (I)       extraDemandForClocks   : 0
[12/26 19:53:19    179s] (I)       steinerRemoveLayers    : false
[12/26 19:53:19    179s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:53:19    179s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:53:19    179s] (I)       similarTopologyRoutingFast : false
[12/26 19:53:19    179s] (I)       spanningTreeRefinement : false
[12/26 19:53:19    179s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:53:19    179s] (I)       starting read tracks
[12/26 19:53:19    179s] (I)       build grid graph
[12/26 19:53:19    179s] (I)       build grid graph start
[12/26 19:53:19    179s] [NR-eGR] Layer1 has no routable track
[12/26 19:53:19    179s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:53:19    179s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:53:19    179s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:53:19    179s] (I)       build grid graph end
[12/26 19:53:19    179s] (I)       numViaLayers=4
[12/26 19:53:19    179s] (I)       Reading via V2 for layer: 0 
[12/26 19:53:19    179s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:53:19    179s] (I)       Reading via VL for layer: 2 
[12/26 19:53:19    179s] (I)       end build via table
[12/26 19:53:19    179s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:53:19    179s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:53:19    179s] (I)       readDataFromPlaceDB
[12/26 19:53:19    179s] (I)       Read net information..
[12/26 19:53:19    179s] [NR-eGR] Read numTotalNets=624  numIgnoredNets=0
[12/26 19:53:19    179s] (I)       Read testcase time = 0.000 seconds
[12/26 19:53:19    179s] 
[12/26 19:53:19    179s] (I)       read default dcut vias
[12/26 19:53:19    179s] (I)       Reading via V2 for layer: 0 
[12/26 19:53:19    179s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:53:19    179s] (I)       Reading via VL for layer: 2 
[12/26 19:53:19    179s] (I)       build grid graph start
[12/26 19:53:19    179s] (I)       build grid graph end
[12/26 19:53:19    179s] (I)       Model blockage into capacity
[12/26 19:53:19    179s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:53:19    179s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:53:19    179s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:53:19    179s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:53:19    179s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:53:19    179s] (I)       Modeling time = 0.010 seconds
[12/26 19:53:19    179s] 
[12/26 19:53:19    179s] (I)       Number of ignored nets = 0
[12/26 19:53:19    179s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:53:19    179s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:53:19    179s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:53:19    179s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:53:19    179s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:53:19    179s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:53:19    179s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:53:19    179s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:53:19    179s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:53:19    179s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:53:19    179s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1178.8 MB
[12/26 19:53:19    179s] (I)       Ndr track 0 does not exist
[12/26 19:53:19    179s] (I)       Layer1  viaCost=300.00
[12/26 19:53:19    179s] (I)       Layer2  viaCost=100.00
[12/26 19:53:19    179s] (I)       Layer3  viaCost=200.00
[12/26 19:53:19    179s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:53:19    179s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:53:19    179s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:53:19    179s] (I)       Site Width          :   560  (dbu)
[12/26 19:53:19    179s] (I)       Row Height          :  5600  (dbu)
[12/26 19:53:19    179s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:53:19    179s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:53:19    179s] (I)       grid                :   199   199     4
[12/26 19:53:19    179s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:53:19    179s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:53:19    179s] (I)       Default wire width  :   230   280   280   440
[12/26 19:53:19    179s] (I)       Default wire space  :   230   280   280   460
[12/26 19:53:19    179s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:53:19    179s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:53:19    179s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:53:19    179s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:53:19    179s] (I)       Num of masks        :     1     1     1     1
[12/26 19:53:19    179s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:53:19    179s] (I)       --------------------------------------------------------
[12/26 19:53:19    179s] 
[12/26 19:53:19    179s] [NR-eGR] ============ Routing rule table ============
[12/26 19:53:19    179s] [NR-eGR] Rule id 0. Nets 622 
[12/26 19:53:19    179s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:53:19    179s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:53:19    179s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:53:19    179s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:53:19    179s] [NR-eGR] ========================================
[12/26 19:53:19    179s] [NR-eGR] 
[12/26 19:53:19    179s] (I)       After initializing earlyGlobalRoute syMemory usage = 1180.3 MB
[12/26 19:53:19    179s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:53:19    179s] (I)       ============= Initialization =============
[12/26 19:53:19    179s] (I)       totalPins=1845  totalGlobalPin=1758 (95.28%)
[12/26 19:53:19    179s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:53:19    179s] [NR-eGR] Layer group 1: route 622 net(s) in layer range [2, 4]
[12/26 19:53:19    179s] (I)       ============  Phase 1a Route ============
[12/26 19:53:19    179s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:53:19    179s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:53:19    179s] (I)       Usage: 3283 = (1375 H, 1908 V) = (1.20% H, 1.13% V) = (7.700e+03um H, 1.068e+04um V)
[12/26 19:53:19    179s] (I)       
[12/26 19:53:19    179s] (I)       ============  Phase 1b Route ============
[12/26 19:53:19    179s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:53:19    179s] (I)       Usage: 3283 = (1375 H, 1908 V) = (1.20% H, 1.13% V) = (7.700e+03um H, 1.068e+04um V)
[12/26 19:53:19    179s] (I)       
[12/26 19:53:19    179s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.838480e+04um
[12/26 19:53:19    179s] (I)       ============  Phase 1c Route ============
[12/26 19:53:19    179s] (I)       Level2 Grid: 40 x 40
[12/26 19:53:19    179s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:53:19    179s] (I)       Usage: 3283 = (1375 H, 1908 V) = (1.20% H, 1.13% V) = (7.700e+03um H, 1.068e+04um V)
[12/26 19:53:19    179s] (I)       
[12/26 19:53:19    179s] (I)       ============  Phase 1d Route ============
[12/26 19:53:19    179s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:53:19    179s] (I)       Usage: 3283 = (1375 H, 1908 V) = (1.20% H, 1.13% V) = (7.700e+03um H, 1.068e+04um V)
[12/26 19:53:19    179s] (I)       
[12/26 19:53:19    179s] (I)       ============  Phase 1e Route ============
[12/26 19:53:19    179s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:53:19    179s] (I)       Usage: 3283 = (1375 H, 1908 V) = (1.20% H, 1.13% V) = (7.700e+03um H, 1.068e+04um V)
[12/26 19:53:19    179s] (I)       
[12/26 19:53:19    179s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.838480e+04um
[12/26 19:53:19    179s] [NR-eGR] 
[12/26 19:53:19    179s] (I)       ============  Phase 1l Route ============
[12/26 19:53:19    179s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:53:19    179s] (I)       
[12/26 19:53:19    179s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:53:19    179s] [NR-eGR]                OverCon            
[12/26 19:53:19    179s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:53:19    179s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:53:19    179s] [NR-eGR] ------------------------------------
[12/26 19:53:19    179s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:53:19    179s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/26 19:53:19    179s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:53:19    179s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:53:19    179s] [NR-eGR] ------------------------------------
[12/26 19:53:19    179s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/26 19:53:19    179s] [NR-eGR] 
[12/26 19:53:19    179s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/26 19:53:19    179s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:53:19    179s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:53:19    179s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:53:19    179s] [NR-eGR] End Peak syMemory usage = 1180.3 MB
[12/26 19:53:19    179s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/26 19:53:19    179s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:19    179s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:53:19    179s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:19    179s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:53:19    179s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:19    179s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:53:19    179s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:53:19    179s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:53:19    179s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:53:19    179s] Apply auto density screen in post-place stage.
[12/26 19:53:19    179s] Auto density screen increases utilization from 0.053 to 0.053
[12/26 19:53:19    179s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1180.3M
[12/26 19:53:19    179s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1180.3MB).
[12/26 19:53:19    179s] *** Starting refinePlace (0:03:00 mem=1180.3M) ***
[12/26 19:53:19    179s] Total net bbox length = 1.600e+04 (6.693e+03 9.302e+03) (ext = 5.289e+03)
[12/26 19:53:19    179s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:53:19    179s] Density distribution unevenness ratio = 77.177%
[12/26 19:53:19    179s] RPlace IncrNP: Rollback Lev = -5
[12/26 19:53:19    179s] RPlace: Density =0.602000, incremental np is triggered.
[12/26 19:53:19    179s] incr SKP is on..., with optDC mode
[12/26 19:53:19    179s] total jobs 4956
[12/26 19:53:19    179s] multi thread init TemplateIndex for each ta. thread num 1
[12/26 19:53:19    179s] Wait...
[12/26 19:53:19    180s] (cpu=0:00:00.3 mem=1187.5M) ***
[12/26 19:53:19    180s] total jobs 0 -> 4460
[12/26 19:53:19    180s] multi thread init TemplateIndex for each ta. thread num 1
[12/26 19:53:19    180s] finished multi-thread init
[12/26 19:53:19    180s] *** Build Virtual Sizing Timing Model
[12/26 19:53:19    180s] (cpu=0:00:00.4 mem=1196.5M) ***
[12/26 19:53:19    180s] Persistent padding is off here.
[12/26 19:53:19    180s] Congestion driven padding in post-place stage.
[12/26 19:53:20    180s] Congestion driven padding increases utilization from 0.099 to 0.097
[12/26 19:53:20    180s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1201.5M
[12/26 19:53:20    180s] limitMaxMove 0, priorityInstMaxMove -1
[12/26 19:53:20    180s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[12/26 19:53:20    180s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/26 19:53:20    180s] No instances found in the vector
[12/26 19:53:20    180s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1202.5M, DRC: 0)
[12/26 19:53:20    180s] 0 (out of 0) MH cells were successfully legalized.
[12/26 19:53:20    180s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/26 19:53:20    180s] No instances found in the vector
[12/26 19:53:20    180s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1220.5M, DRC: 0)
[12/26 19:53:20    180s] 0 (out of 0) MH cells were successfully legalized.
[12/26 19:53:20    180s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/26 19:53:20    180s] No instances found in the vector
[12/26 19:53:20    180s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1220.5M, DRC: 0)
[12/26 19:53:20    180s] 0 (out of 0) MH cells were successfully legalized.
[12/26 19:53:20    180s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/26 19:53:20    180s] No instances found in the vector
[12/26 19:53:20    180s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1220.5M, DRC: 0)
[12/26 19:53:20    180s] 0 (out of 0) MH cells were successfully legalized.
[12/26 19:53:20    180s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/26 19:53:20    180s] No instances found in the vector
[12/26 19:53:20    180s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1220.5M, DRC: 0)
[12/26 19:53:20    180s] 0 (out of 0) MH cells were successfully legalized.
[12/26 19:53:20    180s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:53:20    180s] Density distribution unevenness ratio = 74.887%
[12/26 19:53:20    180s] RPlace postIncrNP: Density = 0.602000 -> 0.472000.
[12/26 19:53:20    180s] RPlace postIncrNP Info: Density distribution changes:
[12/26 19:53:20    180s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/26 19:53:20    180s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/26 19:53:20    180s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[12/26 19:53:20    180s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[12/26 19:53:20    180s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[12/26 19:53:20    180s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[12/26 19:53:20    180s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[12/26 19:53:20    180s] [CPU] RefinePlace/IncrNP (cpu=0:00:01.0, real=0:00:01.0, mem=1204.5MB) @(0:03:00 - 0:03:01).
[12/26 19:53:20    180s] Move report: incrNP moves 488 insts, mean move: 16.10 um, max move: 69.44 um
[12/26 19:53:20    180s] 	Max move on inst (rtx/count_reg[2]): (620.72, 634.16) --> (650.96, 673.36)
[12/26 19:53:20    180s] Move report: Timing Driven Placement moves 488 insts, mean move: 16.10 um, max move: 69.44 um
[12/26 19:53:20    180s] 	Max move on inst (rtx/count_reg[2]): (620.72, 634.16) --> (650.96, 673.36)
[12/26 19:53:20    180s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1204.5MB
[12/26 19:53:20    180s] Starting refinePlace ...
[12/26 19:53:20    180s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:53:20    180s] Density distribution unevenness ratio = 71.641%
[12/26 19:53:20    180s]   Spread Effort: high, pre-route mode, useDDP on.
[12/26 19:53:20    180s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1204.5MB) @(0:03:01 - 0:03:01).
[12/26 19:53:20    180s] Move report: preRPlace moves 5 insts, mean move: 1.01 um, max move: 1.12 um
[12/26 19:53:20    180s] 	Max move on inst (rtx/counts_reg[4]): (770.80, 561.36) --> (769.68, 561.36)
[12/26 19:53:20    180s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:53:20    180s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:53:20    180s] Placement tweakage begins.
[12/26 19:53:20    180s] wire length = 2.378e+04
[12/26 19:53:20    180s] wire length = 2.239e+04
[12/26 19:53:20    180s] Placement tweakage ends.
[12/26 19:53:20    180s] Move report: tweak moves 22 insts, mean move: 9.47 um, max move: 17.92 um
[12/26 19:53:20    180s] 	Max move on inst (rtx/g3237__8757): (755.12, 594.96) --> (737.20, 594.96)
[12/26 19:53:20    180s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:53:20    180s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1204.5MB) @(0:03:01 - 0:03:01).
[12/26 19:53:20    180s] Move report: Detail placement moves 27 insts, mean move: 7.90 um, max move: 17.92 um
[12/26 19:53:20    180s] 	Max move on inst (rtx/g3237__8757): (755.12, 594.96) --> (737.20, 594.96)
[12/26 19:53:20    180s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1204.5MB
[12/26 19:53:20    180s] Statistics of distance of Instance movement in refine placement:
[12/26 19:53:20    180s]   maximum (X+Y) =        69.44 um
[12/26 19:53:20    180s]   inst (rtx/count_reg[2]) with max move: (620.72, 634.16) -> (650.96, 673.36)
[12/26 19:53:20    180s]   mean    (X+Y) =        16.16 um
[12/26 19:53:20    180s] Total instances flipped for WireLenOpt: 21
[12/26 19:53:20    180s] Summary Report:
[12/26 19:53:20    180s] Instances move: 488 (out of 492 movable)
[12/26 19:53:20    180s] Instances flipped: 0
[12/26 19:53:20    180s] Mean displacement: 16.16 um
[12/26 19:53:20    180s] Max displacement: 69.44 um (Instance: rtx/count_reg[2]) (620.72, 634.16) -> (650.96, 673.36)
[12/26 19:53:20    180s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/26 19:53:20    180s] Total instances moved : 488
[12/26 19:53:20    180s] Total net bbox length = 1.833e+04 (7.605e+03 1.072e+04) (ext = 5.172e+03)
[12/26 19:53:20    180s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1204.5MB
[12/26 19:53:20    180s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1204.5MB) @(0:03:00 - 0:03:01).
[12/26 19:53:20    180s] *** Finished refinePlace (0:03:01 mem=1204.5M) ***
[12/26 19:53:20    180s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:53:20    180s] Density distribution unevenness ratio = 71.641%
[12/26 19:53:20    180s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/26 19:53:20    180s] Type 'man IMPSP-9025' for more detail.
[12/26 19:53:20    180s] Trial Route Overflow 0(H) 0(V)
[12/26 19:53:20    180s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:53:20    180s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:53:20    180s] Starting congestion repair ...
[12/26 19:53:20    180s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/26 19:53:20    180s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/26 19:53:20    180s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:53:20    180s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 19:53:20    180s] Starting Early Global Route congestion estimation: mem = 1204.5M
[12/26 19:53:20    180s] (I)       Reading DB...
[12/26 19:53:20    180s] (I)       before initializing RouteDB syMemory usage = 1204.5 MB
[12/26 19:53:20    180s] (I)       congestionReportName   : 
[12/26 19:53:20    180s] (I)       layerRangeFor2DCongestion : 
[12/26 19:53:20    180s] (I)       buildTerm2TermWires    : 1
[12/26 19:53:20    180s] (I)       doTrackAssignment      : 1
[12/26 19:53:20    180s] (I)       dumpBookshelfFiles     : 0
[12/26 19:53:20    180s] (I)       numThreads             : 1
[12/26 19:53:20    180s] (I)       bufferingAwareRouting  : false
[12/26 19:53:20    180s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:53:20    180s] (I)       honorPin               : false
[12/26 19:53:20    180s] (I)       honorPinGuide          : true
[12/26 19:53:20    180s] (I)       honorPartition         : false
[12/26 19:53:20    180s] (I)       allowPartitionCrossover: false
[12/26 19:53:20    180s] (I)       honorSingleEntry       : true
[12/26 19:53:20    180s] (I)       honorSingleEntryStrong : true
[12/26 19:53:20    180s] (I)       handleViaSpacingRule   : false
[12/26 19:53:20    180s] (I)       handleEolSpacingRule   : false
[12/26 19:53:20    180s] (I)       PDConstraint           : none
[12/26 19:53:20    180s] (I)       expBetterNDRHandling   : false
[12/26 19:53:20    180s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:53:20    180s] (I)       routingEffortLevel     : 3
[12/26 19:53:20    180s] (I)       effortLevel            : standard
[12/26 19:53:20    180s] [NR-eGR] minRouteLayer          : 2
[12/26 19:53:20    180s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:53:20    180s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:53:20    180s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:53:20    180s] (I)       numRowsPerGCell        : 1
[12/26 19:53:20    180s] (I)       speedUpLargeDesign     : 0
[12/26 19:53:20    180s] (I)       multiThreadingTA       : 1
[12/26 19:53:20    180s] (I)       blkAwareLayerSwitching : 1
[12/26 19:53:20    180s] (I)       optimizationMode       : false
[12/26 19:53:20    180s] (I)       routeSecondPG          : false
[12/26 19:53:20    180s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:53:20    180s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:53:20    180s] (I)       punchThroughDistance   : 500.00
[12/26 19:53:20    180s] (I)       scenicBound            : 1.15
[12/26 19:53:20    180s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:53:20    180s] (I)       source-to-sink ratio   : 0.00
[12/26 19:53:20    180s] (I)       targetCongestionRatioH : 1.00
[12/26 19:53:20    180s] (I)       targetCongestionRatioV : 1.00
[12/26 19:53:20    180s] (I)       layerCongestionRatio   : 0.70
[12/26 19:53:20    180s] (I)       m1CongestionRatio      : 0.10
[12/26 19:53:20    180s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:53:20    180s] (I)       localRouteEffort       : 1.00
[12/26 19:53:20    180s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:53:20    180s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:53:20    180s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:53:20    180s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:53:20    180s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:53:20    180s] (I)       routeVias              : 
[12/26 19:53:20    180s] (I)       readTROption           : true
[12/26 19:53:20    180s] (I)       extraSpacingFactor     : 1.00
[12/26 19:53:20    180s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:53:20    180s] (I)       routeSelectedNetsOnly  : false
[12/26 19:53:20    180s] (I)       clkNetUseMaxDemand     : false
[12/26 19:53:20    180s] (I)       extraDemandForClocks   : 0
[12/26 19:53:20    180s] (I)       steinerRemoveLayers    : false
[12/26 19:53:20    180s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:53:20    180s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:53:20    180s] (I)       similarTopologyRoutingFast : false
[12/26 19:53:20    180s] (I)       spanningTreeRefinement : false
[12/26 19:53:20    180s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:53:20    180s] (I)       starting read tracks
[12/26 19:53:20    180s] (I)       build grid graph
[12/26 19:53:20    180s] (I)       build grid graph start
[12/26 19:53:20    180s] [NR-eGR] Layer1 has no routable track
[12/26 19:53:20    180s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:53:20    180s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:53:20    180s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:53:20    180s] (I)       build grid graph end
[12/26 19:53:20    180s] (I)       numViaLayers=4
[12/26 19:53:20    180s] (I)       Reading via V2 for layer: 0 
[12/26 19:53:20    180s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:53:20    180s] (I)       Reading via VL for layer: 2 
[12/26 19:53:20    180s] (I)       end build via table
[12/26 19:53:20    180s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:53:20    180s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:53:20    180s] (I)       readDataFromPlaceDB
[12/26 19:53:20    180s] (I)       Read net information..
[12/26 19:53:20    180s] [NR-eGR] Read numTotalNets=624  numIgnoredNets=0
[12/26 19:53:20    180s] (I)       Read testcase time = 0.000 seconds
[12/26 19:53:20    180s] 
[12/26 19:53:20    180s] (I)       read default dcut vias
[12/26 19:53:20    180s] (I)       Reading via V2 for layer: 0 
[12/26 19:53:20    180s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:53:20    180s] (I)       Reading via VL for layer: 2 
[12/26 19:53:20    180s] (I)       build grid graph start
[12/26 19:53:20    180s] (I)       build grid graph end
[12/26 19:53:20    180s] (I)       Model blockage into capacity
[12/26 19:53:20    180s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:53:20    180s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:53:20    180s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:53:20    180s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:53:20    180s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:53:20    180s] (I)       Modeling time = 0.010 seconds
[12/26 19:53:20    180s] 
[12/26 19:53:20    180s] (I)       Number of ignored nets = 0
[12/26 19:53:20    180s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:53:20    180s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:53:20    180s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:53:20    180s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:53:20    180s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:53:20    180s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:53:20    180s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:53:20    180s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:53:20    180s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:53:20    180s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:53:20    180s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1204.5 MB
[12/26 19:53:20    180s] (I)       Ndr track 0 does not exist
[12/26 19:53:20    180s] (I)       Layer1  viaCost=300.00
[12/26 19:53:20    180s] (I)       Layer2  viaCost=100.00
[12/26 19:53:20    180s] (I)       Layer3  viaCost=200.00
[12/26 19:53:20    180s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:53:20    180s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:53:20    180s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:53:20    180s] (I)       Site Width          :   560  (dbu)
[12/26 19:53:20    180s] (I)       Row Height          :  5600  (dbu)
[12/26 19:53:20    180s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:53:20    180s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:53:20    180s] (I)       grid                :   199   199     4
[12/26 19:53:20    180s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:53:20    180s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:53:20    180s] (I)       Default wire width  :   230   280   280   440
[12/26 19:53:20    180s] (I)       Default wire space  :   230   280   280   460
[12/26 19:53:20    180s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:53:20    180s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:53:20    180s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:53:20    180s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:53:20    180s] (I)       Num of masks        :     1     1     1     1
[12/26 19:53:20    180s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:53:20    180s] (I)       --------------------------------------------------------
[12/26 19:53:20    180s] 
[12/26 19:53:20    180s] [NR-eGR] ============ Routing rule table ============
[12/26 19:53:20    180s] [NR-eGR] Rule id 0. Nets 624 
[12/26 19:53:20    180s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:53:20    180s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:53:20    180s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:53:20    180s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:53:20    180s] [NR-eGR] ========================================
[12/26 19:53:20    180s] [NR-eGR] 
[12/26 19:53:20    180s] (I)       After initializing earlyGlobalRoute syMemory usage = 1206.1 MB
[12/26 19:53:20    180s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:53:20    180s] (I)       ============= Initialization =============
[12/26 19:53:20    180s] (I)       totalPins=1849  totalGlobalPin=1794 (97.03%)
[12/26 19:53:20    180s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:53:20    180s] [NR-eGR] Layer group 1: route 624 net(s) in layer range [2, 4]
[12/26 19:53:20    180s] (I)       ============  Phase 1a Route ============
[12/26 19:53:20    180s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:53:20    180s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:53:20    180s] (I)       Usage: 3864 = (1646 H, 2218 V) = (1.44% H, 1.32% V) = (9.218e+03um H, 1.242e+04um V)
[12/26 19:53:20    180s] (I)       
[12/26 19:53:20    180s] (I)       ============  Phase 1b Route ============
[12/26 19:53:20    180s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:53:20    180s] (I)       Usage: 3864 = (1646 H, 2218 V) = (1.44% H, 1.32% V) = (9.218e+03um H, 1.242e+04um V)
[12/26 19:53:20    180s] (I)       
[12/26 19:53:20    180s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.163840e+04um
[12/26 19:53:20    180s] (I)       ============  Phase 1c Route ============
[12/26 19:53:20    180s] (I)       Level2 Grid: 40 x 40
[12/26 19:53:20    180s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:53:20    180s] (I)       Usage: 3864 = (1646 H, 2218 V) = (1.44% H, 1.32% V) = (9.218e+03um H, 1.242e+04um V)
[12/26 19:53:20    180s] (I)       
[12/26 19:53:20    180s] (I)       ============  Phase 1d Route ============
[12/26 19:53:20    180s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:53:20    180s] (I)       Usage: 3864 = (1646 H, 2218 V) = (1.44% H, 1.32% V) = (9.218e+03um H, 1.242e+04um V)
[12/26 19:53:20    180s] (I)       
[12/26 19:53:20    180s] (I)       ============  Phase 1e Route ============
[12/26 19:53:20    180s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:53:20    180s] (I)       Usage: 3864 = (1646 H, 2218 V) = (1.44% H, 1.32% V) = (9.218e+03um H, 1.242e+04um V)
[12/26 19:53:20    180s] (I)       
[12/26 19:53:20    180s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.163840e+04um
[12/26 19:53:20    180s] [NR-eGR] 
[12/26 19:53:20    180s] (I)       ============  Phase 1l Route ============
[12/26 19:53:20    180s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:53:20    180s] (I)       
[12/26 19:53:20    180s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:53:20    180s] [NR-eGR]                OverCon            
[12/26 19:53:20    180s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:53:20    180s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:53:20    180s] [NR-eGR] ------------------------------------
[12/26 19:53:20    180s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:53:20    180s] [NR-eGR] Layer2       1( 0.01%)   ( 0.01%) 
[12/26 19:53:20    180s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:53:20    180s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:53:20    180s] [NR-eGR] ------------------------------------
[12/26 19:53:20    180s] [NR-eGR] Total        1( 0.00%)   ( 0.00%) 
[12/26 19:53:20    180s] [NR-eGR] 
[12/26 19:53:20    180s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/26 19:53:20    180s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:53:20    180s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:53:20    180s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:53:20    180s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1206.1M
[12/26 19:53:20    180s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:20    180s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:53:20    180s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:20    180s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:53:20    180s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:20    180s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:53:20    180s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:53:20    180s] Skipped repairing congestion.
[12/26 19:53:20    180s] Starting Early Global Route wiring: mem = 1206.1M
[12/26 19:53:20    180s] (I)       ============= track Assignment ============
[12/26 19:53:20    180s] (I)       extract Global 3D Wires
[12/26 19:53:20    180s] (I)       Extract Global WL : time=0.00
[12/26 19:53:20    180s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:53:20    180s] (I)       Initialization real time=0.00 seconds
[12/26 19:53:20    180s] (I)       Run Multi-thread track assignment
[12/26 19:53:20    180s] (I)       merging nets...
[12/26 19:53:20    180s] (I)       merging nets done
[12/26 19:53:20    180s] (I)       Kernel real time=0.00 seconds
[12/26 19:53:20    180s] (I)       End Greedy Track Assignment
[12/26 19:53:20    180s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:53:20    180s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1780
[12/26 19:53:20    180s] [NR-eGR] Layer2(M2)(V) length: 1.269347e+04um, number of vias: 2496
[12/26 19:53:20    180s] [NR-eGR] Layer3(M3)(H) length: 9.466425e+03um, number of vias: 16
[12/26 19:53:20    180s] [NR-eGR] Layer4(TOP_M)(V) length: 1.960000e+01um, number of vias: 0
[12/26 19:53:20    180s] [NR-eGR] Total length: 2.217950e+04um, number of vias: 4292
[12/26 19:53:20    180s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:53:20    180s] [NR-eGR] Total clock nets wire length: 1.201150e+03um 
[12/26 19:53:20    180s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:53:20    180s] Early Global Route wiring runtime: 0.01 seconds, mem = 1192.0M
[12/26 19:53:20    180s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/26 19:53:20    180s] Start to check current routing status for nets...
[12/26 19:53:20    180s] All nets are already routed correctly.
[12/26 19:53:20    180s] End to check current routing status for nets (mem=1192.0M)
[12/26 19:53:20    180s] Extraction called for design 'uart_top' of instances=584 and nets=630 using extraction engine 'preRoute' .
[12/26 19:53:20    180s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 19:53:20    180s] Type 'man IMPEXT-3530' for more detail.
[12/26 19:53:20    180s] PreRoute RC Extraction called for design uart_top.
[12/26 19:53:20    180s] RC Extraction called in multi-corner(1) mode.
[12/26 19:53:20    180s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 19:53:20    180s] Type 'man IMPEXT-6197' for more detail.
[12/26 19:53:20    180s] RCMode: PreRoute
[12/26 19:53:20    180s]       RC Corner Indexes            0   
[12/26 19:53:20    180s] Capacitance Scaling Factor   : 1.00000 
[12/26 19:53:20    180s] Resistance Scaling Factor    : 1.00000 
[12/26 19:53:20    180s] Clock Cap. Scaling Factor    : 1.00000 
[12/26 19:53:20    180s] Clock Res. Scaling Factor    : 1.00000 
[12/26 19:53:20    180s] Shrink Factor                : 1.00000
[12/26 19:53:20    180s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/26 19:53:20    180s] Updating RC grid for preRoute extraction ...
[12/26 19:53:20    180s] Initializing multi-corner resistance tables ...
[12/26 19:53:20    180s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1191.988M)
[12/26 19:53:20    180s] Compute RC Scale Done ...
[12/26 19:53:20    180s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 947.2M, totSessionCpu=0:03:01 **
[12/26 19:53:20    180s] #################################################################################
[12/26 19:53:20    180s] # Design Stage: PreRoute
[12/26 19:53:20    180s] # Design Name: uart_top
[12/26 19:53:20    180s] # Design Mode: 90nm
[12/26 19:53:20    180s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:53:20    180s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:53:20    180s] # Signoff Settings: SI Off 
[12/26 19:53:20    180s] #################################################################################
[12/26 19:53:20    180s] AAE_INFO: 1 threads acquired from CTE.
[12/26 19:53:20    180s] Calculate delays in BcWc mode...
[12/26 19:53:20    180s] Topological Sorting (REAL = 0:00:00.0, MEM = 1185.2M, InitMEM = 1185.2M)
[12/26 19:53:20    180s] Start delay calculation (fullDC) (1 T). (MEM=1185.23)
[12/26 19:53:20    180s] End AAE Lib Interpolated Model. (MEM=1201.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:53:20    181s] Total number of fetched objects 784
[12/26 19:53:20    181s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:53:20    181s] End delay calculation. (MEM=1268.13 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:53:20    181s] End delay calculation (fullDC). (MEM=1268.13 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:53:20    181s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1268.1M) ***
[12/26 19:53:20    181s] *** Timing NOT met, worst failing slack is -0.136
[12/26 19:53:20    181s] *** Check timing (0:00:00.0)
[12/26 19:53:20    181s] Begin: GigaOpt Optimization in WNS mode
[12/26 19:53:20    181s] Info: 23 io nets excluded
[12/26 19:53:20    181s] Info: 1 clock net  excluded from IPO operation.
[12/26 19:53:20    181s] PhyDesignGrid: maxLocalDensity 1.00
[12/26 19:53:20    181s] ### Creating PhyDesignMc. totSessionCpu=0:03:01 mem=1268.1M
[12/26 19:53:20    181s] Core basic site is CoreSite
[12/26 19:53:20    181s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:53:20    181s] Mark StBox On SiteArr starts
[12/26 19:53:20    181s] Mark StBox On SiteArr ends
[12/26 19:53:20    181s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1268.1MB).
[12/26 19:53:20    181s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:01 mem=1268.1M
[12/26 19:53:20    181s] 
[12/26 19:53:20    181s] Creating Lib Analyzer ...
[12/26 19:53:20    181s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 19:53:20    181s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/26 19:53:20    181s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 19:53:20    181s] 
[12/26 19:53:21    181s] Creating Lib Analyzer, finished. 
[12/26 19:53:21    181s] 
[12/26 19:53:21    181s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/26 19:53:21    181s] ### Creating LA Mngr. totSessionCpu=0:03:02 mem=1268.1M
[12/26 19:53:21    181s] ### Creating LA Mngr, finished. totSessionCpu=0:03:02 mem=1268.1M
[12/26 19:53:22    183s] *info: 23 io nets excluded
[12/26 19:53:22    183s] *info: 1 clock net excluded
[12/26 19:53:22    183s] *info: 4 special nets excluded.
[12/26 19:53:22    183s] *info: 23 multi-driver nets excluded.
[12/26 19:53:22    183s] *info: 6 no-driver nets excluded.
[12/26 19:53:23    183s] Effort level <high> specified for reg2reg path_group
[12/26 19:53:23    183s] PathGroup :  reg2reg  TargetSlack : 0.0506 
[12/26 19:53:23    183s] ** GigaOpt Optimizer WNS Slack -0.136 TNS Slack -0.272 Density 5.34
[12/26 19:53:23    183s] Optimizer WNS Pass 0
[12/26 19:53:23    183s] Active Path Group: reg2reg  
[12/26 19:53:23    183s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+-----------------------+
[12/26 19:53:23    183s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|       End Point       |
[12/26 19:53:23    183s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+-----------------------+
[12/26 19:53:23    183s] |  -0.136|   -0.136|  -0.272|   -0.272|     5.34%|   0:00:00.0| 1379.5M|my_analysis_view_setup|  reg2reg| utx/count_reg[31]/D   |
[12/26 19:53:23    183s] |   0.022|    0.022|   0.000|    0.000|     5.38%|   0:00:00.0| 1381.5M|my_analysis_view_setup|  reg2reg| utx/count_reg[31]/D   |
[12/26 19:53:23    183s] |   0.064|    0.064|   0.000|    0.000|     5.38%|   0:00:00.0| 1381.5M|my_analysis_view_setup|  reg2reg| utx/count_reg[29]/D   |
[12/26 19:53:23    183s] |   0.064|    0.064|   0.000|    0.000|     5.38%|   0:00:00.0| 1381.5M|my_analysis_view_setup|  reg2reg| utx/count_reg[29]/D   |
[12/26 19:53:23    183s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+-----------------------+
[12/26 19:53:23    183s] 
[12/26 19:53:23    183s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1381.5M) ***
[12/26 19:53:23    183s] 
[12/26 19:53:23    183s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1381.5M) ***
[12/26 19:53:23    183s] ** GigaOpt Optimizer WNS Slack 0.064 TNS Slack 0.000 Density 5.38
[12/26 19:53:23    183s] *** Starting refinePlace (0:03:04 mem=1381.5M) ***
[12/26 19:53:23    183s] Total net bbox length = 1.838e+04 (7.628e+03 1.075e+04) (ext = 5.172e+03)
[12/26 19:53:23    183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:53:23    183s] Starting refinePlace ...
[12/26 19:53:23    183s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 19:53:23    183s] Density distribution unevenness ratio = 71.685%
[12/26 19:53:23    183s]   Spread Effort: high, pre-route mode, useDDP on.
[12/26 19:53:23    183s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1381.5MB) @(0:03:04 - 0:03:04).
[12/26 19:53:23    183s] Move report: preRPlace moves 6 insts, mean move: 0.84 um, max move: 1.68 um
[12/26 19:53:23    183s] 	Max move on inst (utx/FE_RC_0_0): (513.76, 639.76) --> (515.44, 639.76)
[12/26 19:53:23    183s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: oai21d1
[12/26 19:53:23    183s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 19:53:23    183s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:53:23    183s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1381.5MB) @(0:03:04 - 0:03:04).
[12/26 19:53:23    183s] Move report: Detail placement moves 6 insts, mean move: 0.84 um, max move: 1.68 um
[12/26 19:53:23    183s] 	Max move on inst (utx/FE_RC_0_0): (513.76, 639.76) --> (515.44, 639.76)
[12/26 19:53:23    183s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1381.5MB
[12/26 19:53:23    183s] Statistics of distance of Instance movement in refine placement:
[12/26 19:53:23    183s]   maximum (X+Y) =         1.68 um
[12/26 19:53:23    183s]   inst (utx/FE_RC_0_0) with max move: (513.76, 639.76) -> (515.44, 639.76)
[12/26 19:53:23    183s]   mean    (X+Y) =         0.84 um
[12/26 19:53:23    183s] Summary Report:
[12/26 19:53:23    183s] Instances move: 6 (out of 498 movable)
[12/26 19:53:23    183s] Instances flipped: 0
[12/26 19:53:23    183s] Mean displacement: 0.84 um
[12/26 19:53:23    183s] Max displacement: 1.68 um (Instance: utx/FE_RC_0_0) (513.76, 639.76) -> (515.44, 639.76)
[12/26 19:53:23    183s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: oai21d1
[12/26 19:53:23    183s] Total instances moved : 6
[12/26 19:53:23    183s] Total net bbox length = 1.839e+04 (7.636e+03 1.075e+04) (ext = 5.172e+03)
[12/26 19:53:23    183s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1381.5MB
[12/26 19:53:23    183s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1381.5MB) @(0:03:04 - 0:03:04).
[12/26 19:53:23    183s] *** Finished refinePlace (0:03:04 mem=1381.5M) ***
[12/26 19:53:23    183s] *** maximum move = 1.68 um ***
[12/26 19:53:23    183s] *** Finished re-routing un-routed nets (1381.5M) ***
[12/26 19:53:23    183s] 
[12/26 19:53:23    183s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1381.5M) ***
[12/26 19:53:23    183s] ** GigaOpt Optimizer WNS Slack 0.064 TNS Slack 0.000 Density 5.38
[12/26 19:53:23    183s] **** Begin NDR-Layer Usage Statistics ****
[12/26 19:53:23    183s] 0 Ndr or Layer constraints added by optimization 
[12/26 19:53:23    183s] **** End NDR-Layer Usage Statistics ****
[12/26 19:53:23    183s] 
[12/26 19:53:23    183s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1381.5M) ***
[12/26 19:53:23    183s] 
[12/26 19:53:23    183s] End: GigaOpt Optimization in WNS mode
[12/26 19:53:23    183s] *** Timing NOT met, worst failing slack is 0.064
[12/26 19:53:23    183s] *** Check timing (0:00:00.0)
[12/26 19:53:23    183s] Deleting Lib Analyzer.
[12/26 19:53:23    183s] **INFO: Flow update: Design timing is met.
[12/26 19:53:23    183s] Info: 23 io nets excluded
[12/26 19:53:23    183s] Info: 1 clock net  excluded from IPO operation.
[12/26 19:53:23    183s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1223.5M
[12/26 19:53:23    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1223.5M
[12/26 19:53:23    183s] PhyDesignGrid: maxLocalDensity 0.98
[12/26 19:53:23    183s] ### Creating PhyDesignMc. totSessionCpu=0:03:04 mem=1357.0M
[12/26 19:53:23    183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1357.0MB).
[12/26 19:53:23    183s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:04 mem=1357.0M
[12/26 19:53:23    183s] Begin: Area Reclaim Optimization
[12/26 19:53:23    183s] 
[12/26 19:53:23    183s] Creating Lib Analyzer ...
[12/26 19:53:23    183s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 19:53:23    183s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/26 19:53:23    183s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 19:53:23    183s] 
[12/26 19:53:23    184s] Creating Lib Analyzer, finished. 
[12/26 19:53:23    184s] 
[12/26 19:53:23    184s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/26 19:53:23    184s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1377.1M
[12/26 19:53:23    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1377.1M
[12/26 19:53:24    184s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.38
[12/26 19:53:24    184s] +----------+---------+--------+--------+------------+--------+
[12/26 19:53:24    184s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/26 19:53:24    184s] +----------+---------+--------+--------+------------+--------+
[12/26 19:53:24    184s] |     5.38%|        -|   0.000|   0.000|   0:00:00.0| 1377.1M|
[12/26 19:53:24    184s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[12/26 19:53:24    184s] |     5.38%|        0|   0.000|   0.000|   0:00:00.0| 1377.1M|
[12/26 19:53:24    184s] |     5.38%|        1|   0.000|   0.000|   0:00:00.0| 1377.1M|
[12/26 19:53:24    184s] |     5.38%|        0|   0.000|   0.000|   0:00:00.0| 1377.1M|
[12/26 19:53:24    184s] |     5.35%|        7|   0.000|   0.000|   0:00:00.0| 1377.1M|
[12/26 19:53:24    184s] |     5.34%|        1|   0.000|   0.000|   0:00:00.0| 1377.1M|
[12/26 19:53:24    184s] |     5.34%|        0|   0.000|   0.000|   0:00:00.0| 1377.1M|
[12/26 19:53:24    184s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[12/26 19:53:24    184s] |     5.34%|        0|   0.000|   0.000|   0:00:00.0| 1377.1M|
[12/26 19:53:24    184s] +----------+---------+--------+--------+------------+--------+
[12/26 19:53:24    184s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.34
[12/26 19:53:24    184s] 
[12/26 19:53:24    184s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 8 **
[12/26 19:53:24    184s] --------------------------------------------------------------
[12/26 19:53:24    184s] |                                   | Total     | Sequential |
[12/26 19:53:24    184s] --------------------------------------------------------------
[12/26 19:53:24    184s] | Num insts resized                 |       8  |       2    |
[12/26 19:53:24    184s] | Num insts undone                  |       0  |       0    |
[12/26 19:53:24    184s] | Num insts Downsized               |       8  |       2    |
[12/26 19:53:24    184s] | Num insts Samesized               |       0  |       0    |
[12/26 19:53:24    184s] | Num insts Upsized                 |       0  |       0    |
[12/26 19:53:24    184s] | Num multiple commits+uncommits    |       0  |       -    |
[12/26 19:53:24    184s] --------------------------------------------------------------
[12/26 19:53:24    184s] **** Begin NDR-Layer Usage Statistics ****
[12/26 19:53:24    184s] 0 Ndr or Layer constraints added by optimization 
[12/26 19:53:24    184s] **** End NDR-Layer Usage Statistics ****
[12/26 19:53:24    184s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[12/26 19:53:24    184s] *** Starting refinePlace (0:03:04 mem=1377.1M) ***
[12/26 19:53:24    184s] Total net bbox length = 1.839e+04 (7.637e+03 1.075e+04) (ext = 5.172e+03)
[12/26 19:53:24    184s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:53:24    184s] Starting refinePlace ...
[12/26 19:53:24    184s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:53:24    184s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1377.1MB) @(0:03:04 - 0:03:04).
[12/26 19:53:24    184s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:53:24    184s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1377.1MB
[12/26 19:53:24    184s] Statistics of distance of Instance movement in refine placement:
[12/26 19:53:24    184s]   maximum (X+Y) =         0.00 um
[12/26 19:53:24    184s]   mean    (X+Y) =         0.00 um
[12/26 19:53:24    184s] Summary Report:
[12/26 19:53:24    184s] Instances move: 0 (out of 497 movable)
[12/26 19:53:24    184s] Instances flipped: 0
[12/26 19:53:24    184s] Mean displacement: 0.00 um
[12/26 19:53:24    184s] Max displacement: 0.00 um 
[12/26 19:53:24    184s] Total instances moved : 0
[12/26 19:53:24    184s] Total net bbox length = 1.839e+04 (7.637e+03 1.075e+04) (ext = 5.172e+03)
[12/26 19:53:24    184s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1377.1MB
[12/26 19:53:24    184s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1377.1MB) @(0:03:04 - 0:03:04).
[12/26 19:53:24    184s] *** Finished refinePlace (0:03:04 mem=1377.1M) ***
[12/26 19:53:24    184s] *** maximum move = 0.00 um ***
[12/26 19:53:24    184s] *** Finished re-routing un-routed nets (1377.1M) ***
[12/26 19:53:24    184s] 
[12/26 19:53:24    184s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1377.1M) ***
[12/26 19:53:24    184s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1227.52M, totSessionCpu=0:03:05).
[12/26 19:53:24    184s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=1227.5M
[12/26 19:53:24    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=1227.5M
[12/26 19:53:24    184s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/26 19:53:24    184s] [PSP]     Started earlyGlobalRoute kernel
[12/26 19:53:24    184s] [PSP]     Initial Peak syMemory usage = 1227.5 MB
[12/26 19:53:24    184s] (I)       Reading DB...
[12/26 19:53:24    184s] (I)       before initializing RouteDB syMemory usage = 1227.5 MB
[12/26 19:53:24    184s] (I)       congestionReportName   : 
[12/26 19:53:24    184s] (I)       layerRangeFor2DCongestion : 
[12/26 19:53:24    184s] (I)       buildTerm2TermWires    : 1
[12/26 19:53:24    184s] (I)       doTrackAssignment      : 1
[12/26 19:53:24    184s] (I)       dumpBookshelfFiles     : 0
[12/26 19:53:24    184s] (I)       numThreads             : 1
[12/26 19:53:24    184s] (I)       bufferingAwareRouting  : false
[12/26 19:53:24    184s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:53:24    184s] (I)       honorPin               : false
[12/26 19:53:24    184s] (I)       honorPinGuide          : true
[12/26 19:53:24    184s] (I)       honorPartition         : false
[12/26 19:53:24    184s] (I)       allowPartitionCrossover: false
[12/26 19:53:24    184s] (I)       honorSingleEntry       : true
[12/26 19:53:24    184s] (I)       honorSingleEntryStrong : true
[12/26 19:53:24    184s] (I)       handleViaSpacingRule   : false
[12/26 19:53:24    184s] (I)       handleEolSpacingRule   : false
[12/26 19:53:24    184s] (I)       PDConstraint           : none
[12/26 19:53:24    184s] (I)       expBetterNDRHandling   : false
[12/26 19:53:24    184s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:53:24    184s] (I)       routingEffortLevel     : 3
[12/26 19:53:24    184s] (I)       effortLevel            : standard
[12/26 19:53:24    184s] [NR-eGR] minRouteLayer          : 2
[12/26 19:53:24    184s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:53:24    184s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:53:24    184s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:53:24    184s] (I)       numRowsPerGCell        : 1
[12/26 19:53:24    184s] (I)       speedUpLargeDesign     : 0
[12/26 19:53:24    184s] (I)       multiThreadingTA       : 1
[12/26 19:53:24    184s] (I)       blkAwareLayerSwitching : 1
[12/26 19:53:24    184s] (I)       optimizationMode       : false
[12/26 19:53:24    184s] (I)       routeSecondPG          : false
[12/26 19:53:24    184s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:53:24    184s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:53:24    184s] (I)       punchThroughDistance   : 500.00
[12/26 19:53:24    184s] (I)       scenicBound            : 1.15
[12/26 19:53:24    184s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:53:24    184s] (I)       source-to-sink ratio   : 0.00
[12/26 19:53:24    184s] (I)       targetCongestionRatioH : 1.00
[12/26 19:53:24    184s] (I)       targetCongestionRatioV : 1.00
[12/26 19:53:24    184s] (I)       layerCongestionRatio   : 0.70
[12/26 19:53:24    184s] (I)       m1CongestionRatio      : 0.10
[12/26 19:53:24    184s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:53:24    184s] (I)       localRouteEffort       : 1.00
[12/26 19:53:24    184s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:53:24    184s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:53:24    184s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:53:24    184s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:53:24    184s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:53:24    184s] (I)       routeVias              : 
[12/26 19:53:24    184s] (I)       readTROption           : true
[12/26 19:53:24    184s] (I)       extraSpacingFactor     : 1.00
[12/26 19:53:24    184s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:53:24    184s] (I)       routeSelectedNetsOnly  : false
[12/26 19:53:24    184s] (I)       clkNetUseMaxDemand     : false
[12/26 19:53:24    184s] (I)       extraDemandForClocks   : 0
[12/26 19:53:24    184s] (I)       steinerRemoveLayers    : false
[12/26 19:53:24    184s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:53:24    184s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:53:24    184s] (I)       similarTopologyRoutingFast : false
[12/26 19:53:24    184s] (I)       spanningTreeRefinement : false
[12/26 19:53:24    184s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:53:24    184s] (I)       starting read tracks
[12/26 19:53:24    184s] (I)       build grid graph
[12/26 19:53:24    184s] (I)       build grid graph start
[12/26 19:53:24    184s] [NR-eGR] Layer1 has no routable track
[12/26 19:53:24    184s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:53:24    184s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:53:24    184s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:53:24    184s] (I)       build grid graph end
[12/26 19:53:24    184s] (I)       numViaLayers=4
[12/26 19:53:24    184s] (I)       Reading via V2 for layer: 0 
[12/26 19:53:24    184s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:53:24    184s] (I)       Reading via VL for layer: 2 
[12/26 19:53:24    184s] (I)       end build via table
[12/26 19:53:24    184s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:53:24    184s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:53:24    184s] (I)       readDataFromPlaceDB
[12/26 19:53:24    184s] (I)       Read net information..
[12/26 19:53:24    184s] [NR-eGR] Read numTotalNets=627  numIgnoredNets=0
[12/26 19:53:24    184s] (I)       Read testcase time = 0.000 seconds
[12/26 19:53:24    184s] 
[12/26 19:53:24    184s] (I)       read default dcut vias
[12/26 19:53:24    184s] (I)       Reading via V2 for layer: 0 
[12/26 19:53:24    184s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:53:24    184s] (I)       Reading via VL for layer: 2 
[12/26 19:53:24    184s] (I)       build grid graph start
[12/26 19:53:24    184s] (I)       build grid graph end
[12/26 19:53:24    184s] (I)       Model blockage into capacity
[12/26 19:53:24    184s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:53:24    184s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:53:24    184s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:53:24    184s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:53:24    184s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:53:24    184s] (I)       Modeling time = 0.000 seconds
[12/26 19:53:24    184s] 
[12/26 19:53:24    184s] (I)       Number of ignored nets = 0
[12/26 19:53:24    184s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:53:24    184s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:53:24    184s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:53:24    184s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:53:24    184s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:53:24    184s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:53:24    184s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:53:24    184s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:53:24    184s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:53:24    184s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:53:24    184s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1227.5 MB
[12/26 19:53:24    184s] (I)       Ndr track 0 does not exist
[12/26 19:53:24    184s] (I)       Layer1  viaCost=300.00
[12/26 19:53:24    184s] (I)       Layer2  viaCost=100.00
[12/26 19:53:24    184s] (I)       Layer3  viaCost=200.00
[12/26 19:53:24    184s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:53:24    184s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:53:24    184s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:53:24    184s] (I)       Site Width          :   560  (dbu)
[12/26 19:53:24    184s] (I)       Row Height          :  5600  (dbu)
[12/26 19:53:24    184s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:53:24    184s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:53:24    184s] (I)       grid                :   199   199     4
[12/26 19:53:24    184s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:53:24    184s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:53:24    184s] (I)       Default wire width  :   230   280   280   440
[12/26 19:53:24    184s] (I)       Default wire space  :   230   280   280   460
[12/26 19:53:24    184s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:53:24    184s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:53:24    184s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:53:24    184s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:53:24    184s] (I)       Num of masks        :     1     1     1     1
[12/26 19:53:24    184s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:53:24    184s] (I)       --------------------------------------------------------
[12/26 19:53:24    184s] 
[12/26 19:53:24    184s] [NR-eGR] ============ Routing rule table ============
[12/26 19:53:24    184s] [NR-eGR] Rule id 0. Nets 627 
[12/26 19:53:24    184s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:53:24    184s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:53:24    184s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:53:24    184s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:53:24    184s] [NR-eGR] ========================================
[12/26 19:53:24    184s] [NR-eGR] 
[12/26 19:53:24    184s] (I)       After initializing earlyGlobalRoute syMemory usage = 1229.1 MB
[12/26 19:53:24    184s] (I)       Loading and dumping file time : 0.00 seconds
[12/26 19:53:24    184s] (I)       ============= Initialization =============
[12/26 19:53:24    184s] (I)       totalPins=1859  totalGlobalPin=1804 (97.04%)
[12/26 19:53:24    184s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:53:24    184s] [NR-eGR] Layer group 1: route 627 net(s) in layer range [2, 4]
[12/26 19:53:24    184s] (I)       ============  Phase 1a Route ============
[12/26 19:53:24    184s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:53:24    184s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:53:24    184s] (I)       Usage: 3878 = (1655 H, 2223 V) = (1.44% H, 1.32% V) = (9.268e+03um H, 1.245e+04um V)
[12/26 19:53:24    184s] (I)       
[12/26 19:53:24    184s] (I)       ============  Phase 1b Route ============
[12/26 19:53:24    184s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:53:24    184s] (I)       Usage: 3878 = (1655 H, 2223 V) = (1.44% H, 1.32% V) = (9.268e+03um H, 1.245e+04um V)
[12/26 19:53:24    184s] (I)       
[12/26 19:53:24    184s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.171680e+04um
[12/26 19:53:24    184s] (I)       ============  Phase 1c Route ============
[12/26 19:53:24    184s] (I)       Level2 Grid: 40 x 40
[12/26 19:53:24    184s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:53:24    184s] (I)       Usage: 3878 = (1655 H, 2223 V) = (1.44% H, 1.32% V) = (9.268e+03um H, 1.245e+04um V)
[12/26 19:53:24    184s] (I)       
[12/26 19:53:24    184s] (I)       ============  Phase 1d Route ============
[12/26 19:53:24    184s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:53:24    184s] (I)       Usage: 3878 = (1655 H, 2223 V) = (1.44% H, 1.32% V) = (9.268e+03um H, 1.245e+04um V)
[12/26 19:53:24    184s] (I)       
[12/26 19:53:24    184s] (I)       ============  Phase 1e Route ============
[12/26 19:53:24    184s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:53:24    184s] (I)       Usage: 3878 = (1655 H, 2223 V) = (1.44% H, 1.32% V) = (9.268e+03um H, 1.245e+04um V)
[12/26 19:53:24    184s] (I)       
[12/26 19:53:24    184s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.171680e+04um
[12/26 19:53:24    184s] [NR-eGR] 
[12/26 19:53:24    184s] (I)       ============  Phase 1l Route ============
[12/26 19:53:24    184s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:53:24    184s] (I)       
[12/26 19:53:24    184s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:53:24    184s] [NR-eGR]                OverCon            
[12/26 19:53:24    184s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:53:24    184s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:53:24    184s] [NR-eGR] ------------------------------------
[12/26 19:53:24    184s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:53:24    184s] [NR-eGR] Layer2       1( 0.01%)   ( 0.01%) 
[12/26 19:53:24    184s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:53:24    184s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:53:24    184s] [NR-eGR] ------------------------------------
[12/26 19:53:24    184s] [NR-eGR] Total        1( 0.00%)   ( 0.00%) 
[12/26 19:53:24    184s] [NR-eGR] 
[12/26 19:53:24    184s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/26 19:53:24    184s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:53:24    184s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:53:24    184s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:53:24    184s] (I)       ============= track Assignment ============
[12/26 19:53:24    184s] (I)       extract Global 3D Wires
[12/26 19:53:24    184s] (I)       Extract Global WL : time=0.00
[12/26 19:53:24    184s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:53:24    184s] (I)       Initialization real time=0.00 seconds
[12/26 19:53:24    184s] (I)       Run Multi-thread track assignment
[12/26 19:53:24    184s] (I)       merging nets...
[12/26 19:53:24    184s] (I)       merging nets done
[12/26 19:53:24    184s] (I)       Kernel real time=0.01 seconds
[12/26 19:53:24    184s] (I)       End Greedy Track Assignment
[12/26 19:53:24    184s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:53:24    184s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1790
[12/26 19:53:24    184s] [NR-eGR] Layer2(M2)(V) length: 1.272539e+04um, number of vias: 2521
[12/26 19:53:24    184s] [NR-eGR] Layer3(M3)(H) length: 9.504505e+03um, number of vias: 16
[12/26 19:53:24    184s] [NR-eGR] Layer4(TOP_M)(V) length: 1.960000e+01um, number of vias: 0
[12/26 19:53:24    184s] [NR-eGR] Total length: 2.224949e+04um, number of vias: 4327
[12/26 19:53:24    184s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:53:24    184s] [NR-eGR] Total clock nets wire length: 1.201150e+03um 
[12/26 19:53:24    184s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:53:24    184s] [NR-eGR] End Peak syMemory usage = 1215.0 MB
[12/26 19:53:24    184s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/26 19:53:24    184s] Extraction called for design 'uart_top' of instances=589 and nets=633 using extraction engine 'preRoute' .
[12/26 19:53:24    184s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 19:53:24    184s] Type 'man IMPEXT-3530' for more detail.
[12/26 19:53:24    184s] PreRoute RC Extraction called for design uart_top.
[12/26 19:53:24    184s] RC Extraction called in multi-corner(1) mode.
[12/26 19:53:24    184s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 19:53:24    184s] Type 'man IMPEXT-6197' for more detail.
[12/26 19:53:24    184s] RCMode: PreRoute
[12/26 19:53:24    184s]       RC Corner Indexes            0   
[12/26 19:53:24    184s] Capacitance Scaling Factor   : 1.00000 
[12/26 19:53:24    184s] Resistance Scaling Factor    : 1.00000 
[12/26 19:53:24    184s] Clock Cap. Scaling Factor    : 1.00000 
[12/26 19:53:24    184s] Clock Res. Scaling Factor    : 1.00000 
[12/26 19:53:24    184s] Shrink Factor                : 1.00000
[12/26 19:53:24    184s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/26 19:53:24    184s] Updating RC grid for preRoute extraction ...
[12/26 19:53:24    184s] Initializing multi-corner resistance tables ...
[12/26 19:53:24    184s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1214.973M)
[12/26 19:53:24    184s] Compute RC Scale Done ...
[12/26 19:53:24    184s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:24    184s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:53:24    184s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:24    184s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:53:24    184s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:24    184s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:53:24    184s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:53:24    184s] #################################################################################
[12/26 19:53:24    184s] # Design Stage: PreRoute
[12/26 19:53:24    184s] # Design Name: uart_top
[12/26 19:53:24    184s] # Design Mode: 90nm
[12/26 19:53:24    184s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:53:24    184s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:53:24    184s] # Signoff Settings: SI Off 
[12/26 19:53:24    184s] #################################################################################
[12/26 19:53:24    184s] AAE_INFO: 1 threads acquired from CTE.
[12/26 19:53:24    184s] Calculate delays in BcWc mode...
[12/26 19:53:24    184s] Topological Sorting (REAL = 0:00:00.0, MEM = 1268.2M, InitMEM = 1268.2M)
[12/26 19:53:24    184s] Start delay calculation (fullDC) (1 T). (MEM=1268.21)
[12/26 19:53:24    184s] End AAE Lib Interpolated Model. (MEM=1284.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:53:24    184s] Total number of fetched objects 787
[12/26 19:53:24    184s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:53:24    184s] End delay calculation. (MEM=1284.34 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:53:24    184s] End delay calculation (fullDC). (MEM=1284.34 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:53:24    184s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1284.3M) ***
[12/26 19:53:24    184s] Begin: GigaOpt postEco DRV Optimization
[12/26 19:53:24    184s] Info: 23 io nets excluded
[12/26 19:53:24    184s] Info: 1 clock net  excluded from IPO operation.
[12/26 19:53:24    184s] PhyDesignGrid: maxLocalDensity 0.98
[12/26 19:53:24    184s] ### Creating PhyDesignMc. totSessionCpu=0:03:05 mem=1284.3M
[12/26 19:53:24    184s] Core basic site is CoreSite
[12/26 19:53:24    184s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:53:24    184s] Mark StBox On SiteArr starts
[12/26 19:53:24    184s] Mark StBox On SiteArr ends
[12/26 19:53:24    184s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1284.3MB).
[12/26 19:53:24    184s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:05 mem=1284.3M
[12/26 19:53:24    184s] 
[12/26 19:53:24    184s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/26 19:53:24    184s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=1284.3M
[12/26 19:53:24    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=1284.3M
[12/26 19:53:24    185s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:53:24    185s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/26 19:53:24    185s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:53:24    185s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/26 19:53:24    185s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:53:24    185s] Info: violation cost 0.702927 (cap = 0.008052, tran = 0.694875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:53:24    185s] |    24|    35|   -37.11|    23|    34|    -3.19|    22|    33|     0|     0|     0.03|     0.00|       0|       0|       0|   5.34|          |         |
[12/26 19:53:24    185s] Info: violation cost 0.578000 (cap = 0.000000, tran = 0.578000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:53:24    185s] |    23|    34|   -37.11|    22|    33|    -3.19|    22|    33|     0|     0|     0.03|     0.00|       2|       0|       0|   5.35| 0:00:00.0|  1365.5M|
[12/26 19:53:24    185s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:53:24    185s] |    22|    33|   -37.11|    22|    33|    -3.19|    22|    33|     0|     0|     0.03|     0.00|       0|       0|       1|   5.36| 0:00:00.0|  1367.5M|
[12/26 19:53:24    185s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:53:24    185s] |    22|    33|   -37.11|    22|    33|    -3.19|    22|    33|     0|     0|     0.03|     0.00|       0|       0|       0|   5.36| 0:00:00.0|  1367.5M|
[12/26 19:53:24    185s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] ###############################################################################
[12/26 19:53:24    185s] #
[12/26 19:53:24    185s] #  Large fanout net report:  
[12/26 19:53:24    185s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/26 19:53:24    185s] #     - current density: 5.36
[12/26 19:53:24    185s] #
[12/26 19:53:24    185s] #  List of high fanout nets:
[12/26 19:53:24    185s] #
[12/26 19:53:24    185s] ###############################################################################
[12/26 19:53:24    185s] **** Begin NDR-Layer Usage Statistics ****
[12/26 19:53:24    185s] 0 Ndr or Layer constraints added by optimization 
[12/26 19:53:24    185s] **** End NDR-Layer Usage Statistics ****
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] =======================================================================
[12/26 19:53:24    185s]                 Reasons for remaining drv violations
[12/26 19:53:24    185s] =======================================================================
[12/26 19:53:24    185s] *info: Total 22 net(s) have violations which can't be fixed by DRV optimization.
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] MultiBuffering failure reasons
[12/26 19:53:24    185s] ------------------------------------------------
[12/26 19:53:24    185s] *info:    22 net(s): Could not be fixed because it is multi driver net.
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] SingleBuffering failure reasons
[12/26 19:53:24    185s] ------------------------------------------------
[12/26 19:53:24    185s] *info:    22 net(s): Could not be fixed because it is multi driver net.
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] Resizing failure reasons
[12/26 19:53:24    185s] ------------------------------------------------
[12/26 19:53:24    185s] *info:    11 net(s): Could not be fixed because instance couldn't be resized.
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1367.5M) ***
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] *** Starting refinePlace (0:03:05 mem=1383.5M) ***
[12/26 19:53:24    185s] Total net bbox length = 1.852e+04 (7.684e+03 1.083e+04) (ext = 5.169e+03)
[12/26 19:53:24    185s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:53:24    185s] Starting refinePlace ...
[12/26 19:53:24    185s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:53:24    185s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1383.5MB) @(0:03:05 - 0:03:05).
[12/26 19:53:24    185s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:53:24    185s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1383.5MB
[12/26 19:53:24    185s] Statistics of distance of Instance movement in refine placement:
[12/26 19:53:24    185s]   maximum (X+Y) =         0.00 um
[12/26 19:53:24    185s]   mean    (X+Y) =         0.00 um
[12/26 19:53:24    185s] Summary Report:
[12/26 19:53:24    185s] Instances move: 0 (out of 499 movable)
[12/26 19:53:24    185s] Instances flipped: 0
[12/26 19:53:24    185s] Mean displacement: 0.00 um
[12/26 19:53:24    185s] Max displacement: 0.00 um 
[12/26 19:53:24    185s] Total instances moved : 0
[12/26 19:53:24    185s] Total net bbox length = 1.852e+04 (7.684e+03 1.083e+04) (ext = 5.169e+03)
[12/26 19:53:24    185s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1383.5MB
[12/26 19:53:24    185s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1383.5MB) @(0:03:05 - 0:03:05).
[12/26 19:53:24    185s] *** Finished refinePlace (0:03:05 mem=1383.5M) ***
[12/26 19:53:24    185s] *** maximum move = 0.00 um ***
[12/26 19:53:24    185s] *** Finished re-routing un-routed nets (1383.5M) ***
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1383.5M) ***
[12/26 19:53:24    185s] End: GigaOpt postEco DRV Optimization
[12/26 19:53:24    185s] **INFO: Flow update: Design timing is met.
[12/26 19:53:24    185s] **INFO: Flow update: Design timing is met.
[12/26 19:53:24    185s] **INFO: Flow update: Design timing is met.
[12/26 19:53:24    185s] *** Steiner Routed Nets: 0.636%; Threshold: 100; Threshold for Hold: 100
[12/26 19:53:24    185s] Start to check current routing status for nets...
[12/26 19:53:24    185s] All nets are already routed correctly.
[12/26 19:53:24    185s] End to check current routing status for nets (mem=1348.4M)
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] Active setup views:
[12/26 19:53:24    185s]  my_analysis_view_setup
[12/26 19:53:24    185s]   Dominating endpoints: 0
[12/26 19:53:24    185s]   Dominating TNS: -0.000
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] Extraction called for design 'uart_top' of instances=591 and nets=635 using extraction engine 'preRoute' .
[12/26 19:53:24    185s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 19:53:24    185s] Type 'man IMPEXT-3530' for more detail.
[12/26 19:53:24    185s] PreRoute RC Extraction called for design uart_top.
[12/26 19:53:24    185s] RC Extraction called in multi-corner(1) mode.
[12/26 19:53:24    185s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 19:53:24    185s] Type 'man IMPEXT-6197' for more detail.
[12/26 19:53:24    185s] RCMode: PreRoute
[12/26 19:53:24    185s]       RC Corner Indexes            0   
[12/26 19:53:24    185s] Capacitance Scaling Factor   : 1.00000 
[12/26 19:53:24    185s] Resistance Scaling Factor    : 1.00000 
[12/26 19:53:24    185s] Clock Cap. Scaling Factor    : 1.00000 
[12/26 19:53:24    185s] Clock Res. Scaling Factor    : 1.00000 
[12/26 19:53:24    185s] Shrink Factor                : 1.00000
[12/26 19:53:24    185s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/26 19:53:24    185s] Initializing multi-corner resistance tables ...
[12/26 19:53:24    185s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1334.246M)
[12/26 19:53:24    185s] Skewing Data Summary (End_of_FINAL)
[12/26 19:53:24    185s] --------------------------------------------------
[12/26 19:53:24    185s]  Total skewed count:0
[12/26 19:53:24    185s] --------------------------------------------------
[12/26 19:53:24    185s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/26 19:53:24    185s] [PSP]     Started earlyGlobalRoute kernel
[12/26 19:53:24    185s] [PSP]     Initial Peak syMemory usage = 1334.2 MB
[12/26 19:53:24    185s] (I)       Reading DB...
[12/26 19:53:24    185s] (I)       before initializing RouteDB syMemory usage = 1334.2 MB
[12/26 19:53:24    185s] (I)       congestionReportName   : 
[12/26 19:53:24    185s] (I)       layerRangeFor2DCongestion : 
[12/26 19:53:24    185s] (I)       buildTerm2TermWires    : 0
[12/26 19:53:24    185s] (I)       doTrackAssignment      : 1
[12/26 19:53:24    185s] (I)       dumpBookshelfFiles     : 0
[12/26 19:53:24    185s] (I)       numThreads             : 1
[12/26 19:53:24    185s] (I)       bufferingAwareRouting  : false
[12/26 19:53:24    185s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:53:24    185s] (I)       honorPin               : false
[12/26 19:53:24    185s] (I)       honorPinGuide          : true
[12/26 19:53:24    185s] (I)       honorPartition         : false
[12/26 19:53:24    185s] (I)       allowPartitionCrossover: false
[12/26 19:53:24    185s] (I)       honorSingleEntry       : true
[12/26 19:53:24    185s] (I)       honorSingleEntryStrong : true
[12/26 19:53:24    185s] (I)       handleViaSpacingRule   : false
[12/26 19:53:24    185s] (I)       handleEolSpacingRule   : false
[12/26 19:53:24    185s] (I)       PDConstraint           : none
[12/26 19:53:24    185s] (I)       expBetterNDRHandling   : false
[12/26 19:53:24    185s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:53:24    185s] (I)       routingEffortLevel     : 3
[12/26 19:53:24    185s] (I)       effortLevel            : standard
[12/26 19:53:24    185s] [NR-eGR] minRouteLayer          : 2
[12/26 19:53:24    185s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:53:24    185s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:53:24    185s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:53:24    185s] (I)       numRowsPerGCell        : 1
[12/26 19:53:24    185s] (I)       speedUpLargeDesign     : 0
[12/26 19:53:24    185s] (I)       multiThreadingTA       : 1
[12/26 19:53:24    185s] (I)       blkAwareLayerSwitching : 1
[12/26 19:53:24    185s] (I)       optimizationMode       : false
[12/26 19:53:24    185s] (I)       routeSecondPG          : false
[12/26 19:53:24    185s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:53:24    185s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:53:24    185s] (I)       punchThroughDistance   : 500.00
[12/26 19:53:24    185s] (I)       scenicBound            : 1.15
[12/26 19:53:24    185s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:53:24    185s] (I)       source-to-sink ratio   : 0.00
[12/26 19:53:24    185s] (I)       targetCongestionRatioH : 1.00
[12/26 19:53:24    185s] (I)       targetCongestionRatioV : 1.00
[12/26 19:53:24    185s] (I)       layerCongestionRatio   : 0.70
[12/26 19:53:24    185s] (I)       m1CongestionRatio      : 0.10
[12/26 19:53:24    185s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:53:24    185s] (I)       localRouteEffort       : 1.00
[12/26 19:53:24    185s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:53:24    185s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:53:24    185s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:53:24    185s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:53:24    185s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:53:24    185s] (I)       routeVias              : 
[12/26 19:53:24    185s] (I)       readTROption           : true
[12/26 19:53:24    185s] (I)       extraSpacingFactor     : 1.00
[12/26 19:53:24    185s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:53:24    185s] (I)       routeSelectedNetsOnly  : false
[12/26 19:53:24    185s] (I)       clkNetUseMaxDemand     : false
[12/26 19:53:24    185s] (I)       extraDemandForClocks   : 0
[12/26 19:53:24    185s] (I)       steinerRemoveLayers    : false
[12/26 19:53:24    185s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:53:24    185s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:53:24    185s] (I)       similarTopologyRoutingFast : false
[12/26 19:53:24    185s] (I)       spanningTreeRefinement : false
[12/26 19:53:24    185s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:53:24    185s] (I)       starting read tracks
[12/26 19:53:24    185s] (I)       build grid graph
[12/26 19:53:24    185s] (I)       build grid graph start
[12/26 19:53:24    185s] [NR-eGR] Layer1 has no routable track
[12/26 19:53:24    185s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:53:24    185s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:53:24    185s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:53:24    185s] (I)       build grid graph end
[12/26 19:53:24    185s] (I)       numViaLayers=4
[12/26 19:53:24    185s] (I)       Reading via V2 for layer: 0 
[12/26 19:53:24    185s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:53:24    185s] (I)       Reading via VL for layer: 2 
[12/26 19:53:24    185s] (I)       end build via table
[12/26 19:53:24    185s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:53:24    185s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:53:24    185s] (I)       readDataFromPlaceDB
[12/26 19:53:24    185s] (I)       Read net information..
[12/26 19:53:24    185s] [NR-eGR] Read numTotalNets=629  numIgnoredNets=0
[12/26 19:53:24    185s] (I)       Read testcase time = 0.000 seconds
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] (I)       read default dcut vias
[12/26 19:53:24    185s] (I)       Reading via V2 for layer: 0 
[12/26 19:53:24    185s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:53:24    185s] (I)       Reading via VL for layer: 2 
[12/26 19:53:24    185s] (I)       build grid graph start
[12/26 19:53:24    185s] (I)       build grid graph end
[12/26 19:53:24    185s] (I)       Model blockage into capacity
[12/26 19:53:24    185s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:53:24    185s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:53:24    185s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:53:24    185s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:53:24    185s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:53:24    185s] (I)       Modeling time = 0.010 seconds
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] (I)       Number of ignored nets = 0
[12/26 19:53:24    185s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:53:24    185s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:53:24    185s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:53:24    185s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:53:24    185s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:53:24    185s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:53:24    185s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:53:24    185s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:53:24    185s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:53:24    185s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:53:24    185s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1334.2 MB
[12/26 19:53:24    185s] (I)       Ndr track 0 does not exist
[12/26 19:53:24    185s] (I)       Layer1  viaCost=300.00
[12/26 19:53:24    185s] (I)       Layer2  viaCost=100.00
[12/26 19:53:24    185s] (I)       Layer3  viaCost=200.00
[12/26 19:53:24    185s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:53:24    185s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:53:24    185s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:53:24    185s] (I)       Site Width          :   560  (dbu)
[12/26 19:53:24    185s] (I)       Row Height          :  5600  (dbu)
[12/26 19:53:24    185s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:53:24    185s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:53:24    185s] (I)       grid                :   199   199     4
[12/26 19:53:24    185s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:53:24    185s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:53:24    185s] (I)       Default wire width  :   230   280   280   440
[12/26 19:53:24    185s] (I)       Default wire space  :   230   280   280   460
[12/26 19:53:24    185s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:53:24    185s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:53:24    185s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:53:24    185s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:53:24    185s] (I)       Num of masks        :     1     1     1     1
[12/26 19:53:24    185s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:53:24    185s] (I)       --------------------------------------------------------
[12/26 19:53:24    185s] 
[12/26 19:53:24    185s] [NR-eGR] ============ Routing rule table ============
[12/26 19:53:24    185s] [NR-eGR] Rule id 0. Nets 629 
[12/26 19:53:24    185s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:53:24    185s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:53:24    185s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:53:24    185s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:53:24    185s] [NR-eGR] ========================================
[12/26 19:53:24    185s] [NR-eGR] 
[12/26 19:53:24    185s] (I)       After initializing earlyGlobalRoute syMemory usage = 1334.2 MB
[12/26 19:53:24    185s] (I)       Loading and dumping file time : 0.01 seconds
[12/26 19:53:24    185s] (I)       ============= Initialization =============
[12/26 19:53:24    185s] (I)       totalPins=1863  totalGlobalPin=1808 (97.05%)
[12/26 19:53:24    185s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:53:24    185s] [NR-eGR] Layer group 1: route 629 net(s) in layer range [2, 4]
[12/26 19:53:24    185s] (I)       ============  Phase 1a Route ============
[12/26 19:53:24    185s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:53:24    185s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/26 19:53:24    185s] (I)       Usage: 3882 = (1662 H, 2220 V) = (1.45% H, 1.32% V) = (9.307e+03um H, 1.243e+04um V)
[12/26 19:53:24    185s] (I)       
[12/26 19:53:24    185s] (I)       ============  Phase 1b Route ============
[12/26 19:53:24    185s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:53:24    185s] (I)       Usage: 3882 = (1662 H, 2220 V) = (1.45% H, 1.32% V) = (9.307e+03um H, 1.243e+04um V)
[12/26 19:53:24    185s] (I)       
[12/26 19:53:24    185s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.173920e+04um
[12/26 19:53:24    185s] (I)       ============  Phase 1c Route ============
[12/26 19:53:24    185s] (I)       Level2 Grid: 40 x 40
[12/26 19:53:24    185s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:53:24    185s] (I)       Usage: 3882 = (1662 H, 2220 V) = (1.45% H, 1.32% V) = (9.307e+03um H, 1.243e+04um V)
[12/26 19:53:24    185s] (I)       
[12/26 19:53:24    185s] (I)       ============  Phase 1d Route ============
[12/26 19:53:24    185s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:53:24    185s] (I)       Usage: 3882 = (1662 H, 2220 V) = (1.45% H, 1.32% V) = (9.307e+03um H, 1.243e+04um V)
[12/26 19:53:24    185s] (I)       
[12/26 19:53:24    185s] (I)       ============  Phase 1e Route ============
[12/26 19:53:24    185s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:53:24    185s] (I)       Usage: 3882 = (1662 H, 2220 V) = (1.45% H, 1.32% V) = (9.307e+03um H, 1.243e+04um V)
[12/26 19:53:24    185s] (I)       
[12/26 19:53:24    185s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.173920e+04um
[12/26 19:53:24    185s] [NR-eGR] 
[12/26 19:53:24    185s] (I)       ============  Phase 1l Route ============
[12/26 19:53:24    185s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:53:24    185s] (I)       
[12/26 19:53:24    185s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:53:24    185s] [NR-eGR]                OverCon            
[12/26 19:53:24    185s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:53:24    185s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:53:24    185s] [NR-eGR] ------------------------------------
[12/26 19:53:24    185s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:53:24    185s] [NR-eGR] Layer2       1( 0.01%)   ( 0.01%) 
[12/26 19:53:24    185s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:53:24    185s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:53:24    185s] [NR-eGR] ------------------------------------
[12/26 19:53:24    185s] [NR-eGR] Total        1( 0.00%)   ( 0.00%) 
[12/26 19:53:24    185s] [NR-eGR] 
[12/26 19:53:24    185s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/26 19:53:24    185s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:53:24    185s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:53:24    185s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:53:24    185s] [NR-eGR] End Peak syMemory usage = 1334.2 MB
[12/26 19:53:24    185s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/26 19:53:24    185s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:24    185s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:53:24    185s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:24    185s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:53:24    185s] [hotspot] +------------+---------------+---------------+
[12/26 19:53:24    185s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:53:24    185s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:53:24    185s] #################################################################################
[12/26 19:53:24    185s] # Design Stage: PreRoute
[12/26 19:53:24    185s] # Design Name: uart_top
[12/26 19:53:24    185s] # Design Mode: 90nm
[12/26 19:53:24    185s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:53:24    185s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:53:24    185s] # Signoff Settings: SI Off 
[12/26 19:53:24    185s] #################################################################################
[12/26 19:53:24    185s] AAE_INFO: 1 threads acquired from CTE.
[12/26 19:53:24    185s] Calculate delays in BcWc mode...
[12/26 19:53:24    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 1330.2M, InitMEM = 1330.2M)
[12/26 19:53:24    185s] Start delay calculation (fullDC) (1 T). (MEM=1330.25)
[12/26 19:53:24    185s] End AAE Lib Interpolated Model. (MEM=1346.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:53:25    185s] Total number of fetched objects 789
[12/26 19:53:25    185s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:53:25    185s] End delay calculation. (MEM=1346.38 CPU=0:00:00.1 REAL=0:00:01.0)
[12/26 19:53:25    185s] End delay calculation (fullDC). (MEM=1346.38 CPU=0:00:00.1 REAL=0:00:01.0)
[12/26 19:53:25    185s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1346.4M) ***
[12/26 19:53:25    185s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:03:05 mem=1346.4M)
[12/26 19:53:25    185s] Reported timing to dir ./timingReports
[12/26 19:53:25    185s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 995.5M, totSessionCpu=0:03:05 **
[12/26 19:53:25    185s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.027  |  0.027  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   66    |   66    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.356%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 997.0M, totSessionCpu=0:03:06 **
[12/26 19:53:25    185s] Deleting Cell Server ...
[12/26 19:53:25    185s] Deleting Lib Analyzer.
[12/26 19:53:25    185s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/26 19:53:25    185s] Type 'man IMPOPT-3195' for more detail.
[12/26 19:53:25    185s] *** Finished optDesign ***
[12/26 19:53:25    185s] 
[12/26 19:53:25    185s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.9 real=0:00:12.9)
[12/26 19:53:25    185s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[12/26 19:53:25    185s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[12/26 19:53:25    185s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[12/26 19:53:25    185s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[12/26 19:53:25    185s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[12/26 19:53:25    185s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[12/26 19:53:25    185s] Info: pop threads available for lower-level modules during optimization.
[12/26 19:57:12    209s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/26 19:59:13    223s] <CMD> optDesign -postCTS
[12/26 19:59:13    223s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/26 19:59:13    223s] Core basic site is CoreSite
[12/26 19:59:13    223s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:59:13    223s] Mark StBox On SiteArr starts
[12/26 19:59:13    223s] Mark StBox On SiteArr ends
[12/26 19:59:13    223s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 19:59:13    223s] Summary for sequential cells identification: 
[12/26 19:59:13    223s]   Identified SBFF number: 114
[12/26 19:59:13    223s]   Identified MBFF number: 0
[12/26 19:59:13    223s]   Identified SB Latch number: 0
[12/26 19:59:13    223s]   Identified MB Latch number: 0
[12/26 19:59:13    223s]   Not identified SBFF number: 6
[12/26 19:59:13    223s]   Not identified MBFF number: 0
[12/26 19:59:13    223s]   Not identified SB Latch number: 0
[12/26 19:59:13    223s]   Not identified MB Latch number: 0
[12/26 19:59:13    223s]   Number of sequential cells which are not FFs: 83
[12/26 19:59:13    223s] Creating Cell Server, finished. 
[12/26 19:59:13    223s] 
[12/26 19:59:13    223s] #spOpts: mergeVia=F 
[12/26 19:59:13    223s] GigaOpt running with 1 threads.
[12/26 19:59:13    223s] Info: 1 threads available for lower-level modules during optimization.
[12/26 19:59:13    223s] #spOpts: mergeVia=F 
[12/26 19:59:13    223s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1227.9MB).
[12/26 19:59:13    223s] 
[12/26 19:59:13    223s] Creating Lib Analyzer ...
[12/26 19:59:13    223s]  Visiting view : my_analysis_view_setup
[12/26 19:59:13    223s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/26 19:59:13    223s]  Visiting view : my_analysis_view_hold
[12/26 19:59:13    223s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/26 19:59:13    223s]  Setting StdDelay to 50.60
[12/26 19:59:13    223s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 19:59:13    223s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/26 19:59:13    223s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 19:59:13    223s] 
[12/26 19:59:13    223s] Creating Lib Analyzer, finished. 
[12/26 19:59:13    223s] Effort level <high> specified for reg2reg path_group
[12/26 19:59:13    223s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 960.5M, totSessionCpu=0:03:44 **
[12/26 19:59:13    223s] *** optDesign -postCTS ***
[12/26 19:59:13    223s] DRC Margin: user margin 0.0; extra margin 0.2
[12/26 19:59:13    223s] Hold Target Slack: user slack 0
[12/26 19:59:13    223s] Setup Target Slack: user slack 0; extra slack 0.1
[12/26 19:59:13    223s] setUsefulSkewMode -ecoRoute false
[12/26 19:59:13    223s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/26 19:59:13    223s] Type 'man IMPOPT-3195' for more detail.
[12/26 19:59:13    223s] Deleting Cell Server ...
[12/26 19:59:13    223s] Deleting Lib Analyzer.
[12/26 19:59:13    223s] Multi-VT timing optimization disabled based on library information.
[12/26 19:59:13    223s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 19:59:13    223s] Summary for sequential cells identification: 
[12/26 19:59:13    223s]   Identified SBFF number: 114
[12/26 19:59:13    223s]   Identified MBFF number: 0
[12/26 19:59:13    223s]   Identified SB Latch number: 0
[12/26 19:59:13    223s]   Identified MB Latch number: 0
[12/26 19:59:13    223s]   Not identified SBFF number: 6
[12/26 19:59:13    223s]   Not identified MBFF number: 0
[12/26 19:59:13    223s]   Not identified SB Latch number: 0
[12/26 19:59:13    223s]   Not identified MB Latch number: 0
[12/26 19:59:13    223s]   Number of sequential cells which are not FFs: 83
[12/26 19:59:13    223s] Creating Cell Server, finished. 
[12/26 19:59:13    223s] 
[12/26 19:59:13    223s]  Visiting view : my_analysis_view_setup
[12/26 19:59:13    223s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/26 19:59:13    223s]  Visiting view : my_analysis_view_hold
[12/26 19:59:13    223s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/26 19:59:13    223s]  Setting StdDelay to 50.60
[12/26 19:59:13    223s] Deleting Cell Server ...
[12/26 19:59:13    223s] Start to check current routing status for nets...
[12/26 19:59:13    223s] All nets are already routed correctly.
[12/26 19:59:13    223s] End to check current routing status for nets (mem=1181.0M)
[12/26 19:59:13    223s] #################################################################################
[12/26 19:59:13    223s] # Design Stage: PreRoute
[12/26 19:59:13    223s] # Design Name: uart_top
[12/26 19:59:13    223s] # Design Mode: 90nm
[12/26 19:59:13    223s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:59:13    223s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:59:13    223s] # Signoff Settings: SI Off 
[12/26 19:59:13    223s] #################################################################################
[12/26 19:59:13    223s] AAE_INFO: 1 threads acquired from CTE.
[12/26 19:59:13    223s] Calculate delays in BcWc mode...
[12/26 19:59:13    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 1179.0M, InitMEM = 1179.0M)
[12/26 19:59:13    223s] Start delay calculation (fullDC) (1 T). (MEM=1178.96)
[12/26 19:59:13    223s] End AAE Lib Interpolated Model. (MEM=1195.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:59:14    223s] Total number of fetched objects 789
[12/26 19:59:14    223s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:59:14    223s] End delay calculation. (MEM=1261.87 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:59:14    223s] End delay calculation (fullDC). (MEM=1261.87 CPU=0:00:00.1 REAL=0:00:01.0)
[12/26 19:59:14    223s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1261.9M) ***
[12/26 19:59:14    224s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:44 mem=1261.9M)
[12/26 19:59:14    224s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.027  |  0.027  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   66    |   66    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.356%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 952.5M, totSessionCpu=0:03:44 **
[12/26 19:59:14    224s] ** INFO : this run is activating low effort ccoptDesign flow
[12/26 19:59:14    224s] PhyDesignGrid: maxLocalDensity 0.98
[12/26 19:59:14    224s] ### Creating PhyDesignMc. totSessionCpu=0:03:44 mem=1187.1M
[12/26 19:59:14    224s] #spOpts: mergeVia=F 
[12/26 19:59:14    224s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1187.1MB).
[12/26 19:59:14    224s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:44 mem=1187.1M
[12/26 19:59:14    224s] *** Starting optimizing excluded clock nets MEM= 1187.1M) ***
[12/26 19:59:14    224s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1187.1M) ***
[12/26 19:59:14    224s] *** Starting optimizing excluded clock nets MEM= 1187.1M) ***
[12/26 19:59:14    224s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1187.1M) ***
[12/26 19:59:14    224s] *** Timing NOT met, worst failing slack is 0.027
[12/26 19:59:14    224s] *** Check timing (0:00:00.0)
[12/26 19:59:14    224s] **INFO: Flow update: Design timing is met.
[12/26 19:59:14    224s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 19:59:14    224s] Summary for sequential cells identification: 
[12/26 19:59:14    224s]   Identified SBFF number: 114
[12/26 19:59:14    224s]   Identified MBFF number: 0
[12/26 19:59:14    224s]   Identified SB Latch number: 0
[12/26 19:59:14    224s]   Identified MB Latch number: 0
[12/26 19:59:14    224s]   Not identified SBFF number: 6
[12/26 19:59:14    224s]   Not identified MBFF number: 0
[12/26 19:59:14    224s]   Not identified SB Latch number: 0
[12/26 19:59:14    224s]   Not identified MB Latch number: 0
[12/26 19:59:14    224s]   Number of sequential cells which are not FFs: 83
[12/26 19:59:14    224s] Creating Cell Server, finished. 
[12/26 19:59:14    224s] 
[12/26 19:59:14    224s]  Visiting view : my_analysis_view_setup
[12/26 19:59:14    224s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/26 19:59:14    224s]  Visiting view : my_analysis_view_hold
[12/26 19:59:14    224s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/26 19:59:14    224s]  Setting StdDelay to 50.60
[12/26 19:59:14    224s] **INFO: Flow update: Design timing is met.
[12/26 19:59:14    224s] **INFO: Flow update: Design timing is met.
[12/26 19:59:14    224s] Info: 23 io nets excluded
[12/26 19:59:14    224s] Info: 1 clock net  excluded from IPO operation.
[12/26 19:59:14    224s] ### Creating LA Mngr. totSessionCpu=0:03:44 mem=1187.1M
[12/26 19:59:14    224s] ### Creating LA Mngr, finished. totSessionCpu=0:03:45 mem=1193.1M
[12/26 19:59:14    224s] PhyDesignGrid: maxLocalDensity 0.98
[12/26 19:59:14    224s] ### Creating PhyDesignMc. totSessionCpu=0:03:45 mem=1326.6M
[12/26 19:59:14    224s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1326.6MB).
[12/26 19:59:14    224s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:45 mem=1326.6M
[12/26 19:59:14    224s] Begin: Area Reclaim Optimization
[12/26 19:59:14    224s] 
[12/26 19:59:14    224s] Creating Lib Analyzer ...
[12/26 19:59:14    224s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 19:59:14    224s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/26 19:59:14    224s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 19:59:14    224s] 
[12/26 19:59:15    225s] Creating Lib Analyzer, finished. 
[12/26 19:59:15    225s] ### Creating LA Mngr. totSessionCpu=0:03:45 mem=1350.6M
[12/26 19:59:15    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:45 mem=1350.6M
[12/26 19:59:15    225s] 
[12/26 19:59:15    225s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/26 19:59:15    225s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=1416.3M
[12/26 19:59:15    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=1416.3M
[12/26 19:59:15    225s] Usable buffer cells for single buffer setup transform:
[12/26 19:59:15    225s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[12/26 19:59:15    225s] Number of usable buffer cells above: 13
[12/26 19:59:15    225s] Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 5.36
[12/26 19:59:15    225s] +----------+---------+--------+--------+------------+--------+
[12/26 19:59:15    225s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/26 19:59:15    225s] +----------+---------+--------+--------+------------+--------+
[12/26 19:59:15    225s] |     5.36%|        -|   0.027|   0.000|   0:00:00.0| 1416.3M|
[12/26 19:59:15    225s] |     5.36%|        0|   0.027|   0.000|   0:00:00.0| 1416.3M|
[12/26 19:59:15    225s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[12/26 19:59:15    225s] |     5.36%|        0|   0.027|   0.000|   0:00:00.0| 1416.3M|
[12/26 19:59:15    225s] |     5.35%|        1|   0.027|   0.000|   0:00:00.0| 1416.3M|
[12/26 19:59:15    225s] |     5.35%|        1|   0.027|   0.000|   0:00:00.0| 1416.3M|
[12/26 19:59:15    225s] |     5.35%|        0|   0.027|   0.000|   0:00:00.0| 1416.3M|
[12/26 19:59:15    225s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[12/26 19:59:15    225s] |     5.35%|        0|   0.027|   0.000|   0:00:00.0| 1416.3M|
[12/26 19:59:15    225s] +----------+---------+--------+--------+------------+--------+
[12/26 19:59:15    225s] Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 5.35
[12/26 19:59:15    225s] 
[12/26 19:59:15    225s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 0 **
[12/26 19:59:15    225s] --------------------------------------------------------------
[12/26 19:59:15    225s] |                                   | Total     | Sequential |
[12/26 19:59:15    225s] --------------------------------------------------------------
[12/26 19:59:15    225s] | Num insts resized                 |       0  |       0    |
[12/26 19:59:15    225s] | Num insts undone                  |       0  |       0    |
[12/26 19:59:15    225s] | Num insts Downsized               |       0  |       0    |
[12/26 19:59:15    225s] | Num insts Samesized               |       0  |       0    |
[12/26 19:59:15    225s] | Num insts Upsized                 |       0  |       0    |
[12/26 19:59:15    225s] | Num multiple commits+uncommits    |       0  |       -    |
[12/26 19:59:15    225s] --------------------------------------------------------------
[12/26 19:59:15    225s] **** Begin NDR-Layer Usage Statistics ****
[12/26 19:59:15    225s] 0 Ndr or Layer constraints added by optimization 
[12/26 19:59:15    225s] **** End NDR-Layer Usage Statistics ****
[12/26 19:59:15    225s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[12/26 19:59:15    225s] *** Starting refinePlace (0:03:46 mem=1416.3M) ***
[12/26 19:59:15    225s] Total net bbox length = 1.851e+04 (7.673e+03 1.083e+04) (ext = 5.169e+03)
[12/26 19:59:15    225s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:59:15    225s] Starting refinePlace ...
[12/26 19:59:15    225s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:59:15    225s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1416.3MB) @(0:03:46 - 0:03:46).
[12/26 19:59:15    225s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 19:59:15    225s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1416.3MB
[12/26 19:59:15    225s] Statistics of distance of Instance movement in refine placement:
[12/26 19:59:15    225s]   maximum (X+Y) =         0.00 um
[12/26 19:59:15    225s]   mean    (X+Y) =         0.00 um
[12/26 19:59:15    225s] Summary Report:
[12/26 19:59:15    225s] Instances move: 0 (out of 497 movable)
[12/26 19:59:15    225s] Instances flipped: 0
[12/26 19:59:15    225s] Mean displacement: 0.00 um
[12/26 19:59:15    225s] Max displacement: 0.00 um 
[12/26 19:59:15    225s] Total instances moved : 0
[12/26 19:59:15    225s] Total net bbox length = 1.851e+04 (7.673e+03 1.083e+04) (ext = 5.169e+03)
[12/26 19:59:15    225s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1416.3MB
[12/26 19:59:15    225s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1416.3MB) @(0:03:46 - 0:03:46).
[12/26 19:59:15    225s] *** Finished refinePlace (0:03:46 mem=1416.3M) ***
[12/26 19:59:15    225s] *** maximum move = 0.00 um ***
[12/26 19:59:15    225s] *** Finished re-routing un-routed nets (1416.3M) ***
[12/26 19:59:15    225s] 
[12/26 19:59:15    225s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1416.3M) ***
[12/26 19:59:15    225s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1227.66M, totSessionCpu=0:03:46).
[12/26 19:59:15    225s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=1227.7M
[12/26 19:59:15    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=1227.7M
[12/26 19:59:15    225s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/26 19:59:15    225s] [PSP]     Started earlyGlobalRoute kernel
[12/26 19:59:15    225s] [PSP]     Initial Peak syMemory usage = 1227.7 MB
[12/26 19:59:15    225s] (I)       Reading DB...
[12/26 19:59:15    225s] (I)       before initializing RouteDB syMemory usage = 1227.7 MB
[12/26 19:59:15    225s] (I)       congestionReportName   : 
[12/26 19:59:15    225s] (I)       layerRangeFor2DCongestion : 
[12/26 19:59:15    225s] (I)       buildTerm2TermWires    : 1
[12/26 19:59:15    225s] (I)       doTrackAssignment      : 1
[12/26 19:59:15    225s] (I)       dumpBookshelfFiles     : 0
[12/26 19:59:15    225s] (I)       numThreads             : 1
[12/26 19:59:15    225s] (I)       bufferingAwareRouting  : false
[12/26 19:59:15    225s] [NR-eGR] honorMsvRouteConstraint: false
[12/26 19:59:15    225s] (I)       honorPin               : false
[12/26 19:59:15    225s] (I)       honorPinGuide          : true
[12/26 19:59:15    225s] (I)       honorPartition         : false
[12/26 19:59:15    225s] (I)       allowPartitionCrossover: false
[12/26 19:59:15    225s] (I)       honorSingleEntry       : true
[12/26 19:59:15    225s] (I)       honorSingleEntryStrong : true
[12/26 19:59:15    225s] (I)       handleViaSpacingRule   : false
[12/26 19:59:15    225s] (I)       handleEolSpacingRule   : false
[12/26 19:59:15    225s] (I)       PDConstraint           : none
[12/26 19:59:15    225s] (I)       expBetterNDRHandling   : false
[12/26 19:59:15    225s] [NR-eGR] honorClockSpecNDR      : 0
[12/26 19:59:15    225s] (I)       routingEffortLevel     : 3
[12/26 19:59:15    225s] (I)       effortLevel            : standard
[12/26 19:59:15    225s] [NR-eGR] minRouteLayer          : 2
[12/26 19:59:15    225s] [NR-eGR] maxRouteLayer          : 127
[12/26 19:59:15    225s] (I)       relaxedTopLayerCeiling : 127
[12/26 19:59:15    225s] (I)       relaxedBottomLayerFloor: 2
[12/26 19:59:15    225s] (I)       numRowsPerGCell        : 1
[12/26 19:59:15    225s] (I)       speedUpLargeDesign     : 0
[12/26 19:59:15    225s] (I)       multiThreadingTA       : 1
[12/26 19:59:15    225s] (I)       blkAwareLayerSwitching : 1
[12/26 19:59:15    225s] (I)       optimizationMode       : false
[12/26 19:59:15    225s] (I)       routeSecondPG          : false
[12/26 19:59:15    225s] (I)       scenicRatioForLayerRelax: 0.00
[12/26 19:59:15    225s] (I)       detourLimitForLayerRelax: 0.00
[12/26 19:59:15    225s] (I)       punchThroughDistance   : 500.00
[12/26 19:59:15    225s] (I)       scenicBound            : 1.15
[12/26 19:59:15    225s] (I)       maxScenicToAvoidBlk    : 100.00
[12/26 19:59:15    225s] (I)       source-to-sink ratio   : 0.00
[12/26 19:59:15    225s] (I)       targetCongestionRatioH : 1.00
[12/26 19:59:15    225s] (I)       targetCongestionRatioV : 1.00
[12/26 19:59:15    225s] (I)       layerCongestionRatio   : 0.70
[12/26 19:59:15    225s] (I)       m1CongestionRatio      : 0.10
[12/26 19:59:15    225s] (I)       m2m3CongestionRatio    : 0.70
[12/26 19:59:15    225s] (I)       localRouteEffort       : 1.00
[12/26 19:59:15    225s] (I)       numSitesBlockedByOneVia: 8.00
[12/26 19:59:15    225s] (I)       supplyScaleFactorH     : 1.00
[12/26 19:59:15    225s] (I)       supplyScaleFactorV     : 1.00
[12/26 19:59:15    225s] (I)       highlight3DOverflowFactor: 0.00
[12/26 19:59:15    225s] (I)       doubleCutViaModelingRatio: 0.00
[12/26 19:59:15    225s] (I)       routeVias              : 
[12/26 19:59:15    225s] (I)       readTROption           : true
[12/26 19:59:15    225s] (I)       extraSpacingFactor     : 1.00
[12/26 19:59:15    225s] [NR-eGR] numTracksPerClockWire  : 0
[12/26 19:59:15    225s] (I)       routeSelectedNetsOnly  : false
[12/26 19:59:15    225s] (I)       clkNetUseMaxDemand     : false
[12/26 19:59:15    225s] (I)       extraDemandForClocks   : 0
[12/26 19:59:15    225s] (I)       steinerRemoveLayers    : false
[12/26 19:59:15    225s] (I)       demoteLayerScenicScale : 1.00
[12/26 19:59:15    225s] (I)       nonpreferLayerCostScale : 100.00
[12/26 19:59:15    225s] (I)       similarTopologyRoutingFast : false
[12/26 19:59:15    225s] (I)       spanningTreeRefinement : false
[12/26 19:59:15    225s] (I)       spanningTreeRefinementAlpha : 0.50
[12/26 19:59:15    225s] (I)       starting read tracks
[12/26 19:59:15    225s] (I)       build grid graph
[12/26 19:59:15    225s] (I)       build grid graph start
[12/26 19:59:15    225s] [NR-eGR] Layer1 has no routable track
[12/26 19:59:15    225s] [NR-eGR] Layer2 has single uniform track structure
[12/26 19:59:15    225s] [NR-eGR] Layer3 has single uniform track structure
[12/26 19:59:15    225s] [NR-eGR] Layer4 has single uniform track structure
[12/26 19:59:15    225s] (I)       build grid graph end
[12/26 19:59:15    225s] (I)       numViaLayers=4
[12/26 19:59:15    225s] (I)       Reading via V2 for layer: 0 
[12/26 19:59:15    225s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:59:15    225s] (I)       Reading via VL for layer: 2 
[12/26 19:59:15    225s] (I)       end build via table
[12/26 19:59:15    225s] [NR-eGR] numRoutingBlks=0 numInstBlks=708 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[12/26 19:59:15    225s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/26 19:59:15    225s] (I)       readDataFromPlaceDB
[12/26 19:59:15    225s] (I)       Read net information..
[12/26 19:59:15    225s] [NR-eGR] Read numTotalNets=627  numIgnoredNets=0
[12/26 19:59:15    225s] (I)       Read testcase time = 0.000 seconds
[12/26 19:59:15    225s] 
[12/26 19:59:15    225s] (I)       read default dcut vias
[12/26 19:59:15    225s] (I)       Reading via V2 for layer: 0 
[12/26 19:59:15    225s] (I)       Reading via V3_cross for layer: 1 
[12/26 19:59:15    225s] (I)       Reading via VL for layer: 2 
[12/26 19:59:15    225s] (I)       build grid graph start
[12/26 19:59:15    225s] (I)       build grid graph end
[12/26 19:59:15    225s] (I)       Model blockage into capacity
[12/26 19:59:15    225s] (I)       Read numBlocks=3538  numPreroutedWires=0  numCapScreens=0
[12/26 19:59:15    225s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/26 19:59:15    225s] (I)       blocked area on Layer2 : 1389420878150  (111.77%)
[12/26 19:59:15    225s] (I)       blocked area on Layer3 : 1582346658350  (127.29%)
[12/26 19:59:15    225s] (I)       blocked area on Layer4 : 1618027990100  (130.16%)
[12/26 19:59:15    225s] (I)       Modeling time = 0.000 seconds
[12/26 19:59:15    225s] 
[12/26 19:59:15    225s] (I)       Number of ignored nets = 0
[12/26 19:59:15    225s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/26 19:59:15    225s] (I)       Number of clock nets = 1.  Ignored: No
[12/26 19:59:15    225s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/26 19:59:15    225s] (I)       Number of special nets = 0.  Ignored: Yes
[12/26 19:59:15    225s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/26 19:59:15    225s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/26 19:59:15    225s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/26 19:59:15    225s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/26 19:59:15    225s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/26 19:59:15    225s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/26 19:59:15    225s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1227.7 MB
[12/26 19:59:15    225s] (I)       Ndr track 0 does not exist
[12/26 19:59:15    225s] (I)       Layer1  viaCost=300.00
[12/26 19:59:15    225s] (I)       Layer2  viaCost=100.00
[12/26 19:59:15    225s] (I)       Layer3  viaCost=200.00
[12/26 19:59:15    225s] (I)       ---------------------Grid Graph Info--------------------
[12/26 19:59:15    225s] (I)       routing area        :  (0, 0) - (1114960, 1114960)
[12/26 19:59:15    225s] (I)       core area           :  (270160, 270160) - (844800, 844800)
[12/26 19:59:15    225s] (I)       Site Width          :   560  (dbu)
[12/26 19:59:15    225s] (I)       Row Height          :  5600  (dbu)
[12/26 19:59:15    225s] (I)       GCell Width         :  5600  (dbu)
[12/26 19:59:15    225s] (I)       GCell Height        :  5600  (dbu)
[12/26 19:59:15    225s] (I)       grid                :   199   199     4
[12/26 19:59:15    225s] (I)       vertical capacity   :     0  5600     0  5600
[12/26 19:59:15    225s] (I)       horizontal capacity :     0     0  5600     0
[12/26 19:59:15    225s] (I)       Default wire width  :   230   280   280   440
[12/26 19:59:15    225s] (I)       Default wire space  :   230   280   280   460
[12/26 19:59:15    225s] (I)       Default pitch size  :   460   560   560  1120
[12/26 19:59:15    225s] (I)       First Track Coord   :     0   520   800  1640
[12/26 19:59:15    225s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/26 19:59:15    225s] (I)       Total num of tracks :     0  1990  1990   994
[12/26 19:59:15    225s] (I)       Num of masks        :     1     1     1     1
[12/26 19:59:15    225s] (I)       Num of trim masks   :     0     0     0     0
[12/26 19:59:15    225s] (I)       --------------------------------------------------------
[12/26 19:59:15    225s] 
[12/26 19:59:15    225s] [NR-eGR] ============ Routing rule table ============
[12/26 19:59:15    225s] [NR-eGR] Rule id 0. Nets 627 
[12/26 19:59:15    225s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/26 19:59:15    225s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/26 19:59:15    225s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:59:15    225s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/26 19:59:15    225s] [NR-eGR] ========================================
[12/26 19:59:15    225s] [NR-eGR] 
[12/26 19:59:15    225s] (I)       After initializing earlyGlobalRoute syMemory usage = 1229.2 MB
[12/26 19:59:15    225s] (I)       Loading and dumping file time : 0.00 seconds
[12/26 19:59:15    225s] (I)       ============= Initialization =============
[12/26 19:59:15    225s] (I)       totalPins=1859  totalGlobalPin=1804 (97.04%)
[12/26 19:59:15    225s] (I)       total 2D Cap : 283179 = (114690 H, 168489 V)
[12/26 19:59:15    225s] [NR-eGR] Layer group 1: route 627 net(s) in layer range [2, 4]
[12/26 19:59:15    225s] (I)       ============  Phase 1a Route ============
[12/26 19:59:15    225s] (I)       Phase 1a runs 0.00 seconds
[12/26 19:59:15    225s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[12/26 19:59:15    225s] (I)       Usage: 3880 = (1660 H, 2220 V) = (1.45% H, 1.32% V) = (9.296e+03um H, 1.243e+04um V)
[12/26 19:59:15    225s] (I)       
[12/26 19:59:15    225s] (I)       ============  Phase 1b Route ============
[12/26 19:59:15    225s] (I)       Phase 1b runs 0.00 seconds
[12/26 19:59:15    225s] (I)       Usage: 3880 = (1660 H, 2220 V) = (1.45% H, 1.32% V) = (9.296e+03um H, 1.243e+04um V)
[12/26 19:59:15    225s] (I)       
[12/26 19:59:15    225s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.172800e+04um
[12/26 19:59:15    225s] (I)       ============  Phase 1c Route ============
[12/26 19:59:15    225s] (I)       Level2 Grid: 40 x 40
[12/26 19:59:15    225s] (I)       Phase 1c runs 0.00 seconds
[12/26 19:59:15    225s] (I)       Usage: 3880 = (1660 H, 2220 V) = (1.45% H, 1.32% V) = (9.296e+03um H, 1.243e+04um V)
[12/26 19:59:15    225s] (I)       
[12/26 19:59:15    225s] (I)       ============  Phase 1d Route ============
[12/26 19:59:15    225s] (I)       Phase 1d runs 0.00 seconds
[12/26 19:59:15    225s] (I)       Usage: 3880 = (1660 H, 2220 V) = (1.45% H, 1.32% V) = (9.296e+03um H, 1.243e+04um V)
[12/26 19:59:15    225s] (I)       
[12/26 19:59:15    225s] (I)       ============  Phase 1e Route ============
[12/26 19:59:15    225s] (I)       Phase 1e runs 0.00 seconds
[12/26 19:59:15    225s] (I)       Usage: 3880 = (1660 H, 2220 V) = (1.45% H, 1.32% V) = (9.296e+03um H, 1.243e+04um V)
[12/26 19:59:15    225s] (I)       
[12/26 19:59:15    225s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.172800e+04um
[12/26 19:59:15    225s] [NR-eGR] 
[12/26 19:59:15    225s] (I)       ============  Phase 1l Route ============
[12/26 19:59:15    225s] (I)       Phase 1l runs 0.00 seconds
[12/26 19:59:15    225s] (I)       
[12/26 19:59:15    225s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/26 19:59:15    225s] [NR-eGR]                OverCon            
[12/26 19:59:15    225s] [NR-eGR]                 #Gcell     %Gcell
[12/26 19:59:15    225s] [NR-eGR] Layer              (1)    OverCon 
[12/26 19:59:15    225s] [NR-eGR] ------------------------------------
[12/26 19:59:15    225s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/26 19:59:15    225s] [NR-eGR] Layer2       1( 0.01%)   ( 0.01%) 
[12/26 19:59:15    225s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/26 19:59:15    225s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/26 19:59:15    225s] [NR-eGR] ------------------------------------
[12/26 19:59:15    225s] [NR-eGR] Total        1( 0.00%)   ( 0.00%) 
[12/26 19:59:15    225s] [NR-eGR] 
[12/26 19:59:15    225s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/26 19:59:15    225s] (I)       total 2D Cap : 283691 = (114858 H, 168833 V)
[12/26 19:59:15    225s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/26 19:59:15    225s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/26 19:59:15    225s] (I)       ============= track Assignment ============
[12/26 19:59:15    225s] (I)       extract Global 3D Wires
[12/26 19:59:15    225s] (I)       Extract Global WL : time=0.00
[12/26 19:59:15    225s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/26 19:59:15    225s] (I)       Initialization real time=0.00 seconds
[12/26 19:59:15    225s] (I)       Run Multi-thread track assignment
[12/26 19:59:15    225s] (I)       merging nets...
[12/26 19:59:15    225s] (I)       merging nets done
[12/26 19:59:15    225s] (I)       Kernel real time=0.00 seconds
[12/26 19:59:15    225s] (I)       End Greedy Track Assignment
[12/26 19:59:15    225s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:59:15    225s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1790
[12/26 19:59:15    225s] [NR-eGR] Layer2(M2)(V) length: 1.271531e+04um, number of vias: 2503
[12/26 19:59:15    225s] [NR-eGR] Layer3(M3)(H) length: 9.515820e+03um, number of vias: 16
[12/26 19:59:15    225s] [NR-eGR] Layer4(TOP_M)(V) length: 1.960000e+01um, number of vias: 0
[12/26 19:59:15    225s] [NR-eGR] Total length: 2.225073e+04um, number of vias: 4309
[12/26 19:59:15    225s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:59:15    225s] [NR-eGR] Total clock nets wire length: 1.201150e+03um 
[12/26 19:59:15    225s] [NR-eGR] --------------------------------------------------------------------------
[12/26 19:59:15    225s] [NR-eGR] End Peak syMemory usage = 1215.1 MB
[12/26 19:59:15    225s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/26 19:59:15    225s] Extraction called for design 'uart_top' of instances=589 and nets=633 using extraction engine 'preRoute' .
[12/26 19:59:15    225s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 19:59:15    225s] Type 'man IMPEXT-3530' for more detail.
[12/26 19:59:15    225s] PreRoute RC Extraction called for design uart_top.
[12/26 19:59:15    225s] RC Extraction called in multi-corner(1) mode.
[12/26 19:59:15    225s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 19:59:15    225s] Type 'man IMPEXT-6197' for more detail.
[12/26 19:59:15    225s] RCMode: PreRoute
[12/26 19:59:15    225s]       RC Corner Indexes            0   
[12/26 19:59:15    225s] Capacitance Scaling Factor   : 1.00000 
[12/26 19:59:15    225s] Resistance Scaling Factor    : 1.00000 
[12/26 19:59:15    225s] Clock Cap. Scaling Factor    : 1.00000 
[12/26 19:59:15    225s] Clock Res. Scaling Factor    : 1.00000 
[12/26 19:59:15    225s] Shrink Factor                : 1.00000
[12/26 19:59:15    225s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/26 19:59:15    225s] Updating RC grid for preRoute extraction ...
[12/26 19:59:15    225s] Initializing multi-corner resistance tables ...
[12/26 19:59:15    225s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1215.113M)
[12/26 19:59:15    225s] Compute RC Scale Done ...
[12/26 19:59:15    225s] [hotspot] +------------+---------------+---------------+
[12/26 19:59:15    225s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 19:59:15    225s] [hotspot] +------------+---------------+---------------+
[12/26 19:59:15    225s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 19:59:15    225s] [hotspot] +------------+---------------+---------------+
[12/26 19:59:15    225s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 19:59:15    225s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 19:59:15    225s] #################################################################################
[12/26 19:59:15    225s] # Design Stage: PreRoute
[12/26 19:59:15    225s] # Design Name: uart_top
[12/26 19:59:15    225s] # Design Mode: 90nm
[12/26 19:59:15    225s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:59:15    225s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:59:15    225s] # Signoff Settings: SI Off 
[12/26 19:59:15    225s] #################################################################################
[12/26 19:59:15    225s] AAE_INFO: 1 threads acquired from CTE.
[12/26 19:59:15    225s] Calculate delays in BcWc mode...
[12/26 19:59:15    225s] Topological Sorting (REAL = 0:00:00.0, MEM = 1270.4M, InitMEM = 1270.4M)
[12/26 19:59:15    225s] Start delay calculation (fullDC) (1 T). (MEM=1270.35)
[12/26 19:59:15    225s] End AAE Lib Interpolated Model. (MEM=1286.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:59:16    225s] Total number of fetched objects 787
[12/26 19:59:16    225s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:59:16    225s] End delay calculation. (MEM=1286.48 CPU=0:00:00.1 REAL=0:00:01.0)
[12/26 19:59:16    225s] End delay calculation (fullDC). (MEM=1286.48 CPU=0:00:00.1 REAL=0:00:01.0)
[12/26 19:59:16    225s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1286.5M) ***
[12/26 19:59:16    225s] Begin: GigaOpt postEco DRV Optimization
[12/26 19:59:16    225s] Info: 23 io nets excluded
[12/26 19:59:16    225s] Info: 1 clock net  excluded from IPO operation.
[12/26 19:59:16    225s] PhyDesignGrid: maxLocalDensity 0.98
[12/26 19:59:16    225s] ### Creating PhyDesignMc. totSessionCpu=0:03:46 mem=1286.5M
[12/26 19:59:16    225s] Core basic site is CoreSite
[12/26 19:59:16    225s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:59:16    225s] Mark StBox On SiteArr starts
[12/26 19:59:16    225s] Mark StBox On SiteArr ends
[12/26 19:59:16    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1286.5MB).
[12/26 19:59:16    225s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=1286.5M
[12/26 19:59:16    225s] 
[12/26 19:59:16    225s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/26 19:59:16    225s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=1286.5M
[12/26 19:59:16    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=1286.5M
[12/26 19:59:16    226s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:59:16    226s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/26 19:59:16    226s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:59:16    226s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/26 19:59:16    226s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:59:16    226s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:59:16    226s] |    22|    33|   -37.11|    22|    33|    -3.19|    22|    33|     0|     0|     0.03|     0.00|       0|       0|       0|   5.35|          |         |
[12/26 19:59:16    226s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 19:59:16    226s] |    22|    33|   -37.11|    22|    33|    -3.19|    22|    33|     0|     0|     0.03|     0.00|       0|       0|       0|   5.35| 0:00:00.0|  1362.8M|
[12/26 19:59:16    226s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] ###############################################################################
[12/26 19:59:16    226s] #
[12/26 19:59:16    226s] #  Large fanout net report:  
[12/26 19:59:16    226s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/26 19:59:16    226s] #     - current density: 5.35
[12/26 19:59:16    226s] #
[12/26 19:59:16    226s] #  List of high fanout nets:
[12/26 19:59:16    226s] #
[12/26 19:59:16    226s] ###############################################################################
[12/26 19:59:16    226s] **** Begin NDR-Layer Usage Statistics ****
[12/26 19:59:16    226s] 0 Ndr or Layer constraints added by optimization 
[12/26 19:59:16    226s] **** End NDR-Layer Usage Statistics ****
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] =======================================================================
[12/26 19:59:16    226s]                 Reasons for remaining drv violations
[12/26 19:59:16    226s] =======================================================================
[12/26 19:59:16    226s] *info: Total 22 net(s) have violations which can't be fixed by DRV optimization.
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] MultiBuffering failure reasons
[12/26 19:59:16    226s] ------------------------------------------------
[12/26 19:59:16    226s] *info:    22 net(s): Could not be fixed because it is multi driver net.
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] SingleBuffering failure reasons
[12/26 19:59:16    226s] ------------------------------------------------
[12/26 19:59:16    226s] *info:    22 net(s): Could not be fixed because it is multi driver net.
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] Resizing failure reasons
[12/26 19:59:16    226s] ------------------------------------------------
[12/26 19:59:16    226s] *info:    11 net(s): Could not be fixed because instance couldn't be resized.
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1362.8M) ***
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] End: GigaOpt postEco DRV Optimization
[12/26 19:59:16    226s] **INFO: Flow update: Design timing is met.
[12/26 19:59:16    226s] **INFO: Flow update: Design timing is met.
[12/26 19:59:16    226s] **INFO: Flow update: Design timing is met.
[12/26 19:59:16    226s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[12/26 19:59:16    226s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=1343.7M
[12/26 19:59:16    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=1343.7M
[12/26 19:59:16    226s] Re-routed 0 nets
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] Active setup views:
[12/26 19:59:16    226s]  my_analysis_view_setup
[12/26 19:59:16    226s]   Dominating endpoints: 0
[12/26 19:59:16    226s]   Dominating TNS: -0.000
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] Extraction called for design 'uart_top' of instances=589 and nets=633 using extraction engine 'preRoute' .
[12/26 19:59:16    226s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 19:59:16    226s] Type 'man IMPEXT-3530' for more detail.
[12/26 19:59:16    226s] PreRoute RC Extraction called for design uart_top.
[12/26 19:59:16    226s] RC Extraction called in multi-corner(1) mode.
[12/26 19:59:16    226s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 19:59:16    226s] Type 'man IMPEXT-6197' for more detail.
[12/26 19:59:16    226s] RCMode: PreRoute
[12/26 19:59:16    226s]       RC Corner Indexes            0   
[12/26 19:59:16    226s] Capacitance Scaling Factor   : 1.00000 
[12/26 19:59:16    226s] Resistance Scaling Factor    : 1.00000 
[12/26 19:59:16    226s] Clock Cap. Scaling Factor    : 1.00000 
[12/26 19:59:16    226s] Clock Res. Scaling Factor    : 1.00000 
[12/26 19:59:16    226s] Shrink Factor                : 1.00000
[12/26 19:59:16    226s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/26 19:59:16    226s] Initializing multi-corner resistance tables ...
[12/26 19:59:16    226s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1329.582M)
[12/26 19:59:16    226s] #################################################################################
[12/26 19:59:16    226s] # Design Stage: PreRoute
[12/26 19:59:16    226s] # Design Name: uart_top
[12/26 19:59:16    226s] # Design Mode: 90nm
[12/26 19:59:16    226s] # Analysis Mode: MMMC Non-OCV 
[12/26 19:59:16    226s] # Parasitics Mode: No SPEF/RCDB
[12/26 19:59:16    226s] # Signoff Settings: SI Off 
[12/26 19:59:16    226s] #################################################################################
[12/26 19:59:16    226s] AAE_INFO: 1 threads acquired from CTE.
[12/26 19:59:16    226s] Calculate delays in BcWc mode...
[12/26 19:59:16    226s] Topological Sorting (REAL = 0:00:00.0, MEM = 1327.6M, InitMEM = 1327.6M)
[12/26 19:59:16    226s] Start delay calculation (fullDC) (1 T). (MEM=1327.59)
[12/26 19:59:16    226s] End AAE Lib Interpolated Model. (MEM=1343.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:59:16    226s] Total number of fetched objects 787
[12/26 19:59:16    226s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:59:16    226s] End delay calculation. (MEM=1343.72 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:59:16    226s] End delay calculation (fullDC). (MEM=1343.72 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:59:16    226s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1343.7M) ***
[12/26 19:59:16    226s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:47 mem=1343.7M)
[12/26 19:59:16    226s] Reported timing to dir ./timingReports
[12/26 19:59:16    226s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1001.6M, totSessionCpu=0:03:47 **
[12/26 19:59:16    226s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.027  |  0.027  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   66    |   66    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.348%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1001.8M, totSessionCpu=0:03:47 **
[12/26 19:59:16    226s] Deleting Cell Server ...
[12/26 19:59:16    226s] Deleting Lib Analyzer.
[12/26 19:59:16    226s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/26 19:59:16    226s] Type 'man IMPOPT-3195' for more detail.
[12/26 19:59:16    226s] *** Finished optDesign ***
[12/26 19:59:16    226s] 
[12/26 19:59:16    226s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:03.9 real=0:00:03.9)
[12/26 19:59:16    226s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[12/26 19:59:16    226s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[12/26 19:59:16    226s] Info: pop threads available for lower-level modules during optimization.
[12/26 19:59:16    226s] Info: Destroy the CCOpt slew target map.
[12/26 20:01:29    241s] <CMD> get_time_unit
[12/26 20:01:29    241s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[12/26 20:01:29    241s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[12/26 20:01:29    241s] Parsing file top.mtarpt...
[12/26 20:01:35    242s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:01:35    242s] <CMD> get_power_analysis_mode -leakage_power_view -quiet
[12/26 20:01:35    242s] <CMD> get_power_analysis_mode -analysis_view -quiet
[12/26 20:01:35    242s] <CMD> get_power_analysis_mode -state_dependent_leakage -quiet
[12/26 20:01:35    242s] <CMD> get_power_analysis_mode -dynamic_power_view -quiet
[12/26 20:01:35    242s] <CMD> get_power_analysis_mode -analysis_view -quiet
[12/26 20:01:35    242s] Summary for sequential cells identification: 
[12/26 20:01:35    242s]   Identified SBFF number: 114
[12/26 20:01:35    242s]   Identified MBFF number: 0
[12/26 20:01:35    242s]   Identified SB Latch number: 0
[12/26 20:01:35    242s]   Identified MB Latch number: 0
[12/26 20:01:35    242s]   Not identified SBFF number: 6
[12/26 20:01:35    242s]   Not identified MBFF number: 0
[12/26 20:01:35    242s]   Not identified SB Latch number: 0
[12/26 20:01:35    242s]   Not identified MB Latch number: 0
[12/26 20:01:35    242s]   Number of sequential cells which are not FFs: 83
[12/26 20:01:35    242s] Creating Cell Server, finished. 
[12/26 20:01:35    242s] 
[12/26 20:01:35    242s] Deleting Cell Server ...
[12/26 20:01:35    242s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:01:35    242s] Summary for sequential cells identification: 
[12/26 20:01:35    242s]   Identified SBFF number: 114
[12/26 20:01:35    242s]   Identified MBFF number: 0
[12/26 20:01:35    242s]   Identified SB Latch number: 0
[12/26 20:01:35    242s]   Identified MB Latch number: 0
[12/26 20:01:35    242s]   Not identified SBFF number: 6
[12/26 20:01:35    242s]   Not identified MBFF number: 0
[12/26 20:01:35    242s]   Not identified SB Latch number: 0
[12/26 20:01:35    242s]   Not identified MB Latch number: 0
[12/26 20:01:35    242s]   Number of sequential cells which are not FFs: 83
[12/26 20:01:35    242s] Creating Cell Server, finished. 
[12/26 20:01:35    242s] 
[12/26 20:01:35    242s] Deleting Cell Server ...
[12/26 20:01:35    242s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:01:35    242s] Summary for sequential cells identification: 
[12/26 20:01:35    242s]   Identified SBFF number: 114
[12/26 20:01:35    242s]   Identified MBFF number: 0
[12/26 20:01:35    242s]   Identified SB Latch number: 0
[12/26 20:01:35    242s]   Identified MB Latch number: 0
[12/26 20:01:35    242s]   Not identified SBFF number: 6
[12/26 20:01:35    242s]   Not identified MBFF number: 0
[12/26 20:01:35    242s]   Not identified SB Latch number: 0
[12/26 20:01:35    242s]   Not identified MB Latch number: 0
[12/26 20:01:35    242s]   Number of sequential cells which are not FFs: 83
[12/26 20:01:35    242s] Creating Cell Server, finished. 
[12/26 20:01:35    242s] 
[12/26 20:01:35    242s] Deleting Cell Server ...
[12/26 20:01:35    242s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:01:35    242s] Summary for sequential cells identification: 
[12/26 20:01:35    242s]   Identified SBFF number: 114
[12/26 20:01:35    242s]   Identified MBFF number: 0
[12/26 20:01:35    242s]   Identified SB Latch number: 0
[12/26 20:01:35    242s]   Identified MB Latch number: 0
[12/26 20:01:35    242s]   Not identified SBFF number: 6
[12/26 20:01:35    242s]   Not identified MBFF number: 0
[12/26 20:01:35    242s]   Not identified SB Latch number: 0
[12/26 20:01:35    242s]   Not identified MB Latch number: 0
[12/26 20:01:35    242s]   Number of sequential cells which are not FFs: 83
[12/26 20:01:35    242s] Creating Cell Server, finished. 
[12/26 20:01:35    242s] 
[12/26 20:01:35    242s] Deleting Cell Server ...
[12/26 20:01:35    242s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:01:35    242s] Summary for sequential cells identification: 
[12/26 20:01:35    242s]   Identified SBFF number: 114
[12/26 20:01:35    242s]   Identified MBFF number: 0
[12/26 20:01:35    242s]   Identified SB Latch number: 0
[12/26 20:01:35    242s]   Identified MB Latch number: 0
[12/26 20:01:35    242s]   Not identified SBFF number: 6
[12/26 20:01:35    242s]   Not identified MBFF number: 0
[12/26 20:01:35    242s]   Not identified SB Latch number: 0
[12/26 20:01:35    242s]   Not identified MB Latch number: 0
[12/26 20:01:35    242s]   Number of sequential cells which are not FFs: 83
[12/26 20:01:35    242s] Creating Cell Server, finished. 
[12/26 20:01:35    242s] 
[12/26 20:01:35    242s] Deleting Cell Server ...
[12/26 20:02:43    250s] INFO:  processing SDC file "/home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc" for SDC<->STA report cross-probing....
[12/26 20:02:43    250s] INFO(/home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, line 9,9) : Command "set_units" will not be registered for SDC cross-probing, because it is unsupported, or contained an unsupported command in one of its options.
[12/26 20:02:43    250s] INFO(/home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, line 10,10) : Command "set_units" will not be registered for SDC cross-probing, because it is unsupported, or contained an unsupported command in one of its options.
[12/26 20:02:43    250s] INFO(/home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, line 40,40) : Command "set_wire_load_mode" will not be registered for SDC cross-probing, because it is unsupported, or contained an unsupported command in one of its options.
[12/26 20:02:43    250s] INFO:  processed 35 commands in 48 lines from file "/home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc", with 3 errors.
[12/26 20:02:43    250s] INFO:  registered 32 SDC constraints for cross-probing.
[12/26 20:02:43    250s] INFO:  The following commands were not registered for SDC cross-probing, for reasons
[12/26 20:02:43    250s]        detailed previously in the logfile, or because they are not relevant to SDC:
[12/26 20:02:43    250s]        cross-probing.
[12/26 20:03:35    256s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:03:35    256s] Summary for sequential cells identification: 
[12/26 20:03:35    256s]   Identified SBFF number: 114
[12/26 20:03:35    256s]   Identified MBFF number: 0
[12/26 20:03:35    256s]   Identified SB Latch number: 0
[12/26 20:03:35    256s]   Identified MB Latch number: 0
[12/26 20:03:35    256s]   Not identified SBFF number: 6
[12/26 20:03:35    256s]   Not identified MBFF number: 0
[12/26 20:03:35    256s]   Not identified SB Latch number: 0
[12/26 20:03:35    256s]   Not identified MB Latch number: 0
[12/26 20:03:35    256s]   Number of sequential cells which are not FFs: 83
[12/26 20:03:35    256s] Creating Cell Server, finished. 
[12/26 20:03:35    256s] 
[12/26 20:03:35    256s] Deleting Cell Server ...
[12/26 20:03:35    256s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:03:35    256s] Summary for sequential cells identification: 
[12/26 20:03:35    256s]   Identified SBFF number: 114
[12/26 20:03:35    256s]   Identified MBFF number: 0
[12/26 20:03:35    256s]   Identified SB Latch number: 0
[12/26 20:03:35    256s]   Identified MB Latch number: 0
[12/26 20:03:35    256s]   Not identified SBFF number: 6
[12/26 20:03:35    256s]   Not identified MBFF number: 0
[12/26 20:03:35    256s]   Not identified SB Latch number: 0
[12/26 20:03:35    256s]   Not identified MB Latch number: 0
[12/26 20:03:35    256s]   Number of sequential cells which are not FFs: 83
[12/26 20:03:35    256s] Creating Cell Server, finished. 
[12/26 20:03:35    256s] 
[12/26 20:03:35    256s] Deleting Cell Server ...
[12/26 20:03:53    258s] <CMD> routeDesign -globalDetail
[12/26 20:03:53    258s] #% Begin routeDesign (date=12/26 20:03:53, mem=1028.0M)
[12/26 20:03:53    258s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.05 (MB), peak = 1028.05 (MB)
[12/26 20:03:53    258s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/26 20:03:53    258s] #my_rc_corner_worst has no qx tech file defined
[12/26 20:03:53    258s] #No active RC corner or QRC tech file is missing.
[12/26 20:03:53    258s] #**INFO: setDesignMode -flowEffort standard
[12/26 20:03:53    258s] #**INFO: mulit-cut via swapping is disabled by user.
[12/26 20:03:53    258s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/26 20:03:53    258s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/26 20:03:53    258s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/26 20:03:53    258s] Core basic site is CoreSite
[12/26 20:03:53    258s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 20:03:53    258s] Mark StBox On SiteArr starts
[12/26 20:03:53    258s] Mark StBox On SiteArr ends
[12/26 20:03:53    258s] Begin checking placement ... (start mem=1229.2M, init mem=1229.2M)
[12/26 20:03:53    258s] *info: Placed = 497           
[12/26 20:03:53    258s] *info: Unplaced = 0           
[12/26 20:03:53    258s] Placement Density:5.35%(17552/328189)
[12/26 20:03:53    258s] Placement Density (including fixed std cells):5.35%(17552/328189)
[12/26 20:03:53    258s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1229.2M)
[12/26 20:03:53    258s] #**INFO: auto set of routeWithTimingDriven to true
[12/26 20:03:53    258s] #**INFO: auto set of routeWithSiDriven to true
[12/26 20:03:53    258s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/26 20:03:53    258s] 
[12/26 20:03:53    258s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/26 20:03:53    258s] *** Changed status on (0) nets in Clock.
[12/26 20:03:53    258s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1229.2M) ***
[12/26 20:03:53    258s] % Begin globalDetailRoute (date=12/26 20:03:53, mem=1028.2M)
[12/26 20:03:53    258s] 
[12/26 20:03:53    258s] globalDetailRoute
[12/26 20:03:53    258s] 
[12/26 20:03:53    258s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/26 20:03:53    258s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/26 20:03:53    258s] #setNanoRouteMode -routeWithSiDriven true
[12/26 20:03:53    258s] #setNanoRouteMode -routeWithTimingDriven true
[12/26 20:03:53    258s] #Start globalDetailRoute on Tue Dec 26 20:03:53 2023
[12/26 20:03:53    258s] #
[12/26 20:03:53    258s] #Generating timing data, please wait...
[12/26 20:03:53    258s] #627 total nets, 0 already routed, 0 will ignore in trialRoute
[12/26 20:03:53    258s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/26 20:03:53    258s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 20:03:53    258s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 20:03:53    258s] #Dump tif for version 2.1
[12/26 20:03:53    258s] End AAE Lib Interpolated Model. (MEM=1237.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:03:53    258s] Total number of fetched objects 787
[12/26 20:03:53    258s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:03:53    258s] End delay calculation. (MEM=1294.56 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 20:03:53    258s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/26 20:03:53    258s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1027.94 (MB), peak = 1050.14 (MB)
[12/26 20:03:53    258s] #Done generating timing data.
[12/26 20:03:53    258s] ### Net info: total nets: 633
[12/26 20:03:53    258s] ### Net info: dirty nets: 0
[12/26 20:03:53    258s] ### Net info: marked as disconnected nets: 0
[12/26 20:03:53    258s] ### Net info: fully routed nets: 0
[12/26 20:03:53    258s] ### Net info: trivial (single pin) nets: 0
[12/26 20:03:53    258s] ### Net info: unrouted nets: 633
[12/26 20:03:53    258s] ### Net info: re-extraction nets: 0
[12/26 20:03:53    258s] ### Net info: ignored nets: 0
[12/26 20:03:53    258s] ### Net info: skip routing nets: 0
[12/26 20:03:53    258s] ### import route signature (0) = 1951136171
[12/26 20:03:53    258s] ### import violation signature (0) = 1905142130
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN clk in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN dintx[0] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN dintx[1] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN dintx[2] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN dintx[3] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN dintx[4] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN dintx[5] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN dintx[6] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN dintx[7] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN donerx in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN donetx in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN doutrx[0] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN doutrx[1] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN doutrx[2] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN doutrx[3] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN doutrx[4] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN doutrx[5] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN doutrx[6] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN doutrx[7] in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (NRDB-733) PIN newd in CELL_VIEW uart_top does not have physical port.
[12/26 20:03:53    258s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/26 20:03:53    258s] #To increase the message display limit, refer to the product command reference manual.
[12/26 20:03:53    258s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[12/26 20:03:53    258s] #Start reading timing information from file .timing_file_31578.tif.gz ...
[12/26 20:03:53    258s] #Read in timing information for 23 ports, 520 instances from timing file .timing_file_31578.tif.gz.
[12/26 20:03:53    258s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[12/26 20:03:53    258s] #RTESIG:78da858f4d0b824018843bf72b5ed4c30669efa8bbcb5e83ae15525dc360fd005170d7ff
[12/26 20:03:53    258s] #       9fd15574aef3f0301346af4b4101748234766ce41b742da0014e63186427e8f75c3dcfc1
[12/26 20:03:53    258s] #       3e8c6ef74706454ca2edbdaded78a4c9d9919cf5beedebc31f511a54959db3243ec3d02d
[12/26 20:03:53    258s] #       324633494e14ff42a2ea86d22f82e08c376d40aa2868daba0948383fcecd3297c3901fa7
[12/26 20:03:53    258s] #       5557aee787096f2f93c83765127a85d97d01c3f46faa
[12/26 20:03:53    258s] #
[12/26 20:03:53    258s] #RTESIG:78da858f4d0b824018843bf72b5ed4c30669efa8bbcb5e83ae15525dc360fd005170d7ff
[12/26 20:03:53    258s] #       9fd15574aef3f0301346af4b4101748234766ce41b742da0014e63186427e8f75c3dcfc1
[12/26 20:03:53    258s] #       3e8c6ef74706454ca2edbdaded78a4c9d9919cf5beedebc31f511a54959db3243ec3d02d
[12/26 20:03:53    258s] #       324633494e14ff42a2ea86d22f82e08c376d40aa2868daba0948383fcecd3297c3901fa7
[12/26 20:03:53    258s] #       5557aee787096f2f93c83765127a85d97d01c3f46faa
[12/26 20:03:53    258s] #
[12/26 20:03:53    258s] #Start routing data preparation on Tue Dec 26 20:03:53 2023
[12/26 20:03:53    258s] #
[12/26 20:03:53    258s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.230.
[12/26 20:03:53    258s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[12/26 20:03:53    258s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.230.
[12/26 20:03:53    258s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[12/26 20:03:53    258s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[12/26 20:03:53    258s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[12/26 20:03:53    258s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[12/26 20:03:53    258s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[12/26 20:03:53    258s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[12/26 20:03:53    258s] #WARNING (NRDB-2078) The above via enclosure for LAYER TOP_M is not specified for width 0.440.
[12/26 20:03:53    258s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[12/26 20:03:53    258s] #WARNING (NRDB-2078) The above via enclosure for LAYER TOP_M is not specified for width 0.440.
[12/26 20:03:53    258s] #Minimum voltage of a net in the design = 0.000.
[12/26 20:03:53    258s] #Maximum voltage of a net in the design = 1.980.
[12/26 20:03:53    258s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/26 20:03:53    258s] #Voltage range [0.000 - 1.980] has 631 nets.
[12/26 20:03:53    259s] # M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
[12/26 20:03:53    259s] # M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/26 20:03:53    259s] # M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/26 20:03:53    259s] # TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
[12/26 20:03:53    259s] #Regenerating Ggrids automatically.
[12/26 20:03:53    259s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
[12/26 20:03:53    259s] #Using automatically generated G-grids.
[12/26 20:03:53    259s] #Done routing data preparation.
[12/26 20:03:53    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.49 (MB), peak = 1050.14 (MB)
[12/26 20:03:53    259s] #Merging special wires...
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #Finished routing data preparation on Tue Dec 26 20:03:53 2023
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #Cpu time = 00:00:00
[12/26 20:03:53    259s] #Elapsed time = 00:00:00
[12/26 20:03:53    259s] #Increased memory = 7.98 (MB)
[12/26 20:03:53    259s] #Total memory = 995.85 (MB)
[12/26 20:03:53    259s] #Peak memory = 1050.14 (MB)
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #Start global routing on Tue Dec 26 20:03:53 2023
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #Number of eco nets is 0
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #Start global routing data preparation on Tue Dec 26 20:03:53 2023
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #Start routing resource analysis on Tue Dec 26 20:03:53 2023
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #Routing resource analysis is done on Tue Dec 26 20:03:53 2023
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #  Resource Analysis:
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/26 20:03:53    259s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/26 20:03:53    259s] #  --------------------------------------------------------------
[12/26 20:03:53    259s] #  M1             H         662        1328       17689    70.54%
[12/26 20:03:53    259s] #  M2             V         697        1294       17689    69.04%
[12/26 20:03:53    259s] #  M3             H         663        1327       17689    67.84%
[12/26 20:03:53    259s] #  TOP_M          V         329         666       17689    69.55%
[12/26 20:03:53    259s] #  --------------------------------------------------------------
[12/26 20:03:53    259s] #  Total                   2352      66.31%       70756    69.24%
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #Global routing data preparation is done on Tue Dec 26 20:03:53 2023
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.85 (MB), peak = 1050.14 (MB)
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.12 (MB), peak = 1050.14 (MB)
[12/26 20:03:53    259s] #
[12/26 20:03:53    259s] #start global routing iteration 1...
[12/26 20:03:54    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.56 (MB), peak = 1050.14 (MB)
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #start global routing iteration 2...
[12/26 20:03:54    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.05 (MB), peak = 1050.14 (MB)
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #start global routing iteration 3...
[12/26 20:03:54    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.11 (MB), peak = 1050.14 (MB)
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[12/26 20:03:54    259s] #Total number of routable nets = 627.
[12/26 20:03:54    259s] #Total number of nets in the design = 633.
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #627 routable nets have only global wires.
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #Routed nets constraints summary:
[12/26 20:03:54    259s] #-----------------------------
[12/26 20:03:54    259s] #        Rules   Unconstrained  
[12/26 20:03:54    259s] #-----------------------------
[12/26 20:03:54    259s] #      Default             627  
[12/26 20:03:54    259s] #-----------------------------
[12/26 20:03:54    259s] #        Total             627  
[12/26 20:03:54    259s] #-----------------------------
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #Routing constraints summary of the whole design:
[12/26 20:03:54    259s] #-----------------------------
[12/26 20:03:54    259s] #        Rules   Unconstrained  
[12/26 20:03:54    259s] #-----------------------------
[12/26 20:03:54    259s] #      Default             627  
[12/26 20:03:54    259s] #-----------------------------
[12/26 20:03:54    259s] #        Total             627  
[12/26 20:03:54    259s] #-----------------------------
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #                 OverCon          
[12/26 20:03:54    259s] #                  #Gcell    %Gcell
[12/26 20:03:54    259s] #     Layer           (1)   OverCon
[12/26 20:03:54    259s] #  --------------------------------
[12/26 20:03:54    259s] #  M1            0(0.00%)   (0.00%)
[12/26 20:03:54    259s] #  M2            0(0.00%)   (0.00%)
[12/26 20:03:54    259s] #  M3            0(0.00%)   (0.00%)
[12/26 20:03:54    259s] #  TOP_M         0(0.00%)   (0.00%)
[12/26 20:03:54    259s] #  --------------------------------
[12/26 20:03:54    259s] #     Total      0(0.00%)   (0.00%)
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/26 20:03:54    259s] #  Overflow after GR: 0.00% H + 0.00% V
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] [hotspot] +------------+---------------+---------------+
[12/26 20:03:54    259s] [hotspot] |            |   max hotspot | total hotspot |
[12/26 20:03:54    259s] [hotspot] +------------+---------------+---------------+
[12/26 20:03:54    259s] [hotspot] | normalized |          0.00 |          0.00 |
[12/26 20:03:54    259s] [hotspot] +------------+---------------+---------------+
[12/26 20:03:54    259s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/26 20:03:54    259s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/26 20:03:54    259s] #Complete Global Routing.
[12/26 20:03:54    259s] #Total wire length = 21344 um.
[12/26 20:03:54    259s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:03:54    259s] #Total wire length on LAYER M1 = 42 um.
[12/26 20:03:54    259s] #Total wire length on LAYER M2 = 11306 um.
[12/26 20:03:54    259s] #Total wire length on LAYER M3 = 8375 um.
[12/26 20:03:54    259s] #Total wire length on LAYER TOP_M = 1621 um.
[12/26 20:03:54    259s] #Total number of vias = 2785
[12/26 20:03:54    259s] #Up-Via Summary (total 2785):
[12/26 20:03:54    259s] #           
[12/26 20:03:54    259s] #-----------------------
[12/26 20:03:54    259s] # M1               1713
[12/26 20:03:54    259s] # M2               1038
[12/26 20:03:54    259s] # M3                 34
[12/26 20:03:54    259s] #-----------------------
[12/26 20:03:54    259s] #                  2785 
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #Max overcon = 0 track.
[12/26 20:03:54    259s] #Total overcon = 0.00%.
[12/26 20:03:54    259s] #Worst layer Gcell overcon rate = 0.00%.
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #Global routing statistics:
[12/26 20:03:54    259s] #Cpu time = 00:00:00
[12/26 20:03:54    259s] #Elapsed time = 00:00:00
[12/26 20:03:54    259s] #Increased memory = 14.04 (MB)
[12/26 20:03:54    259s] #Total memory = 1009.95 (MB)
[12/26 20:03:54    259s] #Peak memory = 1050.14 (MB)
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #Finished global routing on Tue Dec 26 20:03:54 2023
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] ### route signature (4) = 1127708332
[12/26 20:03:54    259s] ### violation signature (3) = 1905142130
[12/26 20:03:54    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1000.26 (MB), peak = 1050.14 (MB)
[12/26 20:03:54    259s] #Start Track Assignment.
[12/26 20:03:54    259s] #Done with 706 horizontal wires in 2 hboxes and 853 vertical wires in 2 hboxes.
[12/26 20:03:54    259s] #Done with 93 horizontal wires in 2 hboxes and 134 vertical wires in 2 hboxes.
[12/26 20:03:54    259s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #Track assignment summary:
[12/26 20:03:54    259s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/26 20:03:54    259s] #------------------------------------------------------------------------
[12/26 20:03:54    259s] # M1            44.37 	  0.00%  	  0.00% 	  0.00%
[12/26 20:03:54    259s] # M2         11286.24 	  0.00%  	  0.00% 	  0.00%
[12/26 20:03:54    259s] # M3          8176.28 	  0.09%  	  0.00% 	  0.03%
[12/26 20:03:54    259s] # TOP_M       1640.84 	  0.09%  	  0.00% 	  0.09%
[12/26 20:03:54    259s] #------------------------------------------------------------------------
[12/26 20:03:54    259s] # All       21147.73  	  0.04% 	  0.00% 	  0.09%
[12/26 20:03:54    259s] #Complete Track Assignment.
[12/26 20:03:54    259s] #Total wire length = 22684 um.
[12/26 20:03:54    259s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:03:54    259s] #Total wire length on LAYER M1 = 1194 um.
[12/26 20:03:54    259s] #Total wire length on LAYER M2 = 11218 um.
[12/26 20:03:54    259s] #Total wire length on LAYER M3 = 8635 um.
[12/26 20:03:54    259s] #Total wire length on LAYER TOP_M = 1637 um.
[12/26 20:03:54    259s] #Total number of vias = 2785
[12/26 20:03:54    259s] #Up-Via Summary (total 2785):
[12/26 20:03:54    259s] #           
[12/26 20:03:54    259s] #-----------------------
[12/26 20:03:54    259s] # M1               1713
[12/26 20:03:54    259s] # M2               1038
[12/26 20:03:54    259s] # M3                 34
[12/26 20:03:54    259s] #-----------------------
[12/26 20:03:54    259s] #                  2785 
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] ### route signature (8) = 1215901376
[12/26 20:03:54    259s] ### violation signature (7) = 1905142130
[12/26 20:03:54    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1002.00 (MB), peak = 1050.14 (MB)
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/26 20:03:54    259s] #Cpu time = 00:00:00
[12/26 20:03:54    259s] #Elapsed time = 00:00:00
[12/26 20:03:54    259s] #Increased memory = 14.30 (MB)
[12/26 20:03:54    259s] #Total memory = 1002.05 (MB)
[12/26 20:03:54    259s] #Peak memory = 1050.14 (MB)
[12/26 20:03:54    259s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/26 20:03:54    259s] #
[12/26 20:03:54    259s] #Start Detail Routing..
[12/26 20:03:54    259s] #start initial detail routing ...
[12/26 20:03:55    260s] #   number of violations = 0
[12/26 20:03:55    260s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1027.54 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] #start 1st optimization iteration ...
[12/26 20:03:55    260s] #   number of violations = 0
[12/26 20:03:55    260s] #    number of process antenna violations = 8
[12/26 20:03:55    260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.23 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] #start 2nd optimization iteration ...
[12/26 20:03:55    260s] #   number of violations = 0
[12/26 20:03:55    260s] #    number of process antenna violations = 4
[12/26 20:03:55    260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.27 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] #start 3rd optimization iteration ...
[12/26 20:03:55    260s] #   number of violations = 0
[12/26 20:03:55    260s] #    number of process antenna violations = 4
[12/26 20:03:55    260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.27 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] #start 4th optimization iteration ...
[12/26 20:03:55    260s] #   number of violations = 0
[12/26 20:03:55    260s] #    number of process antenna violations = 4
[12/26 20:03:55    260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.27 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] #start 5th optimization iteration ...
[12/26 20:03:55    260s] #   number of violations = 0
[12/26 20:03:55    260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.27 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] #Complete Detail Routing.
[12/26 20:03:55    260s] #Total wire length = 22549 um.
[12/26 20:03:55    260s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M1 = 2839 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M2 = 11823 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M3 = 6283 um.
[12/26 20:03:55    260s] #Total wire length on LAYER TOP_M = 1604 um.
[12/26 20:03:55    260s] #Total number of vias = 2696
[12/26 20:03:55    260s] #Up-Via Summary (total 2696):
[12/26 20:03:55    260s] #           
[12/26 20:03:55    260s] #-----------------------
[12/26 20:03:55    260s] # M1               1871
[12/26 20:03:55    260s] # M2                807
[12/26 20:03:55    260s] # M3                 18
[12/26 20:03:55    260s] #-----------------------
[12/26 20:03:55    260s] #                  2696 
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Total number of DRC violations = 0
[12/26 20:03:55    260s] ### route signature (15) = 1127854507
[12/26 20:03:55    260s] ### violation signature (14) = 1905142130
[12/26 20:03:55    260s] #Cpu time = 00:00:01
[12/26 20:03:55    260s] #Elapsed time = 00:00:01
[12/26 20:03:55    260s] #Increased memory = 5.50 (MB)
[12/26 20:03:55    260s] #Total memory = 1007.57 (MB)
[12/26 20:03:55    260s] #Peak memory = 1050.14 (MB)
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #start routing for process antenna violation fix ...
[12/26 20:03:55    260s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/26 20:03:55    260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1011.02 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Total wire length = 22551 um.
[12/26 20:03:55    260s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M1 = 2839 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M2 = 11823 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M3 = 6285 um.
[12/26 20:03:55    260s] #Total wire length on LAYER TOP_M = 1604 um.
[12/26 20:03:55    260s] #Total number of vias = 2704
[12/26 20:03:55    260s] #Up-Via Summary (total 2704):
[12/26 20:03:55    260s] #           
[12/26 20:03:55    260s] #-----------------------
[12/26 20:03:55    260s] # M1               1871
[12/26 20:03:55    260s] # M2                815
[12/26 20:03:55    260s] # M3                 18
[12/26 20:03:55    260s] #-----------------------
[12/26 20:03:55    260s] #                  2704 
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Total number of DRC violations = 0
[12/26 20:03:55    260s] #Total number of net violated process antenna rule = 0
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] ### route signature (18) = 1611539177
[12/26 20:03:55    260s] ### violation signature (17) = 1905142130
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Total wire length = 22551 um.
[12/26 20:03:55    260s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M1 = 2839 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M2 = 11823 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M3 = 6285 um.
[12/26 20:03:55    260s] #Total wire length on LAYER TOP_M = 1604 um.
[12/26 20:03:55    260s] #Total number of vias = 2704
[12/26 20:03:55    260s] #Up-Via Summary (total 2704):
[12/26 20:03:55    260s] #           
[12/26 20:03:55    260s] #-----------------------
[12/26 20:03:55    260s] # M1               1871
[12/26 20:03:55    260s] # M2                815
[12/26 20:03:55    260s] # M3                 18
[12/26 20:03:55    260s] #-----------------------
[12/26 20:03:55    260s] #                  2704 
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Total number of DRC violations = 0
[12/26 20:03:55    260s] #Total number of net violated process antenna rule = 0
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Start Post Route wire spreading..
[12/26 20:03:55    260s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Start DRC checking..
[12/26 20:03:55    260s] #   number of violations = 0
[12/26 20:03:55    260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1021.79 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] #CELL_VIEW uart_top,init has no DRC violation.
[12/26 20:03:55    260s] #Total number of DRC violations = 0
[12/26 20:03:55    260s] #Total number of net violated process antenna rule = 0
[12/26 20:03:55    260s] ### route signature (24) = 1070878083
[12/26 20:03:55    260s] ### violation signature (23) = 1905142130
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Start data preparation for wire spreading...
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Data preparation is done on Tue Dec 26 20:03:55 2023
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Start Post Route Wire Spread.
[12/26 20:03:55    260s] #Done with 100 horizontal wires in 3 hboxes and 122 vertical wires in 3 hboxes.
[12/26 20:03:55    260s] #Complete Post Route Wire Spread.
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Total wire length = 22763 um.
[12/26 20:03:55    260s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M1 = 2885 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M2 = 11930 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M3 = 6343 um.
[12/26 20:03:55    260s] #Total wire length on LAYER TOP_M = 1604 um.
[12/26 20:03:55    260s] #Total number of vias = 2704
[12/26 20:03:55    260s] #Up-Via Summary (total 2704):
[12/26 20:03:55    260s] #           
[12/26 20:03:55    260s] #-----------------------
[12/26 20:03:55    260s] # M1               1871
[12/26 20:03:55    260s] # M2                815
[12/26 20:03:55    260s] # M3                 18
[12/26 20:03:55    260s] #-----------------------
[12/26 20:03:55    260s] #                  2704 
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] ### route signature (27) =  260619049
[12/26 20:03:55    260s] ### violation signature (26) = 1905142130
[12/26 20:03:55    260s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #Start DRC checking..
[12/26 20:03:55    260s] #   number of violations = 0
[12/26 20:03:55    260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1025.49 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] #CELL_VIEW uart_top,init has no DRC violation.
[12/26 20:03:55    260s] #Total number of DRC violations = 0
[12/26 20:03:55    260s] #Total number of net violated process antenna rule = 0
[12/26 20:03:55    260s] ### route signature (32) =  390817278
[12/26 20:03:55    260s] ### violation signature (31) = 1905142130
[12/26 20:03:55    260s] #   number of violations = 0
[12/26 20:03:55    260s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.94 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] #CELL_VIEW uart_top,init has no DRC violation.
[12/26 20:03:55    260s] #Total number of DRC violations = 0
[12/26 20:03:55    260s] #Total number of net violated process antenna rule = 0
[12/26 20:03:55    260s] #Post Route wire spread is done.
[12/26 20:03:55    260s] #Total wire length = 22763 um.
[12/26 20:03:55    260s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M1 = 2885 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M2 = 11930 um.
[12/26 20:03:55    260s] #Total wire length on LAYER M3 = 6343 um.
[12/26 20:03:55    260s] #Total wire length on LAYER TOP_M = 1604 um.
[12/26 20:03:55    260s] #Total number of vias = 2704
[12/26 20:03:55    260s] #Up-Via Summary (total 2704):
[12/26 20:03:55    260s] #           
[12/26 20:03:55    260s] #-----------------------
[12/26 20:03:55    260s] # M1               1871
[12/26 20:03:55    260s] # M2                815
[12/26 20:03:55    260s] # M3                 18
[12/26 20:03:55    260s] #-----------------------
[12/26 20:03:55    260s] #                  2704 
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] ### route signature (34) =  390817278
[12/26 20:03:55    260s] ### violation signature (33) = 1905142130
[12/26 20:03:55    260s] #detailRoute Statistics:
[12/26 20:03:55    260s] #Cpu time = 00:00:02
[12/26 20:03:55    260s] #Elapsed time = 00:00:02
[12/26 20:03:55    260s] #Increased memory = 5.91 (MB)
[12/26 20:03:55    260s] #Total memory = 1007.97 (MB)
[12/26 20:03:55    260s] #Peak memory = 1050.14 (MB)
[12/26 20:03:55    260s] ### export route signature (35) =  390817278
[12/26 20:03:55    260s] ### export violation signature (34) = 1905142130
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] #globalDetailRoute statistics:
[12/26 20:03:55    260s] #Cpu time = 00:00:02
[12/26 20:03:55    260s] #Elapsed time = 00:00:02
[12/26 20:03:55    260s] #Increased memory = -12.84 (MB)
[12/26 20:03:55    260s] #Total memory = 1015.36 (MB)
[12/26 20:03:55    260s] #Peak memory = 1050.14 (MB)
[12/26 20:03:55    260s] #Number of warnings = 34
[12/26 20:03:55    260s] #Total number of warnings = 35
[12/26 20:03:55    260s] #Number of fails = 0
[12/26 20:03:55    260s] #Total number of fails = 0
[12/26 20:03:55    260s] #Complete globalDetailRoute on Tue Dec 26 20:03:55 2023
[12/26 20:03:55    260s] #
[12/26 20:03:55    260s] % End globalDetailRoute (date=12/26 20:03:55, total cpu=0:00:02.4, real=0:00:02.0, peak res=1050.1M, current mem=1050.1M)
[12/26 20:03:55    260s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1015.40 (MB), peak = 1050.14 (MB)
[12/26 20:03:55    260s] 
[12/26 20:03:55    260s] *** Summary of all messages that are not suppressed in this session:
[12/26 20:03:55    260s] Severity  ID               Count  Summary                                  
[12/26 20:03:55    260s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/26 20:03:55    260s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/26 20:03:55    260s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/26 20:03:55    260s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/26 20:03:55    260s] *** Message Summary: 4 warning(s), 0 error(s)
[12/26 20:03:55    260s] 
[12/26 20:03:55    260s] ### 
[12/26 20:03:55    260s] ###   Scalability Statistics
[12/26 20:03:55    260s] ### 
[12/26 20:03:55    260s] ### --------------------------------+----------------+----------------+----------------+
[12/26 20:03:55    260s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/26 20:03:55    260s] ### --------------------------------+----------------+----------------+----------------+
[12/26 20:03:55    260s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/26 20:03:55    260s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/26 20:03:55    260s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/26 20:03:55    260s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/26 20:03:55    260s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/26 20:03:55    260s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/26 20:03:55    260s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/26 20:03:55    260s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/26 20:03:55    260s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/26 20:03:55    260s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[12/26 20:03:55    260s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/26 20:03:55    260s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[12/26 20:03:55    260s] ### --------------------------------+----------------+----------------+----------------+
[12/26 20:03:55    260s] ### 
[12/26 20:03:55    260s] #% End routeDesign (date=12/26 20:03:55, total cpu=0:00:02.5, real=0:00:02.0, peak res=1050.1M, current mem=1015.4M)
[12/26 20:03:55    260s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/26 20:03:55    260s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
[12/26 20:03:57    260s] <CMD> optDesign -postRoute
[12/26 20:03:57    260s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/26 20:03:57    260s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/26 20:03:57    260s] Core basic site is CoreSite
[12/26 20:03:57    260s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 20:03:57    260s] Mark StBox On SiteArr starts
[12/26 20:03:57    260s] Mark StBox On SiteArr ends
[12/26 20:03:57    260s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:03:57    260s] Summary for sequential cells identification: 
[12/26 20:03:57    260s]   Identified SBFF number: 114
[12/26 20:03:57    260s]   Identified MBFF number: 0
[12/26 20:03:57    260s]   Identified SB Latch number: 0
[12/26 20:03:57    260s]   Identified MB Latch number: 0
[12/26 20:03:57    260s]   Not identified SBFF number: 6
[12/26 20:03:57    260s]   Not identified MBFF number: 0
[12/26 20:03:57    260s]   Not identified SB Latch number: 0
[12/26 20:03:57    260s]   Not identified MB Latch number: 0
[12/26 20:03:57    260s]   Number of sequential cells which are not FFs: 83
[12/26 20:03:57    260s] Creating Cell Server, finished. 
[12/26 20:03:57    260s] 
[12/26 20:03:57    260s] #spOpts: mergeVia=F 
[12/26 20:03:57    260s] Switching SI Aware to true by default in postroute mode   
[12/26 20:03:57    260s] GigaOpt running with 1 threads.
[12/26 20:03:57    260s] Info: 1 threads available for lower-level modules during optimization.
[12/26 20:03:57    260s] #spOpts: mergeVia=F 
[12/26 20:03:57    260s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1247.1MB).
[12/26 20:03:57    260s] 
[12/26 20:03:57    260s] Creating Lib Analyzer ...
[12/26 20:03:57    260s]  Visiting view : my_analysis_view_setup
[12/26 20:03:57    260s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/26 20:03:57    260s]  Visiting view : my_analysis_view_hold
[12/26 20:03:57    260s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/26 20:03:57    260s]  Setting StdDelay to 50.60
[12/26 20:03:57    260s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[12/26 20:03:57    260s] Type 'man IMPOPT-7077' for more detail.
[12/26 20:03:57    261s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 20:03:57    261s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/26 20:03:57    261s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 20:03:57    261s] 
[12/26 20:03:57    261s] Creating Lib Analyzer, finished. 
[12/26 20:03:57    261s] Effort level <high> specified for reg2reg path_group
[12/26 20:03:57    261s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1040.9M, totSessionCpu=0:04:22 **
[12/26 20:03:57    261s] #Created 658 library cell signatures
[12/26 20:03:57    261s] #Created 633 NETS and 0 SPECIALNETS signatures
[12/26 20:03:57    261s] #Created 589 instance signatures
[12/26 20:03:57    261s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.96 (MB), peak = 1050.14 (MB)
[12/26 20:03:57    261s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.96 (MB), peak = 1050.14 (MB)
[12/26 20:03:57    261s] Begin checking placement ... (start mem=1253.1M, init mem=1253.1M)
[12/26 20:03:57    261s] *info: Placed = 497           
[12/26 20:03:57    261s] *info: Unplaced = 0           
[12/26 20:03:57    261s] Placement Density:5.35%(17552/328189)
[12/26 20:03:57    261s] Placement Density (including fixed std cells):5.35%(17552/328189)
[12/26 20:03:57    261s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1254.1M)
[12/26 20:03:57    261s]  Initial DC engine is -> aae
[12/26 20:03:57    261s]  
[12/26 20:03:57    261s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/26 20:03:57    261s]  
[12/26 20:03:57    261s]  
[12/26 20:03:57    261s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/26 20:03:57    261s]  
[12/26 20:03:57    261s] Reset EOS DB
[12/26 20:03:57    261s] Ignoring AAE DB Resetting ...
[12/26 20:03:57    261s]  Set Options for AAE Based Opt flow 
[12/26 20:03:57    261s] *** optDesign -postRoute ***
[12/26 20:03:57    261s] DRC Margin: user margin 0.0; extra margin 0
[12/26 20:03:57    261s] Setup Target Slack: user slack 0
[12/26 20:03:57    261s] Hold Target Slack: user slack 0
[12/26 20:03:57    261s] Opt: RC extraction mode changed to 'detail'
[12/26 20:03:57    261s] Deleting Cell Server ...
[12/26 20:03:57    261s] Deleting Lib Analyzer.
[12/26 20:03:57    261s] Multi-VT timing optimization disabled based on library information.
[12/26 20:03:57    261s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:03:57    261s] Summary for sequential cells identification: 
[12/26 20:03:57    261s]   Identified SBFF number: 114
[12/26 20:03:57    261s]   Identified MBFF number: 0
[12/26 20:03:57    261s]   Identified SB Latch number: 0
[12/26 20:03:57    261s]   Identified MB Latch number: 0
[12/26 20:03:57    261s]   Not identified SBFF number: 6
[12/26 20:03:57    261s]   Not identified MBFF number: 0
[12/26 20:03:57    261s]   Not identified SB Latch number: 0
[12/26 20:03:57    261s]   Not identified MB Latch number: 0
[12/26 20:03:57    261s]   Number of sequential cells which are not FFs: 83
[12/26 20:03:57    261s] Creating Cell Server, finished. 
[12/26 20:03:57    261s] 
[12/26 20:03:57    261s]  Visiting view : my_analysis_view_setup
[12/26 20:03:57    261s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/26 20:03:57    261s]  Visiting view : my_analysis_view_hold
[12/26 20:03:57    261s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/26 20:03:57    261s]  Setting StdDelay to 50.60
[12/26 20:03:57    261s] Deleting Cell Server ...
[12/26 20:03:57    261s] ** INFO : this run is activating 'postRoute' automaton
[12/26 20:03:57    261s] Extraction called for design 'uart_top' of instances=589 and nets=633 using extraction engine 'postRoute' at effort level 'low' .
[12/26 20:03:57    261s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 20:03:57    261s] Type 'man IMPEXT-3530' for more detail.
[12/26 20:03:57    261s] PostRoute (effortLevel low) RC Extraction called for design uart_top.
[12/26 20:03:57    261s] RC Extraction called in multi-corner(1) mode.
[12/26 20:03:57    261s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 20:03:57    261s] Type 'man IMPEXT-6197' for more detail.
[12/26 20:03:57    261s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/26 20:03:57    261s] * Layer Id             : 1 - M1
[12/26 20:03:57    261s]       Thickness        : 0.54
[12/26 20:03:57    261s]       Min Width        : 0.23
[12/26 20:03:57    261s]       Layer Dielectric : 4.1
[12/26 20:03:57    261s] * Layer Id             : 2 - M2
[12/26 20:03:57    261s]       Thickness        : 0.54
[12/26 20:03:57    261s]       Min Width        : 0.28
[12/26 20:03:57    261s]       Layer Dielectric : 4.1
[12/26 20:03:57    261s] * Layer Id             : 3 - M3
[12/26 20:03:57    261s]       Thickness        : 0.54
[12/26 20:03:57    261s]       Min Width        : 0.28
[12/26 20:03:57    261s]       Layer Dielectric : 4.1
[12/26 20:03:57    261s] * Layer Id             : 4 - M4
[12/26 20:03:57    261s]       Thickness        : 0.84
[12/26 20:03:57    261s]       Min Width        : 0.44
[12/26 20:03:57    261s]       Layer Dielectric : 4.1
[12/26 20:03:57    261s] extractDetailRC Option : -outfile /tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d  -basic
[12/26 20:03:57    261s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/26 20:03:57    261s]       RC Corner Indexes            0   
[12/26 20:03:57    261s] Capacitance Scaling Factor   : 1.00000 
[12/26 20:03:57    261s] Coupling Cap. Scaling Factor : 1.00000 
[12/26 20:03:57    261s] Resistance Scaling Factor    : 1.00000 
[12/26 20:03:57    261s] Clock Cap. Scaling Factor    : 1.00000 
[12/26 20:03:57    261s] Clock Res. Scaling Factor    : 1.00000 
[12/26 20:03:57    261s] Shrink Factor                : 1.00000
[12/26 20:03:57    261s] Initializing multi-corner resistance tables ...
[12/26 20:03:57    261s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1254.1M)
[12/26 20:03:57    261s] Creating parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for storing RC.
[12/26 20:03:57    261s] Extracted 10.0458% (CPU Time= 0:00:00.0  MEM= 1303.1M)
[12/26 20:03:57    261s] Extracted 20.0434% (CPU Time= 0:00:00.0  MEM= 1303.1M)
[12/26 20:03:57    261s] Extracted 30.041% (CPU Time= 0:00:00.0  MEM= 1303.1M)
[12/26 20:03:57    261s] Extracted 40.0385% (CPU Time= 0:00:00.0  MEM= 1303.1M)
[12/26 20:03:57    261s] Extracted 50.0361% (CPU Time= 0:00:00.0  MEM= 1303.1M)
[12/26 20:03:57    261s] Extracted 60.0337% (CPU Time= 0:00:00.0  MEM= 1303.1M)
[12/26 20:03:57    261s] Extracted 70.0313% (CPU Time= 0:00:00.0  MEM= 1303.1M)
[12/26 20:03:57    261s] Extracted 80.0289% (CPU Time= 0:00:00.0  MEM= 1303.1M)
[12/26 20:03:57    261s] Extracted 90.0265% (CPU Time= 0:00:00.0  MEM= 1303.1M)
[12/26 20:03:57    261s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1303.1M)
[12/26 20:03:58    261s] Number of Extracted Resistors     : 7037
[12/26 20:03:58    261s] Number of Extracted Ground Cap.   : 7491
[12/26 20:03:58    261s] Number of Extracted Coupling Cap. : 11064
[12/26 20:03:58    261s] Opening parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for reading.
[12/26 20:03:58    261s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/26 20:03:58    261s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1280.1M)
[12/26 20:03:58    261s] Creating parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb_Filter.rcdb.d' for storing RC.
[12/26 20:03:58    261s] Closing parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d'. 627 times net's RC data read were performed.
[12/26 20:03:58    261s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1288.102M)
[12/26 20:03:58    261s] Opening parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for reading.
[12/26 20:03:58    261s] processing rcdb (/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d) for hinst (top) of cell (uart_top);
[12/26 20:03:58    261s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1288.102M)
[12/26 20:03:58    261s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1288.102M)
[12/26 20:03:58    261s] Opening parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for reading.
[12/26 20:03:58    261s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1288.1M)
[12/26 20:03:58    261s] Initializing multi-corner resistance tables ...
[12/26 20:03:58    261s] Unfixed 0 ViaPillar Nets
[12/26 20:03:58    261s] End AAE Lib Interpolated Model. (MEM=1288.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:03:58    261s] **INFO: Starting Blocking QThread with 1 CPU
[12/26 20:03:58    261s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/26 20:03:58    261s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[12/26 20:03:58    261s] #################################################################################
[12/26 20:03:58    261s] # Design Stage: PostRoute
[12/26 20:03:58    261s] # Design Name: uart_top
[12/26 20:03:58    261s] # Design Mode: 90nm
[12/26 20:03:58    261s] # Analysis Mode: MMMC OCV 
[12/26 20:03:58    261s] # Parasitics Mode: SPEF/RCDB
[12/26 20:03:58    261s] # Signoff Settings: SI Off 
[12/26 20:03:58    261s] #################################################################################
[12/26 20:03:58    261s] AAE_INFO: 1 threads acquired from CTE.
[12/26 20:03:58    261s] Calculate late delays in OCV mode...
[12/26 20:03:58    261s] Calculate early delays in OCV mode...
[12/26 20:03:58    261s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/26 20:03:58    261s] Start delay calculation (fullDC) (1 T). (MEM=0)
[12/26 20:03:58    261s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/26 20:03:58    261s] End AAE Lib Interpolated Model. (MEM=22.3047 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:03:58    261s] Total number of fetched objects 787
[12/26 20:03:58    261s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:03:58    261s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 20:03:58    261s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 20:03:58    261s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[12/26 20:03:58    261s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
[12/26 20:03:58    261s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
[12/26 20:03:58    261s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.1/0:00:00.0 (0.0), mem = 0.0M
[12/26 20:03:58    261s]  
_______________________________________________________________________
[12/26 20:03:58    261s] Starting SI iteration 1 using Infinite Timing Windows
[12/26 20:03:58    261s] Begin IPO call back ...
[12/26 20:03:58    261s] End IPO call back ...
[12/26 20:03:58    261s] #################################################################################
[12/26 20:03:58    261s] # Design Stage: PostRoute
[12/26 20:03:58    261s] # Design Name: uart_top
[12/26 20:03:58    261s] # Design Mode: 90nm
[12/26 20:03:58    261s] # Analysis Mode: MMMC OCV 
[12/26 20:03:58    261s] # Parasitics Mode: SPEF/RCDB
[12/26 20:03:58    261s] # Signoff Settings: SI On 
[12/26 20:03:58    261s] #################################################################################
[12/26 20:03:58    262s] AAE_INFO: 1 threads acquired from CTE.
[12/26 20:03:58    262s] Setting infinite Tws ...
[12/26 20:03:58    262s] First Iteration Infinite Tw... 
[12/26 20:03:58    262s] Calculate early delays in OCV mode...
[12/26 20:03:58    262s] Calculate late delays in OCV mode...
[12/26 20:03:58    262s] Topological Sorting (REAL = 0:00:00.0, MEM = 1286.1M, InitMEM = 1286.1M)
[12/26 20:03:58    262s] Start delay calculation (fullDC) (1 T). (MEM=1286.1)
[12/26 20:03:58    262s] End AAE Lib Interpolated Model. (MEM=1302.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:03:58    262s] Total number of fetched objects 787
[12/26 20:03:58    262s] AAE_INFO-618: Total number of nets in the design is 633,  100.0 percent of the nets selected for SI analysis
[12/26 20:03:58    262s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:03:58    262s] End delay calculation. (MEM=1359.48 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 20:03:58    262s] End delay calculation (fullDC). (MEM=1359.48 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 20:03:58    262s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1359.5M) ***
[12/26 20:03:58    262s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1359.5M)
[12/26 20:03:58    262s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/26 20:03:58    262s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1359.5M)
[12/26 20:03:58    262s] 
[12/26 20:03:58    262s] Executing IPO callback for view pruning ..
[12/26 20:03:58    262s] Starting SI iteration 2
[12/26 20:03:58    262s] AAE_INFO: 1 threads acquired from CTE.
[12/26 20:03:58    262s] Calculate early delays in OCV mode...
[12/26 20:03:58    262s] Calculate late delays in OCV mode...
[12/26 20:03:58    262s] Start delay calculation (fullDC) (1 T). (MEM=1367.53)
[12/26 20:03:58    262s] End AAE Lib Interpolated Model. (MEM=1367.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:03:58    262s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/26 20:03:58    262s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 787. 
[12/26 20:03:58    262s] Total number of fetched objects 787
[12/26 20:03:58    262s] AAE_INFO-618: Total number of nets in the design is 633,  3.8 percent of the nets selected for SI analysis
[12/26 20:03:58    262s] End delay calculation. (MEM=1335.52 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 20:03:58    262s] End delay calculation (fullDC). (MEM=1335.52 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 20:03:58    262s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1335.5M) ***
[12/26 20:03:58    262s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:04:22 mem=1335.5M)
[12/26 20:03:58    262s] End AAE Lib Interpolated Model. (MEM=1335.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:03:58    262s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   66    |   66    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.348%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1051.0M, totSessionCpu=0:04:22 **
[12/26 20:03:58    262s] Setting latch borrow mode to budget during optimization.
[12/26 20:03:58    262s] Glitch fixing enabled
[12/26 20:03:58    262s] **INFO: Start fixing DRV (Mem = 1315.05M) ...
[12/26 20:03:58    262s] Begin: GigaOpt DRV Optimization
[12/26 20:03:58    262s] Glitch fixing enabled
[12/26 20:03:58    262s] Info: 23 io nets excluded
[12/26 20:03:58    262s] Info: 1 clock net  excluded from IPO operation.
[12/26 20:03:58    262s] End AAE Lib Interpolated Model. (MEM=1315.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:03:58    262s] PhyDesignGrid: maxLocalDensity 0.96
[12/26 20:03:58    262s] ### Creating PhyDesignMc. totSessionCpu=0:04:22 mem=1315.0M
[12/26 20:03:58    262s] #spOpts: mergeVia=F 
[12/26 20:03:58    262s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1315.0MB).
[12/26 20:03:58    262s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:22 mem=1315.0M
[12/26 20:03:58    262s] ### Creating LA Mngr. totSessionCpu=0:04:22 mem=1315.0M
[12/26 20:03:59    263s] ### Creating LA Mngr, finished. totSessionCpu=0:04:23 mem=1339.1M
[12/26 20:03:59    263s] ### Creating LA Mngr. totSessionCpu=0:04:23 mem=1412.5M
[12/26 20:03:59    263s] ### Creating LA Mngr, finished. totSessionCpu=0:04:23 mem=1412.5M
[12/26 20:03:59    263s] 
[12/26 20:03:59    263s] Creating Lib Analyzer ...
[12/26 20:03:59    263s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/26 20:03:59    263s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/26 20:03:59    263s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/26 20:03:59    263s] 
[12/26 20:04:00    263s] Creating Lib Analyzer, finished. 
[12/26 20:04:00    264s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[12/26 20:04:00    264s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 20:04:00    264s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/26 20:04:00    264s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 20:04:00    264s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/26 20:04:00    264s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 20:04:00    264s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 20:04:00    264s] |    22|    33|   -36.74|    22|    33|    -3.14|    22|    33|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|   5.35|          |         |
[12/26 20:04:00    264s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/26 20:04:00    264s] |    22|    33|   -36.59|    22|    33|    -3.13|    22|    33|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|   5.35| 0:00:00.0|  1527.0M|
[12/26 20:04:00    264s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] ###############################################################################
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #  Large fanout net report:  
[12/26 20:04:00    264s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/26 20:04:00    264s] #     - current density: 5.35
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #  List of high fanout nets:
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] ###############################################################################
[12/26 20:04:00    264s] **** Begin NDR-Layer Usage Statistics ****
[12/26 20:04:00    264s] 0 Ndr or Layer constraints added by optimization 
[12/26 20:04:00    264s] **** End NDR-Layer Usage Statistics ****
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] =======================================================================
[12/26 20:04:00    264s]                 Reasons for remaining drv violations
[12/26 20:04:00    264s] =======================================================================
[12/26 20:04:00    264s] *info: Total 22 net(s) have violations which can't be fixed by DRV optimization.
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] MultiBuffering failure reasons
[12/26 20:04:00    264s] ------------------------------------------------
[12/26 20:04:00    264s] *info:    22 net(s): Could not be fixed because it is multi driver net.
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] SingleBuffering failure reasons
[12/26 20:04:00    264s] ------------------------------------------------
[12/26 20:04:00    264s] *info:    22 net(s): Could not be fixed because it is multi driver net.
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] Resizing failure reasons
[12/26 20:04:00    264s] ------------------------------------------------
[12/26 20:04:00    264s] *info:    11 net(s): Could not be fixed because instance couldn't be resized.
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1527.0M) ***
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] Begin: glitch net info
[12/26 20:04:00    264s] glitch slack range: number of glitch nets
[12/26 20:04:00    264s] glitch slack < -0.32 : 0
[12/26 20:04:00    264s] -0.32 < glitch slack < -0.28 : 0
[12/26 20:04:00    264s] -0.28 < glitch slack < -0.24 : 0
[12/26 20:04:00    264s] -0.24 < glitch slack < -0.2 : 0
[12/26 20:04:00    264s] -0.2 < glitch slack < -0.16 : 0
[12/26 20:04:00    264s] -0.16 < glitch slack < -0.12 : 0
[12/26 20:04:00    264s] -0.12 < glitch slack < -0.08 : 0
[12/26 20:04:00    264s] -0.08 < glitch slack < -0.04 : 0
[12/26 20:04:00    264s] -0.04 < glitch slack : 0
[12/26 20:04:00    264s] End: glitch net info
[12/26 20:04:00    264s] drv optimizer changes nothing and skips refinePlace
[12/26 20:04:00    264s] End: GigaOpt DRV Optimization
[12/26 20:04:00    264s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1108.9M, totSessionCpu=0:04:24 **
[12/26 20:04:00    264s] *info:
[12/26 20:04:00    264s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1384.31M).
[12/26 20:04:00    264s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=1384.3M)                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   66    |   66    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.348%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1108.9M, totSessionCpu=0:04:24 **
[12/26 20:04:00    264s]   DRV Snapshot: (REF)
[12/26 20:04:00    264s]          Tran DRV: 0
[12/26 20:04:00    264s]           Cap DRV: 22
[12/26 20:04:00    264s]        Fanout DRV: 0
[12/26 20:04:00    264s]            Glitch: 0
[12/26 20:04:00    264s] *** Timing Is met
[12/26 20:04:00    264s] *** Check timing (0:00:00.0)
[12/26 20:04:00    264s] *** Setup timing is met (target slack 0ns)
[12/26 20:04:00    264s]   Timing Snapshot: (REF)
[12/26 20:04:00    264s]      Weighted WNS: 0.000
[12/26 20:04:00    264s]       All  PG WNS: 0.000
[12/26 20:04:00    264s]       High PG WNS: 0.000
[12/26 20:04:00    264s]       All  PG TNS: 0.000
[12/26 20:04:00    264s]       High PG TNS: 0.000
[12/26 20:04:00    264s]    Category Slack: { [H, 0.033] }
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] Running postRoute recovery in preEcoRoute mode
[12/26 20:04:00    264s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1109.0M, totSessionCpu=0:04:24 **
[12/26 20:04:00    264s]   DRV Snapshot: (TGT)
[12/26 20:04:00    264s]          Tran DRV: 0
[12/26 20:04:00    264s]           Cap DRV: 22
[12/26 20:04:00    264s]        Fanout DRV: 0
[12/26 20:04:00    264s]            Glitch: 0
[12/26 20:04:00    264s] Checking DRV degradation...
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] Recovery Manager:
[12/26 20:04:00    264s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/26 20:04:00    264s]      Cap DRV degradation : 0 (22 -> 22, Margin 10) - Skip
[12/26 20:04:00    264s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/26 20:04:00    264s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/26 20:04:00    264s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1319.55M, totSessionCpu=0:04:24).
[12/26 20:04:00    264s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1109.0M, totSessionCpu=0:04:24 **
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s]   Timing/DRV Snapshot: (REF)
[12/26 20:04:00    264s]      Weighted WNS: 0.000
[12/26 20:04:00    264s]       All  PG WNS: 0.000
[12/26 20:04:00    264s]       High PG WNS: 0.000
[12/26 20:04:00    264s]       All  PG TNS: 0.000
[12/26 20:04:00    264s]       High PG TNS: 0.000
[12/26 20:04:00    264s]          Tran DRV: 0
[12/26 20:04:00    264s]           Cap DRV: 22
[12/26 20:04:00    264s]        Fanout DRV: 0
[12/26 20:04:00    264s]            Glitch: 0
[12/26 20:04:00    264s]    Category Slack: { [H, 0.033] }
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] ### Creating LA Mngr. totSessionCpu=0:04:24 mem=1319.6M
[12/26 20:04:00    264s] ### Creating LA Mngr, finished. totSessionCpu=0:04:24 mem=1319.6M
[12/26 20:04:00    264s] Default Rule : ""
[12/26 20:04:00    264s] Non Default Rules :
[12/26 20:04:00    264s] Worst Slack : 0.033 ns
[12/26 20:04:00    264s] Total 0 nets layer assigned (0.0).
[12/26 20:04:00    264s] GigaOpt: setting up router preferences
[12/26 20:04:00    264s] GigaOpt: 0 nets assigned router directives
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] Start Assign Priority Nets ...
[12/26 20:04:00    264s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/26 20:04:00    264s] Existing Priority Nets 0 (0.0%)
[12/26 20:04:00    264s] Total Assign Priority Nets 1 (0.2%)
[12/26 20:04:00    264s] ### Creating LA Mngr. totSessionCpu=0:04:24 mem=1376.8M
[12/26 20:04:00    264s] ### Creating LA Mngr, finished. totSessionCpu=0:04:24 mem=1376.8M
[12/26 20:04:00    264s] ### Creating LA Mngr. totSessionCpu=0:04:24 mem=1376.8M
[12/26 20:04:00    264s] ### Creating LA Mngr, finished. totSessionCpu=0:04:24 mem=1376.8M
[12/26 20:04:00    264s] Default Rule : ""
[12/26 20:04:00    264s] Non Default Rules :
[12/26 20:04:00    264s] Worst Slack : 0.033 ns
[12/26 20:04:00    264s] Total 0 nets layer assigned (0.1).
[12/26 20:04:00    264s] GigaOpt: setting up router preferences
[12/26 20:04:00    264s] GigaOpt: 0 nets assigned router directives
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] Start Assign Priority Nets ...
[12/26 20:04:00    264s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/26 20:04:00    264s] Existing Priority Nets 0 (0.0%)
[12/26 20:04:00    264s] Total Assign Priority Nets 1 (0.2%)
[12/26 20:04:00    264s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   66    |   66    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.348%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1071.6M, totSessionCpu=0:04:24 **
[12/26 20:04:00    264s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 20:04:00    264s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/26 20:04:00    264s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1286.7MB).
[12/26 20:04:00    264s] *** Starting refinePlace (0:04:24 mem=1286.7M) ***
[12/26 20:04:00    264s] Total net bbox length = 1.851e+04 (7.673e+03 1.083e+04) (ext = 5.169e+03)
[12/26 20:04:00    264s] Starting refinePlace ...
[12/26 20:04:00    264s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 20:04:00    264s] Density distribution unevenness ratio = 71.635%
[12/26 20:04:00    264s]   Spread Effort: high, post-route mode, useDDP on.
[12/26 20:04:00    264s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1286.7MB) @(0:04:24 - 0:04:24).
[12/26 20:04:00    264s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 20:04:00    264s] wireLenOptFixPriorityInst 0 inst fixed
[12/26 20:04:00    264s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 20:04:00    264s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1286.7MB) @(0:04:24 - 0:04:24).
[12/26 20:04:00    264s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/26 20:04:00    264s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1286.7MB
[12/26 20:04:00    264s] Statistics of distance of Instance movement in refine placement:
[12/26 20:04:00    264s]   maximum (X+Y) =         0.00 um
[12/26 20:04:00    264s]   mean    (X+Y) =         0.00 um
[12/26 20:04:00    264s] Summary Report:
[12/26 20:04:00    264s] Instances move: 0 (out of 497 movable)
[12/26 20:04:00    264s] Instances flipped: 0
[12/26 20:04:00    264s] Mean displacement: 0.00 um
[12/26 20:04:00    264s] Max displacement: 0.00 um 
[12/26 20:04:00    264s] Total instances moved : 0
[12/26 20:04:00    264s] Total net bbox length = 1.851e+04 (7.673e+03 1.083e+04) (ext = 5.169e+03)
[12/26 20:04:00    264s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1286.7MB
[12/26 20:04:00    264s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1286.7MB) @(0:04:24 - 0:04:24).
[12/26 20:04:00    264s] *** Finished refinePlace (0:04:24 mem=1286.7M) ***
[12/26 20:04:00    264s] default core: bins with density >  0.75 =    0 % ( 0 / 121 )
[12/26 20:04:00    264s] Density distribution unevenness ratio = 71.635%
[12/26 20:04:00    264s] -routeWithEco false                       # bool, default=false
[12/26 20:04:00    264s] -routeWithEco true                        # bool, default=false, user setting
[12/26 20:04:00    264s] -routeSelectedNetOnly false               # bool, default=false
[12/26 20:04:00    264s] -routeWithTimingDriven false              # bool, default=false
[12/26 20:04:00    264s] -routeWithSiDriven false                  # bool, default=false
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] globalDetailRoute
[12/26 20:04:00    264s] 
[12/26 20:04:00    264s] #setNanoRouteMode -routeWithEco true
[12/26 20:04:00    264s] #Start globalDetailRoute on Tue Dec 26 20:04:00 2023
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] Closing parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d'. 627 times net's RC data read were performed.
[12/26 20:04:00    264s] ### Net info: total nets: 633
[12/26 20:04:00    264s] ### Net info: dirty nets: 0
[12/26 20:04:00    264s] ### Net info: marked as disconnected nets: 0
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET doutrx[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET doutrx[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET doutrx[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET doutrx[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET doutrx[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET doutrx[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET doutrx[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET doutrx[7] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET donerx has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET donetx has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET tx has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET dintx[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET dintx[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET dintx[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET dintx[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET dintx[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET dintx[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET dintx[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET dintx[7] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (NRIG-44) Imported NET newd has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/26 20:04:00    264s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[12/26 20:04:00    264s] #To increase the message display limit, refer to the product command reference manual.
[12/26 20:04:00    264s] ### Net info: fully routed nets: 604
[12/26 20:04:00    264s] ### Net info: trivial (single pin) nets: 0
[12/26 20:04:00    264s] ### Net info: unrouted nets: 6
[12/26 20:04:00    264s] ### Net info: re-extraction nets: 23
[12/26 20:04:00    264s] ### Net info: ignored nets: 0
[12/26 20:04:00    264s] ### Net info: skip routing nets: 0
[12/26 20:04:00    264s] ### import route signature (36) =  938712123
[12/26 20:04:00    264s] ### import violation signature (35) = 1905142130
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN clk in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN dintx[0] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN dintx[1] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN dintx[2] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN dintx[3] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN dintx[4] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN dintx[5] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN dintx[6] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN dintx[7] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN donerx in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN donetx in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN doutrx[0] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN doutrx[1] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN doutrx[2] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN doutrx[3] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN doutrx[4] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN doutrx[5] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN doutrx[6] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN doutrx[7] in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (NRDB-733) PIN newd in CELL_VIEW uart_top does not have physical port.
[12/26 20:04:00    264s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/26 20:04:00    264s] #To increase the message display limit, refer to the product command reference manual.
[12/26 20:04:00    264s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[12/26 20:04:00    264s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[12/26 20:04:00    264s] #RTESIG:78da85ccb10ac230148561679fe2d276a860eb3d0de925abe0aa52d4b554484508069af4
[12/26 20:04:00    264s] #       fd555ca539ebff71f2e276e82883d468aac046f7a0630701b8a960a07690fe93aefb6c9d
[12/26 20:04:00    264s] #       17a7f3a515d038b860a9bc7befb634073b51b0313e5f8fcdcf1861d25cb7fc1d95a3f343
[12/26 20:04:00    264s] #       fc0bc18a936f502c14a779d92893349a75daa05d30ab37f2d65882
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #Loading the last recorded routing design signature
[12/26 20:04:00    264s] #No placement changes detected since last routing
[12/26 20:04:00    264s] #RTESIG:78da85ccb10ac230148561679fe2d276a860eb3d0de925abe0aa52d4b554484508069af4
[12/26 20:04:00    264s] #       fd555ca539ebff71f2e276e82883d468aac046f7a0630701b8a960a07690fe93aefb6c9d
[12/26 20:04:00    264s] #       17a7f3a515d038b860a9bc7befb634073b51b0313e5f8fcdcf1861d25cb7fc1d95a3f343
[12/26 20:04:00    264s] #       fc0bc18a936f502c14a779d92893349a75daa05d30ab37f2d65882
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #Start routing data preparation on Tue Dec 26 20:04:00 2023
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #Minimum voltage of a net in the design = 0.000.
[12/26 20:04:00    264s] #Maximum voltage of a net in the design = 1.980.
[12/26 20:04:00    264s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/26 20:04:00    264s] #Voltage range [0.000 - 1.980] has 631 nets.
[12/26 20:04:00    264s] # M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
[12/26 20:04:00    264s] # M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/26 20:04:00    264s] # M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/26 20:04:00    264s] # TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
[12/26 20:04:00    264s] #Regenerating Ggrids automatically.
[12/26 20:04:00    264s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
[12/26 20:04:00    264s] #Using automatically generated G-grids.
[12/26 20:04:00    264s] #Done routing data preparation.
[12/26 20:04:00    264s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1076.41 (MB), peak = 1115.45 (MB)
[12/26 20:04:00    264s] #Merging special wires...
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #Connectivity extraction summary:
[12/26 20:04:00    264s] #23 routed nets are extracted.
[12/26 20:04:00    264s] #604 routed net(s) are imported.
[12/26 20:04:00    264s] #6 nets are fixed|skipped|trivial (not extracted).
[12/26 20:04:00    264s] #Total number of nets = 633.
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #Found 0 nets for post-route si or timing fixing.
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #Finished routing data preparation on Tue Dec 26 20:04:00 2023
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #Cpu time = 00:00:00
[12/26 20:04:00    264s] #Elapsed time = 00:00:00
[12/26 20:04:00    264s] #Increased memory = 3.77 (MB)
[12/26 20:04:00    264s] #Total memory = 1076.41 (MB)
[12/26 20:04:00    264s] #Peak memory = 1115.45 (MB)
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #Start global routing on Tue Dec 26 20:04:00 2023
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #WARNING (NRGR-22) Design is already detail routed.
[12/26 20:04:00    264s] ### route signature (39) =  812971809
[12/26 20:04:00    264s] ### violation signature (38) = 1905142130
[12/26 20:04:00    264s] ### route signature (42) = 2022395641
[12/26 20:04:00    264s] ### violation signature (41) = 1905142130
[12/26 20:04:00    264s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/26 20:04:00    264s] #Cpu time = 00:00:00
[12/26 20:04:00    264s] #Elapsed time = 00:00:00
[12/26 20:04:00    264s] #Increased memory = 3.81 (MB)
[12/26 20:04:00    264s] #Total memory = 1076.46 (MB)
[12/26 20:04:00    264s] #Peak memory = 1115.45 (MB)
[12/26 20:04:00    264s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/26 20:04:00    264s] #
[12/26 20:04:00    264s] #Start Detail Routing..
[12/26 20:04:00    264s] #start initial detail routing ...
[12/26 20:04:00    264s] ### For initial detail routing, marked 627 dont-route nets (design has 0 dirty nets)
[12/26 20:04:00    264s] #   number of violations = 0
[12/26 20:04:00    264s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1077.42 (MB), peak = 1115.45 (MB)
[12/26 20:04:00    264s] #start 1st optimization iteration ...
[12/26 20:04:00    264s] #   number of violations = 0
[12/26 20:04:00    264s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1077.44 (MB), peak = 1115.45 (MB)
[12/26 20:04:01    264s] #Complete Detail Routing.
[12/26 20:04:01    264s] #Total wire length = 22763 um.
[12/26 20:04:01    264s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M1 = 2885 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M2 = 11930 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M3 = 6343 um.
[12/26 20:04:01    264s] #Total wire length on LAYER TOP_M = 1604 um.
[12/26 20:04:01    264s] #Total number of vias = 2704
[12/26 20:04:01    264s] #Up-Via Summary (total 2704):
[12/26 20:04:01    264s] #           
[12/26 20:04:01    264s] #-----------------------
[12/26 20:04:01    264s] # M1               1871
[12/26 20:04:01    264s] # M2                815
[12/26 20:04:01    264s] # M3                 18
[12/26 20:04:01    264s] #-----------------------
[12/26 20:04:01    264s] #                  2704 
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #Total number of DRC violations = 0
[12/26 20:04:01    264s] ### route signature (47) = 2022395641
[12/26 20:04:01    264s] ### violation signature (46) = 1905142130
[12/26 20:04:01    264s] #Cpu time = 00:00:00
[12/26 20:04:01    264s] #Elapsed time = 00:00:00
[12/26 20:04:01    264s] #Increased memory = 0.02 (MB)
[12/26 20:04:01    264s] #Total memory = 1076.48 (MB)
[12/26 20:04:01    264s] #Peak memory = 1115.45 (MB)
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #start routing for process antenna violation fix ...
[12/26 20:04:01    264s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/26 20:04:01    264s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1077.25 (MB), peak = 1115.45 (MB)
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #Total wire length = 22763 um.
[12/26 20:04:01    264s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M1 = 2885 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M2 = 11930 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M3 = 6343 um.
[12/26 20:04:01    264s] #Total wire length on LAYER TOP_M = 1604 um.
[12/26 20:04:01    264s] #Total number of vias = 2704
[12/26 20:04:01    264s] #Up-Via Summary (total 2704):
[12/26 20:04:01    264s] #           
[12/26 20:04:01    264s] #-----------------------
[12/26 20:04:01    264s] # M1               1871
[12/26 20:04:01    264s] # M2                815
[12/26 20:04:01    264s] # M3                 18
[12/26 20:04:01    264s] #-----------------------
[12/26 20:04:01    264s] #                  2704 
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #Total number of DRC violations = 0
[12/26 20:04:01    264s] #Total number of net violated process antenna rule = 0
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] ### route signature (50) = 2022395641
[12/26 20:04:01    264s] ### violation signature (49) = 1905142130
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #Total wire length = 22763 um.
[12/26 20:04:01    264s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M1 = 2885 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M2 = 11930 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M3 = 6343 um.
[12/26 20:04:01    264s] #Total wire length on LAYER TOP_M = 1604 um.
[12/26 20:04:01    264s] #Total number of vias = 2704
[12/26 20:04:01    264s] #Up-Via Summary (total 2704):
[12/26 20:04:01    264s] #           
[12/26 20:04:01    264s] #-----------------------
[12/26 20:04:01    264s] # M1               1871
[12/26 20:04:01    264s] # M2                815
[12/26 20:04:01    264s] # M3                 18
[12/26 20:04:01    264s] #-----------------------
[12/26 20:04:01    264s] #                  2704 
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #Total number of DRC violations = 0
[12/26 20:04:01    264s] #Total number of net violated process antenna rule = 0
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #Start Post Route wire spreading..
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #Start data preparation for wire spreading...
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #Data preparation is done on Tue Dec 26 20:04:01 2023
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #Start Post Route Wire Spread.
[12/26 20:04:01    264s] #Done with 8 horizontal wires in 3 hboxes and 13 vertical wires in 3 hboxes.
[12/26 20:04:01    264s] #Complete Post Route Wire Spread.
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #Total wire length = 22774 um.
[12/26 20:04:01    264s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M1 = 2886 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M2 = 11940 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M3 = 6343 um.
[12/26 20:04:01    264s] #Total wire length on LAYER TOP_M = 1604 um.
[12/26 20:04:01    264s] #Total number of vias = 2704
[12/26 20:04:01    264s] #Up-Via Summary (total 2704):
[12/26 20:04:01    264s] #           
[12/26 20:04:01    264s] #-----------------------
[12/26 20:04:01    264s] # M1               1871
[12/26 20:04:01    264s] # M2                815
[12/26 20:04:01    264s] # M3                 18
[12/26 20:04:01    264s] #-----------------------
[12/26 20:04:01    264s] #                  2704 
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] ### route signature (54) =  238133788
[12/26 20:04:01    264s] ### violation signature (53) = 1905142130
[12/26 20:04:01    264s] #   number of violations = 0
[12/26 20:04:01    264s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.12 (MB), peak = 1115.45 (MB)
[12/26 20:04:01    264s] #CELL_VIEW uart_top,init has no DRC violation.
[12/26 20:04:01    264s] #Total number of DRC violations = 0
[12/26 20:04:01    264s] #Total number of net violated process antenna rule = 0
[12/26 20:04:01    264s] #Post Route wire spread is done.
[12/26 20:04:01    264s] #Total wire length = 22774 um.
[12/26 20:04:01    264s] #Total half perimeter of net bounding box = 24940 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M1 = 2886 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M2 = 11940 um.
[12/26 20:04:01    264s] #Total wire length on LAYER M3 = 6343 um.
[12/26 20:04:01    264s] #Total wire length on LAYER TOP_M = 1604 um.
[12/26 20:04:01    264s] #Total number of vias = 2704
[12/26 20:04:01    264s] #Up-Via Summary (total 2704):
[12/26 20:04:01    264s] #           
[12/26 20:04:01    264s] #-----------------------
[12/26 20:04:01    264s] # M1               1871
[12/26 20:04:01    264s] # M2                815
[12/26 20:04:01    264s] # M3                 18
[12/26 20:04:01    264s] #-----------------------
[12/26 20:04:01    264s] #                  2704 
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] ### route signature (56) =  238133788
[12/26 20:04:01    264s] ### violation signature (55) = 1905142130
[12/26 20:04:01    264s] #detailRoute Statistics:
[12/26 20:04:01    264s] #Cpu time = 00:00:00
[12/26 20:04:01    264s] #Elapsed time = 00:00:00
[12/26 20:04:01    264s] #Increased memory = -0.21 (MB)
[12/26 20:04:01    264s] #Total memory = 1076.25 (MB)
[12/26 20:04:01    264s] #Peak memory = 1115.45 (MB)
[12/26 20:04:01    264s] #Updating routing design signature
[12/26 20:04:01    264s] #Created 658 library cell signatures
[12/26 20:04:01    264s] #Created 633 NETS and 0 SPECIALNETS signatures
[12/26 20:04:01    264s] #Created 589 instance signatures
[12/26 20:04:01    264s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1076.25 (MB), peak = 1115.45 (MB)
[12/26 20:04:01    264s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1076.25 (MB), peak = 1115.45 (MB)
[12/26 20:04:01    264s] ### export route signature (57) =  238133788
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] #globalDetailRoute statistics:
[12/26 20:04:01    264s] #Cpu time = 00:00:00
[12/26 20:04:01    264s] #Elapsed time = 00:00:00
[12/26 20:04:01    264s] #Increased memory = 3.90 (MB)
[12/26 20:04:01    264s] #Total memory = 1075.75 (MB)
[12/26 20:04:01    264s] #Peak memory = 1115.45 (MB)
[12/26 20:04:01    264s] #Number of warnings = 44
[12/26 20:04:01    264s] #Total number of warnings = 79
[12/26 20:04:01    264s] #Number of fails = 0
[12/26 20:04:01    264s] #Total number of fails = 0
[12/26 20:04:01    264s] #Complete globalDetailRoute on Tue Dec 26 20:04:01 2023
[12/26 20:04:01    264s] #
[12/26 20:04:01    264s] ### 
[12/26 20:04:01    264s] ###   Scalability Statistics
[12/26 20:04:01    264s] ### 
[12/26 20:04:01    264s] ### --------------------------------+----------------+----------------+----------------+
[12/26 20:04:01    264s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/26 20:04:01    264s] ### --------------------------------+----------------+----------------+----------------+
[12/26 20:04:01    264s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[12/26 20:04:01    264s] ### --------------------------------+----------------+----------------+----------------+
[12/26 20:04:01    264s] ### 
[12/26 20:04:01    264s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1075.8M, totSessionCpu=0:04:25 **
[12/26 20:04:01    264s] -routeWithEco false                       # bool, default=false
[12/26 20:04:01    264s] -routeSelectedNetOnly false               # bool, default=false
[12/26 20:04:01    264s] -routeWithTimingDriven false              # bool, default=false
[12/26 20:04:01    264s] -routeWithSiDriven false                  # bool, default=false
[12/26 20:04:01    264s] Extraction called for design 'uart_top' of instances=589 and nets=633 using extraction engine 'postRoute' at effort level 'low' .
[12/26 20:04:01    264s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 20:04:01    264s] Type 'man IMPEXT-3530' for more detail.
[12/26 20:04:01    264s] PostRoute (effortLevel low) RC Extraction called for design uart_top.
[12/26 20:04:01    264s] RC Extraction called in multi-corner(1) mode.
[12/26 20:04:01    264s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 20:04:01    264s] Type 'man IMPEXT-6197' for more detail.
[12/26 20:04:01    264s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/26 20:04:01    264s] * Layer Id             : 1 - M1
[12/26 20:04:01    264s]       Thickness        : 0.54
[12/26 20:04:01    264s]       Min Width        : 0.23
[12/26 20:04:01    264s]       Layer Dielectric : 4.1
[12/26 20:04:01    264s] * Layer Id             : 2 - M2
[12/26 20:04:01    264s]       Thickness        : 0.54
[12/26 20:04:01    264s]       Min Width        : 0.28
[12/26 20:04:01    264s]       Layer Dielectric : 4.1
[12/26 20:04:01    264s] * Layer Id             : 3 - M3
[12/26 20:04:01    264s]       Thickness        : 0.54
[12/26 20:04:01    264s]       Min Width        : 0.28
[12/26 20:04:01    264s]       Layer Dielectric : 4.1
[12/26 20:04:01    264s] * Layer Id             : 4 - M4
[12/26 20:04:01    264s]       Thickness        : 0.84
[12/26 20:04:01    264s]       Min Width        : 0.44
[12/26 20:04:01    264s]       Layer Dielectric : 4.1
[12/26 20:04:01    264s] extractDetailRC Option : -outfile /tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d -maxResLength 200  -basic
[12/26 20:04:01    264s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/26 20:04:01    264s]       RC Corner Indexes            0   
[12/26 20:04:01    264s] Capacitance Scaling Factor   : 1.00000 
[12/26 20:04:01    264s] Coupling Cap. Scaling Factor : 1.00000 
[12/26 20:04:01    264s] Resistance Scaling Factor    : 1.00000 
[12/26 20:04:01    264s] Clock Cap. Scaling Factor    : 1.00000 
[12/26 20:04:01    264s] Clock Res. Scaling Factor    : 1.00000 
[12/26 20:04:01    264s] Shrink Factor                : 1.00000
[12/26 20:04:01    264s] Initializing multi-corner resistance tables ...
[12/26 20:04:01    264s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1288.5M)
[12/26 20:04:01    264s] Creating parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for storing RC.
[12/26 20:04:01    264s] Extracted 10.0358% (CPU Time= 0:00:00.0  MEM= 1348.5M)
[12/26 20:04:01    264s] Extracted 20.0478% (CPU Time= 0:00:00.0  MEM= 1348.5M)
[12/26 20:04:01    264s] Extracted 30.0358% (CPU Time= 0:00:00.0  MEM= 1348.5M)
[12/26 20:04:01    264s] Extracted 40.0478% (CPU Time= 0:00:00.0  MEM= 1348.5M)
[12/26 20:04:01    264s] Extracted 50.0358% (CPU Time= 0:00:00.0  MEM= 1348.5M)
[12/26 20:04:01    264s] Extracted 60.0478% (CPU Time= 0:00:00.0  MEM= 1348.5M)
[12/26 20:04:01    264s] Extracted 70.0358% (CPU Time= 0:00:00.0  MEM= 1348.5M)
[12/26 20:04:01    264s] Extracted 80.0478% (CPU Time= 0:00:00.0  MEM= 1348.5M)
[12/26 20:04:01    264s] Extracted 90.0358% (CPU Time= 0:00:00.0  MEM= 1348.5M)
[12/26 20:04:01    264s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1348.5M)
[12/26 20:04:02    264s] Number of Extracted Resistors     : 7071
[12/26 20:04:02    264s] Number of Extracted Ground Cap.   : 7525
[12/26 20:04:02    264s] Number of Extracted Coupling Cap. : 11128
[12/26 20:04:02    264s] Opening parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for reading.
[12/26 20:04:02    264s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/26 20:04:02    264s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1324.5M)
[12/26 20:04:02    264s] Creating parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb_Filter.rcdb.d' for storing RC.
[12/26 20:04:02    264s] Closing parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d'. 627 times net's RC data read were performed.
[12/26 20:04:02    264s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1332.516M)
[12/26 20:04:02    264s] Opening parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for reading.
[12/26 20:04:02    264s] processing rcdb (/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d) for hinst (top) of cell (uart_top);
[12/26 20:04:02    264s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1332.516M)
[12/26 20:04:02    264s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1332.516M)
[12/26 20:04:02    264s] **optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1033.8M, totSessionCpu=0:04:25 **
[12/26 20:04:02    264s] Starting SI iteration 1 using Infinite Timing Windows
[12/26 20:04:02    264s] Begin IPO call back ...
[12/26 20:04:02    264s] End IPO call back ...
[12/26 20:04:02    264s] #################################################################################
[12/26 20:04:02    264s] # Design Stage: PostRoute
[12/26 20:04:02    264s] # Design Name: uart_top
[12/26 20:04:02    264s] # Design Mode: 90nm
[12/26 20:04:02    264s] # Analysis Mode: MMMC OCV 
[12/26 20:04:02    264s] # Parasitics Mode: SPEF/RCDB
[12/26 20:04:02    264s] # Signoff Settings: SI On 
[12/26 20:04:02    264s] #################################################################################
[12/26 20:04:02    264s] AAE_INFO: 1 threads acquired from CTE.
[12/26 20:04:02    264s] Setting infinite Tws ...
[12/26 20:04:02    264s] First Iteration Infinite Tw... 
[12/26 20:04:02    264s] Calculate early delays in OCV mode...
[12/26 20:04:02    264s] Calculate late delays in OCV mode...
[12/26 20:04:02    264s] Topological Sorting (REAL = 0:00:00.0, MEM = 1274.3M, InitMEM = 1274.3M)
[12/26 20:04:02    264s] Start delay calculation (fullDC) (1 T). (MEM=1274.27)
[12/26 20:04:02    264s] Initializing multi-corner resistance tables ...
[12/26 20:04:02    264s] End AAE Lib Interpolated Model. (MEM=1290.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:04:02    264s] Opening parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for reading.
[12/26 20:04:02    264s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1293.4M)
[12/26 20:04:02    264s] AAE_INFO: 1 threads acquired from CTE.
[12/26 20:04:02    264s] Total number of fetched objects 787
[12/26 20:04:02    264s] AAE_INFO-618: Total number of nets in the design is 633,  100.0 percent of the nets selected for SI analysis
[12/26 20:04:02    264s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:04:02    264s] End delay calculation. (MEM=1352.66 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 20:04:02    264s] End delay calculation (fullDC). (MEM=1352.66 CPU=0:00:00.2 REAL=0:00:00.0)
[12/26 20:04:02    264s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1352.7M) ***
[12/26 20:04:02    265s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1352.7M)
[12/26 20:04:02    265s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/26 20:04:02    265s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1352.7M)
[12/26 20:04:02    265s] Starting SI iteration 2
[12/26 20:04:02    265s] AAE_INFO: 1 threads acquired from CTE.
[12/26 20:04:02    265s] Calculate early delays in OCV mode...
[12/26 20:04:02    265s] Calculate late delays in OCV mode...
[12/26 20:04:02    265s] Start delay calculation (fullDC) (1 T). (MEM=1360.71)
[12/26 20:04:02    265s] End AAE Lib Interpolated Model. (MEM=1360.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:04:02    265s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/26 20:04:02    265s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 787. 
[12/26 20:04:02    265s] Total number of fetched objects 787
[12/26 20:04:02    265s] AAE_INFO-618: Total number of nets in the design is 633,  3.8 percent of the nets selected for SI analysis
[12/26 20:04:02    265s] End delay calculation. (MEM=1328.7 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 20:04:02    265s] End delay calculation (fullDC). (MEM=1328.7 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 20:04:02    265s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1328.7M) ***
[12/26 20:04:02    265s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:04:25 mem=1328.7M)
[12/26 20:04:02    265s] **optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1066.5M, totSessionCpu=0:04:25 **
[12/26 20:04:02    265s] Executing marking Critical Nets1
[12/26 20:04:02    265s] *** Timing Is met
[12/26 20:04:02    265s] *** Check timing (0:00:00.0)
[12/26 20:04:02    265s] Running postRoute recovery in postEcoRoute mode
[12/26 20:04:02    265s] **optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1066.5M, totSessionCpu=0:04:25 **
[12/26 20:04:02    265s]   Timing/DRV Snapshot: (TGT)
[12/26 20:04:02    265s]      Weighted WNS: 0.000
[12/26 20:04:02    265s]       All  PG WNS: 0.000
[12/26 20:04:02    265s]       High PG WNS: 0.000
[12/26 20:04:02    265s]       All  PG TNS: 0.000
[12/26 20:04:02    265s]       High PG TNS: 0.000
[12/26 20:04:02    265s]          Tran DRV: 0
[12/26 20:04:02    265s]           Cap DRV: 22
[12/26 20:04:02    265s]        Fanout DRV: 0
[12/26 20:04:02    265s]            Glitch: 0
[12/26 20:04:02    265s]    Category Slack: { [H, 0.033] }
[12/26 20:04:02    265s] 
[12/26 20:04:02    265s] Checking setup slack degradation ...
[12/26 20:04:02    265s] 
[12/26 20:04:02    265s] Recovery Manager:
[12/26 20:04:02    265s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[12/26 20:04:02    265s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[12/26 20:04:02    265s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/26 20:04:02    265s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/26 20:04:02    265s] 
[12/26 20:04:02    265s] Checking DRV degradation...
[12/26 20:04:02    265s] 
[12/26 20:04:02    265s] Recovery Manager:
[12/26 20:04:02    265s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/26 20:04:02    265s]      Cap DRV degradation : 0 (22 -> 22, Margin 20) - Skip
[12/26 20:04:02    265s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/26 20:04:02    265s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/26 20:04:02    265s] 
[12/26 20:04:02    265s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/26 20:04:02    265s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1271.47M, totSessionCpu=0:04:25).
[12/26 20:04:02    265s] **optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1066.6M, totSessionCpu=0:04:25 **
[12/26 20:04:02    265s] 
[12/26 20:04:02    265s] Latch borrow mode reset to max_borrow
[12/26 20:04:02    265s] Reported timing to dir ./timingReports
[12/26 20:04:02    265s] **optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1066.6M, totSessionCpu=0:04:25 **
[12/26 20:04:02    265s] End AAE Lib Interpolated Model. (MEM=1271.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:04:02    265s] Begin: glitch net info
[12/26 20:04:02    265s] glitch slack range: number of glitch nets
[12/26 20:04:02    265s] glitch slack < -0.32 : 0
[12/26 20:04:02    265s] -0.32 < glitch slack < -0.28 : 0
[12/26 20:04:02    265s] -0.28 < glitch slack < -0.24 : 0
[12/26 20:04:02    265s] -0.24 < glitch slack < -0.2 : 0
[12/26 20:04:02    265s] -0.2 < glitch slack < -0.16 : 0
[12/26 20:04:02    265s] -0.16 < glitch slack < -0.12 : 0
[12/26 20:04:02    265s] -0.12 < glitch slack < -0.08 : 0
[12/26 20:04:02    265s] -0.08 < glitch slack < -0.04 : 0
[12/26 20:04:02    265s] -0.04 < glitch slack : 0
[12/26 20:04:02    265s] End: glitch net info
[12/26 20:04:02    265s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   66    |   66    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.348%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1066.6M, totSessionCpu=0:04:25 **
[12/26 20:04:02    265s]  ReSet Options after AAE Based Opt flow 
[12/26 20:04:02    265s] Deleting Cell Server ...
[12/26 20:04:02    265s] Deleting Lib Analyzer.
[12/26 20:04:02    265s] Opt: RC extraction mode changed to 'detail'
[12/26 20:04:02    265s] *** Finished optDesign ***
[12/26 20:04:02    265s] 
[12/26 20:04:02    265s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.3 real=0:00:05.7)
[12/26 20:04:02    265s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/26 20:04:02    265s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.1 real=0:00:01.3)
[12/26 20:04:02    265s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.5 real=0:00:00.7)
[12/26 20:04:02    265s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/26 20:04:02    265s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/26 20:04:02    265s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[12/26 20:04:02    265s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/26 20:04:02    265s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[12/26 20:04:02    265s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/26 20:04:02    265s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.5)
[12/26 20:04:02    265s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/26 20:04:02    265s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.0)
[12/26 20:04:02    265s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/26 20:04:02    265s] Info: pop threads available for lower-level modules during optimization.
[12/26 20:04:02    265s] Info: Destroy the CCOpt slew target map.
[12/26 20:06:57    285s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:06:57    285s] <CMD> get_power_analysis_mode -leakage_power_view -quiet
[12/26 20:06:57    285s] <CMD> get_power_analysis_mode -analysis_view -quiet
[12/26 20:06:57    285s] <CMD> get_power_analysis_mode -state_dependent_leakage -quiet
[12/26 20:06:57    285s] <CMD> get_power_analysis_mode -dynamic_power_view -quiet
[12/26 20:06:57    285s] <CMD> get_power_analysis_mode -analysis_view -quiet
[12/26 20:06:57    285s] Summary for sequential cells identification: 
[12/26 20:06:57    285s]   Identified SBFF number: 114
[12/26 20:06:57    285s]   Identified MBFF number: 0
[12/26 20:06:57    285s]   Identified SB Latch number: 0
[12/26 20:06:57    285s]   Identified MB Latch number: 0
[12/26 20:06:57    285s]   Not identified SBFF number: 6
[12/26 20:06:57    285s]   Not identified MBFF number: 0
[12/26 20:06:57    285s]   Not identified SB Latch number: 0
[12/26 20:06:57    285s]   Not identified MB Latch number: 0
[12/26 20:06:57    285s]   Number of sequential cells which are not FFs: 83
[12/26 20:06:57    285s] Creating Cell Server, finished. 
[12/26 20:06:57    285s] 
[12/26 20:06:57    285s] Deleting Cell Server ...
[12/26 20:06:58    285s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:06:58    285s] Summary for sequential cells identification: 
[12/26 20:06:58    285s]   Identified SBFF number: 114
[12/26 20:06:58    285s]   Identified MBFF number: 0
[12/26 20:06:58    285s]   Identified SB Latch number: 0
[12/26 20:06:58    285s]   Identified MB Latch number: 0
[12/26 20:06:58    285s]   Not identified SBFF number: 6
[12/26 20:06:58    285s]   Not identified MBFF number: 0
[12/26 20:06:58    285s]   Not identified SB Latch number: 0
[12/26 20:06:58    285s]   Not identified MB Latch number: 0
[12/26 20:06:58    285s]   Number of sequential cells which are not FFs: 83
[12/26 20:06:58    285s] Creating Cell Server, finished. 
[12/26 20:06:58    285s] 
[12/26 20:06:58    285s] Deleting Cell Server ...
[12/26 20:06:58    285s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:06:58    285s] Summary for sequential cells identification: 
[12/26 20:06:58    285s]   Identified SBFF number: 114
[12/26 20:06:58    285s]   Identified MBFF number: 0
[12/26 20:06:58    285s]   Identified SB Latch number: 0
[12/26 20:06:58    285s]   Identified MB Latch number: 0
[12/26 20:06:58    285s]   Not identified SBFF number: 6
[12/26 20:06:58    285s]   Not identified MBFF number: 0
[12/26 20:06:58    285s]   Not identified SB Latch number: 0
[12/26 20:06:58    285s]   Not identified MB Latch number: 0
[12/26 20:06:58    285s]   Number of sequential cells which are not FFs: 83
[12/26 20:06:58    285s] Creating Cell Server, finished. 
[12/26 20:06:58    285s] 
[12/26 20:06:58    285s] Deleting Cell Server ...
[12/26 20:06:58    285s] Creating Cell Server ...(0, 0, 0, 0)
[12/26 20:06:58    285s] Summary for sequential cells identification: 
[12/26 20:06:58    285s]   Identified SBFF number: 114
[12/26 20:06:58    285s]   Identified MBFF number: 0
[12/26 20:06:58    285s]   Identified SB Latch number: 0
[12/26 20:06:58    285s]   Identified MB Latch number: 0
[12/26 20:06:58    285s]   Not identified SBFF number: 6
[12/26 20:06:58    285s]   Not identified MBFF number: 0
[12/26 20:06:58    285s]   Not identified SB Latch number: 0
[12/26 20:06:58    285s]   Not identified MB Latch number: 0
[12/26 20:06:58    285s]   Number of sequential cells which are not FFs: 83
[12/26 20:06:58    285s] Creating Cell Server, finished. 
[12/26 20:06:58    285s] 
[12/26 20:06:58    285s] Deleting Cell Server ...
[12/26 20:07:35    290s] <CMD> selectObject Net clk
[12/26 20:07:46    292s] <CMD> deselectInst rtx/inc_add_158_24_g435__6083
[12/26 20:07:47    292s] <CMD> selectInst rtx/inc_add_158_24_g435__6083
[12/26 20:07:47    292s] Set RLRP Inst: rtx/inc_add_158_24_g435__6083
[12/26 20:07:47    292s] <CMD> deselectInst rtx/inc_add_158_24_g435__6083
[12/26 20:07:47    292s] <CMD> selectInst rtx/inc_add_158_24_g435__6083
[12/26 20:07:47    292s] Set RLRP Inst: rtx/inc_add_158_24_g435__6083
[12/26 20:07:50    292s] <CMD> deselectInst rtx/inc_add_158_24_g435__6083
[12/26 20:07:50    292s] <CMD> selectInst rtx/inc_add_158_24_g435__6083
[12/26 20:07:50    292s] Set RLRP Inst: rtx/inc_add_158_24_g435__6083
[12/26 20:08:04    294s] <CMD> deselectInst rtx/inc_add_158_24_g435__6083
[12/26 20:08:43    298s] <CMD> selectIOPin clk
[12/26 20:08:43    298s] <CMD> zoomSelected
[12/26 20:08:43    298s] <CMD> editSelect -net clk
[12/26 20:08:43    298s] <CMD> zoomSelected
[12/26 20:08:44    298s] <CMD> selectIOPin clk
[12/26 20:08:44    298s] <CMD> zoomSelected
[12/26 20:08:44    298s] <CMD> editSelect -net clk
[12/26 20:08:44    298s] <CMD> zoomSelected
[12/26 20:08:47    299s] <CMD> selectIOPin clk
[12/26 20:08:47    299s] <CMD> zoomSelected
[12/26 20:08:47    299s] <CMD> editSelect -net clk
[12/26 20:08:47    299s] <CMD> zoomSelected
[12/26 20:08:48    299s] <CMD> selectIOPin clk
[12/26 20:08:48    299s] <CMD> zoomSelected
[12/26 20:08:48    299s] <CMD> editSelect -net clk
[12/26 20:08:48    299s] <CMD> zoomSelected
[12/26 20:08:57    300s] <CMD> selectInst rtx/FE_RC_3_0
[12/26 20:08:57    300s] <CMD> zoomSelected
[12/26 20:08:57    300s] <CMD> editSelect -net rtx/FE_RN_2_0
[12/26 20:08:57    300s] <CMD> zoomSelected
[12/26 20:08:57    300s] <CMD> selectInst rtx/FE_RC_5_0
[12/26 20:08:57    300s] <CMD> zoomSelected
[12/26 20:08:57    300s] Set RLRP Inst: rtx/FE_RC_5_0
[12/26 20:09:03    301s] <CMD> selectInst rtx/inc_add_158_24_g431__5703
[12/26 20:09:03    301s] <CMD> zoomSelected
[12/26 20:09:03    301s] <CMD> editSelect -net rtx/inc_add_158_24_n_269
[12/26 20:09:03    301s] <CMD> zoomSelected
[12/26 20:09:03    301s] <CMD> selectInst rtx/inc_add_158_24_g430__5953
[12/26 20:09:03    301s] <CMD> zoomSelected
[12/26 20:09:03    301s] Set RLRP Inst: rtx/inc_add_158_24_g430__5953
[12/26 20:09:04    301s] <CMD> editSelect -net rtx/inc_add_158_24_n_271
[12/26 20:09:04    301s] <CMD> zoomSelected
[12/26 20:09:04    301s] <CMD> selectInst rtx/inc_add_158_24_g431__5703
[12/26 20:09:04    301s] <CMD> zoomSelected
[12/26 20:09:04    301s] <CMD> editSelect -net rtx/inc_add_158_24_n_269
[12/26 20:09:04    301s] <CMD> zoomSelected
[12/26 20:09:04    301s] Set RLRP Inst: rtx/inc_add_158_24_g431__5703
[12/26 20:09:04    301s] <CMD> editSelect -net rtx/inc_add_158_24_n_271
[12/26 20:09:04    301s] <CMD> zoomSelected
[12/26 20:09:04    301s] <CMD> selectInst rtx/inc_add_158_24_g431__5703
[12/26 20:09:04    301s] <CMD> zoomSelected
[12/26 20:09:04    301s] <CMD> editSelect -net rtx/inc_add_158_24_n_269
[12/26 20:09:04    301s] <CMD> zoomSelected
[12/26 20:09:04    301s] Set RLRP Inst: rtx/inc_add_158_24_g431__5703
[12/26 20:09:41    305s] <CMD> selectInst {rtx/count_reg[1]}
[12/26 20:09:41    305s] <CMD> zoomSelected
[12/26 20:09:41    305s] <CMD> editSelect -net {rtx/count[1]}
[12/26 20:09:41    305s] <CMD> zoomSelected
[12/26 20:09:41    305s] <CMD> selectInst rtx/inc_add_158_24_g438__7344
[12/26 20:09:41    305s] <CMD> zoomSelected
[12/26 20:09:41    305s] Set RLRP Inst: rtx/inc_add_158_24_g438__7344
[12/26 20:09:42    305s] <CMD> selectInst {rtx/count_reg[1]}
[12/26 20:09:42    305s] <CMD> zoomSelected
[12/26 20:09:42    305s] <CMD> editSelect -net {rtx/count[1]}
[12/26 20:09:42    305s] <CMD> zoomSelected
[12/26 20:09:42    305s] Set RLRP Inst: rtx/count_reg[1]
[12/26 20:09:42    305s] <CMD> editSelect -net {rtx/count[1]}
[12/26 20:09:42    305s] <CMD> zoomSelected
[12/26 20:09:42    305s] <CMD> selectInst rtx/inc_add_158_24_g438__7344
[12/26 20:09:42    305s] <CMD> zoomSelected
[12/26 20:09:42    305s] <CMD> editSelect -net rtx/inc_add_158_24_n_283
[12/26 20:09:42    305s] <CMD> zoomSelected
[12/26 20:09:42    305s] Set RLRP Inst: rtx/inc_add_158_24_g438__7344
[12/26 20:12:02    321s] <CMD> analyze_paths_by_drv -generate_cap_file capViolation.rpt -generate_tran_file tranViolation.rpt -generate_fanout_file fanoutViolation.rpt
[12/26 20:12:02    321s] *info: 23 io nets excluded
[12/26 20:12:02    321s] *info: 1 clock net excluded
[12/26 20:12:02    321s] *info: 4 special nets excluded.
[12/26 20:12:02    321s] *info: 6 no-driver nets excluded.
[12/26 20:12:02    321s] *info: transition time violations report
[12/26 20:12:02    321s] 
[12/26 20:12:02    321s] *info: there are 33 max_tran violations in the design.
[12/26 20:12:02    321s] *info: 0 violation is real (remark R).
[12/26 20:12:02    321s] *info: 33 violations may not be fixable:
[12/26 20:12:02    321s] *info:     33 violations on multiple fanin net.
[12/26 20:12:02    321s] *info:     33 violations on external nets.
[12/26 20:12:02    321s] No paths met the criteria defined for group DRV_TRAN, so the group was not created. 
[12/26 20:12:02    321s] *info: 23 io nets excluded
[12/26 20:12:02    321s] *info: 1 clock net excluded
[12/26 20:12:02    321s] *info: 4 special nets excluded.
[12/26 20:12:02    321s] *info: 6 no-driver nets excluded.
[12/26 20:12:02    321s] *info: capacitance violations report
[12/26 20:12:02    321s] 
[12/26 20:12:02    321s] *info: there are 33 max_cap violations in the design.
[12/26 20:12:02    321s] *info: 0 violation is real (remark R).
[12/26 20:12:02    321s] *info: 33 violations may not be fixable:
[12/26 20:12:02    321s] *info:     33 violations on multiple fanin net.
[12/26 20:12:02    321s] *info:     33 violations on external nets.
[12/26 20:12:02    321s] No paths met the criteria defined for group DRV_CAP, so the group was not created. 
[12/26 20:12:02    321s] *info: 23 io nets excluded
[12/26 20:12:02    321s] *info: 1 clock net excluded
[12/26 20:12:02    321s] *info: 4 special nets excluded.
[12/26 20:12:02    321s] *info: 6 no-driver nets excluded.
[12/26 20:12:02    321s] *info: fanout load violations report
[12/26 20:12:02    321s] 
[12/26 20:12:02    321s] *info: there are 33 max fanout load violations in the design.
[12/26 20:12:02    321s] *info: 0 violation is real (remark R).
[12/26 20:12:02    321s] *info: 33 violations may not be fixable:
[12/26 20:12:02    321s] *info:     33 violations on multiple fanin net.
[12/26 20:12:02    321s] *info:     33 violations on external nets.
[12/26 20:12:02    321s] No paths met the criteria defined for group DRV_FANOUT, so the group was not created. 
[12/26 20:12:24    323s] <CMD> analyze_paths_by_clock_domain -include_edges -include_views -include_mode
[12/26 20:12:24    323s] INFO(analyze_paths_by_clock_domain):  examined 10 paths.
[12/26 20:12:24    323s] INFO(analyze_paths_by_clock_domain):  created 1 clock-domain based groups.
[12/26 20:13:23    331s] <CMD> analyze_paths_by_view
[12/26 20:14:40    341s] <CMD> fit
[12/26 20:15:06    344s] <CMD> selectWire 549.2050 732.6050 558.8400 732.8350 1 utx/inc_add_59_24_n_263
[12/26 20:15:13    345s] <CMD> deselectAll
[12/26 20:15:13    345s] <CMD> selectWire 549.1800 732.5800 549.4600 737.9000 2 utx/inc_add_59_24_n_263
[12/26 20:15:19    346s] <CMD> uiSetTool select
[12/26 20:15:21    347s] <CMD> deselectAll
[12/26 20:15:21    347s] <CMD> selectWire 549.1800 732.5800 549.4600 737.9000 2 utx/inc_add_59_24_n_263
[12/26 20:15:22    347s] <CMD> deselectAll
[12/26 20:15:22    347s] <CMD> selectWire 549.2050 732.6050 558.8400 732.8350 1 utx/inc_add_59_24_n_263
[12/26 20:15:23    347s] <CMD> deselectAll
[12/26 20:15:23    347s] <CMD> selectWire 270.1600 734.2200 844.7200 735.7000 1 VSS
[12/26 20:15:24    347s] <CMD> deselectAll
[12/26 20:15:30    348s] <CMD> selectWire 549.2050 732.6050 558.8400 732.8350 1 utx/inc_add_59_24_n_263
[12/26 20:15:31    348s] <CMD> get_visible_nets
[12/26 20:15:44    350s] <CMD> get_visible_nets
[12/26 20:16:50    357s] setEcoMode -honorDontTouch true -honorDontUse true -honorFixedStatus true -honorFixedNetWire true -inheritNetAttr true -LEQCheck true -refinePlace true -spreadInverter true -updateTiming true -prefixName ECO
[12/26 20:16:50    357s] <CMD> setEcoMode -honorDontTouch true -honorDontUse true -honorFixedStatus true -honorFixedNetWire true -inheritNetAttr true -LEQCheck true -refinePlace true -spreadInverter true -updateTiming true -prefixName ECO
[12/26 20:17:04    359s] <CMD> fit
[12/26 20:17:06    359s] <CMD> deselectAll
[12/26 20:17:17    361s] <CMD> fit
[12/26 20:19:28    376s] <CMD> selectInst {rtx/count_reg[1]}
[12/26 20:19:28    376s] <CMD> zoomSelected
[12/26 20:19:28    376s] <CMD> editSelect -net {rtx/count[1]}
[12/26 20:19:28    376s] <CMD> zoomSelected
[12/26 20:19:28    376s] Set RLRP Inst: rtx/count_reg[1]
[12/26 20:19:42    378s] Set RLRP Inst: rtx/count_reg[1]
[12/26 20:19:42    378s] Set RLRP Inst: rtx/count_reg[1]
[12/26 20:19:42    378s] Set RLRP Inst: rtx/count_reg[1]
[12/26 20:19:43    378s] Set RLRP Inst: rtx/count_reg[1]
[12/26 20:19:43    378s] Set RLRP Inst: rtx/count_reg[1]
[12/26 20:19:44    378s] Set RLRP Inst: rtx/count_reg[1]
[12/26 20:19:44    379s] Set RLRP Inst: rtx/count_reg[1]
[12/26 20:19:45    379s] Set RLRP Inst: rtx/count_reg[1]
[12/26 20:19:45    379s] <CMD> deselectAll
[12/26 20:19:45    379s] <CMD> selectWire 270.1600 700.6200 844.7200 702.1000 1 VSS
[12/26 20:19:46    379s] <CMD> deselectAll
[12/26 20:19:46    379s] <CMD> selectWire 722.6200 253.0800 724.6200 860.1600 4 VSS
[12/26 20:19:55    380s] <CMD> fit
[12/26 20:20:03    381s] <CMD> save_path_categories -filename category.cat
[12/26 20:20:17    383s] <CMD> addFiller -cell feedth9 -prefix FILLER -doDRC
[12/26 20:20:17    383s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/26 20:20:17    383s] Type 'man IMPSP-5217' for more detail.
[12/26 20:20:17    383s] Core basic site is CoreSite
[12/26 20:20:17    383s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 20:20:17    383s] Mark StBox On SiteArr starts
[12/26 20:20:17    383s] Mark StBox On SiteArr ends
[12/26 20:20:17    383s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1291.4MB).
[12/26 20:20:17    383s]   Signal wire search tree: 7020 elements. (cpu=0:00:00.0, mem=0.0M)
[12/26 20:20:17    383s] *INFO: Adding fillers to top-module.
[12/26 20:20:17    383s] *INFO:   Added 10718 filler insts (cell feedth9 / prefix FILLER).
[12/26 20:20:17    383s] *INFO: Total 10718 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[12/26 20:20:17    383s] For 10718 new insts, 10718 new pwr-pin connections were made to global net 'VDD'.
[12/26 20:20:17    383s] 10718 new gnd-pin connections were made to global net 'VSS'.
[12/26 20:20:17    383s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/26 20:20:17    383s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/26 20:20:17    383s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[12/26 20:20:17    383s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/26 20:20:17    383s] *INFO: Second pass addFiller without DRC checking.
[12/26 20:20:17    383s] *INFO: Adding fillers to top-module.
[12/26 20:20:17    383s] *INFO:   Added 0 filler inst of any cell-type.
[12/26 20:20:17    383s] <CMD> addFiller -cell feedth3 -prefix FILLER -doDRC
[12/26 20:20:17    383s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/26 20:20:17    383s] Type 'man IMPSP-5217' for more detail.
[12/26 20:20:17    383s] Core basic site is CoreSite
[12/26 20:20:17    383s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 20:20:17    383s] Mark StBox On SiteArr starts
[12/26 20:20:17    383s] Mark StBox On SiteArr ends
[12/26 20:20:17    383s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1295.4MB).
[12/26 20:20:17    383s]   Signal wire search tree: 7020 elements. (cpu=0:00:00.0, mem=0.0M)
[12/26 20:20:17    383s] *INFO: Adding fillers to top-module.
[12/26 20:20:17    383s] *INFO:   Added 529 filler insts (cell feedth3 / prefix FILLER).
[12/26 20:20:17    383s] *INFO: Total 529 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[12/26 20:20:17    383s] For 529 new insts, 529 new pwr-pin connections were made to global net 'VDD'.
[12/26 20:20:17    383s] 529 new gnd-pin connections were made to global net 'VSS'.
[12/26 20:20:17    383s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/26 20:20:17    383s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/26 20:20:17    383s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[12/26 20:20:17    383s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/26 20:20:17    383s] *INFO: Second pass addFiller without DRC checking.
[12/26 20:20:17    383s] *INFO: Adding fillers to top-module.
[12/26 20:20:17    383s] *INFO:   Added 0 filler inst of any cell-type.
[12/26 20:20:20    383s] <CMD> addFiller -cell feedth -prefix FILLER -doDRC
[12/26 20:20:20    383s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/26 20:20:20    383s] Type 'man IMPSP-5217' for more detail.
[12/26 20:20:20    383s] Core basic site is CoreSite
[12/26 20:20:20    383s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 20:20:20    383s] Mark StBox On SiteArr starts
[12/26 20:20:20    383s] Mark StBox On SiteArr ends
[12/26 20:20:20    383s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1295.4MB).
[12/26 20:20:20    383s]   Signal wire search tree: 7020 elements. (cpu=0:00:00.0, mem=0.0M)
[12/26 20:20:20    383s] *INFO: Adding fillers to top-module.
[12/26 20:20:20    383s] *INFO:   Added 1006 filler insts (cell feedth / prefix FILLER).
[12/26 20:20:20    383s] *INFO: Total 1006 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[12/26 20:20:20    383s] For 1006 new insts, 1006 new pwr-pin connections were made to global net 'VDD'.
[12/26 20:20:20    383s] 1006 new gnd-pin connections were made to global net 'VSS'.
[12/26 20:20:20    383s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/26 20:20:20    383s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/26 20:20:20    383s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[12/26 20:20:34    385s] <CMD> fit
[12/26 20:20:48    387s] <CMD> getMultiCpuUsage -localCpu
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -quiet -area
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -check_implant -quiet
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -check_only -quiet
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/26 20:20:48    387s] <CMD> get_verify_drc_mode -limit -quiet
[12/26 20:21:07    389s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report uart_top.drc.rpt -limit 1000
[12/26 20:21:07    389s] <CMD> verify_drc
[12/26 20:21:07    389s] #-report uart_top.drc.rpt                # string, default="", user setting
[12/26 20:21:07    389s]  *** Starting Verify DRC (MEM: 1469.9) ***
[12/26 20:21:07    389s] 
[12/26 20:21:07    389s]   VERIFY DRC ...... Starting Verification
[12/26 20:21:07    389s]   VERIFY DRC ...... Initializing
[12/26 20:21:07    389s]   VERIFY DRC ...... Deleting Existing Violations
[12/26 20:21:07    389s]   VERIFY DRC ...... Creating Sub-Areas
[12/26 20:21:07    389s]   VERIFY DRC ...... Using new threading
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 224.480} 1 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {224.480 0.000 448.960 224.480} 2 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {448.960 0.000 673.440 224.480} 3 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {673.440 0.000 897.920 224.480} 4 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {897.920 0.000 1114.960 224.480} 5 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {0.000 224.480 224.480 448.960} 6 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {224.480 224.480 448.960 448.960} 7 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {448.960 224.480 673.440 448.960} 8 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {673.440 224.480 897.920 448.960} 9 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {897.920 224.480 1114.960 448.960} 10 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {0.000 448.960 224.480 673.440} 11 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {224.480 448.960 448.960 673.440} 12 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {448.960 448.960 673.440 673.440} 13 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {673.440 448.960 897.920 673.440} 14 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {897.920 448.960 1114.960 673.440} 15 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {0.000 673.440 224.480 897.920} 16 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {224.480 673.440 448.960 897.920} 17 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {448.960 673.440 673.440 897.920} 18 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {673.440 673.440 897.920 897.920} 19 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {897.920 673.440 1114.960 897.920} 20 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {0.000 897.920 224.480 1114.960} 21 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {224.480 897.920 448.960 1114.960} 22 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {448.960 897.920 673.440 1114.960} 23 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {673.440 897.920 897.920 1114.960} 24 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area: {897.920 897.920 1114.960 1114.960} 25 of 25
[12/26 20:21:07    389s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/26 20:21:07    389s] 
[12/26 20:21:07    389s]   Verification Complete : 0 Viols.
[12/26 20:21:07    389s] 
[12/26 20:21:07    389s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 2.0M) ***
[12/26 20:21:07    389s] 
[12/26 20:21:07    389s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/26 20:21:41    393s] <CMD> verifyPowerVia
[12/26 20:21:41    393s] 
[12/26 20:21:41    393s] ******** Start: VERIFY POWER VIA ********
[12/26 20:21:41    393s] Start Time: Tue Dec 26 20:21:41 2023
[12/26 20:21:41    393s] 
[12/26 20:21:41    393s] Check all 4 Power/Ground nets
[12/26 20:21:41    393s] *** Checking Net VDD
[12/26 20:21:41    393s] *** Checking Net VDDO
[12/26 20:21:41    393s] *** Checking Net VSS
[12/26 20:21:41    393s] *** Checking Net VSSO
[12/26 20:21:41    393s] Actually Checked 4 Power/Ground nets with physical connectivity
[12/26 20:21:41    393s] 
[12/26 20:21:41    393s] Begin Summary 
[12/26 20:21:41    393s]   Found no problems or warnings.
[12/26 20:21:41    393s] End Summary
[12/26 20:21:41    393s] 
[12/26 20:21:41    393s] End Time: Tue Dec 26 20:21:41 2023
[12/26 20:21:41    393s] ******** End: VERIFY POWER VIA ********
[12/26 20:21:41    393s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/26 20:21:41    393s]   (CPU Time: 0:00:00.0  MEM: 0.004M)
[12/26 20:21:41    393s] 
[12/26 20:21:44    393s] <CMD> fit
[12/26 20:22:25    398s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/26 20:22:25    398s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix uart_top_postRoute -outDir timingReports
[12/26 20:22:25    398s]  Reset EOS DB
[12/26 20:22:25    398s] Ignoring AAE DB Resetting ...
[12/26 20:22:25    398s] Closing parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d'. 627 times net's RC data read were performed.
[12/26 20:22:25    398s] Extraction called for design 'uart_top' of instances=12842 and nets=633 using extraction engine 'postRoute' at effort level 'low' .
[12/26 20:22:25    398s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 20:22:25    398s] Type 'man IMPEXT-3530' for more detail.
[12/26 20:22:25    398s] PostRoute (effortLevel low) RC Extraction called for design uart_top.
[12/26 20:22:25    398s] RC Extraction called in multi-corner(1) mode.
[12/26 20:22:25    398s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 20:22:25    398s] Type 'man IMPEXT-6197' for more detail.
[12/26 20:22:25    398s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/26 20:22:25    398s] * Layer Id             : 1 - M1
[12/26 20:22:25    398s]       Thickness        : 0.54
[12/26 20:22:25    398s]       Min Width        : 0.23
[12/26 20:22:25    398s]       Layer Dielectric : 4.1
[12/26 20:22:25    398s] * Layer Id             : 2 - M2
[12/26 20:22:25    398s]       Thickness        : 0.54
[12/26 20:22:25    398s]       Min Width        : 0.28
[12/26 20:22:25    398s]       Layer Dielectric : 4.1
[12/26 20:22:25    398s] * Layer Id             : 3 - M3
[12/26 20:22:25    398s]       Thickness        : 0.54
[12/26 20:22:25    398s]       Min Width        : 0.28
[12/26 20:22:25    398s]       Layer Dielectric : 4.1
[12/26 20:22:25    398s] * Layer Id             : 4 - M4
[12/26 20:22:25    398s]       Thickness        : 0.84
[12/26 20:22:25    398s]       Min Width        : 0.44
[12/26 20:22:25    398s]       Layer Dielectric : 4.1
[12/26 20:22:25    398s] extractDetailRC Option : -outfile /tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d -maxResLength 200  -basic
[12/26 20:22:25    398s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/26 20:22:25    398s]       RC Corner Indexes            0   
[12/26 20:22:25    398s] Capacitance Scaling Factor   : 1.00000 
[12/26 20:22:25    398s] Coupling Cap. Scaling Factor : 1.00000 
[12/26 20:22:25    398s] Resistance Scaling Factor    : 1.00000 
[12/26 20:22:25    398s] Clock Cap. Scaling Factor    : 1.00000 
[12/26 20:22:25    398s] Clock Res. Scaling Factor    : 1.00000 
[12/26 20:22:25    398s] Shrink Factor                : 1.00000
[12/26 20:22:25    398s] Initializing multi-corner resistance tables ...
[12/26 20:22:25    398s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1407.6M)
[12/26 20:22:25    398s] Creating parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for storing RC.
[12/26 20:22:25    398s] Extracted 10.0358% (CPU Time= 0:00:00.0  MEM= 1459.6M)
[12/26 20:22:25    398s] Extracted 20.0478% (CPU Time= 0:00:00.0  MEM= 1459.6M)
[12/26 20:22:25    398s] Extracted 30.0358% (CPU Time= 0:00:00.0  MEM= 1459.6M)
[12/26 20:22:25    398s] Extracted 40.0478% (CPU Time= 0:00:00.0  MEM= 1459.6M)
[12/26 20:22:25    398s] Extracted 50.0358% (CPU Time= 0:00:00.0  MEM= 1459.6M)
[12/26 20:22:25    398s] Extracted 60.0478% (CPU Time= 0:00:00.0  MEM= 1459.6M)
[12/26 20:22:25    398s] Extracted 70.0358% (CPU Time= 0:00:00.0  MEM= 1459.6M)
[12/26 20:22:25    398s] Extracted 80.0478% (CPU Time= 0:00:00.0  MEM= 1459.6M)
[12/26 20:22:25    398s] Extracted 90.0358% (CPU Time= 0:00:00.0  MEM= 1459.6M)
[12/26 20:22:25    398s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1459.6M)
[12/26 20:22:25    398s] Number of Extracted Resistors     : 7071
[12/26 20:22:25    398s] Number of Extracted Ground Cap.   : 7525
[12/26 20:22:25    398s] Number of Extracted Coupling Cap. : 11128
[12/26 20:22:25    398s] Opening parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for reading.
[12/26 20:22:25    398s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/26 20:22:25    398s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1444.6M)
[12/26 20:22:25    398s] Creating parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb_Filter.rcdb.d' for storing RC.
[12/26 20:22:25    398s] Closing parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d'. 627 times net's RC data read were performed.
[12/26 20:22:25    398s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1452.609M)
[12/26 20:22:25    398s] Opening parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for reading.
[12/26 20:22:25    398s] processing rcdb (/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d) for hinst (top) of cell (uart_top);
[12/26 20:22:25    398s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1452.609M)
[12/26 20:22:25    398s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1452.609M)
[12/26 20:22:25    398s] Starting SI iteration 1 using Infinite Timing Windows
[12/26 20:22:25    398s] Begin IPO call back ...
[12/26 20:22:26    398s] End IPO call back ...
[12/26 20:22:26    398s] #################################################################################
[12/26 20:22:26    398s] # Design Stage: PostRoute
[12/26 20:22:26    398s] # Design Name: uart_top
[12/26 20:22:26    398s] # Design Mode: 90nm
[12/26 20:22:26    398s] # Analysis Mode: MMMC OCV 
[12/26 20:22:26    398s] # Parasitics Mode: SPEF/RCDB
[12/26 20:22:26    398s] # Signoff Settings: SI On 
[12/26 20:22:26    398s] #################################################################################
[12/26 20:22:26    398s] AAE_INFO: 1 threads acquired from CTE.
[12/26 20:22:26    398s] Setting infinite Tws ...
[12/26 20:22:26    398s] First Iteration Infinite Tw... 
[12/26 20:22:26    398s] Calculate early delays in OCV mode...
[12/26 20:22:26    398s] Calculate late delays in OCV mode...
[12/26 20:22:26    398s] Topological Sorting (REAL = 0:00:00.0, MEM = 1428.4M, InitMEM = 1428.4M)
[12/26 20:22:26    398s] Start delay calculation (fullDC) (1 T). (MEM=1428.41)
[12/26 20:22:26    398s] Initializing multi-corner resistance tables ...
[12/26 20:22:26    399s] End AAE Lib Interpolated Model. (MEM=1444.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:22:26    399s] Opening parasitic data file '/tmp/innovus_temp_31578_cadence1_vlsi1_CMLXIH/uart_top_31578_hUVorE.rcdb.d' for reading.
[12/26 20:22:26    399s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1444.6M)
[12/26 20:22:26    399s] AAE_INFO: 1 threads acquired from CTE.
[12/26 20:22:26    399s] Total number of fetched objects 787
[12/26 20:22:26    399s] AAE_INFO-618: Total number of nets in the design is 633,  100.0 percent of the nets selected for SI analysis
[12/26 20:22:26    399s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:22:26    399s] End delay calculation. (MEM=1501.79 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 20:22:26    399s] End delay calculation (fullDC). (MEM=1501.79 CPU=0:00:00.2 REAL=0:00:00.0)
[12/26 20:22:26    399s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1501.8M) ***
[12/26 20:22:26    399s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1501.8M)
[12/26 20:22:26    399s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/26 20:22:26    399s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1501.8M)
[12/26 20:22:26    399s] Starting SI iteration 2
[12/26 20:22:26    399s] AAE_INFO: 1 threads acquired from CTE.
[12/26 20:22:26    399s] Calculate early delays in OCV mode...
[12/26 20:22:26    399s] Calculate late delays in OCV mode...
[12/26 20:22:26    399s] Start delay calculation (fullDC) (1 T). (MEM=1509.83)
[12/26 20:22:26    399s] End AAE Lib Interpolated Model. (MEM=1509.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:22:26    399s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/26 20:22:26    399s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 787. 
[12/26 20:22:26    399s] Total number of fetched objects 787
[12/26 20:22:26    399s] AAE_INFO-618: Total number of nets in the design is 633,  3.8 percent of the nets selected for SI analysis
[12/26 20:22:26    399s] End delay calculation. (MEM=1469.83 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 20:22:26    399s] End delay calculation (fullDC). (MEM=1469.83 CPU=0:00:00.0 REAL=0:00:00.0)
[12/26 20:22:26    399s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1469.8M) ***
[12/26 20:22:26    399s] Effort level <high> specified for reg2reg path_group
[12/26 20:22:26    399s] End AAE Lib Interpolated Model. (MEM=1398.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 20:22:26    399s] Begin: glitch net info
[12/26 20:22:26    399s] glitch slack range: number of glitch nets
[12/26 20:22:26    399s] glitch slack < -0.32 : 0
[12/26 20:22:26    399s] -0.32 < glitch slack < -0.28 : 0
[12/26 20:22:26    399s] -0.28 < glitch slack < -0.24 : 0
[12/26 20:22:26    399s] -0.24 < glitch slack < -0.2 : 0
[12/26 20:22:26    399s] -0.2 < glitch slack < -0.16 : 0
[12/26 20:22:26    399s] -0.16 < glitch slack < -0.12 : 0
[12/26 20:22:26    399s] -0.12 < glitch slack < -0.08 : 0
[12/26 20:22:26    399s] -0.08 < glitch slack < -0.04 : 0
[12/26 20:22:26    399s] -0.04 < glitch slack : 0
[12/26 20:22:26    399s] End: glitch net info
[12/26 20:22:26    399s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   66    |   66    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.348%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[12/26 20:22:26    399s] Total CPU time: 0.66 sec
[12/26 20:22:26    399s] Total Real time: 1.0 sec
[12/26 20:22:26    399s] Total Memory Usage: 1396.9375 Mbytes
[12/26 20:22:26    399s] Reset AAE Options
[12/26 20:23:33    406s] <CMD> verifyProcessAntenna -reportfile uart_top.antenna.rpt -error 1000
[12/26 20:23:33    406s] 
[12/26 20:23:33    406s] ******* START VERIFY ANTENNA ********
[12/26 20:23:33    406s] Report File: uart_top.antenna.rpt
[12/26 20:23:33    406s] LEF Macro File: uart_top.antenna.lef
[12/26 20:23:33    406s] Verification Complete: 0 Violations
[12/26 20:23:33    406s] ******* DONE VERIFY ANTENNA ********
[12/26 20:23:33    406s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/26 20:23:33    406s] 
[12/26 20:23:52    409s] <CMD> fit
[12/26 20:47:15    555s] <CMD> saveDesign top_post_route_and_filler
[12/26 20:47:15    555s] The in-memory database contained RC information but was not saved. To save 
[12/26 20:47:15    555s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/26 20:47:15    555s] so it should only be saved when it is really desired.
[12/26 20:47:15    555s] #% Begin save design ... (date=12/26 20:47:15, mem=1212.2M)
[12/26 20:47:15    555s] % Begin Save netlist data ... (date=12/26 20:47:15, mem=1212.8M)
[12/26 20:47:15    555s] Writing Binary DB to top_post_route_and_filler.dat/uart_top.v.bin in single-threaded mode...
[12/26 20:47:15    555s] % End Save netlist data ... (date=12/26 20:47:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.9M, current mem=1212.9M)
[12/26 20:47:15    555s] % Begin Save AAE data ... (date=12/26 20:47:15, mem=1212.9M)
[12/26 20:47:15    555s] Saving AAE Data ...
[12/26 20:47:15    555s] % End Save AAE data ... (date=12/26 20:47:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.9M, current mem=1212.9M)
[12/26 20:47:15    555s] % Begin Save clock tree data ... (date=12/26 20:47:15, mem=1218.6M)
[12/26 20:47:15    555s] % End Save clock tree data ... (date=12/26 20:47:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1218.6M, current mem=1218.6M)
[12/26 20:47:15    555s] Saving preference file top_post_route_and_filler.dat/gui.pref.tcl ...
[12/26 20:47:15    555s] Saving mode setting ...
[12/26 20:47:15    555s] Saving global file ...
[12/26 20:47:15    555s] % Begin Save floorplan data ... (date=12/26 20:47:15, mem=1218.7M)
[12/26 20:47:15    555s] Saving floorplan file ...
[12/26 20:47:15    555s] % End Save floorplan data ... (date=12/26 20:47:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1218.7M, current mem=1218.7M)
[12/26 20:47:15    555s] Saving Drc markers ...
[12/26 20:47:15    555s] ... No Drc file written since there is no markers found.
[12/26 20:47:15    555s] % Begin Save placement data ... (date=12/26 20:47:15, mem=1218.8M)
[12/26 20:47:15    555s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/26 20:47:15    555s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1405.0M) ***
[12/26 20:47:15    555s] % End Save placement data ... (date=12/26 20:47:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.0M, current mem=1221.0M)
[12/26 20:47:15    555s] % Begin Save routing data ... (date=12/26 20:47:15, mem=1221.0M)
[12/26 20:47:15    555s] Saving route file ...
[12/26 20:47:15    555s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1405.0M) ***
[12/26 20:47:15    555s] % End Save routing data ... (date=12/26 20:47:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.9M, current mem=1221.9M)
[12/26 20:47:15    555s] Saving property file top_post_route_and_filler.dat/uart_top.prop
[12/26 20:47:15    555s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1405.0M) ***
[12/26 20:47:15    555s] #Saving pin access info...
[12/26 20:47:15    555s] #
[12/26 20:47:15    555s] % Begin Save power constraints data ... (date=12/26 20:47:15, mem=1224.1M)
[12/26 20:47:15    555s] % End Save power constraints data ... (date=12/26 20:47:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1224.2M, current mem=1224.2M)
[12/26 20:47:15    555s] Generated self-contained design top_post_route_and_filler.dat
[12/26 20:47:15    555s] #% End save design ... (date=12/26 20:47:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=1224.2M, current mem=1219.0M)
[12/26 20:47:15    555s] *** Message Summary: 0 warning(s), 0 error(s)
[12/26 20:47:15    555s] 
[12/26 20:47:18    556s] 
[12/26 20:47:18    556s] *** Memory Usage v#1 (Current mem = 1423.156M, initial mem = 180.895M) ***
[12/26 20:47:18    556s] 
[12/26 20:47:18    556s] *** Summary of all messages that are not suppressed in this session:
[12/26 20:47:18    556s] Severity  ID               Count  Summary                                  
[12/26 20:47:18    556s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/26 20:47:18    556s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[12/26 20:47:18    556s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/26 20:47:18    556s] WARNING   IMPFP-4026           7  Adjusting core to '%s' to %f due to trac...
[12/26 20:47:18    556s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[12/26 20:47:18    556s] WARNING   IMPEXT-6197         11  The Cap table file is not specified. Thi...
[12/26 20:47:18    556s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/26 20:47:18    556s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/26 20:47:18    556s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/26 20:47:18    556s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/26 20:47:18    556s] WARNING   IMPEXT-3530         11  The process node is not set. Use the com...
[12/26 20:47:18    556s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[12/26 20:47:18    556s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[12/26 20:47:18    556s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/26 20:47:18    556s] WARNING   IMPDB-1261           6  No PG pin '%s' in instances with basenam...
[12/26 20:47:18    556s] WARNING   IMPDC-1629           9  The default delay limit was set to %d. T...
[12/26 20:47:18    556s] WARNING   IMPPP-532            1  ViaGen Warning: top layer and bottom lay...
[12/26 20:47:18    556s] WARNING   IMPPP-4022           5  Option "-%s" is obsolete and has been re...
[12/26 20:47:18    556s] WARNING   IMPSR-559            1  Cannot route core pins and converter pin...
[12/26 20:47:18    556s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[12/26 20:47:18    556s] WARNING   IMPSR-4064           1  sroute -connect { secondaryPowerPin } co...
[12/26 20:47:18    556s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[12/26 20:47:18    556s] WARNING   IMPSP-9531          14  Turning off clkGateAware when timingDriv...
[12/26 20:47:18    556s] WARNING   IMPSP-9025          10  No scan chain specified/traced.          
[12/26 20:47:18    556s] WARNING   IMPSP-5217           3  addFiller command is running on a postRo...
[12/26 20:47:18    556s] ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
[12/26 20:47:18    556s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[12/26 20:47:18    556s] WARNING   IMPOPT-3318          1  Missing -preCTS|-postCTS|-postRoute opti...
[12/26 20:47:18    556s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[12/26 20:47:18    556s] ERROR     IMPTCM-6             1  Missing %s value for option "%s". %s     
[12/26 20:47:18    556s] WARNING   IMPTCM-77           18  Option "%s" for command %s is obsolete a...
[12/26 20:47:18    556s] ERROR     IMPTCM-30            1  Command "%s" is not registered in comman...
[12/26 20:47:18    556s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[12/26 20:47:18    556s] ERROR     IMPTCM-60            3  No option specified for command "%s". Mu...
[12/26 20:47:18    556s] WARNING   TA-112              20  A timing loop was found in the design. T...
[12/26 20:47:18    556s] WARNING   TA-146              20  A combinational timing loop(s) was found...
[12/26 20:47:18    556s] WARNING   TCLCMD-1178         11  set_output_delay command specified witho...
[12/26 20:47:18    556s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/26 20:47:18    556s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/26 20:47:18    556s] *** Message Summary: 1772 warning(s), 27 error(s)
[12/26 20:47:18    556s] 
[12/26 20:47:18    556s] --- Ending "Innovus" (totcpu=0:09:16, real=1:16:59, mem=1423.2M) ---
