// Seed: 2293875925
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    input  tri  id_2
);
  supply1 id_4 = -1;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input logic id_1,
    input wand id_2,
    input wand id_3,
    output logic id_4,
    output tri0 id_5,
    output tri0 id_6,
    output wire id_7,
    input supply0 id_8,
    id_11,
    input uwire id_9
);
  assign id_7 = 1;
  always_comb id_4 <= id_1.id_11;
  assign id_7 = id_8;
  assign id_5 = 1;
  initial id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_2
  );
  assign modCall_1.type_4 = 0;
endmodule
