Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 5424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /testbench/top/ram0/ram_bram/ram_reg_0_1/TChk1346_191429 at time 6119 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 6424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 7424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 8424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 9424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 10424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 11424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 12424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 13424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 14424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 15424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 16424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 17424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 18424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 19424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 20424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 21424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 22424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 23424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 24424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 25424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 26424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 27424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 28424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 29424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 30424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 31424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 32424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 33424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 34424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 35424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 36424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 37424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 38424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 39424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 40424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 41424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 42424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 43424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 44424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 45424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 46424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 47424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 48424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 49424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 50424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 51424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 52424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 53424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 54424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 55424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 56424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 57424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 58424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 59424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 60424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 61424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 62424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 63424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 64424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 65424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 66424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 67424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 68424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 69424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 70424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 71424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 72424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 73424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 74424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 75424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 76424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 77424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 78424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 79424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 80424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 81424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 82424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 83424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 84424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 85424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 86424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 87424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 88424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 89424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 90424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 91424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 92424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 93424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 94424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 95424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 96424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 97424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 98424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 99424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 100424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 101424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDPE.v" Line 168: Timing violation in scope /testbench/top/rst_reg_replica_11/TChk168_165679 at time 102304 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 102424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 103424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /testbench/top/cpu0/id_ex0/ex_ctrlsel_reg[1]/TChk151_26144 at time 104204 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 104424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 105424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[10]/TChk152_20590 at time 106188 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[11]/TChk152_20590 at time 106188 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[12]/TChk152_20590 at time 106188 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[9]/TChk152_20590 at time 106188 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk152_20590 at time 106189 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk152_20590 at time 106189 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk152_20590 at time 106189 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 152: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk152_20590 at time 106189 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 106424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 107424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 108424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 109424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[13]/TChk150_20588 at time 110246 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[14]/TChk150_20588 at time 110246 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[15]/TChk150_20588 at time 110246 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[16]/TChk150_20588 at time 110246 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 110247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[17]/TChk150_20588 at time 110360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[18]/TChk150_20588 at time 110360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[19]/TChk150_20588 at time 110360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[20]/TChk150_20588 at time 110360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/addr_to_mem_reg[2]/TChk153_20591 at time 110397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 110424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 111424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 112424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 113424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[21]/TChk150_20588 at time 114243 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[22]/TChk150_20588 at time 114243 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[23]/TChk150_20588 at time 114243 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[24]/TChk150_20588 at time 114243 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[25]/TChk150_20588 at time 114366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[26]/TChk150_20588 at time 114366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[27]/TChk150_20588 at time 114366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[28]/TChk150_20588 at time 114366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/addr_to_mem_reg[2]/TChk153_20591 at time 114397 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[29]/TChk150_20588 at time 114407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[30]/TChk150_20588 at time 114407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[31]/TChk150_20588 at time 114407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 114424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 115424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 116247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 116419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 116419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 116419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 116419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 116424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[3]/TChk150_20588 at time 116445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 117424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 118424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 119424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 120247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 120409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 120424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 121424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 122409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 122424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/replace_reg[0]_rep__0/TChk153_20591 at time 122424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 123424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 124247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk153_20591 at time 124366 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 124424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 125424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 126424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 127424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 128247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 128424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 129424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 130424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 131424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 132247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 132424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 133424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 134419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 134424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 135424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 136247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 136409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 136419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 136424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 137424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 138409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 138424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 139424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 140247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 140366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 140424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 141424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/cache0/valid_reg[2]/TChk153_20591 at time 142389 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 142424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 143424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 144247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/cache0/valid_reg[2]/TChk150_20588 at time 144389 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 144424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 145424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 146424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 147424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 148247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 148424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 149424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 150419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 150424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 151424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 152247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 152409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 152419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 152424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 153424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 154409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 154424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 155424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 156247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 156366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 156424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 157424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 158424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 159424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 160247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 160424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 161424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 162424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 163424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 164247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 164424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 165424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 166419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 166424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 167424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 168247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 168409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 168419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 168424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 169424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 170409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 170424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 171424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 172247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 172366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 172424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 173424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 174424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 175424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 176247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 176424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 177424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 178424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 179424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 180247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 180424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 181424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 182419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 182424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 183424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 184247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 184409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 184419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 184424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 185424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 186409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 186424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 187424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 188247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 188366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 188424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 189424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 190424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 191424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 192247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 192424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 193424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 194424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 195424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 196247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 196424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 197424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 198419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 198424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 199424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 200247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 200409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 200419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 200424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 201424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 202409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 202424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 203424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 204247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 204366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 204424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 205424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 206424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 207424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 208247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 208424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 209424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 210424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 211424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 212247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 212424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 213424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 214386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 214386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 214419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 214424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 215424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 216247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 216419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 216424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 217424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 218424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 219424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 220247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 220366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 220424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 221424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 222409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 222424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 223424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 224247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 224409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 224424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 225424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 226424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 227424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 228247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 228424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 229424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 230419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 230424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 231424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 232247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 232419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 232424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 233424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 234424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 235424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 236247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 236366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 236424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 237424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 238409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 238424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 239424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 240247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 240409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 240424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 241424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 242424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 243424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 244247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 244424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 245424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 246419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 246424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 247424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 248247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 248419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 248424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 249424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 250424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 251424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 252247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 252366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 252386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 252386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 252424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 253424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 254424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 255424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 256247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 256409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 256424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 257424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 258409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 258424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 259424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 260247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 260424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 261424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 262419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 262424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 263424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 264247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 264419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 264424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 265424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 266424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 267424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 268247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 268366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 268424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 269424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 270424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 271424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 272247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 272409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 272424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 273424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 274409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 274424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 275424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 276247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 276424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 277424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 278419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 278424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 279424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 280247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 280419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 280424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 281424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 282424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 283424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 284247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 284366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 284424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 285424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 286386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 286386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 286424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 287424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 288247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 288424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 289424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 290409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 290424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 291424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 292247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 292409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 292424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 293424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 294419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 294424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 295424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 296247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 296419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 296424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 297424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 298424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 299424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 300247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 300366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 300424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 301424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 302424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 303424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 304247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 304424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 305424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 306409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 306424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 307424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 308247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 308409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 308424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 309424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 310419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 310424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 311424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 312247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 312419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 312424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 313424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 314424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 315424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 316247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 316366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 316424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 317424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 318424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 319424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 320247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 320386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 320386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 320424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 321424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 322424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 323424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 324247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 324409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 324424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 325424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 326409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 326419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 326424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 327424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 328247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 328419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 328424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 329424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 330424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 331424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 332247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 332366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 332424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 333424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 334424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 335424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 336247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 336424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 337424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 338424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 339424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 340247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 340409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 340424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 341424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 342409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 342419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 342424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 343424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 344247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 344419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 344424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 345424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 346424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 347424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 348247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 348366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 348424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 349424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 350424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 351424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 352247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 352424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 353424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 354386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 354386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 354424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 355424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 356247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 356424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 357424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 358409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 358419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 358424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 359424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 360247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 360409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 360419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 360424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 361424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 362424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 363424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 364247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 364366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 364424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 365424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 366424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 367424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 368247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 368424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 369424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 370424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 371424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 372247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 372424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 373424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 374409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 374419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 374424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 375424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 376247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 376409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 376419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 376424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 377424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 378424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 379424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 380247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 380366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 380424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 381424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 382424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 383424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 384247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 384424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 385424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 386424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 387424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 388247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 388386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 388386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 388424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 389424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 390419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 390424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 391424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 392247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 392409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 392419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 392424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 393424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 394409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 394424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 395424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 396247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 396366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 396424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 397424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 398424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 399424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 400247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 400424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 401424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 402424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 403424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 404247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 404424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 405424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 406419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 406424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 407424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 408247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 408409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 408419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 408424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 409424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 410409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 410424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 411424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 412247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 412366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 412424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 413424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 414424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 415424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 416247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 416424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 417424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 418424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 419424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 420247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 420424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 421424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 422386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 422386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 422419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 422424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 423424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 424247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 424419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 424424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 425424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 426409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 426424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 427424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 428247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 428366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 428409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 428424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 429424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 430424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 431424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 432247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 432424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 433424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 434424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 435424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 436247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 436424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 437424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 438419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 438424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 439424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 440247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 440419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 440424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 441424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 442409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 442424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 443424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 444247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 444366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 444409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 444424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 445424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 446424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 447424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 448247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 448424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 449424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 450424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 451424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 452247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 452424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 453424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 454419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 454424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 455424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 456247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 456386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 456386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 456419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 456424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 457424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 458424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 459424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 460247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 460366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 460409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 460424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 461424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 462409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 462424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 463424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 464247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 464424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 465424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 466424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 467424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 468247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 468424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 469424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 470419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 470424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 471424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 472247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 472419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 472424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 473424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 474424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 475424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 476247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 476366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 476409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 476424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 477424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 478409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 478424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 479424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 480247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 480424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 481424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 482424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 483424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 484247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 484424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 485424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 486419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 486424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 487424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 488247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 488419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 488424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 489424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 490386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 490386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 490424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 491424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 492247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 492366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 492424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 493424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 494409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 494424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 495424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 496247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 496409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 496424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 497424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 498424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 499424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 500247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 500424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 501424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 502419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 502424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 503424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 504247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 504419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 504424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 505424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 506424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 507424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 508247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 508366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 508424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 509424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 510409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 510424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 511424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 512247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 512409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 512424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 513424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 514424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 515424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 516247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 516424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 517424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 518419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 518424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 519424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 520247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 520419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 520424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 521424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 522424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 523424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 524247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 524366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 524386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 524386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 524424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 525424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 526424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 527424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 528247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 528409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 528424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 529424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 530409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 530424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 531424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 532247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 532424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 533424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 534419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 534424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 535424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 536247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 536419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 536424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 537424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 538424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 539424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 540247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 540366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 540424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 541424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 542424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 543424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 544247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 544409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 544424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 545424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 546409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 546424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 547424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 548247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 548424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 549424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 550419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 550424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 551424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 552247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 552419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 552424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 553424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 554424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 555424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 556247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 556366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 556424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 557424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 558386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 558386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 558424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 559424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 560247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 560424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 561424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 562409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 562424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 563424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 564247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 564409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 564424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 565424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 566419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 566424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 567424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 568247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 568419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 568424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 569424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 570424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 571424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 572247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 572366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 572424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 573424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 574424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 575424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 576247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 576424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 577424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 578409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 578424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 579424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 580247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 580409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 580424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 581424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 582419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 582424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 583424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 584247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 584419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 584424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 585424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 586424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 587424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 588247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 588366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 588424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 589424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 590424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 591424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 592247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 592386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 592386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 592424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 593424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 594424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 595424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 596247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 596409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 596424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 597424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 598409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 598419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 598424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 599424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 600247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 600419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 600424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 601424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 602424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 603424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 604247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 604366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 604424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 605424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 606424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 607424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 608247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 608424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 609424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 610424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 611424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 612247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 612409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 612424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 613424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 614409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 614419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 614424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 615424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 616247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 616419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 616424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 617424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 618424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 619424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 620247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 620366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 620424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 621424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 622424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 623424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 624247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 624424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 625424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 626386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 626386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 626424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 627424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 628247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 628424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 629424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 630409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 630419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 630424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 631424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 632409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 632419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 632424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 633424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 634424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 635424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 636247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 636366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 636424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 637424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 638424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 639424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 640247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 640424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 641424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 642424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 643424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 644247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 644424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 645424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 646409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 646419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 646424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 647424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 648247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 648409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 648419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 648424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 649424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 650424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 651424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 652247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 652366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 652424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 653424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 654424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 655424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 656247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 656424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 657424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 658424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 659424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 660247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 660386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 660386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 660424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 661424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 662419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 662424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 663424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 664247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 664409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 664419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 664424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 665424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 666409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 666424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 667424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 668247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 668366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 668424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 669424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 670424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 671424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 672247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 672424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 673424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 674424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 675424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 676247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 676424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 677424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 678419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 678424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 679424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 680247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 680409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 680419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 680424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 681424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 682409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 682424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 683424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 684247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 684366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 684424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 685424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 686424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 687424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 688247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 688424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 689424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 690424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 691424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 692247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 692424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 693424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 694386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 694386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 694419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 694424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 695424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 696247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 696419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 696424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 697424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 698409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 698424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 699424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 700247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 700366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 700409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 700424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 701424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 702424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 703424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 704247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 704424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 705424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 706424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 707424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 708247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 708424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 709424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 710419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 710424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 711424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 712247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 712419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 712424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 713424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 714409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 714424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 715424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 716247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 716366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 716409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 716424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 717424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 718424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 719424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 720247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 720424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 721424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 722424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 723424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 724247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 724424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 725424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 726419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 726424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 727424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 728247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 728386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 728386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 728419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 728424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 729424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 730424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 731424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 732247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 732366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 732409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 732424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 733424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 734409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 734424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 735424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 736247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 736424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 737424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 738424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 739424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 740247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 740424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 741424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 742419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 742424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 743424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 744247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 744419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 744424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 745424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 746424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 747424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 748247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 748366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 748409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 748424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 749424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 750409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 750424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 751424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 752247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 752424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 753424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 754424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 755424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 756247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 756424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 757424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 758419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 758424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 759424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 760247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 760419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 760424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 761424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 762386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 762386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 762424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 763424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 764247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 764366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 764424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 765424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 766409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 766424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 767424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 768247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 768409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 768424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 769424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 770424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 771424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 772247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 772424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 773424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 774419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 774424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 775424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 776247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 776419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 776424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 777424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 778424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 779424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 780247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 780366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 780424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 781424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 782409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 782424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 783424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 784247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 784409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 784424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 785424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 786424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 787424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 788247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 788424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 789424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 790419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 790424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 791424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 792247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 792419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 792424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 793424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 794424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 795424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 796247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 796366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 796386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 796386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 796424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 797424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 798424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 799424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 800247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 800409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 800424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 801424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 802409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 802424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 803424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 804247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 804424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 805424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 806419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 806424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 807424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 808247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 808419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 808424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 809424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 810424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 811424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 812247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 812366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 812424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 813424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 814424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 815424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 816247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 816409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 816424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 817424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 818409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 818424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 819424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 820247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 820424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 821424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 822419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 822424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 823424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 824247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 824419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 824424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 825424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 826424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 827424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 828247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 828366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 828424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 829424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 830386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 830386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 830424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 831424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 832247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 832424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 833424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 834409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 834424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 835424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 836247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 836409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 836424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 837424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 838419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 838424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 839424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 840247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 840419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 840424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 841424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 842424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 843424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 844247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 844366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 844424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 845424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 846424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 847424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 848247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 848424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 849424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 850409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 850424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 851424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 852247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 852409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 852424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 853424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 854419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 854424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 855424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 856247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 856419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 856424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 857424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 858424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 859424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 860247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 860366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 860424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 861424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 862424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 863424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 864247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 864386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 864386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 864424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 865424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 866424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 867424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 868247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 868409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 868424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 869424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 870409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 870419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 870424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 871424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 872247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 872419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 872424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 873424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 874424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 875424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 876247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 876366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 876424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 877424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 878424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 879424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 880247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 880424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 881424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 882424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 883424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 884247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 884409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 884424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 885424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 886409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 886419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 886424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 887424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 888247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 888419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 888419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 888424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 889424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 890424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 891424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 892247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 892366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 892424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 893424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 894424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 895424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 896247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 896419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 896419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 896419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 896419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 896424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 897424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 898386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 898386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 898424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 899424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 900247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 900424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 901424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 902409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 902419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 902424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 903424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 904247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 904409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 904419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 904419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 904424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 905424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 906424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 907424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 908247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 908366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 908424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 909424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 910424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 911424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 912247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 912419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 912419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 912419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 912419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 912424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 913424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 914424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 915424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 916247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 916424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 917424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 918409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 918419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 918424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 919424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 920247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 920409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 920419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 920419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 920424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 921424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 922424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 923424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 924247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 924366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 924424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 925424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 926424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 927424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 928247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 928419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 928419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 928419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 928419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 928424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 929424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 930424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 931424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 932247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 932386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 932386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 932424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 933424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 934419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 934424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 935424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 936247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 936409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 936419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 936419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 936424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 937424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 938409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 938424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 939424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 940247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 940366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 940424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 941424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 942424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 943424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 944247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 944419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 944419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 944419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 944419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 944424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 945424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 946424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 947424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 948247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 948424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 949424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 950419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 950424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 951424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 952247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 952409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 952419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 952419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 952424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 953424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 954409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 954424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 955424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 956247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 956366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 956424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 957424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 958424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 959424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 960247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 960419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 960419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 960419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 960419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 960424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 961424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 962424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 963424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 964247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 964424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 965424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 966386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 966386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 966419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 966424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 967424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 968247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 968419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 968419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 968424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 969424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 970409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 970424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 971424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 972247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 972366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 972409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 972424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 973424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 974424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 975424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 976247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 976419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 976419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 976419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 976419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 976424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 977424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 978424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 979424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 980247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 980424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 981424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 982419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 982424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 983424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 984247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 984419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 984419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 984424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 985424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 986409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 986424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 987424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 988247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 988366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 988409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 988424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 989424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 990424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 991424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 992247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 992419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 992419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 992419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 992419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 992424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 993424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 994424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 995424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 996247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 996424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 997424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 998419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 998424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 999424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1000247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1000386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1000386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1000419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1000424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1001424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1002424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1003424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1004247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1004366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1004409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1004424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1005424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1006409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1006424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1007424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1008247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1008419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1008419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1008419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1008419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1008424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1009424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1010424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1011424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1012247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1012424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1013424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1014419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1014424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1015424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1016247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1016419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1016419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1016424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1017424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1018424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1019424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1020247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1020366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1020409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1020424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1021424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1022409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1022424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1023424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1024247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1024419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1024419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1024419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1024419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1024424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1025424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1026424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1027424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1028247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1028424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1029424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1030419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1030424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1031424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1032247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1032419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1032419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1032424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1033424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1034386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1034386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1034424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1035424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1036247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1036366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1036424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1037424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1038409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1038424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1039424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1040247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1040409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1040419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1040419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1040419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1040419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1040424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1041424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1042424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1043424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1044247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1044424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1045424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1046419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1046424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1047424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1048247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1048419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1048419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1048424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1049424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1050424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1051424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1052247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1052366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1052424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1053424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1054409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1054424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1055424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1056247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1056409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1056419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1056419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1056419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1056419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1056424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1057424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1058424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1059424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1060247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1060424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1061424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1062419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1062424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1063424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1064247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1064419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1064419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1064424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1065424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1066424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1067424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1068247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1068366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1068386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1068386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1068424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1069424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1070424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1071424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1072247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1072409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1072419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1072419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1072419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1072419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1072424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1073424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1074409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1074424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1075424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1076247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1076424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1077424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1078419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1078424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1079424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1080247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1080419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1080419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1080424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1081424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1082424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1083424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1084247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1084366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1084424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1085424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1086424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1087424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1088247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1088409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1088419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1088419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1088419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1088419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1088424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1089424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1090409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1090424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1091424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1092247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1092424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1093424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1094419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1094424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1095424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1096247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1096419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1096419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1096424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1097424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1098424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1099424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1100247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1100366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1100424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1101424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1102386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1102386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1102424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1103424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1104247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1104419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1104419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1104419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1104419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1104424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1105424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1106409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1106424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1107424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1108247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1108409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1108424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1109424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1110419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1110424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1111424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1112247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1112419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1112424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1113424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1114424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1115424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1116247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1116366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1116424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1117424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1118424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1119424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1120247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1120419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1120419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1120419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1120419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1120424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1121424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1122409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1122424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1123424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1124247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1124409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1124424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1125424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1126419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1126424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1127424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1128247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1128419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1128424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1129424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1130424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1131424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1132247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1132366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1132424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1133424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1134424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1135424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1136247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1136386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1136386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1136424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1137424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1138424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1139424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1140247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1140409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1140424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1141424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1142409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1142419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1142424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1143424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1144247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1144419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1144424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1145424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1146424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1147424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1148247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1148366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1148424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1149424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1150424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1151424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1152247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1152424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1153424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1154424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1155424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1156247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1156409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1156424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1157424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1158409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1158419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1158424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1159424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1160247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1160419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1160424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1161424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1162424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1163424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1164247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1164366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1164424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1165424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1166424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1167424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1168247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1168424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1169424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1170386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1170386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1170424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1171424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1172247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1172424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1173424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1174409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1174419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1174424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1175424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1176247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1176409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1176419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1176424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1177424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1178424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1179424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1180247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1180366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1180424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1181424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1182424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1183424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1184247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1184424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1185424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1186424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1187424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1188247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1188424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1189424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1190409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1190419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1190424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1191424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1192247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1192409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1192419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1192424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1193424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1194424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1195424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1196247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1196366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1196424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1197424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1198424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1199424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1200247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1200424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1201424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1202424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1203424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1204247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1204386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1204386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1204424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1205424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1206419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1206424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1207424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1208247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1208409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1208419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1208424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1209424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1210409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1210424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1211424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1212247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1212366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1212424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1213424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1214424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1215424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1216247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1216424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1217424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1218424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1219424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1220247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1220424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1221424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1222419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1222424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1223424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1224247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1224409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1224419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1224424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1225424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1226409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1226424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1227424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1228247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1228366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1228424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1229424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1230424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1231424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1232247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1232424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1233424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1234424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1235424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1236247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1236424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1237424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1238386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1238386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1238419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1238424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1239424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1240247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1240419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1240424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1241424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1242409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1242424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1243424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1244247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1244366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1244409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1244424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1245424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1246424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1247424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1248247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1248424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1249424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1250424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1251424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1252247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1252424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1253424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1254419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1254424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1255424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1256247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1256419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1256424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1257424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1258409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1258424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1259424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1260247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1260366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1260409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1260424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1261424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1262424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1263424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1264247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1264424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1265424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1266424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1267424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1268247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1268424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1269424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1270419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1270424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1271424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1272247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1272386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1272386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1272419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1272424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1273424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1274424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1275424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1276247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1276366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1276409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1276424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1277424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1278409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1278424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1279424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1280247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1280424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1281424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1282424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1283424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1284247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1284424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1285424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1286419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1286424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1287424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1288247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1288419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1288424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1289424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1290424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1291424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1292247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1292366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1292409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1292424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1293424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1294409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1294424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1295424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1296247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1296424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1297424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1298424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1299424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1300247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1300424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1301424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1302419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1302424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1303424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1304247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1304419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1304424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1305424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1306386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1306386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1306424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1307424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1308247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1308366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1308424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1309424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1310409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1310424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1311424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1312247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1312409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1312424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1313424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1314424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1315424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1316247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1316424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1317424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1318419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1318424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1319424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1320247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1320419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1320424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1321424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1322424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1323424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1324247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1324366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1324424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1325424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1326409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1326424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1327424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1328247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1328409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1328424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1329424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1330424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1331424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1332247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1332424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1333424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1334419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1334424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1335424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1336247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1336419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1336424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1337424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1338424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1339424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1340247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1340366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1340386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1340386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1340424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1341424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1342424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1343424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1344247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1344409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1344424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1345424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1346409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1346424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1347424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1348247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1348424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1349424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1350419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1350424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1351424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1352247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1352419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1352424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1353424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1354424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1355424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1356247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1356366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1356424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1357424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1358424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1359424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1360247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1360409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1360424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1361424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1362409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1362424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1363424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1364247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1364424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1365424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1366419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1366424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1367424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1368247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1368419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1368424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1369424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1370424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1371424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1372247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1372366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1372424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1373424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1374386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1374386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1374424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1375424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1376247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1376424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1377424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1378409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1378424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1379424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1380247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1380409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1380424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1381424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1382419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1382424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1383424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1384247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1384419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1384424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1385424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1386424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1387424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1388247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1388366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1388424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1389424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1390424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1391424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1392247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1392424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1393424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1394409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1394424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1395424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1396247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1396409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1396424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1397424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1398419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1398424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1399424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1400247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1400419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1400424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1401424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1402424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1403424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1404247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1404366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1404424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1405424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1406424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1407424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1408247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1408386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1408386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1408424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1409424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1410424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1411424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1412247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1412409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1412424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1413424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1414409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1414419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1414424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1415424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1416247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1416419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1416424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1417424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1418424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1419424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1420247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1420366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1420424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1421424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1422424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1423424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1424247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1424424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1425424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1426424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1427424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1428247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1428409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1428424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1429424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1430409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1430419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1430424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1431424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1432247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1432419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1432424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1433424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1434424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1435424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1436247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1436366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1436424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1437424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1438424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1439424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1440247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1440424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1441424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1442386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1442386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1442424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1443424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1444247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1444424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1445424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1446409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1446419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1446424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1447424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1448247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1448409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1448419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1448424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1449424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1450424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1451424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1452247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1452366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1452424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1453424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1454424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1455424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1456247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1456424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1457424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1458424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1459424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1460247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1460424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1461424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1462409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1462419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1462424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1463424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1464247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1464409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1464419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1464424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1465424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1466424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1467424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1468247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1468366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1468424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1469424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1470424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1471424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1472247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1472424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1473424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1474424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1475424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1476247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1476386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1476386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1476424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1477424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1478419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1478424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1479424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1480247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1480409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1480419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1480424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1481424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1482409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1482424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1483424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1484247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1484366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1484424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1485424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1486424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1487424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1488247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1488424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1489424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1490424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1491424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1492247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1492424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1493424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1494419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1494424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1495424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1496247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1496409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1496419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1496424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1497424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1498409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1498424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1499424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1500247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1500366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1500424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1501424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1502424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1503424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1504247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1504424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1505424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1506424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1507424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1508247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1508424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1509424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1510386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1510386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1510419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1510424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1511424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1512247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1512419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1512424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1513424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1514409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1514424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1515424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1516247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1516366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1516409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1516424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1517424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1518424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1519424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1520247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1520424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1521424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1522424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1523424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1524247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1524424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1525424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1526419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1526424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1527424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1528247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1528419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1528424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1529424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1530409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1530424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1531424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1532247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1532366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1532409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1532424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1533424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1534424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1535424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1536247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1536424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1537424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1538424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1539424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1540247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1540424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1541424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1542419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1542424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1543424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1544247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1544386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1544386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1544419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1544424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1545424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1546424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1547424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1548247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1548366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1548409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1548424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1549424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1550409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1550424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1551424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1552247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1552424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1553424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1554424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1555424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1556247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1556424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1557424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1558419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1558424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1559424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1560247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1560419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1560424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1561424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1562424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1563424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1564247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1564366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1564409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1564424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1565424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1566409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1566424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1567424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1568247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1568424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1569424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1570424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1571424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1572247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1572424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1573424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1574419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1574424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1575424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1576247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1576419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1576424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1577424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1578386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1578386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1578424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1579424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1580247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1580366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1580424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1581424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1582409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1582424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1583424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1584247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1584409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1584424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1585424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1586424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1587424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1588247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1588424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1589424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1590419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1590424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1591424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1592247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1592419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1592424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1593424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1594424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1595424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1596247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1596366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1596424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1597424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1598409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1598424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1599424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1600247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1600409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1600424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1601424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1602424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1603424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1604247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1604424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1605424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1606419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1606424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1607424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1608247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1608419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1608424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1609424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1610424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1611424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1612247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1612366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1612386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1612386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1612424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1613424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1614424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1615424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1616247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1616409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1616424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1617424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1618409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1618424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1619424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1620247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1620424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1621424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1622419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1622424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1623424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1624247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1624419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1624424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1625424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1626424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1627424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1628247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1628366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1628424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1629424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1630424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1631424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1632409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1632424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1633424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1634409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1634424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1635424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1636247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1636424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1637424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1638419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1638424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1639424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1640247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1640419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1640424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1641424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1642424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1643424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1644247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1644366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1644424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1645424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1646386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1646386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1646424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1647424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1648247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1648424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1649424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1650409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1650424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1651424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1652247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1652409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1652424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1653424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1654419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1654424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1655424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1656247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1656419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1656424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1657424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1658424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1659424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1660247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1660366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1660424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1661424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1662424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1663424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1664247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1664424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1665424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1666409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1666424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1667424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1668247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1668409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1668424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1669424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1670419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1670424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1671424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1672247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1672419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1672424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1673424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1674424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1675424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1676247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1676366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1676424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1677424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1678424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1679424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1680247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1680386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1680386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1680424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1681424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1682424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1683424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1684247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1684409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1684424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1685424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1686409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1686419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1686424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1687424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1688247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1688419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1688424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1689424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1690424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1691424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1692247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1692366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1692424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1693424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1694424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1695424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1696247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1696424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1697424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1698424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1699424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1700247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1700409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1700424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1701424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1702409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1702419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1702424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1703424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1704247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1704419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1704424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1705424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1706424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1707424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1708247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1708366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1708424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1709424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1710424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1711424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1712247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1712424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1713424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1714386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1714386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1714424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1715424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1716247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1716424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1717424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1718409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1718419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1718424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1719424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1720247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1720409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1720419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1720424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1721424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1722424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1723424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1724247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1724366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1724424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1725424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1726424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1727424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1728247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1728424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1729424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1730424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1731424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1732247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1732424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1733424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1734409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1734419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1734424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1735424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1736247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1736409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1736419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1736424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1737424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1738424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1739424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1740247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1740366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1740424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1741424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1742424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1743424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1744247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1744424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1745424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1746424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1747424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1748247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1748386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1748386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1748424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1749424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1750419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1750424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1751424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1752247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1752409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1752419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1752424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1753424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1754409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1754424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1755424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1756247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1756366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1756424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1757424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1758424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1759424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1760247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1760424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1761424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1762424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1763424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1764247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1764424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1765424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1766419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1766424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1767424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1768247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1768409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1768419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1768424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1769424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1770409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1770424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1771424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1772247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1772366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1772424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1773424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1774424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1775424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1776247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1776424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1777424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1778424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1779424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1780247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1780424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1781424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1782386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1782386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1782419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1782424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1783424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1784247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1784419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1784424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1785424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1786409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1786424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1787424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1788247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1788366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1788409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1788424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1789424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1790424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1791424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1792247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1792424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1793424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1794424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1795424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1796247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1796424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1797424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1798419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1798424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1799424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1800247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1800419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1800424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1801424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1802409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1802424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1803424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1804247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1804366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1804409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1804424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1805424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1806424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1807424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1808247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1808424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1809424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1810424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1811424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1812247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1812424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1813424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1814419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1814424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1815424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1816247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1816386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1816386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1816419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1816424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1817424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1818424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1819424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1820247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1820366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1820409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1820424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1821424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1822409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1822424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1823424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1824247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1824424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1825424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1826424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1827424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1828247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1828424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1829424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1830419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1830424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1831424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1832247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1832419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1832424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1833424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1834424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1835424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1836247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1836366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1836409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1836424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1837424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1838409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1838424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1839424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1840247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1840424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1841424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1842424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1843424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1844247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1844424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1845424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1846419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1846424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1847424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1848247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1848419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1848424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1849424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1850386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1850386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1850424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1851424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1852247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1852366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1852424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1853424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1854409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1854424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1855424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1856247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1856409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1856424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1857424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1858424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1859424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1860247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1860424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1861424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1862419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1862424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1863424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1864247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1864419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1864424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1865424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1866424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1867424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1868247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1868366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1868424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1869424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1870409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1870424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1871424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1872247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1872409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1872424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1873424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1874424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1875424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1876247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1876424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1877424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1878419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1878424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1879424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1880247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1880419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1880424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1881424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1882424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1883424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1884247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1884366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1884386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1884386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1884424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1885424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1886424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1887424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1888247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1888409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1888419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1888419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1888419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1888419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1888424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1889424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1890409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1890424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1891424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1892247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1892424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1893424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1894419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1894424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1895424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1896247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1896419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1896419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1896424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1897424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1898424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1899424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1900247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1900366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1900424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1901424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1902424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1903424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1904247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1904409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1904419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1904419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1904419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1904419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1904424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1905424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1906409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1906424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1907424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1908247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1908424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1909424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1910419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1910424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1911424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1912247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1912419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1912419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1912424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1913424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1914424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1915424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1916247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1916366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1916424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1917424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1918386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1918386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1918424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1919424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1920247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1920419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1920419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1920419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1920419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1920424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1921424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1922409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1922424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1923424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1924247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1924409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1924424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1925424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1926419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1926424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1927424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1928247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1928419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1928419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1928424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1929424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1930424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1931424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1932247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1932366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1932424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1933424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1934424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1935424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1936247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1936419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1936419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1936419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1936419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1936424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1937424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1938409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1938424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1939424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1940247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1940409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1940424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1941424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1942419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1942424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1943424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1944247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1944419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1944419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1944424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1945424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1946424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1947424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1948247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1948366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1948424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1949424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1950424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1951424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1952247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1952386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1952386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1952419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1952419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1952419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1952419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1952424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1953424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1954424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1955424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1956247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1956409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1956424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1957424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1958409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1958419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1958424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1959424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1960247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1960419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1960419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1960424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1961424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1962424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1963424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1964247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1964366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1964424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1965424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1966424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1967424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1968247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1968419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1968419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1968419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1968419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1968424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1969424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1970424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1971424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1972247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1972409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1972424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1973424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1974409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1974419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1974424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1975424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1976247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1976419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1976419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1976424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1977424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1978424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1979424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1980247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1980366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1980424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1981424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1982424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1983424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1984247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1984419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 1984419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 1984419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 1984419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1984424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1985424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 1986386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 1986386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1986424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1987424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1988247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1988424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1989424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 1990409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 1990419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1990424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1991424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 1992247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 1992409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 1992419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 1992419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1992424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1993424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1994424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1995424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 1996247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 1996366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1996424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1997424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 1998424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 1999424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2000247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2000424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2001424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2002424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2003424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2004247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2004424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2005424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2006409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2006419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2006424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2007424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2008247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2008409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2008419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2008419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2008424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2009424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2010424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2011424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2012247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2012366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2012424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2013424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2014424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2015424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2016247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2016419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2016419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2016419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2016419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2016424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2017424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2018424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2019424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2020247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2020386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2020386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2020424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2021424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2022419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2022424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2023424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2024247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2024409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2024419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2024419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2024424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2025424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2026409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2026424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2027424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2028247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2028366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2028424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2029424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2030424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2031424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2032247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2032419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2032419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2032419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2032419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2032424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2033424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2034424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2035424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2036247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2036424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2037424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2038419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2038424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2039424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2040247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2040409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2040419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2040419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2040424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2041424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2042409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2042424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2043424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2044247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2044366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2044424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2045424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2046424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2047424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2048247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2048419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2048419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2048419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2048419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2048424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2049424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2050424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2051424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2052247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2052424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2053424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2054386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2054386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2054419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2054424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2055424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2056247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2056419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2056419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2056424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2057424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2058409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2058424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2059424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2060247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2060366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2060409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2060424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2061424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2062424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2063424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2064247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2064419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2064419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2064419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2064419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2064424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2065424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2066424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2067424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2068247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2068424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2069424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2070419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2070424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2071424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2072247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2072419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2072419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2072424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2073424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2074409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2074424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2075424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2076247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2076366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2076409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2076424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2077424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2078424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2079424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2080247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2080419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2080419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2080419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2080419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2080424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2081424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2082424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2083424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2084247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2084424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2085424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2086419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2086424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2087424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2088247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2088386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2088386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2088419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2088419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2088424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2089424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2090424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2091424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2092247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2092366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2092409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2092424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2093424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2094409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2094424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2095424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2096247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2096419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2096419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2096419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2096419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2096424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2097424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2098424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2099424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2100247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2100424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2101424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2102419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2102424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2103424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2104247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2104419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2104419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2104424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2105424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2106424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2107424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2108247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2108366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2108409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2108424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2109424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2110409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2110424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2111424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2112247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2112424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2113424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2114424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2115424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2116247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2116424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2117424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2118419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2118424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2119424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2120247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2120419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2120419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2120424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2121424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2122386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2122386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2122424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2123424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2124247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2124366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2124424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2125424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2126409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2126424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2127424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2128247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2128409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2128424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2129424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2130424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2131424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2132247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2132424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2133424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2134419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2134424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2135424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2136247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2136419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2136424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2137424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2138424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2139424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2140247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2140366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2140424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2141424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2142409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2142424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2143424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2144247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2144409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2144424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2145424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2146424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2147424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2148247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2148424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2149424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2150419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2150424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2151424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2152247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2152419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2152424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2153424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2154424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2155424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2156247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2156366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2156386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2156386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2156424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2157424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2158424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2159424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2160247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2160409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2160424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2161424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2162409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2162424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2163424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2164247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2164424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2165424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2166419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2166424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2167424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2168247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2168419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2168424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2169424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2170424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2171424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2172247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2172366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2172424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2173424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2174424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2175424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2176247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2176409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2176424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2177424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2178409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2178424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2179424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2180247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2180424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2181424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2182419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2182424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2183424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2184247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2184419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2184424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2185424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2186424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2187424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2188247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2188366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2188424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2189424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2190386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2190386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2190424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2191424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2192247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2192424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2193424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2194409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2194424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2195424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2196247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2196409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2196424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2197424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2198419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2198424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2199424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2200247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2200419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2200424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2201424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2202424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2203424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2204247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2204366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2204424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2205424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2206424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2207424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2208247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2208424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2209424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2210409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2210424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2211424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2212247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2212409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2212424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2213424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2214419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2214424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2215424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2216247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2216419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2216424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2217424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2218424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2219424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2220247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2220366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2220424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2221424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2222424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2223424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2224247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2224386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2224386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2224424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2225424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2226424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2227424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2228247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2228409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2228424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2229424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2230409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2230419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2230424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2231424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2232247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2232419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2232424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2233424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2234424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2235424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2236247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2236366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2236424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2237424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2238424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2239424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2240247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2240424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2241424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2242424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2243424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2244247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2244409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2244424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2245424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2246409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2246419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2246424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2247424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2248247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2248419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2248424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2249424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2250424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2251424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2252247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2252366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2252424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2253424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2254424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2255424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2256247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2256424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2257424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2258386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2258386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2258424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2259424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2260247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2260424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2261424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2262409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2262419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2262424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2263424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2264247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2264409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2264419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2264424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2265424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2266424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2267424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2268247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2268366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2268424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2269424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2270424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2271424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2272247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2272424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2273424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2274424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2275424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2276247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2276424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2277424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2278409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2278419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2278424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2279424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2280247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2280409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2280419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2280424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2281424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2282424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2283424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2284247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2284366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2284424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2285424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2286424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2287424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2288247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2288424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2289424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2290424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2291424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2292247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2292386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2292386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2292424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2293424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2294419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2294424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2295424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2296247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2296409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2296419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2296424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2297424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2298409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2298424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2299424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2300247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2300366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2300424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2301424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2302424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2303424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2304247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2304424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2305424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2306424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2307424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2308247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2308424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2309424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2310419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2310424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2311424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2312247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2312409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2312419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2312424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2313424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2314409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2314424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2315424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2316247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2316366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2316424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2317424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2318424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2319424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2320247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2320424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2321424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2322424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2323424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2324247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2324424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2325424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2326386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2326386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2326419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2326424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2327424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2328247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2328419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2328424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2329424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2330409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2330424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2331424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2332247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2332366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2332409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2332424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2333424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2334424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2335424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2336247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2336424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2337424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2338424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2339424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2340247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2340424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2341424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2342419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2342424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2343424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2344247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2344419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2344424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2345424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2346409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2346424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2347424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2348247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2348366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2348409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2348424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2349424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2350424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2351424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2352247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2352424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2353424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2354424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2355424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2356247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2356424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2357424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2358419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2358424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2359424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2360247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2360386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2360386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2360419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2360424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2361424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2362424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2363424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2364247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2364366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2364409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2364424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2365424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2366409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2366424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2367424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2368247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2368424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2369424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2370424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2371424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2372247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2372424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2373424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2374419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2374424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2375424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2376247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2376419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2376424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2377424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2378424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2379424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2380247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2380366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2380409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2380424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2381424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2382409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2382424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2383424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2384247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2384424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2385424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2386424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2387424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2388247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2388424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2389424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2390419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2390424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2391424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2392247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2392419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2392424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2393424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2394386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2394386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2394424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2395424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2396247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2396366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2396424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2397424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2398409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2398424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2399424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2400247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2400409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2400424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2401424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2402424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2403424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2404247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2404424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2405424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2406419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2406424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2407424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2408247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2408419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2408424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2409424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2410424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2411424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2412247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2412366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2412424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2413424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2414409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2414424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2415424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2416247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2416409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2416424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2417424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2418424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2419424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2420247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2420424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2421424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2422419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2422424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2423424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2424247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2424419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2424424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2425424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2426424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2427424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2428247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2428366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2428386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2428386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2428424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2429424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2430424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2431424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2432247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2432409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2432424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2433424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2434409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2434424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2435424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2436247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2436424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2437424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2438419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2438424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2439424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2440247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2440419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2440424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2441424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2442424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2443424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2444247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2444366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2444424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2445424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2446424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2447424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2448247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2448409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2448424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2449424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2450409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2450424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2451424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2452247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2452424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2453424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2454419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2454424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2455424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2456247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2456419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2456424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2457424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2458424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2459424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2460247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2460366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2460424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2461424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2462386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2462386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2462424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2463424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2464247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2464424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2465424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2466409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2466424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2467424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2468247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2468409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2468424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2469424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2470419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2470424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2471424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2472247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2472419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2472424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2473424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2474424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2475424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2476247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2476366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2476424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2477424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2478424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2479424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2480247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2480424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2481424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2482409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2482424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2483424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2484247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2484409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2484424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2485424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2486419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2486424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2487424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2488247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2488419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2488424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2489424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2490424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2491424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2492247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2492366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2492424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2493424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2494424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2495424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2496247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2496386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2496386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2496424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2497424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2498424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2499424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2500247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2500409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2500424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2501424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2502409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2502419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2502424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2503424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2504247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2504419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2504424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2505424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2506424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2507424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2508247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2508366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2508424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2509424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2510424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2511424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2512247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2512424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2513424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2514424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2515424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2516247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2516409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2516424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2517424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2518409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2518419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2518424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2519424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2520247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2520419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2520424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2521424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2522424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2523424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2524247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2524366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2524424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2525424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2526424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2527424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2528247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2528424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2529424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2530386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2530386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2530424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2531424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2532247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2532424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2533424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2534409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2534419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2534424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2535424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2536247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2536409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2536419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2536424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2537424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2538424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2539424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2540247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2540366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2540424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2541424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2542424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2543424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2544247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2544424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2545424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2546424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2547424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2548247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2548424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2549424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2550409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2550419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2550424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2551424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2552247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2552409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2552419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2552424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2553424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2554424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2555424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2556247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2556366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2556424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2557424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2558424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2559424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2560247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2560424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2561424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2562424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2563424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2564247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2564386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2564386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2564424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2565424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2566419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2566424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2567424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2568247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2568409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2568419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2568424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2569424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2570409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2570424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2571424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2572247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2572366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2572424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2573424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2574424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2575424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2576247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2576424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2577424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2578424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2579424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2580247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2580424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2581424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2582419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2582424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2583424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2584247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2584409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2584419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2584424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2585424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2586409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2586424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2587424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2588247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2588366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2588424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2589424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2590424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2591424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2592247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2592424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2593424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2594424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2595424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2596247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2596424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2597424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2598386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2598386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2598419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2598424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2599424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2600247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2600419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2600424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2601424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2602409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2602424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2603424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2604247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2604366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2604409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2604424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2605424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2606424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2607424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2608247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2608424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2609424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2610424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2611424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2612247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2612424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2613424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2614419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2614424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2615424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2616247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2616419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2616424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2617424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2618409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2618424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2619424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2620247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2620366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2620409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2620424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2621424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2622424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2623424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2624247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2624424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2625424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2626424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2627424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2628247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2628424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2629424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2630419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2630424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2631424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2632386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2632386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2632419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2632424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2633424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2634424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2635424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2636247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2636366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2636409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2636424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2637424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2638409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2638424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2639424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2640247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2640424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2641424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2642424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2643424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2644247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2644424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2645424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2646419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2646424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2647424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2648247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2648419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2648424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2649424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2650424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2651424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2652247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2652366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2652409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2652424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2653424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2654409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2654424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2655424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2656247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2656424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2657424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2658424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2659424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2660247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2660424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2661424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2662419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2662424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2663424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2664247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2664419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2664424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2665424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2666386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2666386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2666424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2667424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2668247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2668366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2668424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2669424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2670409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2670424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2671424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2672247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2672409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2672424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2673424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2674424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2675424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2676247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2676424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2677424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2678419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2678424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2679424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2680247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2680419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2680424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2681424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2682424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2683424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2684247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2684366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2684424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2685424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2686409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2686424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2687424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2688247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2688409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2688424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2689424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2690424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2691424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2692247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2692424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2693424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2694419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2694424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2695424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2696247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2696419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2696424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2697424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2698424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2699424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2700247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2700366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2700386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2700386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2700424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2701424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2702424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2703424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2704247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2704409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2704424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2705424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2706409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2706424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2707424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2708247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2708424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2709424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2710419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2710424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2711424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2712247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2712419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2712424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2713424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2714424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2715424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2716247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2716366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2716424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2717424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2718424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2719424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2720247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2720409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2720424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2721424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2722409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2722424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2723424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2724247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2724424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2725424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2726419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2726424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2727424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2728247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2728419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2728424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2729424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2730424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2731424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2732247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2732366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2732424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2733424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2734386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2734386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2734424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2735424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2736247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2736424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2737424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2738409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2738424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2739424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2740247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2740409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2740424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2741424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2742419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2742424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2743424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2744247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2744419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2744424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2745424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2746424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2747424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2748247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2748366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2748424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2749424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2750424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2751424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2752247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2752424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2753424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2754409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2754424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2755424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2756247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2756409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2756424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2757424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2758419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2758424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2759424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2760247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2760419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2760424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2761424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2762424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2763424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2764247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2764366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2764424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2765424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2766424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2767424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2768247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2768386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2768386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2768424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2769424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2770424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2771424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2772247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2772409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2772424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2773424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2774409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2774419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2774424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2775424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2776247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2776419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2776424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2777424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2778424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2779424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2780247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2780366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2780424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2781424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2782424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2783424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2784247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2784424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2785424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2786424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2787424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2788247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2788409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2788424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2789424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2790409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2790419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2790424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2791424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2792247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2792419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2792424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2793424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2794424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2795424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2796247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2796366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2796424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2797424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2798424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2799424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2800247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2800424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2801424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2802386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2802386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2802424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2803424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2804247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2804424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2805424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2806409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2806419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2806424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2807424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2808247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2808409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2808419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2808424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2809424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2810424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2811424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2812247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2812366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2812424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2813424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2814424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2815424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2816247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2816424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2817424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2818424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2819424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2820247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2820424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2821424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2822409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2822419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2822424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2823424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2824247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2824409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2824419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2824424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2825424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2826424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2827424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2828247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2828366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2828424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2829424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2830424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2831424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2832247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2832424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2833424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2834424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2835424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2836247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2836386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2836386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2836424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2837424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2838419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2838424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2839424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2840247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2840409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2840419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2840424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2841424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2842409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2842424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2843424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2844247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2844366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2844424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2845424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2846424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2847424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2848247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2848424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2849424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2850424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2851424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2852247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2852424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2853424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2854419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2854424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2855424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2856247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2856409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2856419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2856424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2857424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2858409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2858424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2859424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2860247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2860366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2860424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2861424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2862424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2863424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2864247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2864424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2865424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2866424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2867424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2868247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2868424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2869424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2870386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2870386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2870419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2870424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2871424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2872247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2872419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2872424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2873424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2874409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2874424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2875424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2876247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2876366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2876409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2876424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2877424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2878424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2879424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2880247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2880424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2881424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2882424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2883424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2884247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2884424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2885424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2886419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2886424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2887424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2888247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2888419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2888419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2888424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2889424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2890409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2890424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2891424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2892247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2892366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2892409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2892424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2893424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2894424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2895424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2896247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2896419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2896419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2896419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2896419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2896424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2897424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2898424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2899424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2900247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2900424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2901424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2902419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2902424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2903424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2904247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2904386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2904386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2904419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2904419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2904424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2905424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2906424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2907424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2908247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2908366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2908409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2908424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2909424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2910409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2910424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2911424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2912247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2912419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2912419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2912419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2912419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2912424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2913424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2914424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2915424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2916247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2916424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2917424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2918419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2918424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2919424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2920247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2920419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2920419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2920424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2921424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2922424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2923424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2924247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2924366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2924409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2924424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2925424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2926409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2926424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2927424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2928247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2928419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2928419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2928419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2928419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2928424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2929424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2930424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2931424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2932247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2932424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2933424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2934419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2934424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2935424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2936247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2936419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2936419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2936424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2937424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2938386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2938386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2938424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2939424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2940247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2940366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2940424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2941424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2942409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2942424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2943424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2944247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2944409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2944419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2944419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2944419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2944419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2944424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2945424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2946424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2947424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2948247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2948424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2949424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2950419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2950424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2951424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2952247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2952419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2952419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2952424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2953424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2954424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2955424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2956247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2956366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2956424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2957424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2958409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2958424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2959424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2960247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2960409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2960419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2960419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2960419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2960419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2960424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2961424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2962424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2963424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2964247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2964424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2965424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2966419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2966424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2967424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2968247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2968419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2968419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2968424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2969424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2970424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2971424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2972247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2972366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 2972386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 2972386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2972424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2973424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2974424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2975424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2976247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2976409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2976419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2976419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2976419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2976419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2976424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2977424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2978409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2978424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2979424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2980247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2980424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2981424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2982419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2982424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2983424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2984247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2984419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 2984419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2984424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2985424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2986424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2987424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2988247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 2988366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2988424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2989424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2990424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2991424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 2992247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 2992409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 2992419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 2992419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 2992419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 2992419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2992424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2993424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 2994409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2994424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2995424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 2996247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2996424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2997424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 2998419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 2998424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 2999424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3000247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3000419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3000424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3001424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3002424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3003424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3004247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3004366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3004424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3005424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3006386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3006386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3006424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3007424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3008247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3008419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3008419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3008419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3008419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3008424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3009424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3010409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3010424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3011424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3012247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3012409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3012424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3013424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3014419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3014424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3015424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3016247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3016419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3016419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3016424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3017424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3018424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3019424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3020247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3020366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3020424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3021424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3022424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3023424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3024247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3024419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3024419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3024419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3024419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3024424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3025424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3026409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3026424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3027424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3028247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3028409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3028424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3029424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3030419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3030424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3031424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3032247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3032419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3032419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3032424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3033424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3034424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3035424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3036247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3036366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3036424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3037424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3038424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3039424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3040247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3040386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3040386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3040419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3040419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3040419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3040419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3040424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3041424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3042424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3043424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3044247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3044409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3044424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3045424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3046409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3046419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3046424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3047424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3048247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3048419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3048419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3048424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3049424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3050424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3051424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3052247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3052366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3052424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3053424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3054424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3055424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3056247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3056419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3056419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3056419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3056419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3056424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3057424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3058424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3059424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3060247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3060409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3060424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3061424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3062409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3062419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3062424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3063424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3064247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3064419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3064419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3064424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3065424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3066424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3067424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3068247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3068366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3068424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3069424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3070424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3071424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3072247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3072419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3072419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3072419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3072419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3072424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3073424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3074386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3074386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3074424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3075424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3076247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3076424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3077424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3078409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3078419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3078424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3079424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3080247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3080409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3080419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3080419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3080424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3081424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3082424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3083424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3084247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3084366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3084424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3085424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3086424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3087424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3088247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3088419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3088419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3088419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3088419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3088424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3089424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3090424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3091424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3092247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3092424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3093424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3094409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3094419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3094424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3095424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3096247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3096409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3096419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3096419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3096424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3097424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3098424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3099424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3100247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3100366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3100424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3101424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3102424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3103424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3104247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3104419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3104419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3104419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3104419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3104424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3105424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3106424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3107424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3108247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3108386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3108386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3108424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3109424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3110419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3110424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3111424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3112247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3112409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3112419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3112424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3113424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3114409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3114424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3115424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3116247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3116366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3116424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3117424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3118424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3119424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3120247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3120419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3120419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3120419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3120419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3120424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3121424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3122424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3123424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3124247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3124424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3125424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3126419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3126424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3127424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3128247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3128409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3128419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3128424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3129424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3130409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3130424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3131424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3132247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3132366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3132424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3133424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3134424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3135424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3136247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3136424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3137424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3138424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3139424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3140247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3140424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3141424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3142386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3142386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3142419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3142424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3143424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3144247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3144419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3144424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3145424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3146409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3146424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3147424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3148247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3148366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3148409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3148424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3149424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3150424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3151424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3152247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3152424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3153424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3154424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3155424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3156247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3156424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3157424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3158419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3158424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3159424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3160247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3160419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3160424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3161424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3162409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3162424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3163424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3164247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3164366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3164409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3164424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3165424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3166424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3167424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3168247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3168424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3169424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3170424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3171424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3172247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3172424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3173424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3174419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3174424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3175424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3176247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3176386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3176386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3176419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3176424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3177424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3178424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3179424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3180247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3180366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3180409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3180424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3181424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3182409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3182424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3183424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3184247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3184424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3185424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3186424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3187424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3188247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3188424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3189424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3190419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3190424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3191424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3192247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3192419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3192424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3193424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3194424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3195424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3196247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3196366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3196409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3196424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3197424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3198409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3198424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3199424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3200247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3200424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3201424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3202424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3203424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3204247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3204424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3205424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3206419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3206424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3207424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3208247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3208419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3208424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3209424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3210386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3210386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3210424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3211424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3212247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3212366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3212424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3213424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3214409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3214424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3215424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3216247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3216409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3216424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3217424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3218424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3219424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3220247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3220424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3221424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3222419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3222424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3223424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3224247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3224419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3224424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3225424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3226424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3227424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3228247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3228366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3228424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3229424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3230409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3230424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3231424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3232247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3232409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3232424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3233424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3234424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3235424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3236247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3236424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3237424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3238419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3238424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3239424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3240247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3240419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3240424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3241424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3242424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3243424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3244247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3244366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3244386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3244386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3244424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3245424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3246424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3247424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3248247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3248409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3248424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3249424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3250409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3250424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3251424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3252247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3252424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3253424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3254419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3254424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3255424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3256247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3256419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3256424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3257424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3258424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3259424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3260247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3260366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3260424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3261424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3262424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3263424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3264247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3264409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3264424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3265424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3266409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3266424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3267424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3268247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3268424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3269424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3270419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3270424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3271424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3272247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3272419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3272424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3273424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3274424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3275424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3276247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3276366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3276424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3277424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3278386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3278386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3278424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3279424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3280247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3280424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3281424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3282409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3282424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3283424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3284247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3284409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3284424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3285424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3286419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3286424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3287424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3288247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3288419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3288424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3289424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3290424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3291424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3292247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3292366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3292424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3293424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3294424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3295424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3296247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3296424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3297424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3298409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3298424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3299424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3300247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3300409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3300424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3301424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3302419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3302424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3303424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3304247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3304419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3304424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3305424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3306424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3307424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3308247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3308366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3308424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3309424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3310424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3311424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3312247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3312386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3312386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3312424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3313424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3314424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3315424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3316247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3316409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3316424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3317424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3318409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3318419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3318424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3319424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3320247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3320419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3320424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3321424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3322424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3323424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3324247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3324366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3324424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3325424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3326424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3327424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3328247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3328424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3329424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3330424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3331424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3332247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3332409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3332424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3333424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3334409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3334419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3334424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3335424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3336247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3336419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3336424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3337424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3338424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3339424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3340247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3340366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3340424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3341424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3342424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3343424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3344247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3344424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3345424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3346386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3346386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3346424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3347424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3348247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3348424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3349424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3350409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3350419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3350424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3351424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3352247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3352409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3352419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3352424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3353424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3354424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3355424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3356247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3356366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3356424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3357424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3358424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3359424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3360247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3360424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3361424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3362424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3363424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3364247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3364424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3365424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3366409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3366419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3366424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3367424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3368247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3368409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3368419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3368424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3369424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3370424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3371424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3372247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3372366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3372424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3373424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3374424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3375424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3376247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3376424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3377424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3378424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3379424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3380247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3380386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3380386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3380424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3381424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3382419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3382424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3383424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3384247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3384409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3384419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3384424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3385424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3386409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3386424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3387424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3388247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3388366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3388424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3389424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3390424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3391424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3392247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3392424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3393424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3394424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3395424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3396247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3396424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3397424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3398419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3398424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3399424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3400247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3400409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3400419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3400424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3401424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3402409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3402424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3403424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3404247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3404366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3404424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3405424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3406424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3407424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3408247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3408424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3409424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3410424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3411424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3412247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3412424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3413424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3414386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3414386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3414419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3414424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3415424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3416247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3416419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3416424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3417424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3418409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3418424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3419424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3420247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3420366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3420409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3420424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3421424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3422424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3423424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3424247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3424424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3425424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3426424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3427424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3428247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3428424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3429424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3430419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3430424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3431424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3432247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3432419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3432424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3433424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3434409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3434424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3435424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3436247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3436366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3436409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3436424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3437424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3438424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3439424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3440247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3440424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3441424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3442424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3443424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3444247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3444424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3445424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3446419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3446424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3447424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3448247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3448386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3448386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3448419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3448424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3449424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3450424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3451424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3452247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3452366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3452409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3452424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3453424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3454409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3454424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3455424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3456247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3456424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3457424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3458424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3459424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3460247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3460424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3461424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3462419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3462424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3463424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3464247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3464419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3464424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3465424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3466424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3467424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3468247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3468366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3468409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3468424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3469424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3470409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3470424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3471424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3472247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3472424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3473424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3474424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3475424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3476247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3476424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3477424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3478419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3478424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3479424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3480247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3480419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3480424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3481424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3482386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3482386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3482424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3483424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3484247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3484366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3484424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3485424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3486409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3486424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3487424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3488247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3488409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3488424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3489424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3490424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3491424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3492247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3492424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3493424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3494419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3494424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3495424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3496247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3496419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3496424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3497424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3498424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3499424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3500247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3500366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3500424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3501424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3502409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3502424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3503424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3504247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3504409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3504424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3505424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3506424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3507424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3508247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3508424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3509424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3510419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3510424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3511424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3512247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3512419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3512424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3513424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3514424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3515424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3516247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3516366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3516386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3516386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3516424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3517424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3518424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3519424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3520247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3520409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3520424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3521424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3522409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3522424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3523424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3524247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3524424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3525424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3526419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3526424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3527424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3528247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3528419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3528424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3529424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3530424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3531424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3532247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3532366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3532424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3533424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3534424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3535424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3536247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3536409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3536424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3537424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3538409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3538424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3539424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3540247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3540424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3541424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3542419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3542424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3543424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3544247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3544419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3544424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3545424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3546424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3547424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3548247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3548366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3548424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3549424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3550386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3550386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3550424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3551424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3552247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3552424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3553424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3554409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3554424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3555424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3556247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3556409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3556424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3557424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3558419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3558424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3559424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3560247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3560419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3560424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3561424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3562424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3563424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3564247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3564366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3564424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3565424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3566424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3567424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3568247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3568424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3569424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3570409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3570424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3571424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3572247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3572409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3572424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3573424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3574419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3574424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3575424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3576247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3576419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3576424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3577424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3578424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3579424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3580247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3580366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3580424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3581424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3582424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3583424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3584247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3584386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3584386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3584424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3585424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3586424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3587424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3588247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3588409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3588424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3589424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3590409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3590419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3590424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3591424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3592247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3592419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3592424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3593424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3594424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3595424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3596247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3596366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3596424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3597424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3598424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3599424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3600247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3600424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3601424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3602424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3603424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3604247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3604409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3604424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3605424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3606409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3606419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3606424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3607424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3608247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3608419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3608424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3609424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3610424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3611424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3612247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3612366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3612424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3613424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3614424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3615424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3616247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3616424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3617424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3618386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3618386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3618424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3619424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3620247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3620424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3621424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3622409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3622419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3622424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3623424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3624247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3624409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3624419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3624424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3625424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3626424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3627424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3628247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3628366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3628424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3629424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3630424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3631424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3632424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3633424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3634424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3635424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3636247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3636424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3637424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3638409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3638419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3638424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3639424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3640247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3640409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3640419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3640424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3641424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3642424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3643424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3644247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3644366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3644424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3645424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3646424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3647424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3648247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3648424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3649424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3650424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3651424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3652247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3652386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3652386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3652424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3653424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3654419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3654424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3655424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3656247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3656409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3656419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3656424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3657424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3658409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3658424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3659424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3660247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3660366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3660424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3661424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3662424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3663424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3664247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3664424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3665424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3666424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3667424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3668247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3668424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3669424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3670419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3670424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3671424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3672247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3672409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3672419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3672424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3673424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3674409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3674424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3675424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3676247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3676366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3676424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3677424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3678424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3679424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3680247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3680424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3681424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3682424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3683424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3684247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3684424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3685424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3686386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3686386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3686419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3686424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3687424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3688247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3688419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3688424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3689424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3690409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3690424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3691424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3692247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3692366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3692409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3692424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3693424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3694424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3695424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3696247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3696424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3697424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3698424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3699424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3700247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3700424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3701424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3702419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3702424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3703424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3704247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3704419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3704424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3705424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3706409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3706424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3707424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3708247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3708366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3708409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3708424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3709424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3710424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3711424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3712247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3712424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3713424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3714424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3715424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3716247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3716424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3717424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3718419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3718424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3719424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3720247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3720386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3720386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3720419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3720424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3721424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3722424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3723424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3724247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3724366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3724409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3724424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3725424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3726409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3726424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3727424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3728247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3728424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3729424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3730424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3731424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3732247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3732424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3733424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3734419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3734424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3735424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3736247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3736419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3736424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3737424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3738424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3739424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3740247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3740366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3740409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3740424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3741424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3742409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3742424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3743424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3744247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3744424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3745424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3746424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3747424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3748247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3748424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3749424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3750419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3750424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3751424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3752247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3752419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3752424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3753424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3754386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3754386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3754424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3755424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3756247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3756366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3756424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3757424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3758409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3758424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3759424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3760247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3760409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3760424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3761424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3762424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3763424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3764247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3764424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3765424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3766419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3766424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3767424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3768247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3768419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3768424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3769424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3770424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3771424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3772247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3772366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3772424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3773424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3774409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3774424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3775424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3776247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3776409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3776424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3777424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3778424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3779424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3780247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3780424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3781424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3782419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3782424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3783424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3784247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3784419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3784424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3785424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3786424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3787424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3788247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3788366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3788386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3788386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3788424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3789424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3790424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3791424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3792247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3792409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3792424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3793424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3794409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3794424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3795424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3796247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3796424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3797424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3798419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3798424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3799424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3800247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3800419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3800424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3801424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3802424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3803424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3804247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3804366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3804424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3805424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3806424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3807424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3808247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3808409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3808424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3809424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3810409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3810424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3811424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3812247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3812424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3813424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3814419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3814424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3815424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3816247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3816419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3816424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3817424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3818424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3819424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3820247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3820366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3820424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3821424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3822386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3822386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3822424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3823424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3824247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3824424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3825424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3826409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3826424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3827424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3828247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3828409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3828424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3829424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3830419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3830424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3831424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3832247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3832419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3832424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3833424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3834424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3835424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3836247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3836366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3836424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3837424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3838424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3839424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3840247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3840424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3841424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3842409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3842424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3843424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3844247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3844409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3844424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3845424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3846419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3846424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3847424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3848247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3848419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3848424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3849424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3850424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3851424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3852247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3852366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3852424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3853424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3854424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3855424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3856247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3856386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3856386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3856424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3857424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3858424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3859424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3860247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3860409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3860424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3861424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3862409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3862419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3862424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3863424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3864247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3864419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3864424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3865424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3866424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3867424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3868247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3868366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3868424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3869424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3870424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3871424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3872247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3872424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3873424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3874424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3875424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3876247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3876409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3876424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3877424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3878409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3878419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3878424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3879424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3880247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3880419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3880424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3881424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3882424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3883424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3884247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3884366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3884424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3885424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3886424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3887424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3888247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3888419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3888419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3888419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3888419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3888424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3889424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3890386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3890386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3890424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3891424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3892247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3892424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3893424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3894409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3894419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3894424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3895424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3896247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3896409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3896419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3896419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3896424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3897424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3898424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3899424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3900247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3900366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3900424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3901424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3902424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3903424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3904247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3904419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3904419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3904419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3904419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3904424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3905424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3906424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3907424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3908247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3908424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3909424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3910409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3910419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3910424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3911424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3912247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3912409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3912419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3912419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3912424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3913424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3914424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3915424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3916247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3916366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3916424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3917424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3918424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3919424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3920247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3920419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3920419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3920419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3920419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3920424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3921424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3922424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3923424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3924247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3924386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3924386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3924424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3925424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3926419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3926424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3927424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3928247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3928409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3928419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3928419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3928424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3929424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3930409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3930424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3931424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3932247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3932366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3932424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3933424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3934424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3935424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3936247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3936419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3936419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3936419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3936419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3936424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3937424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3938424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3939424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3940247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3940424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3941424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3942419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3942424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3943424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3944247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3944409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3944419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3944419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3944424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3945424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3946409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3946424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3947424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3948247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3948366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3948424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3949424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3950424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3951424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3952247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3952419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3952419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3952419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3952419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3952424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3953424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3954424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3955424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3956247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3956424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3957424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3958386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3958386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3958419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3958424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3959424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3960247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3960419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3960419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3960424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3961424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3962409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3962424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3963424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3964247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3964366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3964409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3964424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3965424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3966424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3967424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3968247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3968419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3968419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3968419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3968419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3968424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3969424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3970424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3971424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3972247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3972424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3973424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3974419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3974424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3975424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3976247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3976419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3976419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3976424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3977424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3978409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3978424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3979424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3980247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3980366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3980409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3980424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3981424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3982424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3983424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3984247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3984419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 3984419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 3984419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 3984419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3984424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3985424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3986424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3987424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3988247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3988424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3989424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 3990419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3990424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3991424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 3992247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 3992386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 3992386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 3992419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 3992419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3992424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3993424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3994424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3995424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 3996247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 3996366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 3996409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3996424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3997424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 3998409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 3998424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 3999424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4000247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4000419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4000424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4001424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4002424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4003424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4004247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4004424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4005424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4006419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4006424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4007424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4008247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4008419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4008419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4008424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4009424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4010424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4011424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4012247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4012366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4012409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4012424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4013424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4014409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4014424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4015424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4016247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4016419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4016419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4016419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4016419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4016424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4017424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4018424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4019424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4020247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4020424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4021424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4022419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4022424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4023424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4024247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4024419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4024419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4024424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4025424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4026386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4026386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4026424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4027424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4028247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4028366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4028424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4029424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4030409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4030424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4031424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4032247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4032409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4032419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4032419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4032419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4032419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4032424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4033424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4034424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4035424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4036247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4036424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4037424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4038419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4038424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4039424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4040247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4040419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4040419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4040424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4041424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4042424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4043424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4044247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4044366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4044424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4045424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4046409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4046424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4047424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4048247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4048409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4048419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4048419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4048419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4048419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4048424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4049424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4050424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4051424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4052247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4052424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4053424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4054419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4054424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4055424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4056247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4056419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4056419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4056424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4057424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4058424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4059424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4060247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4060366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4060386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4060386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4060424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4061424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4062424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4063424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4064247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4064409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4064419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4064419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4064419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4064419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4064424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4065424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4066409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4066424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4067424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4068247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4068424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4069424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4070419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4070424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4071424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4072247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4072419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4072419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4072424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4073424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4074424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4075424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4076247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4076366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4076424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4077424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4078424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4079424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4080247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4080409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4080419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4080419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4080419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4080419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4080424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4081424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4082409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4082424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4083424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4084247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4084424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4085424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4086419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4086424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4087424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4088247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4088419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4088419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4088424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4089424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4090424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4091424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4092247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4092366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4092424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4093424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4094386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4094386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4094424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4095424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4096247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4096419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4096419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4096419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4096419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4096424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4097424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4098409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4098424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4099424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4100247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4100409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4100424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4101424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4102419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4102424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4103424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4104247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4104419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4104419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4104424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4105424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4106424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4107424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4108247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4108366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4108424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4109424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4110424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4111424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4112247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4112419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4112424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4113424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4114409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4114424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4115424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4116247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4116409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4116424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4117424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4118419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4118424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4119424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4120247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4120419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4120419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4120424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4121424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4122424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4123424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4124247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4124366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4124424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4125424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4126424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4127424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4128247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4128386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4128386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4128419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4128424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4129424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4130424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4131424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4132247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4132409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4132424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4133424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4134409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4134419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4134424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4135424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4136247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4136419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4136419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4136424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4137424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4138424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4139424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4140247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4140366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4140424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4141424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4142424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4143424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4144247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4144419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4144424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4145424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4146424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4147424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4148247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4148409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4148424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4149424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4150409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4150419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4150424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4151424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4152247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4152419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4152419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4152424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4153424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4154424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4155424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4156247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4156366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4156424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4157424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4158424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4159424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4160247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4160419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4160424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4161424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4162386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4162386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4162424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4163424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4164247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4164424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4165424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4166409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4166419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4166424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4167424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4168247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4168409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4168419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4168419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4168424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4169424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4170424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4171424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4172247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4172366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4172424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4173424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4174424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4175424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4176247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4176419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4176424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4177424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4178424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4179424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4180247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4180424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4181424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4182409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4182419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4182424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4183424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4184247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4184409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4184419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4184419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4184424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4185424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4186424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4187424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4188247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4188366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4188424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4189424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4190424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4191424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4192247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4192419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4192424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4193424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4194424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4195424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4196247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4196386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4196386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4196424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4197424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4198419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4198424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4199424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4200247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4200409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4200419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4200419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4200424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4201424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4202409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4202424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4203424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4204247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4204366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4204424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4205424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4206424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4207424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4208247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4208419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4208424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4209424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4210424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4211424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4212247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4212424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4213424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4214419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4214424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4215424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4216247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4216409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4216419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4216419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4216424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4217424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4218409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4218424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4219424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4220247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4220366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4220424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4221424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4222424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4223424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4224247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4224419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4224424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4225424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4226424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4227424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4228247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4228424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4229424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4230386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4230386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4230419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4230424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4231424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4232247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4232419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4232419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4232424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4233424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4234409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4234424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4235424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4236247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4236366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4236409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4236424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4237424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4238424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4239424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4240247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4240419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4240424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4241424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4242424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4243424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4244247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4244424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4245424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4246419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4246424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4247424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4248247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4248419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4248419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4248424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4249424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4250409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4250424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4251424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4252247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4252366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4252409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4252424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4253424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4254424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4255424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4256247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4256419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4256424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4257424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4258424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4259424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4260247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4260424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4261424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4262419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4262424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4263424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4264247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4264386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4264386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4264419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4264419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4264424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4265424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4266424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4267424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4268247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4268366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4268409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4268424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4269424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4270409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4270424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4271424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4272247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4272419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4272424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4273424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4274424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4275424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4276247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4276424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4277424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4278419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4278424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4279424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4280247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4280419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4280419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4280424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4281424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4282424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4283424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4284247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4284366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4284409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4284424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4285424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4286409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4286424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4287424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4288247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4288419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4288424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4289424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4290424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4291424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4292247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4292424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4293424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4294419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4294424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4295424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4296247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4296419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4296419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4296424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4297424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4298386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4298386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4298424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4299424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4300247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4300366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4300424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4301424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4302409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4302424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4303424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4304247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4304409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4304419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4304424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4305424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4306424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4307424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4308247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4308424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4309424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4310419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4310424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4311424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4312247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4312419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4312419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4312424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4313424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4314424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4315424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4316247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4316366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4316424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4317424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4318409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4318424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4319424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4320247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4320409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4320419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4320424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4321424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4322424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4323424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4324247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4324424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4325424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4326419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4326424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4327424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4328247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4328419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4328419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4328424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4329424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4330424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4331424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4332247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4332366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4332386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4332386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4332424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4333424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4334424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4335424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4336247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4336409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4336419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4336424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4337424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4338409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4338424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4339424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4340247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4340424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4341424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4342419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4342424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4343424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4344247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4344419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4344419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4344424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4345424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4346424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4347424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4348247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4348366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4348424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4349424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4350424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4351424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4352247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4352409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4352419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4352424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4353424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4354409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4354424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4355424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4356247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4356424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4357424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4358419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4358424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4359424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4360247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4360419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4360419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4360424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4361424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4362424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4363424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4364247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4364366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4364424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4365424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4366386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4366386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4366424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4367424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4368247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4368419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4368424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4369424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4370409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4370424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4371424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4372247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4372409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4372424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4373424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4374419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4374424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4375424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4376247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4376419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4376419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4376424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4377424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4378424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4379424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4380247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4380366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4380424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4381424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4382424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4383424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4384247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4384419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4384424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4385424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4386409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4386424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4387424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4388247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4388409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4388424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4389424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4390419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4390424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4391424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4392247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4392419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4392419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4392424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4393424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4394424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4395424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4396247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4396366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4396424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4397424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4398424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4399424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4400247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4400386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4400386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4400419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4400424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4401424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4402424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4403424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4404247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4404409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4404424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4405424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4406409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4406419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4406424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4407424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4408247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4408419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4408419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4408424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4409424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4410424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4411424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4412247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4412366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4412424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4413424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4414424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4415424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4416247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4416419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4416424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4417424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4418424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4419424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4420247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4420409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4420424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4421424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4422409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4422419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4422424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4423424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4424247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4424419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4424419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4424424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4425424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4426424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4427424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4428247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4428366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4428424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4429424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4430424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4431424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4432247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4432419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4432424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4433424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4434386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4434386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4434424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4435424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4436247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4436424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4437424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4438409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4438419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4438424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4439424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4440247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4440409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4440419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4440419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4440424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4441424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4442424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4443424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4444247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4444366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4444424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4445424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4446424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4447424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4448247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4448419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4448424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4449424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4450424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4451424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4452247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4452424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4453424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4454409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4454419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4454424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4455424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4456247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4456409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4456419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4456419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4456424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4457424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4458424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4459424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4460247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4460366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4460424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4461424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4462424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4463424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4464247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4464419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4464424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4465424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4466424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4467424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4468247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4468386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4468386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4468424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4469424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4470419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4470424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4471424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4472247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4472409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4472419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4472419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4472424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4473424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4474409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4474424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4475424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4476247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4476366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4476424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4477424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4478424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4479424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4480247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4480419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4480424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4481424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4482424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4483424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4484247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4484424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4485424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4486419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4486424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4487424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4488247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4488409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4488419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4488419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4488424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4489424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4490409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4490424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4491424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4492247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4492366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4492424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4493424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4494424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4495424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4496247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4496419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4496424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4497424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4498424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4499424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4500247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4500424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4501424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4502386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4502386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4502419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4502424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4503424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4504247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4504419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4504419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4504424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4505424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4506409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4506424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4507424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4508247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4508366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4508409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4508424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4509424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4510424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4511424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4512247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4512419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4512424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4513424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4514424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4515424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4516247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4516424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4517424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4518419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4518424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4519424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4520247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4520419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4520419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4520424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4521424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4522409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4522424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4523424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4524247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4524366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4524409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4524424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4525424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4526424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4527424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4528247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4528419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4528424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4529424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4530424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4531424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4532247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4532424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4533424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4534419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4534424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4535424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4536247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4536386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4536386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4536419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4536419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4536424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4537424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4538424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4539424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4540247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4540366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4540409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4540424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4541424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4542409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4542424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4543424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4544247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4544419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4544424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4545424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4546424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4547424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4548247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4548424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4549424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4550419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4550424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4551424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4552247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4552419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4552419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4552424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4553424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4554424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4555424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4556247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4556366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4556409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4556424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4557424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4558409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4558424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4559424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4560247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4560419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4560424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4561424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4562424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4563424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4564247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4564424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4565424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4566419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4566424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4567424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4568247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4568419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4568419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4568424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4569424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4570386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4570386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4570424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4571424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4572247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4572366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4572424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4573424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4574409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4574424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4575424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4576247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4576409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4576419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4576424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4577424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4578424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4579424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4580247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4580424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4581424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4582419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4582424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4583424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4584247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4584419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4584419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4584424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4585424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4586424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4587424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4588247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4588366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4588424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4589424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4590409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4590424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4591424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4592247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4592409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4592419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4592424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4593424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4594424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4595424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4596247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4596424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4597424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4598419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4598424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4599424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4600247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4600419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4600419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4600424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4601424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4602424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4603424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4604247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4604366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4604386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4604386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4604424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4605424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4606424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4607424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4608247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4608409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4608419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4608424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4609424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4610409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4610424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4611424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4612247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4612424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4613424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4614419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4614424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4615424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4616247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4616419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4616419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4616424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4617424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4618424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4619424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4620247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4620366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4620424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4621424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4622424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4623424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4624247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4624409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4624419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4624424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4625424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4626409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4626424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4627424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4628247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4628424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4629424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4630419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4630424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4631424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4632247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4632419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4632419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4632424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4633424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4634424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4635424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4636247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4636366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4636424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4637424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4638386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4638386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4638424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4639424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4640247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4640419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4640424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4641424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4642409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4642424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4643424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4644247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4644409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4644424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4645424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4646419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4646424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4647424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4648247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4648419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4648419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4648424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4649424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4650424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4651424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4652247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4652366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4652424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4653424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4654424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4655424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4656247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4656419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4656424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4657424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4658409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4658424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4659424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4660247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4660409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4660424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4661424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4662419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4662424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4663424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4664247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4664419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4664419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4664424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4665424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4666424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4667424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4668247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4668366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4668424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4669424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4670424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4671424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4672247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4672386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4672386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4672419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4672424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4673424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4674424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4675424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4676247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4676409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4676424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4677424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4678409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4678419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4678424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4679424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4680247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4680419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4680419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4680424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4681424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4682424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4683424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4684247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4684366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4684424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4685424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4686424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4687424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4688247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4688419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4688424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4689424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4690424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4691424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4692247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4692409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4692424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4693424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4694409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4694419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4694424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4695424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4696247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4696419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4696419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4696424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4697424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4698424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4699424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4700247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4700366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4700424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4701424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4702424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4703424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4704247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4704419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4704424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4705424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4706386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4706386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4706424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4707424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4708247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4708424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4709424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4710409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4710419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4710424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4711424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4712247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4712409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4712419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4712419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4712424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4713424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4714424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4715424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4716247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4716366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4716424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4717424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4718424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4719424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4720247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4720419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4720424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4721424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4722424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4723424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4724247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4724424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4725424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4726409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4726419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4726424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4727424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4728247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4728409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4728419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4728419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4728424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4729424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4730424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4731424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4732247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4732366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4732424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4733424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4734424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4735424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4736247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4736419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4736424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4737424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4738424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4739424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4740247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4740386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4740386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4740424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4741424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4742419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4742424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4743424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4744247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4744409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4744419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4744419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4744424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4745424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4746409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4746424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4747424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4748247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4748366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4748424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4749424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4750424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4751424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4752247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4752419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4752424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4753424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4754424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4755424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4756247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4756424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4757424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4758419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4758424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4759424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4760247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4760409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4760419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4760419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4760424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4761424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4762409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4762424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4763424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4764247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4764366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4764424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4765424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4766424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4767424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4768247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4768419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4768424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4769424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4770424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4771424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4772247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4772424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4773424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4774386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4774386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4774419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4774424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4775424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4776247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4776419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4776419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4776424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4777424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4778409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4778424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4779424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4780247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4780366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4780409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4780424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4781424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4782424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4783424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4784247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4784419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4784424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4785424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4786424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4787424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4788247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4788424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4789424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4790419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4790424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4791424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4792247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4792419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4792419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4792424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4793424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4794409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4794424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4795424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4796247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4796366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4796409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4796424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4797424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4798424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4799424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4800247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4800419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4800424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4801424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4802424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4803424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4804247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4804424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4805424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4806419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4806424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4807424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4808247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4808386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4808386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4808419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4808419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4808424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4809424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4810424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4811424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4812247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4812366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4812409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4812424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4813424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4814409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4814424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4815424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4816247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4816419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4816424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4817424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4818424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4819424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4820247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4820424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4821424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4822419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4822424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4823424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4824247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4824419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4824419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4824424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4825424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4826424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4827424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4828247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4828366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4828409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4828424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4829424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4830409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4830424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4831424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4832247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4832419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4832424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4833424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4834424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4835424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4836247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4836424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4837424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4838419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4838424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4839424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4840247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4840419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4840419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4840424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4841424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4842386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4842386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4842424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4843424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4844247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4844366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4844424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4845424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4846409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4846424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4847424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4848247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4848409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4848419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4848424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4849424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4850424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4851424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4852247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4852424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4853424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4854419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4854424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4855424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4856247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4856419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4856419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4856424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4857424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4858424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4859424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4860247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4860366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4860424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4861424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4862409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4862424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4863424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4864247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4864409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4864419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4864424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4865424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4866424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4867424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4868247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4868424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4869424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4870419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4870424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4871424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4872247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4872419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk153_20591 at time 4872419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4872424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4873424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4874424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4875424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4876247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/status_if_reg[0]/TChk150_20588 at time 4876366 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/TChk170_163793 at time 4876386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/TChk170_163793 at time 4876386 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4876424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4877424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4878424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4879424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk153_20591 at time 4880247 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk170_163793 at time 4880409 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk150_20588 at time 4880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[6]/TChk150_20588 at time 4880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[7]/TChk150_20588 at time 4880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[8]/TChk150_20588 at time 4880419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4880424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4881424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /testbench/top/hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/TChk168_163791 at time 4882409 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4882424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4883424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/count_reg[0]/TChk150_20588 at time 4884247 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4884424 ps $period (posedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 56: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk56_20557 at time 4885424 ps $period (negedge I,(0:0:0),notifier) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testbench/top/cpu0/mem_ctrl0/q_reg[5]/TChk153_20591 at time 4886419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/BUFG.v" Line 57: Timing violation in scope /testbench/top/EXCLK_IBUF_BUFG_inst/TChk57_20558 at time 4886424 ps $period (posedge I,(0:0:0),notifier) 
