{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542215073257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542215073293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 11:04:33 2018 " "Processing started: Wed Nov 14 11:04:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542215073293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542215073293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A2D_test -c A2D_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off A2D_test -c A2D_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542215073293 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1542215075972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mstr16.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mstr16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr16 " "Found entity 1: SPI_mstr16" {  } { { "SPI_mstr16.sv" "" { Text "I:/ece551/exercise18_A2DMapping/SPI_mstr16.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542215088840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542215088840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(5) " "Verilog HDL Declaration information at rst_synch.sv(5): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ece551/exercise18_A2DMapping/rst_synch.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542215088849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ece551/exercise18_A2DMapping/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542215088850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542215088850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_release " "Found entity 1: PB_release" {  } { { "PB_release.sv" "" { Text "I:/ece551/exercise18_A2DMapping/PB_release.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542215088859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542215088859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n A2D_test.sv(3) " "Verilog HDL Declaration information at A2D_test.sv(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "A2D_test.sv" "" { Text "I:/ece551/exercise18_A2DMapping/A2D_test.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542215088871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_test " "Found entity 1: A2D_test" {  } { { "A2D_test.sv" "" { Text "I:/ece551/exercise18_A2DMapping/A2D_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542215088872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542215088872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "I:/ece551/exercise18_A2DMapping/A2D_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542215088927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542215088927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A2D_test " "Elaborating entity \"A2D_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542215089371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 A2D_test.sv(34) " "Verilog HDL assignment warning at A2D_test.sv(34): truncated value with size 32 to match size of target (19)" {  } { { "A2D_test.sv" "" { Text "I:/ece551/exercise18_A2DMapping/A2D_test.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542215089372 "|A2D_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 A2D_test.sv(50) " "Verilog HDL assignment warning at A2D_test.sv(50): truncated value with size 32 to match size of target (2)" {  } { { "A2D_test.sv" "" { Text "I:/ece551/exercise18_A2DMapping/A2D_test.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542215089372 "|A2D_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf A2D_intf:iDUT " "Elaborating entity \"A2D_intf\" for hierarchy \"A2D_intf:iDUT\"" {  } { { "A2D_test.sv" "iDUT" { Text "I:/ece551/exercise18_A2DMapping/A2D_test.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542215089610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 A2D_intf.sv(68) " "Verilog HDL assignment warning at A2D_intf.sv(68): truncated value with size 32 to match size of target (2)" {  } { { "A2D_intf.sv" "" { Text "I:/ece551/exercise18_A2DMapping/A2D_intf.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542215089610 "|A2D_test|A2D_intf:iDUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr16 A2D_intf:iDUT\|SPI_mstr16:SPI_Interface " "Elaborating entity \"SPI_mstr16\" for hierarchy \"A2D_intf:iDUT\|SPI_mstr16:SPI_Interface\"" {  } { { "A2D_intf.sv" "SPI_Interface" { Text "I:/ece551/exercise18_A2DMapping/A2D_intf.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542215089765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_mstr16.sv(70) " "Verilog HDL assignment warning at SPI_mstr16.sv(70): truncated value with size 32 to match size of target (5)" {  } { { "SPI_mstr16.sv" "" { Text "I:/ece551/exercise18_A2DMapping/SPI_mstr16.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542215089783 "|A2D_test|A2D_intf:iDUT|SPI_mstr16:SPI_Interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_mstr16.sv(77) " "Verilog HDL assignment warning at SPI_mstr16.sv(77): truncated value with size 32 to match size of target (5)" {  } { { "SPI_mstr16.sv" "" { Text "I:/ece551/exercise18_A2DMapping/SPI_mstr16.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542215089783 "|A2D_test|A2D_intf:iDUT|SPI_mstr16:SPI_Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_release PB_release:iPB " "Elaborating entity \"PB_release\" for hierarchy \"PB_release:iPB\"" {  } { { "A2D_test.sv" "iPB" { Text "I:/ece551/exercise18_A2DMapping/A2D_test.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542215089834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "A2D_test.sv" "iRST" { Text "I:/ece551/exercise18_A2DMapping/A2D_test.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542215089866 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_mstr16.sv" "" { Text "I:/ece551/exercise18_A2DMapping/SPI_mstr16.sv" 28 -1 0 } } { "PB_release.sv" "" { Text "I:/ece551/exercise18_A2DMapping/PB_release.sv" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1542215091732 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1542215091732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542215091860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542215092396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/exercise18_A2DMapping/A2D_test.map.smsg " "Generated suppressed messages file I:/ece551/exercise18_A2DMapping/A2D_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542215092579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542215093557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542215093557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542215094383 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542215094383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542215094383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542215094383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5024 " "Peak virtual memory: 5024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542215094666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 11:04:54 2018 " "Processing ended: Wed Nov 14 11:04:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542215094666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542215094666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542215094666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542215094666 ""}
