{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512223550866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512223550867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 11:05:50 2017 " "Processing started: Sat Dec 02 11:05:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512223550867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512223550867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_final -c Projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_final -c Projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512223550867 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512223551369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/memo_val/ram_valores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/memo_val/ram_valores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_valores-ram_arch " "Found design unit 1: ram_valores-ram_arch" {  } { { "Modulos/MEMO_VAL/ram_valores.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/MEMO_VAL/ram_valores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223551935 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_valores " "Found entity 1: ram_valores" {  } { { "Modulos/MEMO_VAL/ram_valores.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/MEMO_VAL/ram_valores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223551935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223551935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/memo_com/ram_comandos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/memo_com/ram_comandos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_comandos-ram_arch " "Found design unit 1: ram_comandos-ram_arch" {  } { { "Modulos/MEMO_COM/ram_comandos.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/MEMO_COM/ram_comandos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223551940 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_comandos " "Found entity 1: ram_comandos" {  } { { "Modulos/MEMO_COM/ram_comandos.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/MEMO_COM/ram_comandos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223551940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223551940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/acess_memo/memory_acess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/acess_memo/memory_acess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_acess-arch " "Found design unit 1: memory_acess-arch" {  } { { "Modulos/ACESS_MEMO/memory_acess.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ACESS_MEMO/memory_acess.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552004 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_acess " "Found entity 1: memory_acess" {  } { { "Modulos/ACESS_MEMO/memory_acess.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ACESS_MEMO/memory_acess.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arch " "Found design unit 1: ULA-arch" {  } { { "Modulos/ULA/ULA.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/ULA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552026 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Modulos/ULA/ULA.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/ula/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-s " "Found design unit 1: FA-s" {  } { { "Modulos/ULA/FA.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/FA.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552047 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "Modulos/ULA/FA.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula/el.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/ula/el.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EL-arch " "Found design unit 1: EL-arch" {  } { { "Modulos/ULA/EL.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/EL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552053 ""} { "Info" "ISGN_ENTITY_NAME" "1 EL " "Found entity 1: EL" {  } { { "Modulos/ULA/EL.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/EL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula/ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/ula/ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EA-arch " "Found design unit 1: EA-arch" {  } { { "Modulos/ULA/EA.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/EA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552071 ""} { "Info" "ISGN_ENTITY_NAME" "1 EA " "Found entity 1: EA" {  } { { "Modulos/ULA/EA.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/EA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula/deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/ula/deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-arch " "Found design unit 1: deslocador-arch" {  } { { "Modulos/ULA/deslocador.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/deslocador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552076 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "Modulos/ULA/deslocador.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/deslocador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_sai/modulo_saida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/mod_sai/modulo_saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_saida-arch " "Found design unit 1: modulo_saida-arch" {  } { { "Modulos/MOD_SAI/Modulo_saida.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/MOD_SAI/Modulo_saida.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552094 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_saida " "Found entity 1: modulo_saida" {  } { { "Modulos/MOD_SAI/Modulo_saida.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/MOD_SAI/Modulo_saida.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_ent/modulo_entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/mod_ent/modulo_entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Modulo_entrada-arch " "Found design unit 1: Modulo_entrada-arch" {  } { { "Modulos/MOD_ENT/modulo_entrada.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/MOD_ENT/modulo_entrada.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552099 ""} { "Info" "ISGN_ENTITY_NAME" "1 Modulo_entrada " "Found entity 1: Modulo_entrada" {  } { { "Modulos/MOD_ENT/modulo_entrada.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/MOD_ENT/modulo_entrada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/display/display_g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/display/display_g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_G-arch " "Found design unit 1: Display_G-arch" {  } { { "Modulos/DISPLAY/Display_G.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_G.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_G " "Found entity 1: Display_G" {  } { { "Modulos/DISPLAY/Display_G.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_G.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/display/display_f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/display/display_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_F-arch " "Found design unit 1: Display_F-arch" {  } { { "Modulos/DISPLAY/Display_F.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_F.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_F " "Found entity 1: Display_F" {  } { { "Modulos/DISPLAY/Display_F.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_F.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/display/display_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/display/display_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_E-arch " "Found design unit 1: Display_E-arch" {  } { { "Modulos/DISPLAY/Display_E.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_E.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_E " "Found entity 1: Display_E" {  } { { "Modulos/DISPLAY/Display_E.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/display/display_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/display/display_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_D-arch " "Found design unit 1: Display_D-arch" {  } { { "Modulos/DISPLAY/Display_D.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_D.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552130 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_D " "Found entity 1: Display_D" {  } { { "Modulos/DISPLAY/Display_D.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/display/display_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/display/display_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_C-arch " "Found design unit 1: Display_C-arch" {  } { { "Modulos/DISPLAY/Display_C.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_C.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552134 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_C " "Found entity 1: Display_C" {  } { { "Modulos/DISPLAY/Display_C.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/display/display_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/display/display_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_B-arch " "Found design unit 1: Display_B-arch" {  } { { "Modulos/DISPLAY/Display_B.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_B.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_B " "Found entity 1: Display_B" {  } { { "Modulos/DISPLAY/Display_B.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/display/display_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/display/display_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_A-arch " "Found design unit 1: Display_A-arch" {  } { { "Modulos/DISPLAY/Display_A.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_A.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_A " "Found entity 1: Display_A" {  } { { "Modulos/DISPLAY/Display_A.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/display/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/display/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-arch " "Found design unit 1: Display-arch" {  } { { "Modulos/DISPLAY/Display.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552171 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Modulos/DISPLAY/Display.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/cont_sin/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/cont_sin/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador_s-arch " "Found design unit 1: Registrador_s-arch" {  } { { "Modulos/CONT_SIN/Registrador.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/CONT_SIN/Registrador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552191 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador_s " "Found entity 1: Registrador_s" {  } { { "Modulos/CONT_SIN/Registrador.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/CONT_SIN/Registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/cont_sin/contador_s_cd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/cont_sin/contador_s_cd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_S_CD-arch " "Found design unit 1: Contador_S_CD-arch" {  } { { "Modulos/CONT_SIN/Contador_S_CD.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/CONT_SIN/Contador_S_CD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552196 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_S_CD " "Found entity 1: Contador_S_CD" {  } { { "Modulos/CONT_SIN/Contador_S_CD.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/CONT_SIN/Contador_S_CD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/banco_reg/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/banco_reg/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-arch " "Found design unit 1: Registrador-arch" {  } { { "Modulos/BANCO_REG/Registrador.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/BANCO_REG/Registrador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Modulos/BANCO_REG/Registrador.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/BANCO_REG/Registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/banco_reg/banco_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulos/banco_reg/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_Reg-arch " "Found design unit 1: Banco_Reg-arch" {  } { { "Modulos/BANCO_REG/Banco_Reg.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/BANCO_REG/Banco_Reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552206 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco_Reg " "Found entity 1: Banco_Reg" {  } { { "Modulos/BANCO_REG/Banco_Reg.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/BANCO_REG/Banco_Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto_final-arch " "Found design unit 1: Projeto_final-arch" {  } { { "Projeto_final.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552212 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto_final " "Found entity 1: Projeto_final" {  } { { "Projeto_final.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223552212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223552212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_final " "Elaborating entity \"Projeto_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512223552309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OVERFLOW Projeto_final.vhd(135) " "Verilog HDL or VHDL warning at Projeto_final.vhd(135): object \"OVERFLOW\" assigned a value but never read" {  } { { "Projeto_final.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512223552311 "|Projeto_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulo_entrada Modulo_entrada:M_Entrada " "Elaborating entity \"Modulo_entrada\" for hierarchy \"Modulo_entrada:M_Entrada\"" {  } { { "Projeto_final.vhd" "M_Entrada" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_valores ram_valores:M_VAL " "Elaborating entity \"ram_valores\" for hierarchy \"ram_valores:M_VAL\"" {  } { { "Projeto_final.vhd" "M_VAL" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_comandos ram_comandos:INTRUCOES " "Elaborating entity \"ram_comandos\" for hierarchy \"ram_comandos:INTRUCOES\"" {  } { { "Projeto_final.vhd" "INTRUCOES" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_acess memory_acess:M_ACESS " "Elaborating entity \"memory_acess\" for hierarchy \"memory_acess:M_ACESS\"" {  } { { "Projeto_final.vhd" "M_ACESS" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_Reg Banco_Reg:B_REG " "Elaborating entity \"Banco_Reg\" for hierarchy \"Banco_Reg:B_REG\"" {  } { { "Projeto_final.vhd" "B_REG" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Banco_Reg:B_REG\|Registrador:i0 " "Elaborating entity \"Registrador\" for hierarchy \"Banco_Reg:B_REG\|Registrador:i0\"" {  } { { "Modulos/BANCO_REG/Banco_Reg.vhd" "i0" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/BANCO_REG/Banco_Reg.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:Unid_LA " "Elaborating entity \"ULA\" for hierarchy \"ULA:Unid_LA\"" {  } { { "Projeto_final.vhd" "Unid_LA" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EA ULA:Unid_LA\|EA:a0 " "Elaborating entity \"EA\" for hierarchy \"ULA:Unid_LA\|EA:a0\"" {  } { { "Modulos/ULA/ULA.vhd" "a0" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/ULA.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EL ULA:Unid_LA\|EL:l0 " "Elaborating entity \"EL\" for hierarchy \"ULA:Unid_LA\|EL:l0\"" {  } { { "Modulos/ULA/ULA.vhd" "l0" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/ULA.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ULA:Unid_LA\|FA:s0 " "Elaborating entity \"FA\" for hierarchy \"ULA:Unid_LA\|FA:s0\"" {  } { { "Modulos/ULA/ULA.vhd" "s0" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/ULA.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador ULA:Unid_LA\|deslocador:d0 " "Elaborating entity \"deslocador\" for hierarchy \"ULA:Unid_LA\|deslocador:d0\"" {  } { { "Modulos/ULA/ULA.vhd" "d0" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/ULA/ULA.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_saida modulo_saida:M_Saida " "Elaborating entity \"modulo_saida\" for hierarchy \"modulo_saida:M_Saida\"" {  } { { "Projeto_final.vhd" "M_Saida" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display modulo_saida:M_Saida\|Display:dS0 " "Elaborating entity \"Display\" for hierarchy \"modulo_saida:M_Saida\|Display:dS0\"" {  } { { "Modulos/MOD_SAI/Modulo_saida.vhd" "dS0" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/MOD_SAI/Modulo_saida.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_A modulo_saida:M_Saida\|Display:dS0\|Display_A:i0 " "Elaborating entity \"Display_A\" for hierarchy \"modulo_saida:M_Saida\|Display:dS0\|Display_A:i0\"" {  } { { "Modulos/DISPLAY/Display.vhd" "i0" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_B modulo_saida:M_Saida\|Display:dS0\|Display_B:i1 " "Elaborating entity \"Display_B\" for hierarchy \"modulo_saida:M_Saida\|Display:dS0\|Display_B:i1\"" {  } { { "Modulos/DISPLAY/Display.vhd" "i1" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_C modulo_saida:M_Saida\|Display:dS0\|Display_C:i2 " "Elaborating entity \"Display_C\" for hierarchy \"modulo_saida:M_Saida\|Display:dS0\|Display_C:i2\"" {  } { { "Modulos/DISPLAY/Display.vhd" "i2" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_D modulo_saida:M_Saida\|Display:dS0\|Display_D:i3 " "Elaborating entity \"Display_D\" for hierarchy \"modulo_saida:M_Saida\|Display:dS0\|Display_D:i3\"" {  } { { "Modulos/DISPLAY/Display.vhd" "i3" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_E modulo_saida:M_Saida\|Display:dS0\|Display_E:i4 " "Elaborating entity \"Display_E\" for hierarchy \"modulo_saida:M_Saida\|Display:dS0\|Display_E:i4\"" {  } { { "Modulos/DISPLAY/Display.vhd" "i4" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_F modulo_saida:M_Saida\|Display:dS0\|Display_F:i5 " "Elaborating entity \"Display_F\" for hierarchy \"modulo_saida:M_Saida\|Display:dS0\|Display_F:i5\"" {  } { { "Modulos/DISPLAY/Display.vhd" "i5" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_G modulo_saida:M_Saida\|Display:dS0\|Display_G:i6 " "Elaborating entity \"Display_G\" for hierarchy \"modulo_saida:M_Saida\|Display:dS0\|Display_G:i6\"" {  } { { "Modulos/DISPLAY/Display.vhd" "i6" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Modulos/DISPLAY/Display.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223552494 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_comandos:INTRUCOES\|ram_image_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_comandos:INTRUCOES\|ram_image_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif " "Parameter INIT_FILE set to db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_valores:M_VAL\|ram_image_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_valores:M_VAL\|ram_image_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif " "Parameter INIT_FILE set to db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512223553325 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1512223553325 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512223553325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_comandos:INTRUCOES\|altsyncram:ram_image_rtl_0 " "Elaborated megafunction instantiation \"ram_comandos:INTRUCOES\|altsyncram:ram_image_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512223553403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_comandos:INTRUCOES\|altsyncram:ram_image_rtl_0 " "Instantiated megafunction \"ram_comandos:INTRUCOES\|altsyncram:ram_image_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Projeto_final.ram0_ram_comandos_617c3cb3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553404 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512223553404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r881 " "Found entity 1: altsyncram_r881" {  } { { "db/altsyncram_r881.tdf" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/db/altsyncram_r881.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223553504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223553504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223553610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223553610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223553695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223553695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_valores:M_VAL\|altsyncram:ram_image_rtl_0 " "Elaborated megafunction instantiation \"ram_valores:M_VAL\|altsyncram:ram_image_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_valores:M_VAL\|altsyncram:ram_image_rtl_0 " "Instantiated megafunction \"ram_valores:M_VAL\|altsyncram:ram_image_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Projeto_final.ram0_ram_valores_2dfd8cc9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512223553711 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512223553711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bbe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bbe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bbe1 " "Found entity 1: altsyncram_bbe1" {  } { { "db/altsyncram_bbe1.tdf" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/db/altsyncram_bbe1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223553817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223553817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512223553905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512223553905 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_TERMINO VCC " "Pin \"LED_TERMINO\" is stuck at VCC" {  } { { "Projeto_final.vhd" "" { Text "J:/Codigos BTI/LCL/Projeto-Final-Circuitos/Projeto_final.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512223555121 "|Projeto_final|LED_TERMINO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512223555121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512223555333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512223557596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512223557596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1104 " "Implemented 1104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512223557792 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512223557792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "749 " "Implemented 749 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512223557792 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512223557792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512223557792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512223557845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 11:05:57 2017 " "Processing ended: Sat Dec 02 11:05:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512223557845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512223557845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512223557845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512223557845 ""}
