Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 18 13:49:18 2025
| Host         : Govind_Er running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_rx_timing_summary_routed.rpt -pb uart_rx_timing_summary_routed.pb -rpx uart_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  132          inf        0.000                      0                  132           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 3.103ns (63.128%)  route 1.812ns (36.872%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  rx_data_reg[3]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rx_data_reg[3]/Q
                         net (fo=1, routed)           1.812     2.268    rx_data_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         2.647     4.916 r  rx_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.916    rx_data[3]
    V14                                                               r  rx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.843ns  (logic 3.127ns (64.566%)  route 1.716ns (35.434%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  rx_done_reg/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rx_done_reg/Q
                         net (fo=1, routed)           1.716     2.172    rx_done_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.671     4.843 r  rx_done_OBUF_inst/O
                         net (fo=0)                   0.000     4.843    rx_done
    U12                                                               r  rx_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 3.119ns (64.765%)  route 1.697ns (35.235%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE                         0.000     0.000 r  rx_data_reg[7]/C
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rx_data_reg[7]/Q
                         net (fo=1, routed)           1.697     2.153    rx_data_OBUF[7]
    V12                  OBUF (Prop_obuf_I_O)         2.663     4.816 r  rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.816    rx_data[7]
    V12                                                               r  rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.797ns  (logic 3.123ns (65.106%)  route 1.674ns (34.894%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  rx_data_reg[0]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rx_data_reg[0]/Q
                         net (fo=1, routed)           1.674     2.130    rx_data_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         2.667     4.797 r  rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.797    rx_data[0]
    T9                                                                r  rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.796ns  (logic 3.128ns (65.215%)  route 1.668ns (34.785%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE                         0.000     0.000 r  rx_data_reg[6]/C
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rx_data_reg[6]/Q
                         net (fo=1, routed)           1.668     2.124    rx_data_OBUF[6]
    V10                  OBUF (Prop_obuf_I_O)         2.672     4.796 r  rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.796    rx_data[6]
    V10                                                               r  rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.782ns  (logic 3.106ns (64.953%)  route 1.676ns (35.047%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  rx_data_reg[2]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rx_data_reg[2]/Q
                         net (fo=1, routed)           1.676     2.132    rx_data_OBUF[2]
    T13                  OBUF (Prop_obuf_I_O)         2.650     4.782 r  rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.782    rx_data[2]
    T13                                                               r  rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.781ns  (logic 3.118ns (65.211%)  route 1.663ns (34.789%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE                         0.000     0.000 r  rx_data_reg[5]/C
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rx_data_reg[5]/Q
                         net (fo=1, routed)           1.663     2.119    rx_data_OBUF[5]
    V11                  OBUF (Prop_obuf_I_O)         2.662     4.781 r  rx_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.781    rx_data[5]
    V11                                                               r  rx_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.773ns  (logic 3.101ns (64.977%)  route 1.672ns (35.023%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  rx_data_reg[4]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rx_data_reg[4]/Q
                         net (fo=1, routed)           1.672     2.128    rx_data_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         2.645     4.773 r  rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.773    rx_data[4]
    U14                                                               r  rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.773ns  (logic 3.102ns (65.002%)  route 1.670ns (34.998%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  rx_data_reg[1]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rx_data_reg[1]/Q
                         net (fo=1, routed)           1.670     2.126    rx_data_OBUF[1]
    U13                  OBUF (Prop_obuf_I_O)         2.646     4.773 r  rx_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.773    rx_data[1]
    U13                                                               r  rx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_shift_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.298ns  (logic 0.828ns (19.263%)  route 3.470ns (80.737%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE                         0.000     0.000 r  clk_count_reg[7]/C
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  clk_count_reg[7]/Q
                         net (fo=3, routed)           1.135     1.591    clk_count_reg_n_0_[7]
    SLICE_X4Y56          LUT4 (Prop_lut4_I0_O)        0.124     1.715 f  rx_shift[7]_i_4/O
                         net (fo=4, routed)           0.957     2.672    rx_shift[7]_i_4_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.124     2.796 r  bit_index[2]_i_3/O
                         net (fo=8, routed)           0.857     3.654    bit_index[2]_i_3_n_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.124     3.778 r  rx_shift[3]_i_1/O
                         net (fo=1, routed)           0.521     4.298    rx_shift[3]_i_1_n_0
    SLICE_X1Y53          FDCE                                         r  rx_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_shift_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE                         0.000     0.000 r  rx_shift_reg[1]/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_shift_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    rx_shift_reg_n_0_[1]
    SLICE_X1Y54          FDCE                                         r  rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_shift_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE                         0.000     0.000 r  rx_shift_reg[3]/C
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_shift_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    rx_shift_reg_n_0_[3]
    SLICE_X0Y53          FDCE                                         r  rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_shift_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE                         0.000     0.000 r  rx_shift_reg[6]/C
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_shift_reg[6]/Q
                         net (fo=1, routed)           0.114     0.255    rx_shift_reg_n_0_[6]
    SLICE_X1Y57          FDCE                                         r  rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_shift_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDCE                         0.000     0.000 r  rx_shift_reg[0]/C
    SLICE_X0Y52          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_shift_reg[0]/Q
                         net (fo=1, routed)           0.121     0.262    rx_shift_reg_n_0_[0]
    SLICE_X0Y53          FDCE                                         r  rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.407%)  route 0.144ns (50.593%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.144     0.285    FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y57          FDCE                                         r  rx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.993%)  route 0.166ns (54.007%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X0Y56          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.166     0.307    FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y56          FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_shift_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.151%)  route 0.210ns (59.849%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE                         0.000     0.000 r  rx_shift_reg[5]/C
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_shift_reg[5]/Q
                         net (fo=1, routed)           0.210     0.351    rx_shift_reg_n_0_[5]
    SLICE_X3Y57          FDCE                                         r  rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_index_reg[0]/Q
                         net (fo=11, routed)          0.180     0.321    bit_index_reg_n_0_[0]
    SLICE_X1Y56          LUT3 (Prop_lut3_I1_O)        0.042     0.363 r  bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    bit_index[1]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bit_index_reg[0]/Q
                         net (fo=11, routed)          0.180     0.321    bit_index_reg_n_0_[0]
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    bit_index[0]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.141ns (36.946%)  route 0.241ns (63.054%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.241     0.382    FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y56          FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





