v 20091004 2
C 54300 46900 1 0 0 nmos-3.sym
{
T 54900 47400 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 54900 47400 5 10 1 1 0 0 1
refdes=Q?
T 54900 47200 5 10 1 1 0 0 1
value=FDD8580
}
C 58200 46900 1 0 1 nmos-3.sym
{
T 57600 47400 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
T 57600 47400 5 10 1 1 0 6 1
refdes=Q?
T 57600 47200 5 10 1 1 0 6 1
value=FDD8580
}
C 54300 44600 1 0 0 nmos-3.sym
{
T 54900 45100 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 54900 45100 5 10 1 1 0 0 1
refdes=Q?
T 54900 44900 5 10 1 1 0 0 1
value=FDD8580
}
C 58200 44600 1 0 1 nmos-3.sym
{
T 57600 45100 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
T 57600 45100 5 10 1 1 0 6 1
refdes=Q?
T 57600 44900 5 10 1 1 0 6 1
value=FDD8580
}
C 56600 44500 1 90 0 connector2-1.sym
{
T 55600 44700 5 10 0 0 90 0 1
device=CONNECTOR_2
T 56500 44400 5 10 1 1 180 0 1
refdes=CONN?
}
N 54800 46900 54800 45400 4
N 57700 46900 57700 45400 4
N 56100 46200 54800 46200 4
N 56400 46200 57700 46200 4
N 54800 47900 57700 47900 4
N 57700 44600 57700 43400 4
N 57700 43400 54800 43400 4
{
T 55400 43400 5 10 1 1 0 0 1
netname=MGND
}
N 54800 43400 54800 44600 4
N 57700 47900 57700 47700 4
N 54800 47900 54800 47700 4
C 57600 43100 1 180 0 nmos-3.sym
{
T 57000 42600 5 10 0 0 180 0 1
device=NMOS_TRANSISTOR
T 56900 42500 5 10 1 1 180 0 1
refdes=Q?
}
C 57000 42000 1 0 0 gnd-1.sym
N 57100 43100 57100 43400 4
N 57600 42900 58300 42900 4
{
T 57800 42900 5 10 1 1 0 0 1
netname=M12V
}
C 39400 52700 1 0 0 connector2-1.sym
{
T 39600 53700 5 10 0 0 0 0 1
device=CONNECTOR_2
T 39400 53500 5 10 1 1 0 0 1
refdes=CONN?
}
C 41000 52600 1 0 0 gnd-1.sym
N 41100 53200 41900 53200 4
{
T 41400 53200 5 10 1 1 0 0 1
netname=M12V
}
C 42700 53200 1 270 0 capacitor-4.sym
{
T 43800 53000 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43200 52800 5 10 1 1 0 0 1
refdes=C?
T 43400 53000 5 10 0 0 270 0 1
symversion=0.1
T 43200 52600 5 10 1 1 0 0 1
value=1m
}
C 43700 53200 1 270 0 capacitor-1.sym
{
T 44400 53000 5 10 0 0 270 0 1
device=CAPACITOR
T 44200 52800 5 10 1 1 0 0 1
refdes=C?
T 44600 53000 5 10 0 0 270 0 1
symversion=0.1
T 44200 52600 5 10 1 1 0 0 1
value=100n
}
N 42900 53200 43900 53200 4
{
T 43100 53200 5 10 1 1 0 0 1
netname=M12V
}
N 42900 52300 43900 52300 4
C 43300 52000 1 0 0 gnd-1.sym
C 53400 47000 1 0 0 resistor-2.sym
{
T 53800 47350 5 10 0 0 0 0 1
device=RESISTOR
T 53700 47300 5 10 1 1 0 6 1
refdes=R?
T 53800 47300 5 10 1 1 0 0 1
value=4R7
}
C 53400 44700 1 0 0 resistor-2.sym
{
T 53800 45050 5 10 0 0 0 0 1
device=RESISTOR
T 53800 45000 5 10 1 1 0 6 1
refdes=R?
T 53900 45000 5 10 1 1 0 0 1
value=4R7
}
C 58200 47000 1 0 0 resistor-2.sym
{
T 58600 47350 5 10 0 0 0 0 1
device=RESISTOR
T 58600 47300 5 10 1 1 0 6 1
refdes=R?
T 58700 47300 5 10 1 1 0 0 1
value=4R7
}
C 58200 44700 1 0 0 resistor-2.sym
{
T 58600 45050 5 10 0 0 0 0 1
device=RESISTOR
T 58600 45000 5 10 1 1 0 6 1
refdes=R?
T 58700 45000 5 10 1 1 0 0 1
value=4R7
}
N 52800 47100 53400 47100 4
{
T 53000 47100 5 10 1 1 0 0 1
netname=TL
}
N 53400 44800 52800 44800 4
{
T 53000 44800 5 10 1 1 0 0 1
netname=BL
}
N 59100 44800 59700 44800 4
{
T 59200 44800 5 10 1 1 0 0 1
netname=BR
}
N 59100 47100 59700 47100 4
{
T 59200 47100 5 10 1 1 0 0 1
netname=TR
}
C 37600 38700 0 0 0 title-A2.sym
