#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct  6 13:54:18 2025
# Process ID: 6420
# Current directory: D:/fpga/Embedded_Vitis/ps_pl_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14248 D:\fpga\Embedded_Vitis\ps_pl_bram\ps_pl_bram.xpr
# Log file: D:/fpga/Embedded_Vitis/ps_pl_bram/vivado.log
# Journal file: D:/fpga/Embedded_Vitis/ps_pl_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/Embedded_Vitis/ps_pl_bram/ip_repo/pl_bram_rd_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/fpga/Embedded_Vitis/ps_pl_bram/ip_repo/pl_bram_rd_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/Embedded_Vitis/ps_pl_bram/ip_repo/pl_bram_rd_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ruanjian/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 953.711 ; gain = 233.113
update_compile_order -fileset sources_1
eopen_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-228