#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55e97971b4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55e9797ea620 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f6ad5eb4018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e9797e6c70_0 .net "clk", 0 0, o0x7f6ad5eb4018;  0 drivers
o0x7f6ad5eb4048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55e9797eb3a0_0 .net "data_address", 31 0, o0x7f6ad5eb4048;  0 drivers
o0x7f6ad5eb4078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e9797f0660_0 .net "data_read", 0 0, o0x7f6ad5eb4078;  0 drivers
v0x55e9797f0990_0 .var "data_readdata", 31 0;
o0x7f6ad5eb40d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e9797f1aa0_0 .net "data_write", 0 0, o0x7f6ad5eb40d8;  0 drivers
o0x7f6ad5eb4108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55e9797f3960_0 .net "data_writedata", 31 0, o0x7f6ad5eb4108;  0 drivers
S_0x55e9797c4de0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f6ad5eb4258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55e97980a2d0_0 .net "instr_address", 31 0, o0x7f6ad5eb4258;  0 drivers
v0x55e97980a3d0_0 .var "instr_readdata", 31 0;
S_0x55e9797d76d0 .scope module, "xori_tb" "xori_tb" 5 1;
 .timescale 0 0;
v0x55e979818860_0 .net "active", 0 0, L_0x55e979832bc0;  1 drivers
v0x55e979818920_0 .var "clk", 0 0;
v0x55e9798189c0_0 .var "clk_enable", 0 0;
v0x55e979818ab0_0 .net "data_address", 31 0, L_0x55e979830790;  1 drivers
v0x55e979818b50_0 .net "data_read", 0 0, L_0x55e97982e310;  1 drivers
v0x55e979818c40_0 .var "data_readdata", 31 0;
v0x55e979818d10_0 .net "data_write", 0 0, L_0x55e97982e130;  1 drivers
v0x55e979818de0_0 .net "data_writedata", 31 0, L_0x55e979830480;  1 drivers
v0x55e979818eb0_0 .net "instr_address", 31 0, L_0x55e979831af0;  1 drivers
v0x55e979819010_0 .var "instr_readdata", 31 0;
v0x55e9798190b0_0 .net "register_v0", 31 0, L_0x55e979830410;  1 drivers
v0x55e9798191a0_0 .var "reset", 0 0;
S_0x55e9797d7aa0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55e9797d76d0;
 .timescale 0 0;
v0x55e97980a5a0_0 .var "ex_imm", 31 0;
v0x55e97980a6a0_0 .var "expected", 31 0;
v0x55e97980a780_0 .var "i", 4 0;
v0x55e97980a840_0 .var "imm", 15 0;
v0x55e97980a920_0 .var "imm_instr", 31 0;
v0x55e97980aa50_0 .var "opcode", 5 0;
v0x55e97980ab30_0 .var "rs", 4 0;
v0x55e97980ac10_0 .var "rt", 4 0;
v0x55e97980acf0_0 .var "test", 31 0;
v0x55e97980add0_0 .var "test_imm", 15 0;
E_0x55e979763f10 .event posedge, v0x55e97980cd00_0;
S_0x55e9797d7ed0 .scope module, "dut" "mips_cpu_harvard" 5 136, 6 1 0, S_0x55e9797d76d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55e9797e6b50 .functor OR 1, L_0x55e979829b10, L_0x55e979829d90, C4<0>, C4<0>;
L_0x55e979751160 .functor BUFZ 1, L_0x55e979829570, C4<0>, C4<0>, C4<0>;
L_0x55e9797f0870 .functor BUFZ 1, L_0x55e979829710, C4<0>, C4<0>, C4<0>;
L_0x55e9797f1900 .functor BUFZ 1, L_0x55e979829710, C4<0>, C4<0>, C4<0>;
L_0x55e97982a2d0 .functor AND 1, L_0x55e979829570, L_0x55e97982a5d0, C4<1>, C4<1>;
L_0x55e9797f3840 .functor OR 1, L_0x55e97982a2d0, L_0x55e97982a1b0, C4<0>, C4<0>;
L_0x55e979794fc0 .functor OR 1, L_0x55e9797f3840, L_0x55e97982a3e0, C4<0>, C4<0>;
L_0x55e97982a870 .functor OR 1, L_0x55e979794fc0, L_0x55e97982bed0, C4<0>, C4<0>;
L_0x55e97982a980 .functor OR 1, L_0x55e97982a870, L_0x55e97982b630, C4<0>, C4<0>;
L_0x55e97982aa40 .functor BUFZ 1, L_0x55e979829830, C4<0>, C4<0>, C4<0>;
L_0x55e97982b520 .functor AND 1, L_0x55e97982af90, L_0x55e97982b2f0, C4<1>, C4<1>;
L_0x55e97982b630 .functor OR 1, L_0x55e97982ac90, L_0x55e97982b520, C4<0>, C4<0>;
L_0x55e97982bed0 .functor AND 1, L_0x55e97982ba00, L_0x55e97982bcb0, C4<1>, C4<1>;
L_0x55e97982c680 .functor OR 1, L_0x55e97982c120, L_0x55e97982c440, C4<0>, C4<0>;
L_0x55e97982b790 .functor OR 1, L_0x55e97982cbf0, L_0x55e97982cef0, C4<0>, C4<0>;
L_0x55e97982cdd0 .functor AND 1, L_0x55e97982c900, L_0x55e97982b790, C4<1>, C4<1>;
L_0x55e97982d6f0 .functor OR 1, L_0x55e97982d380, L_0x55e97982d600, C4<0>, C4<0>;
L_0x55e97982d9f0 .functor OR 1, L_0x55e97982d6f0, L_0x55e97982d800, C4<0>, C4<0>;
L_0x55e97982dba0 .functor AND 1, L_0x55e979829570, L_0x55e97982d9f0, C4<1>, C4<1>;
L_0x55e97982dd50 .functor AND 1, L_0x55e979829570, L_0x55e97982dc60, C4<1>, C4<1>;
L_0x55e97982e070 .functor AND 1, L_0x55e979829570, L_0x55e97982db00, C4<1>, C4<1>;
L_0x55e97982e310 .functor BUFZ 1, L_0x55e9797f0870, C4<0>, C4<0>, C4<0>;
L_0x55e97982efa0 .functor AND 1, L_0x55e979832bc0, L_0x55e97982a980, C4<1>, C4<1>;
L_0x55e97982f0b0 .functor OR 1, L_0x55e97982b630, L_0x55e97982bed0, C4<0>, C4<0>;
L_0x55e979830480 .functor BUFZ 32, L_0x55e979830300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e979830540 .functor BUFZ 32, L_0x55e97982f290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e979830690 .functor BUFZ 32, L_0x55e979830300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e979830790 .functor BUFZ 32, v0x55e97980bd90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e979831790 .functor AND 1, v0x55e9798189c0_0, L_0x55e97982dba0, C4<1>, C4<1>;
L_0x55e979831800 .functor AND 1, L_0x55e979831790, v0x55e9798159f0_0, C4<1>, C4<1>;
L_0x55e979831af0 .functor BUFZ 32, v0x55e97980cdc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e979832bc0 .functor BUFZ 1, v0x55e9798159f0_0, C4<0>, C4<0>, C4<0>;
L_0x55e979832d40 .functor AND 1, v0x55e9798189c0_0, v0x55e9798159f0_0, C4<1>, C4<1>;
v0x55e97980fae0_0 .net *"_ivl_100", 31 0, L_0x55e97982b800;  1 drivers
L_0x7f6ad5e6b498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e97980fbe0_0 .net *"_ivl_103", 25 0, L_0x7f6ad5e6b498;  1 drivers
L_0x7f6ad5e6b4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e97980fcc0_0 .net/2u *"_ivl_104", 31 0, L_0x7f6ad5e6b4e0;  1 drivers
v0x55e97980fd80_0 .net *"_ivl_106", 0 0, L_0x55e97982ba00;  1 drivers
v0x55e97980fe40_0 .net *"_ivl_109", 5 0, L_0x55e97982bc10;  1 drivers
L_0x7f6ad5e6b528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55e97980ff20_0 .net/2u *"_ivl_110", 5 0, L_0x7f6ad5e6b528;  1 drivers
v0x55e979810000_0 .net *"_ivl_112", 0 0, L_0x55e97982bcb0;  1 drivers
v0x55e9798100c0_0 .net *"_ivl_116", 31 0, L_0x55e97982c030;  1 drivers
L_0x7f6ad5e6b570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e9798101a0_0 .net *"_ivl_119", 25 0, L_0x7f6ad5e6b570;  1 drivers
L_0x7f6ad5e6b0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55e979810280_0 .net/2u *"_ivl_12", 5 0, L_0x7f6ad5e6b0a8;  1 drivers
L_0x7f6ad5e6b5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55e979810360_0 .net/2u *"_ivl_120", 31 0, L_0x7f6ad5e6b5b8;  1 drivers
v0x55e979810440_0 .net *"_ivl_122", 0 0, L_0x55e97982c120;  1 drivers
v0x55e979810500_0 .net *"_ivl_124", 31 0, L_0x55e97982c350;  1 drivers
L_0x7f6ad5e6b600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e9798105e0_0 .net *"_ivl_127", 25 0, L_0x7f6ad5e6b600;  1 drivers
L_0x7f6ad5e6b648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55e9798106c0_0 .net/2u *"_ivl_128", 31 0, L_0x7f6ad5e6b648;  1 drivers
v0x55e9798107a0_0 .net *"_ivl_130", 0 0, L_0x55e97982c440;  1 drivers
v0x55e979810860_0 .net *"_ivl_134", 31 0, L_0x55e97982c810;  1 drivers
L_0x7f6ad5e6b690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e979810a50_0 .net *"_ivl_137", 25 0, L_0x7f6ad5e6b690;  1 drivers
L_0x7f6ad5e6b6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e979810b30_0 .net/2u *"_ivl_138", 31 0, L_0x7f6ad5e6b6d8;  1 drivers
v0x55e979810c10_0 .net *"_ivl_140", 0 0, L_0x55e97982c900;  1 drivers
v0x55e979810cd0_0 .net *"_ivl_143", 5 0, L_0x55e97982cb50;  1 drivers
L_0x7f6ad5e6b720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55e979810db0_0 .net/2u *"_ivl_144", 5 0, L_0x7f6ad5e6b720;  1 drivers
v0x55e979810e90_0 .net *"_ivl_146", 0 0, L_0x55e97982cbf0;  1 drivers
v0x55e979810f50_0 .net *"_ivl_149", 5 0, L_0x55e97982ce50;  1 drivers
L_0x7f6ad5e6b768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55e979811030_0 .net/2u *"_ivl_150", 5 0, L_0x7f6ad5e6b768;  1 drivers
v0x55e979811110_0 .net *"_ivl_152", 0 0, L_0x55e97982cef0;  1 drivers
v0x55e9798111d0_0 .net *"_ivl_155", 0 0, L_0x55e97982b790;  1 drivers
v0x55e979811290_0 .net *"_ivl_159", 1 0, L_0x55e97982d290;  1 drivers
L_0x7f6ad5e6b0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55e979811370_0 .net/2u *"_ivl_16", 5 0, L_0x7f6ad5e6b0f0;  1 drivers
L_0x7f6ad5e6b7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55e979811450_0 .net/2u *"_ivl_160", 1 0, L_0x7f6ad5e6b7b0;  1 drivers
v0x55e979811530_0 .net *"_ivl_162", 0 0, L_0x55e97982d380;  1 drivers
L_0x7f6ad5e6b7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55e9798115f0_0 .net/2u *"_ivl_164", 5 0, L_0x7f6ad5e6b7f8;  1 drivers
v0x55e9798116d0_0 .net *"_ivl_166", 0 0, L_0x55e97982d600;  1 drivers
v0x55e9798119a0_0 .net *"_ivl_169", 0 0, L_0x55e97982d6f0;  1 drivers
L_0x7f6ad5e6b840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55e979811a60_0 .net/2u *"_ivl_170", 5 0, L_0x7f6ad5e6b840;  1 drivers
v0x55e979811b40_0 .net *"_ivl_172", 0 0, L_0x55e97982d800;  1 drivers
v0x55e979811c00_0 .net *"_ivl_175", 0 0, L_0x55e97982d9f0;  1 drivers
L_0x7f6ad5e6b888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55e979811cc0_0 .net/2u *"_ivl_178", 5 0, L_0x7f6ad5e6b888;  1 drivers
v0x55e979811da0_0 .net *"_ivl_180", 0 0, L_0x55e97982dc60;  1 drivers
L_0x7f6ad5e6b8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55e979811e60_0 .net/2u *"_ivl_184", 5 0, L_0x7f6ad5e6b8d0;  1 drivers
v0x55e979811f40_0 .net *"_ivl_186", 0 0, L_0x55e97982db00;  1 drivers
L_0x7f6ad5e6b918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e979812000_0 .net/2u *"_ivl_190", 0 0, L_0x7f6ad5e6b918;  1 drivers
v0x55e9798120e0_0 .net *"_ivl_20", 31 0, L_0x55e9798299d0;  1 drivers
L_0x7f6ad5e6b960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55e9798121c0_0 .net/2u *"_ivl_200", 4 0, L_0x7f6ad5e6b960;  1 drivers
v0x55e9798122a0_0 .net *"_ivl_203", 4 0, L_0x55e97982e830;  1 drivers
v0x55e979812380_0 .net *"_ivl_205", 4 0, L_0x55e97982ea50;  1 drivers
v0x55e979812460_0 .net *"_ivl_206", 4 0, L_0x55e97982eaf0;  1 drivers
v0x55e979812540_0 .net *"_ivl_213", 0 0, L_0x55e97982f0b0;  1 drivers
L_0x7f6ad5e6b9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55e979812600_0 .net/2u *"_ivl_214", 31 0, L_0x7f6ad5e6b9a8;  1 drivers
v0x55e9798126e0_0 .net *"_ivl_216", 31 0, L_0x55e97982f1f0;  1 drivers
v0x55e9798127c0_0 .net *"_ivl_218", 31 0, L_0x55e97982f4a0;  1 drivers
v0x55e9798128a0_0 .net *"_ivl_220", 31 0, L_0x55e97982f630;  1 drivers
v0x55e979812980_0 .net *"_ivl_222", 31 0, L_0x55e97982f970;  1 drivers
L_0x7f6ad5e6b138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e979812a60_0 .net *"_ivl_23", 25 0, L_0x7f6ad5e6b138;  1 drivers
v0x55e979812b40_0 .net *"_ivl_235", 0 0, L_0x55e979831790;  1 drivers
L_0x7f6ad5e6bac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55e979812c00_0 .net/2u *"_ivl_238", 31 0, L_0x7f6ad5e6bac8;  1 drivers
L_0x7f6ad5e6b180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e979812ce0_0 .net/2u *"_ivl_24", 31 0, L_0x7f6ad5e6b180;  1 drivers
v0x55e979812dc0_0 .net *"_ivl_243", 15 0, L_0x55e979831c50;  1 drivers
v0x55e979812ea0_0 .net *"_ivl_244", 17 0, L_0x55e979831ec0;  1 drivers
L_0x7f6ad5e6bb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e979812f80_0 .net *"_ivl_247", 1 0, L_0x7f6ad5e6bb10;  1 drivers
v0x55e979813060_0 .net *"_ivl_250", 15 0, L_0x55e979832000;  1 drivers
L_0x7f6ad5e6bb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e979813140_0 .net *"_ivl_252", 1 0, L_0x7f6ad5e6bb58;  1 drivers
v0x55e979813220_0 .net *"_ivl_255", 0 0, L_0x55e979832410;  1 drivers
L_0x7f6ad5e6bba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55e979813300_0 .net/2u *"_ivl_256", 13 0, L_0x7f6ad5e6bba0;  1 drivers
L_0x7f6ad5e6bbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e9798133e0_0 .net/2u *"_ivl_258", 13 0, L_0x7f6ad5e6bbe8;  1 drivers
v0x55e9798138d0_0 .net *"_ivl_26", 0 0, L_0x55e979829b10;  1 drivers
v0x55e979813990_0 .net *"_ivl_260", 13 0, L_0x55e9798326f0;  1 drivers
v0x55e979813a70_0 .net *"_ivl_28", 31 0, L_0x55e979829ca0;  1 drivers
L_0x7f6ad5e6b1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e979813b50_0 .net *"_ivl_31", 25 0, L_0x7f6ad5e6b1c8;  1 drivers
L_0x7f6ad5e6b210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55e979813c30_0 .net/2u *"_ivl_32", 31 0, L_0x7f6ad5e6b210;  1 drivers
v0x55e979813d10_0 .net *"_ivl_34", 0 0, L_0x55e979829d90;  1 drivers
v0x55e979813dd0_0 .net *"_ivl_4", 31 0, L_0x55e979819410;  1 drivers
v0x55e979813eb0_0 .net *"_ivl_45", 2 0, L_0x55e97982a080;  1 drivers
L_0x7f6ad5e6b258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55e979813f90_0 .net/2u *"_ivl_46", 2 0, L_0x7f6ad5e6b258;  1 drivers
v0x55e979814070_0 .net *"_ivl_51", 2 0, L_0x55e97982a340;  1 drivers
L_0x7f6ad5e6b2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55e979814150_0 .net/2u *"_ivl_52", 2 0, L_0x7f6ad5e6b2a0;  1 drivers
v0x55e979814230_0 .net *"_ivl_57", 0 0, L_0x55e97982a5d0;  1 drivers
v0x55e9798142f0_0 .net *"_ivl_59", 0 0, L_0x55e97982a2d0;  1 drivers
v0x55e9798143b0_0 .net *"_ivl_61", 0 0, L_0x55e9797f3840;  1 drivers
v0x55e979814470_0 .net *"_ivl_63", 0 0, L_0x55e979794fc0;  1 drivers
v0x55e979814530_0 .net *"_ivl_65", 0 0, L_0x55e97982a870;  1 drivers
L_0x7f6ad5e6b018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e9798145f0_0 .net *"_ivl_7", 25 0, L_0x7f6ad5e6b018;  1 drivers
v0x55e9798146d0_0 .net *"_ivl_70", 31 0, L_0x55e97982ab60;  1 drivers
L_0x7f6ad5e6b2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e9798147b0_0 .net *"_ivl_73", 25 0, L_0x7f6ad5e6b2e8;  1 drivers
L_0x7f6ad5e6b330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55e979814890_0 .net/2u *"_ivl_74", 31 0, L_0x7f6ad5e6b330;  1 drivers
v0x55e979814970_0 .net *"_ivl_76", 0 0, L_0x55e97982ac90;  1 drivers
v0x55e979814a30_0 .net *"_ivl_78", 31 0, L_0x55e97982ae00;  1 drivers
L_0x7f6ad5e6b060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e979814b10_0 .net/2u *"_ivl_8", 31 0, L_0x7f6ad5e6b060;  1 drivers
L_0x7f6ad5e6b378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e979814bf0_0 .net *"_ivl_81", 25 0, L_0x7f6ad5e6b378;  1 drivers
L_0x7f6ad5e6b3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e979814cd0_0 .net/2u *"_ivl_82", 31 0, L_0x7f6ad5e6b3c0;  1 drivers
v0x55e979814db0_0 .net *"_ivl_84", 0 0, L_0x55e97982af90;  1 drivers
v0x55e979814e70_0 .net *"_ivl_87", 0 0, L_0x55e97982b100;  1 drivers
v0x55e979814f50_0 .net *"_ivl_88", 31 0, L_0x55e97982aea0;  1 drivers
L_0x7f6ad5e6b408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e979815030_0 .net *"_ivl_91", 30 0, L_0x7f6ad5e6b408;  1 drivers
L_0x7f6ad5e6b450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e979815110_0 .net/2u *"_ivl_92", 31 0, L_0x7f6ad5e6b450;  1 drivers
v0x55e9798151f0_0 .net *"_ivl_94", 0 0, L_0x55e97982b2f0;  1 drivers
v0x55e9798152b0_0 .net *"_ivl_97", 0 0, L_0x55e97982b520;  1 drivers
v0x55e979815370_0 .net "active", 0 0, L_0x55e979832bc0;  alias, 1 drivers
v0x55e979815430_0 .net "alu_op1", 31 0, L_0x55e979830540;  1 drivers
v0x55e9798154f0_0 .net "alu_op2", 31 0, L_0x55e979830690;  1 drivers
v0x55e9798155b0_0 .net "alui_instr", 0 0, L_0x55e97982a1b0;  1 drivers
v0x55e979815670_0 .net "b_flag", 0 0, v0x55e97980b8c0_0;  1 drivers
v0x55e979815710_0 .net "b_imm", 17 0, L_0x55e9798322d0;  1 drivers
v0x55e9798157d0_0 .net "b_offset", 31 0, L_0x55e979832880;  1 drivers
v0x55e9798158b0_0 .net "clk", 0 0, v0x55e979818920_0;  1 drivers
v0x55e979815950_0 .net "clk_enable", 0 0, v0x55e9798189c0_0;  1 drivers
v0x55e9798159f0_0 .var "cpu_active", 0 0;
v0x55e979815a90_0 .net "curr_addr", 31 0, v0x55e97980cdc0_0;  1 drivers
v0x55e979815b80_0 .net "curr_addr_p4", 31 0, L_0x55e979831a50;  1 drivers
v0x55e979815c40_0 .net "data_address", 31 0, L_0x55e979830790;  alias, 1 drivers
v0x55e979815d20_0 .net "data_read", 0 0, L_0x55e97982e310;  alias, 1 drivers
v0x55e979815de0_0 .net "data_readdata", 31 0, v0x55e979818c40_0;  1 drivers
v0x55e979815ec0_0 .net "data_write", 0 0, L_0x55e97982e130;  alias, 1 drivers
v0x55e979815f80_0 .net "data_writedata", 31 0, L_0x55e979830480;  alias, 1 drivers
v0x55e979816060_0 .net "funct_code", 5 0, L_0x55e9798192e0;  1 drivers
v0x55e979816140_0 .net "hi_out", 31 0, v0x55e97980d480_0;  1 drivers
v0x55e979816230_0 .net "hl_reg_enable", 0 0, L_0x55e979831800;  1 drivers
v0x55e9798162d0_0 .net "instr_address", 31 0, L_0x55e979831af0;  alias, 1 drivers
v0x55e979816390_0 .net "instr_opcode", 5 0, L_0x55e979819240;  1 drivers
v0x55e979816470_0 .net "instr_readdata", 31 0, v0x55e979819010_0;  1 drivers
v0x55e979816530_0 .net "j_imm", 0 0, L_0x55e97982c680;  1 drivers
v0x55e9798165d0_0 .net "j_reg", 0 0, L_0x55e97982cdd0;  1 drivers
v0x55e979816690_0 .net "l_type", 0 0, L_0x55e97982a3e0;  1 drivers
v0x55e979816750_0 .net "link_const", 0 0, L_0x55e97982b630;  1 drivers
v0x55e979816810_0 .net "link_reg", 0 0, L_0x55e97982bed0;  1 drivers
v0x55e9798168d0_0 .net "lo_out", 31 0, v0x55e97980dcd0_0;  1 drivers
v0x55e9798169c0_0 .net "lw", 0 0, L_0x55e979829710;  1 drivers
v0x55e979816a60_0 .net "mem_read", 0 0, L_0x55e9797f0870;  1 drivers
v0x55e979816b20_0 .net "mem_to_reg", 0 0, L_0x55e9797f1900;  1 drivers
v0x55e9798173f0_0 .net "mem_write", 0 0, L_0x55e97982aa40;  1 drivers
v0x55e9798174b0_0 .net "memaddroffset", 31 0, v0x55e97980bd90_0;  1 drivers
v0x55e9798175a0_0 .net "mfhi", 0 0, L_0x55e97982dd50;  1 drivers
v0x55e979817640_0 .net "mflo", 0 0, L_0x55e97982e070;  1 drivers
v0x55e979817700_0 .net "movefrom", 0 0, L_0x55e9797e6b50;  1 drivers
v0x55e9798177c0_0 .net "muldiv", 0 0, L_0x55e97982dba0;  1 drivers
v0x55e979817880_0 .var "next_instr_addr", 31 0;
v0x55e979817970_0 .net "pc_enable", 0 0, L_0x55e979832d40;  1 drivers
v0x55e979817a40_0 .net "r_format", 0 0, L_0x55e979829570;  1 drivers
v0x55e979817ae0_0 .net "reg_a_read_data", 31 0, L_0x55e97982f290;  1 drivers
v0x55e979817bb0_0 .net "reg_a_read_index", 4 0, L_0x55e97982e4e0;  1 drivers
v0x55e979817c80_0 .net "reg_b_read_data", 31 0, L_0x55e979830300;  1 drivers
v0x55e979817d50_0 .net "reg_b_read_index", 4 0, L_0x55e97982e740;  1 drivers
v0x55e979817e20_0 .net "reg_dst", 0 0, L_0x55e979751160;  1 drivers
v0x55e979817ec0_0 .net "reg_write", 0 0, L_0x55e97982a980;  1 drivers
v0x55e979817f80_0 .net "reg_write_data", 31 0, L_0x55e97982fb00;  1 drivers
v0x55e979818070_0 .net "reg_write_enable", 0 0, L_0x55e97982efa0;  1 drivers
v0x55e979818140_0 .net "reg_write_index", 4 0, L_0x55e97982ee10;  1 drivers
v0x55e979818210_0 .net "register_v0", 31 0, L_0x55e979830410;  alias, 1 drivers
v0x55e9798182e0_0 .net "reset", 0 0, v0x55e9798191a0_0;  1 drivers
v0x55e979818410_0 .net "result", 31 0, v0x55e97980c1f0_0;  1 drivers
v0x55e9798184e0_0 .net "result_hi", 31 0, v0x55e97980baf0_0;  1 drivers
v0x55e979818580_0 .net "result_lo", 31 0, v0x55e97980bcb0_0;  1 drivers
v0x55e979818620_0 .net "sw", 0 0, L_0x55e979829830;  1 drivers
E_0x55e9797659d0/0 .event anyedge, v0x55e97980b8c0_0, v0x55e979815b80_0, v0x55e9798157d0_0, v0x55e979816530_0;
E_0x55e9797659d0/1 .event anyedge, v0x55e97980bbd0_0, v0x55e9798165d0_0, v0x55e97980eac0_0;
E_0x55e9797659d0 .event/or E_0x55e9797659d0/0, E_0x55e9797659d0/1;
L_0x55e979819240 .part v0x55e979819010_0, 26, 6;
L_0x55e9798192e0 .part v0x55e979819010_0, 0, 6;
L_0x55e979819410 .concat [ 6 26 0 0], L_0x55e979819240, L_0x7f6ad5e6b018;
L_0x55e979829570 .cmp/eq 32, L_0x55e979819410, L_0x7f6ad5e6b060;
L_0x55e979829710 .cmp/eq 6, L_0x55e979819240, L_0x7f6ad5e6b0a8;
L_0x55e979829830 .cmp/eq 6, L_0x55e979819240, L_0x7f6ad5e6b0f0;
L_0x55e9798299d0 .concat [ 6 26 0 0], L_0x55e979819240, L_0x7f6ad5e6b138;
L_0x55e979829b10 .cmp/eq 32, L_0x55e9798299d0, L_0x7f6ad5e6b180;
L_0x55e979829ca0 .concat [ 6 26 0 0], L_0x55e979819240, L_0x7f6ad5e6b1c8;
L_0x55e979829d90 .cmp/eq 32, L_0x55e979829ca0, L_0x7f6ad5e6b210;
L_0x55e97982a080 .part L_0x55e979819240, 3, 3;
L_0x55e97982a1b0 .cmp/eq 3, L_0x55e97982a080, L_0x7f6ad5e6b258;
L_0x55e97982a340 .part L_0x55e979819240, 3, 3;
L_0x55e97982a3e0 .cmp/eq 3, L_0x55e97982a340, L_0x7f6ad5e6b2a0;
L_0x55e97982a5d0 .reduce/nor L_0x55e97982dba0;
L_0x55e97982ab60 .concat [ 6 26 0 0], L_0x55e979819240, L_0x7f6ad5e6b2e8;
L_0x55e97982ac90 .cmp/eq 32, L_0x55e97982ab60, L_0x7f6ad5e6b330;
L_0x55e97982ae00 .concat [ 6 26 0 0], L_0x55e979819240, L_0x7f6ad5e6b378;
L_0x55e97982af90 .cmp/eq 32, L_0x55e97982ae00, L_0x7f6ad5e6b3c0;
L_0x55e97982b100 .part v0x55e979819010_0, 20, 1;
L_0x55e97982aea0 .concat [ 1 31 0 0], L_0x55e97982b100, L_0x7f6ad5e6b408;
L_0x55e97982b2f0 .cmp/eq 32, L_0x55e97982aea0, L_0x7f6ad5e6b450;
L_0x55e97982b800 .concat [ 6 26 0 0], L_0x55e979819240, L_0x7f6ad5e6b498;
L_0x55e97982ba00 .cmp/eq 32, L_0x55e97982b800, L_0x7f6ad5e6b4e0;
L_0x55e97982bc10 .part v0x55e979819010_0, 0, 6;
L_0x55e97982bcb0 .cmp/eq 6, L_0x55e97982bc10, L_0x7f6ad5e6b528;
L_0x55e97982c030 .concat [ 6 26 0 0], L_0x55e979819240, L_0x7f6ad5e6b570;
L_0x55e97982c120 .cmp/eq 32, L_0x55e97982c030, L_0x7f6ad5e6b5b8;
L_0x55e97982c350 .concat [ 6 26 0 0], L_0x55e979819240, L_0x7f6ad5e6b600;
L_0x55e97982c440 .cmp/eq 32, L_0x55e97982c350, L_0x7f6ad5e6b648;
L_0x55e97982c810 .concat [ 6 26 0 0], L_0x55e979819240, L_0x7f6ad5e6b690;
L_0x55e97982c900 .cmp/eq 32, L_0x55e97982c810, L_0x7f6ad5e6b6d8;
L_0x55e97982cb50 .part v0x55e979819010_0, 0, 6;
L_0x55e97982cbf0 .cmp/eq 6, L_0x55e97982cb50, L_0x7f6ad5e6b720;
L_0x55e97982ce50 .part v0x55e979819010_0, 0, 6;
L_0x55e97982cef0 .cmp/eq 6, L_0x55e97982ce50, L_0x7f6ad5e6b768;
L_0x55e97982d290 .part L_0x55e9798192e0, 3, 2;
L_0x55e97982d380 .cmp/eq 2, L_0x55e97982d290, L_0x7f6ad5e6b7b0;
L_0x55e97982d600 .cmp/eq 6, L_0x55e9798192e0, L_0x7f6ad5e6b7f8;
L_0x55e97982d800 .cmp/eq 6, L_0x55e9798192e0, L_0x7f6ad5e6b840;
L_0x55e97982dc60 .cmp/eq 6, L_0x55e9798192e0, L_0x7f6ad5e6b888;
L_0x55e97982db00 .cmp/eq 6, L_0x55e9798192e0, L_0x7f6ad5e6b8d0;
L_0x55e97982e130 .functor MUXZ 1, L_0x7f6ad5e6b918, L_0x55e97982aa40, L_0x55e979832bc0, C4<>;
L_0x55e97982e4e0 .part v0x55e979819010_0, 21, 5;
L_0x55e97982e740 .part v0x55e979819010_0, 16, 5;
L_0x55e97982e830 .part v0x55e979819010_0, 11, 5;
L_0x55e97982ea50 .part v0x55e979819010_0, 16, 5;
L_0x55e97982eaf0 .functor MUXZ 5, L_0x55e97982ea50, L_0x55e97982e830, L_0x55e979751160, C4<>;
L_0x55e97982ee10 .functor MUXZ 5, L_0x55e97982eaf0, L_0x7f6ad5e6b960, L_0x55e97982b630, C4<>;
L_0x55e97982f1f0 .arith/sum 32, L_0x55e979831a50, L_0x7f6ad5e6b9a8;
L_0x55e97982f4a0 .functor MUXZ 32, v0x55e97980c1f0_0, v0x55e979818c40_0, L_0x55e9797f1900, C4<>;
L_0x55e97982f630 .functor MUXZ 32, L_0x55e97982f4a0, v0x55e97980dcd0_0, L_0x55e97982e070, C4<>;
L_0x55e97982f970 .functor MUXZ 32, L_0x55e97982f630, v0x55e97980d480_0, L_0x55e97982dd50, C4<>;
L_0x55e97982fb00 .functor MUXZ 32, L_0x55e97982f970, L_0x55e97982f1f0, L_0x55e97982f0b0, C4<>;
L_0x55e979831a50 .arith/sum 32, v0x55e97980cdc0_0, L_0x7f6ad5e6bac8;
L_0x55e979831c50 .part v0x55e979819010_0, 0, 16;
L_0x55e979831ec0 .concat [ 16 2 0 0], L_0x55e979831c50, L_0x7f6ad5e6bb10;
L_0x55e979832000 .part L_0x55e979831ec0, 0, 16;
L_0x55e9798322d0 .concat [ 2 16 0 0], L_0x7f6ad5e6bb58, L_0x55e979832000;
L_0x55e979832410 .part L_0x55e9798322d0, 17, 1;
L_0x55e9798326f0 .functor MUXZ 14, L_0x7f6ad5e6bbe8, L_0x7f6ad5e6bba0, L_0x55e979832410, C4<>;
L_0x55e979832880 .concat [ 18 14 0 0], L_0x55e9798322d0, L_0x55e9798326f0;
S_0x55e9797ea250 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55e9797d7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55e97980b250_0 .net *"_ivl_10", 15 0, L_0x55e979831150;  1 drivers
L_0x7f6ad5e6ba80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e97980b350_0 .net/2u *"_ivl_14", 15 0, L_0x7f6ad5e6ba80;  1 drivers
v0x55e97980b430_0 .net *"_ivl_17", 15 0, L_0x55e9798313c0;  1 drivers
v0x55e97980b4f0_0 .net *"_ivl_5", 0 0, L_0x55e979830a30;  1 drivers
v0x55e97980b5d0_0 .net *"_ivl_6", 15 0, L_0x55e979830ad0;  1 drivers
v0x55e97980b700_0 .net *"_ivl_9", 15 0, L_0x55e979830ea0;  1 drivers
v0x55e97980b7e0_0 .net "addr_rt", 4 0, L_0x55e9798316f0;  1 drivers
v0x55e97980b8c0_0 .var "b_flag", 0 0;
v0x55e97980b980_0 .net "funct", 5 0, L_0x55e979830990;  1 drivers
v0x55e97980baf0_0 .var "hi", 31 0;
v0x55e97980bbd0_0 .net "instructionword", 31 0, v0x55e979819010_0;  alias, 1 drivers
v0x55e97980bcb0_0 .var "lo", 31 0;
v0x55e97980bd90_0 .var "memaddroffset", 31 0;
v0x55e97980be70_0 .var "multresult", 63 0;
v0x55e97980bf50_0 .net "op1", 31 0, L_0x55e979830540;  alias, 1 drivers
v0x55e97980c030_0 .net "op2", 31 0, L_0x55e979830690;  alias, 1 drivers
v0x55e97980c110_0 .net "opcode", 5 0, L_0x55e9798308f0;  1 drivers
v0x55e97980c1f0_0 .var "result", 31 0;
v0x55e97980c2d0_0 .net "shamt", 4 0, L_0x55e9798315f0;  1 drivers
v0x55e97980c3b0_0 .net/s "sign_op1", 31 0, L_0x55e979830540;  alias, 1 drivers
v0x55e97980c470_0 .net/s "sign_op2", 31 0, L_0x55e979830690;  alias, 1 drivers
v0x55e97980c510_0 .net "simmediatedata", 31 0, L_0x55e979831230;  1 drivers
v0x55e97980c5d0_0 .net "simmediatedatas", 31 0, L_0x55e979831230;  alias, 1 drivers
v0x55e97980c690_0 .net "uimmediatedata", 31 0, L_0x55e9798314b0;  1 drivers
v0x55e97980c750_0 .net "unsign_op1", 31 0, L_0x55e979830540;  alias, 1 drivers
v0x55e97980c810_0 .net "unsign_op2", 31 0, L_0x55e979830690;  alias, 1 drivers
v0x55e97980c920_0 .var "unsigned_result", 31 0;
E_0x55e97973d7b0/0 .event anyedge, v0x55e97980c110_0, v0x55e97980b980_0, v0x55e97980c030_0, v0x55e97980c2d0_0;
E_0x55e97973d7b0/1 .event anyedge, v0x55e97980bf50_0, v0x55e97980be70_0, v0x55e97980b7e0_0, v0x55e97980c510_0;
E_0x55e97973d7b0/2 .event anyedge, v0x55e97980c690_0, v0x55e97980c920_0;
E_0x55e97973d7b0 .event/or E_0x55e97973d7b0/0, E_0x55e97973d7b0/1, E_0x55e97973d7b0/2;
L_0x55e9798308f0 .part v0x55e979819010_0, 26, 6;
L_0x55e979830990 .part v0x55e979819010_0, 0, 6;
L_0x55e979830a30 .part v0x55e979819010_0, 15, 1;
LS_0x55e979830ad0_0_0 .concat [ 1 1 1 1], L_0x55e979830a30, L_0x55e979830a30, L_0x55e979830a30, L_0x55e979830a30;
LS_0x55e979830ad0_0_4 .concat [ 1 1 1 1], L_0x55e979830a30, L_0x55e979830a30, L_0x55e979830a30, L_0x55e979830a30;
LS_0x55e979830ad0_0_8 .concat [ 1 1 1 1], L_0x55e979830a30, L_0x55e979830a30, L_0x55e979830a30, L_0x55e979830a30;
LS_0x55e979830ad0_0_12 .concat [ 1 1 1 1], L_0x55e979830a30, L_0x55e979830a30, L_0x55e979830a30, L_0x55e979830a30;
L_0x55e979830ad0 .concat [ 4 4 4 4], LS_0x55e979830ad0_0_0, LS_0x55e979830ad0_0_4, LS_0x55e979830ad0_0_8, LS_0x55e979830ad0_0_12;
L_0x55e979830ea0 .part v0x55e979819010_0, 0, 16;
L_0x55e979831150 .concat [ 16 0 0 0], L_0x55e979830ea0;
L_0x55e979831230 .concat [ 16 16 0 0], L_0x55e979831150, L_0x55e979830ad0;
L_0x55e9798313c0 .part v0x55e979819010_0, 0, 16;
L_0x55e9798314b0 .concat [ 16 16 0 0], L_0x55e9798313c0, L_0x7f6ad5e6ba80;
L_0x55e9798315f0 .part v0x55e979819010_0, 6, 5;
L_0x55e9798316f0 .part v0x55e979819010_0, 16, 5;
S_0x55e97980cb50 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x55e9797d7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55e97980cd00_0 .net "clk", 0 0, v0x55e979818920_0;  alias, 1 drivers
v0x55e97980cdc0_0 .var "curr_addr", 31 0;
v0x55e97980cea0_0 .net "enable", 0 0, L_0x55e979832d40;  alias, 1 drivers
v0x55e97980cf40_0 .net "next_addr", 31 0, v0x55e979817880_0;  1 drivers
v0x55e97980d020_0 .net "reset", 0 0, v0x55e9798191a0_0;  alias, 1 drivers
S_0x55e97980d1d0 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55e9797d7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55e97980d3b0_0 .net "clk", 0 0, v0x55e979818920_0;  alias, 1 drivers
v0x55e97980d480_0 .var "data", 31 0;
v0x55e97980d540_0 .net "data_in", 31 0, v0x55e97980baf0_0;  alias, 1 drivers
v0x55e97980d640_0 .net "data_out", 31 0, v0x55e97980d480_0;  alias, 1 drivers
v0x55e97980d700_0 .net "enable", 0 0, L_0x55e979831800;  alias, 1 drivers
v0x55e97980d810_0 .net "reset", 0 0, v0x55e9798191a0_0;  alias, 1 drivers
S_0x55e97980d960 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55e9797d7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55e97980dbc0_0 .net "clk", 0 0, v0x55e979818920_0;  alias, 1 drivers
v0x55e97980dcd0_0 .var "data", 31 0;
v0x55e97980ddb0_0 .net "data_in", 31 0, v0x55e97980bcb0_0;  alias, 1 drivers
v0x55e97980de80_0 .net "data_out", 31 0, v0x55e97980dcd0_0;  alias, 1 drivers
v0x55e97980df40_0 .net "enable", 0 0, L_0x55e979831800;  alias, 1 drivers
v0x55e97980e030_0 .net "reset", 0 0, v0x55e9798191a0_0;  alias, 1 drivers
S_0x55e97980e1a0 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55e9797d7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55e97982f290 .functor BUFZ 32, L_0x55e97982fea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e979830300 .functor BUFZ 32, L_0x55e979830120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55e97980ef20_2 .array/port v0x55e97980ef20, 2;
L_0x55e979830410 .functor BUFZ 32, v0x55e97980ef20_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55e97980e3d0_0 .net *"_ivl_0", 31 0, L_0x55e97982fea0;  1 drivers
v0x55e97980e4d0_0 .net *"_ivl_10", 6 0, L_0x55e9798301c0;  1 drivers
L_0x7f6ad5e6ba38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e97980e5b0_0 .net *"_ivl_13", 1 0, L_0x7f6ad5e6ba38;  1 drivers
v0x55e97980e670_0 .net *"_ivl_2", 6 0, L_0x55e97982ff40;  1 drivers
L_0x7f6ad5e6b9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e97980e750_0 .net *"_ivl_5", 1 0, L_0x7f6ad5e6b9f0;  1 drivers
v0x55e97980e880_0 .net *"_ivl_8", 31 0, L_0x55e979830120;  1 drivers
v0x55e97980e960_0 .net "r_clk", 0 0, v0x55e979818920_0;  alias, 1 drivers
v0x55e97980ea00_0 .net "r_clk_enable", 0 0, v0x55e9798189c0_0;  alias, 1 drivers
v0x55e97980eac0_0 .net "read_data1", 31 0, L_0x55e97982f290;  alias, 1 drivers
v0x55e97980eba0_0 .net "read_data2", 31 0, L_0x55e979830300;  alias, 1 drivers
v0x55e97980ec80_0 .net "read_reg1", 4 0, L_0x55e97982e4e0;  alias, 1 drivers
v0x55e97980ed60_0 .net "read_reg2", 4 0, L_0x55e97982e740;  alias, 1 drivers
v0x55e97980ee40_0 .net "register_v0", 31 0, L_0x55e979830410;  alias, 1 drivers
v0x55e97980ef20 .array "registers", 0 31, 31 0;
v0x55e97980f4f0_0 .net "reset", 0 0, v0x55e9798191a0_0;  alias, 1 drivers
v0x55e97980f590_0 .net "write_control", 0 0, L_0x55e97982efa0;  alias, 1 drivers
v0x55e97980f650_0 .net "write_data", 31 0, L_0x55e97982fb00;  alias, 1 drivers
v0x55e97980f840_0 .net "write_reg", 4 0, L_0x55e97982ee10;  alias, 1 drivers
L_0x55e97982fea0 .array/port v0x55e97980ef20, L_0x55e97982ff40;
L_0x55e97982ff40 .concat [ 5 2 0 0], L_0x55e97982e4e0, L_0x7f6ad5e6b9f0;
L_0x55e979830120 .array/port v0x55e97980ef20, L_0x55e9798301c0;
L_0x55e9798301c0 .concat [ 5 2 0 0], L_0x55e97982e740, L_0x7f6ad5e6ba38;
    .scope S_0x55e97980e1a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e97980ef20, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55e97980e1a0;
T_1 ;
    %wait E_0x55e979763f10;
    %load/vec4 v0x55e97980f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e97980ea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55e97980f590_0;
    %load/vec4 v0x55e97980f840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55e97980f650_0;
    %load/vec4 v0x55e97980f840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e97980ef20, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e9797ea250;
T_2 ;
    %wait E_0x55e97973d7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
    %load/vec4 v0x55e97980c110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55e97980b980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55e97980c470_0;
    %ix/getv 4, v0x55e97980c2d0_0;
    %shiftl 4;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55e97980c470_0;
    %ix/getv 4, v0x55e97980c2d0_0;
    %shiftr 4;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55e97980c470_0;
    %ix/getv 4, v0x55e97980c2d0_0;
    %shiftr/s 4;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55e97980c470_0;
    %load/vec4 v0x55e97980c750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55e97980c470_0;
    %load/vec4 v0x55e97980c750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55e97980c470_0;
    %load/vec4 v0x55e97980c750_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55e97980c3b0_0;
    %pad/s 64;
    %load/vec4 v0x55e97980c470_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55e97980be70_0, 0, 64;
    %load/vec4 v0x55e97980be70_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55e97980baf0_0, 0, 32;
    %load/vec4 v0x55e97980be70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55e97980bcb0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55e97980c750_0;
    %pad/u 64;
    %load/vec4 v0x55e97980c810_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55e97980be70_0, 0, 64;
    %load/vec4 v0x55e97980be70_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55e97980baf0_0, 0, 32;
    %load/vec4 v0x55e97980be70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55e97980bcb0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c470_0;
    %mod/s;
    %store/vec4 v0x55e97980baf0_0, 0, 32;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c470_0;
    %div/s;
    %store/vec4 v0x55e97980bcb0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c810_0;
    %mod;
    %store/vec4 v0x55e97980baf0_0, 0, 32;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c810_0;
    %div;
    %store/vec4 v0x55e97980bcb0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55e97980bf50_0;
    %store/vec4 v0x55e97980baf0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55e97980bf50_0;
    %store/vec4 v0x55e97980bcb0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c470_0;
    %add;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c810_0;
    %add;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c810_0;
    %sub;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c810_0;
    %and;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c810_0;
    %or;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c810_0;
    %xor;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c810_0;
    %or;
    %inv;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c470_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c810_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55e97980b7e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55e97980c3b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55e97980c3b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55e97980c3b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55e97980c3b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c470_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c030_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55e97980c3b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55e97980c3b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97980b8c0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c510_0;
    %add;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c510_0;
    %add;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c5d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c690_0;
    %and;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c690_0;
    %or;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55e97980c750_0;
    %load/vec4 v0x55e97980c690_0;
    %xor;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55e97980c690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55e97980c920_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c510_0;
    %add;
    %store/vec4 v0x55e97980bd90_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c510_0;
    %add;
    %store/vec4 v0x55e97980bd90_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c510_0;
    %add;
    %store/vec4 v0x55e97980bd90_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c510_0;
    %add;
    %store/vec4 v0x55e97980bd90_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c510_0;
    %add;
    %store/vec4 v0x55e97980bd90_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c510_0;
    %add;
    %store/vec4 v0x55e97980bd90_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c510_0;
    %add;
    %store/vec4 v0x55e97980bd90_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55e97980c3b0_0;
    %load/vec4 v0x55e97980c510_0;
    %add;
    %store/vec4 v0x55e97980bd90_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55e97980c920_0;
    %store/vec4 v0x55e97980c1f0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55e97980d960;
T_3 ;
    %wait E_0x55e979763f10;
    %load/vec4 v0x55e97980e030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e97980dcd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55e97980df40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55e97980ddb0_0;
    %assign/vec4 v0x55e97980dcd0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e97980d1d0;
T_4 ;
    %wait E_0x55e979763f10;
    %load/vec4 v0x55e97980d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e97980d480_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55e97980d700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55e97980d540_0;
    %assign/vec4 v0x55e97980d480_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55e97980cb50;
T_5 ;
    %wait E_0x55e979763f10;
    %load/vec4 v0x55e97980d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55e97980cdc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e97980cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55e97980cf40_0;
    %assign/vec4 v0x55e97980cdc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e9797d7ed0;
T_6 ;
    %wait E_0x55e979763f10;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55e9798182e0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55e979816470_0, v0x55e979815370_0, v0x55e979817ec0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55e979817bb0_0, v0x55e979817d50_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55e979817ae0_0, v0x55e979817c80_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55e979817f80_0, v0x55e979818410_0, v0x55e979818140_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55e9798177c0_0, v0x55e979818580_0, v0x55e9798184e0_0, v0x55e9798168d0_0, v0x55e979816140_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55e979815a90_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e9797d7ed0;
T_7 ;
    %wait E_0x55e9797659d0;
    %load/vec4 v0x55e979815670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55e979815b80_0;
    %load/vec4 v0x55e9798157d0_0;
    %add;
    %store/vec4 v0x55e979817880_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55e979816530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55e979815b80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55e979816470_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55e979817880_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55e9798165d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55e979817ae0_0;
    %store/vec4 v0x55e979817880_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55e979815b80_0;
    %store/vec4 v0x55e979817880_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55e9797d7ed0;
T_8 ;
    %wait E_0x55e979763f10;
    %load/vec4 v0x55e9798182e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e9798159f0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55e979815a90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55e9798159f0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e9797d76d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e979818920_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55e979818920_0;
    %inv;
    %store/vec4 v0x55e979818920_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55e9797d76d0;
T_10 ;
    %fork t_1, S_0x55e9797d7aa0;
    %jmp t_0;
    .scope S_0x55e9797d7aa0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e9798191a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e9798189c0_0, 0, 1;
    %wait E_0x55e979763f10;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e9798191a0_0, 0, 1;
    %wait E_0x55e979763f10;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e97980a780_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55e979818c40_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55e97980aa50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e97980ab30_0, 0, 5;
    %load/vec4 v0x55e97980a780_0;
    %store/vec4 v0x55e97980ac10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e97980a840_0, 0, 16;
    %load/vec4 v0x55e97980aa50_0;
    %load/vec4 v0x55e97980ab30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e97980ac10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e97980a840_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e97980a920_0, 0, 32;
    %load/vec4 v0x55e97980a920_0;
    %store/vec4 v0x55e979819010_0, 0, 32;
    %load/vec4 v0x55e979818c40_0;
    %load/vec4 v0x55e97980a780_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55e979818c40_0, 0, 32;
    %wait E_0x55e979763f10;
    %delay 2, 0;
    %load/vec4 v0x55e979818d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55e979818b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55e97980a780_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55e97980a780_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e97980a780_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x55e97980aa50_0, 0, 6;
    %load/vec4 v0x55e97980a780_0;
    %store/vec4 v0x55e97980ab30_0, 0, 5;
    %load/vec4 v0x55e97980a780_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55e97980ac10_0, 0, 5;
    %load/vec4 v0x55e97980a780_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55e97980a840_0, 0, 16;
    %load/vec4 v0x55e97980aa50_0;
    %load/vec4 v0x55e97980ab30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e97980ac10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e97980a840_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e97980a920_0, 0, 32;
    %load/vec4 v0x55e97980a920_0;
    %store/vec4 v0x55e979819010_0, 0, 32;
    %wait E_0x55e979763f10;
    %delay 2, 0;
    %load/vec4 v0x55e97980a780_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55e97980a780_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e97980a780_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55e97980acf0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55e97980aa50_0, 0, 6;
    %load/vec4 v0x55e97980a780_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55e97980ab30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e97980ac10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e97980a840_0, 0, 16;
    %load/vec4 v0x55e97980aa50_0;
    %load/vec4 v0x55e97980ab30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e97980ac10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e97980a840_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e97980a920_0, 0, 32;
    %load/vec4 v0x55e97980a920_0;
    %store/vec4 v0x55e979819010_0, 0, 32;
    %wait E_0x55e979763f10;
    %delay 2, 0;
    %load/vec4 v0x55e97980a780_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55e97980add0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55e97980add0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e97980a5a0_0, 0, 32;
    %vpi_call/w 5 127 "$display", "%b", v0x55e97980a5a0_0 {0 0 0};
    %load/vec4 v0x55e97980acf0_0;
    %load/vec4 v0x55e97980a780_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55e97980acf0_0, 0, 32;
    %load/vec4 v0x55e97980acf0_0;
    %load/vec4 v0x55e97980a5a0_0;
    %xor;
    %store/vec4 v0x55e97980a6a0_0, 0, 32;
    %load/vec4 v0x55e9798190b0_0;
    %load/vec4 v0x55e97980a6a0_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55e97980a6a0_0, v0x55e9798190b0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55e97980a780_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55e97980a780_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55e9797d76d0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/xori_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
