 
                              Fusion Compiler (TM)

             Version U-2022.12-SP1 for linux64 - Jan 27, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home/soc17/.synopsys_fc_gui/preferences.tcl
fc_shell> source run_fc_BISR.tcl
Warning: Layer 'VIA1' 'onGrid' and 'onWireTrack' coexist. (TECH-025)
Information: Loading technology file '/home/eda/soc/lib/gpdk/32n/tech/milkyway/saed32nm_1p9m_mw.tf' (FILE-007)
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BinaryCounter.v
Presto compilation completed successfully.
Elapsed = 00:00:00.02, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/LFSR16B.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/Toggle8B.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/FSM.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BIST.v
Presto compilation completed successfully.
Elapsed = 00:00:00.01, CPU = 00:00:00.01
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/LFSR8B.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/GrayCounter.v
Presto compilation completed successfully.
Elapsed = 00:00:00.00, CPU = 00:00:00.00
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/SRAM64KB.v
Warning:  /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/SRAM64KB.v:23: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/SRAM64KB.v:37: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Elapsed = 00:00:00.01, CPU = 00:00:00.01
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BISR.v
Presto compilation completed successfully.
Elapsed = 00:00:00.01, CPU = 00:00:00.01
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/SPARE_SRAM3KB.v
Warning:  /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/SPARE_SRAM3KB.v:23: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/SPARE_SRAM3KB.v:37: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Presto compilation completed successfully.
Elapsed = 00:00:00.01, CPU = 00:00:00.01
Running PRESTO HDLC
Compiling source file /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/MEMCTRL.v
Presto compilation completed successfully.
Elapsed = 00:00:00.02, CPU = 00:00:00.00
Presto compilation completed successfully. (MEMCTRL)
Information: Elaborating HDL template WORK:FSM instantiated from 'MEMCTRL'. (ELAB-193)

Inferred memory devices in process
        in routine FSM line 58 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    MEM_IDATA_reg    | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    MEM_ADDR_reg     | Flip-flop |  10   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     MEM_WEB_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     MEM_OEB_reg     | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
|     MEM_CSB_reg     | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine FSM line 88 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     MEM_CE_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     PREV_CE_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (FSM)
Information: Elaborating HDL template WORK:BISR instantiated from 'MEMCTRL'. (ELAB-193)
Warning:  /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BISR.v:50: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
        in routine BISR line 64 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BISR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  SELECT_COUNT_reg   | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine BISR line 73 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BISR.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    FAULT_BLOCK_reg    | Flip-flop |  512  |  Y  | Y  | Y  | N  | N  | N  | N  |
| FAULT_BLOCK_COUNT_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine BISR line 107 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BISR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SPARE_MEM_IDATA_reg | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    MEM_ADDR_reg     | Flip-flop |  10   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     MEM_WEB_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     MEM_OEB_reg     | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
|     MEM_CSB_reg     | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
|    MEM_IDATA_reg    | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
| SPARE_MEM_ADDR_reg  | Flip-flop |   7   |  Y  | Y  | Y  | N  | N  | N  | N  |
|  SPARE_MEM_WEB_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  SPARE_MEM_OEB_reg  | Flip-flop |  25   |  Y  | Y  | N  | Y  | N  | N  | N  |
|  SPARE_MEM_CSB_reg  | Flip-flop |  25   |  Y  | Y  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine BISR line 170 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BISR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  SPARE_MEM_CE_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     MEM_CE_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (BISR)
Information: Elaborating HDL template WORK:SRAM64KB instantiated from 'MEMCTRL'. (ELAB-193)
Presto compilation completed successfully. (SRAM64KB)
Information: Elaborating HDL template WORK:SPARE_SRAM3KB instantiated from 'MEMCTRL'. (ELAB-193)
Presto compilation completed successfully. (SPARE_SRAM3KB)
Information: Elaborating HDL template WORK:BIST instantiated from 'FSM'. (ELAB-193)

Statistics for case statements in always block at line 44 in file
        '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BIST.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 56 in file
        '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BIST.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 83 in file
        '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BIST.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 94 in file
        '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BIST.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           108            |     no/auto      |
===============================================
  state register: state

Inferred memory devices in process
        in routine BIST line 74 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BIST.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   1   |  N  | Y  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine BIST line 94 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BIST.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| NEED_REPAIR_ADDR_reg | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    BIST_PASS_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  BIST_MEM_IDATA_reg  | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
|  BIST_MEM_ADDR_reg   | Flip-flop |  10   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   BIST_MEM_CE_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   BIST_MEM_WEB_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   BIST_MEM_CSB_reg   | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
|   BIST_MEM_OEB_reg   | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (BIST)
Information: Elaborating HDL template WORK:LFSR16B instantiated from 'BIST'. (ELAB-193)

Inferred memory devices in process
        in routine LFSR16B line 15 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/LFSR16B.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | Y  | N  | Y  | N  | N  | N  |
|       OUT_reg       | Flip-flop |  15   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    COUNTING_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_COUNT_reg    | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (LFSR16B)
Information: Elaborating HDL template WORK:GrayCounter instantiated from 'BIST'. (ELAB-193)

Inferred memory devices in process
        in routine GrayCounter line 16 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/GrayCounter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  BinaryCounter_reg  | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    COUNTING_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_COUNT_reg    | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|       OUT_reg       | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (GrayCounter)
Information: Elaborating HDL template WORK:BinaryCounter instantiated from 'BIST'. (ELAB-193)

Inferred memory devices in process
        in routine BinaryCounter line 16 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/BinaryCounter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    COUNTING_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_COUNT_reg    | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (BinaryCounter)
Information: Elaborating HDL template WORK:LFSR8B instantiated from 'BIST'. (ELAB-193)

Inferred memory devices in process
        in routine LFSR8B line 15 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/LFSR8B.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | Y  | N  | Y  | N  | N  | N  |
|       OUT_reg       | Flip-flop |   7   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    COUNTING_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_COUNT_reg    | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (LFSR8B)
Information: Elaborating HDL template WORK:Toggle8B instantiated from 'BIST'. (ELAB-193)

Inferred memory devices in process
        in routine Toggle8B line 15 in file
                '/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/../rtl/memctrl/Toggle8B.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    COUNTING_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    CLK_COUNT_reg    | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Toggle8B)
Number of modules read: 11
Top level ports:        43
Total in all modules
  Ports:                1002
  Nets:                 22479
  Instances:            12110
Elapsed = 00:00:02.72, CPU = 00:00:02.66
Information: User units loaded from library 'sae32sram' (LNK-040)
Information: Added key list 'DesignWare' to design 'MEMCTRL'. (DWS-0216)
Elapsed = 00:00:01.68, CPU = 00:00:01.48
****************************************
 Report : check_design 
 Options: { dp_pre_floorplan }
 Design : MEMCTRL
 Version: U-2022.12-SP1
 Date   : Mon Dec 16 15:33:05 2024
****************************************

Running atomic-check 'dp_pre_floorplan'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DPUI-924     Warn   10         The routing directions for layer '%s' are missing. Auto deriving...
  ----------------------------------------------------------------------------------------------------
  Total 10 non-EMS messages : 0 errors, 10 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
Information: Non-EMS messages are saved into file 'check_design2024Dec16153305.log'.
Information: Related supplies are not explicitly specified on 43 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
Information: Power and ground nets will be connected to mapped cells only. Unmapped instances and switch placeholder cells in the design are skipped. (MV-341)
****************************************
Report : Power/Ground Connection Summary
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Mon Dec 16 15:33:06 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/89
Ground net VSS                0/89
--------------------------------------------------------------------------------
Information: connections of 178 power/ground pin(s) are created or changed.
Information: The design specific attribute override for layer 'M1' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M2' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The returned value for layer 'M1' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M2' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M3' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M4' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M5' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M6' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M7' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M8' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
Information: The returned value for layer 'M9' is the design specific attribute override defined within the current block 'MEMCTRL'. (ATTR-11)
****************************************
Report : Ignored Layers
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Mon Dec 16 15:33:06 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               (none given)
RC Estimation Ignored Layers    (none given)
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
****************************************
Report : Ignored Layers
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Mon Dec 16 15:33:06 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               M1
Max Routing Layer               M6
RC Estimation Ignored Layers    PO M7 M8 M9 MRDL 
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_01_READ_DESIGN.design'. (DES-028)
Saving library 'MEMCTRL'
527.268
818.699
{0 0} {1955.694 2236.6674}
Warning: this option -shape is not valid when you specify the -boundary option. (DPI-204)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 45.62%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
527.268
818.699
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

check_legality for block design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 24 ref cells (8 fillers) from library
Warning: Standard cell instance UFSM/UBIST/LFSR_ADDR_GEN/OUT_reg[15] is not placed. (LGL-003)
Warning: Standard cell instance UFSM/UBIST/LFSR_ADDR_GEN/OUT_reg[14] is not placed. (LGL-003)
Warning: Standard cell instance UFSM/UBIST/LFSR_ADDR_GEN/OUT_reg[13] is not placed. (LGL-003)
Warning: Standard cell instance UFSM/UBIST/LFSR_ADDR_GEN/OUT_reg[12] is not placed. (LGL-003)
Warning: Standard cell instance UFSM/UBIST/LFSR_ADDR_GEN/OUT_reg[11] is not placed. (LGL-003)
Note - message 'LGL-003' limit (5) exceeded. Remainder will be suppressed.
Design has no advanced rules
Checking legality
Checking cell legality:

Sorting rows.
Checking spacing rule legality.

Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design MEMCTRL succeeded!


check_legality succeeded.

**************************

****************************************
Report : check_mv_design
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Mon Dec 16 15:33:09 2024
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_02_FLOORPLAN.design'. (DES-028)
Saving library 'MEMCTRL'
All strategies have been removed.
No pattern is found.
No PG region is found.
No via def rule is found.
All strategy via rules have been removed.
Error: Nothing matched for blockage_list (SEL-005)
Information: The command 'set_pg_via_master_rule' cleared the undo history. (UNDO-016)
Successfully set via def rule pgvia_10x10.
Successfully create PG ring pattern core_ring_pattern.
Successfully set PG strategy core_ring.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Set tag to CORE_RING
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 89
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 16 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag CORE_RING to committed wires.
Committed 16 wires.
Committing wires takes 0.00 seconds.
Committed 16 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
Successfully create PG ring pattern Macro_ring.
Successfully set PG strategy MEMCTRL_macro_ring.
Successfully set strategy via rule M_ring_vias.
Sanity check for inputs.
Set tag to MACRO_RING
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy MEMCTRL_macro_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 89
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy MEMCTRL_macro_ring.
Checking 712 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag MACRO_RING to committed wires.
Committed 712 wires.
Committing wires takes 0.00 seconds.
Committed 712 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully create macro connection pattern Macro_ring_pin.
Successfully set PG strategy Macro_pins_via.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Set tag to Macro_RING_con
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy Macro_pins_via.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 89
Number of Pads: 0
Connecting macros and pads.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 17288 stacked vias.
Number of threads: 32
Number of partitions: 297
Direction of partitions: horizontal
Number of vias: 17288
Checking DRC for 17288 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 55% 60% 65% 70% 75% 80% 85% 90% 100%
17288 regular vias are not fixed
Via DRC checking runtime 1.00 seconds.
via connection runtime: 2 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 17288 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag Macro_RING_con to committed wires.
Committed 17288 wires.
Committing wires takes 1.00 seconds.
Committed 17288 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 17 seconds.
Successfully compiled PG.
Overall runtime: 17 seconds.
Define region based on polygon shape.
Create region MESH
Variable 4.64 is defined in -parameters option but not used by any pattern expression.
Variable 19.456 is defined in -parameters option but not used by any pattern expression.
Variable 5.088 is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern METAL8_PG_PATTERN.
Successfully set PG strategy METAL8_MAPPING_STRATEGY.
Only via_master is specified in the rule, the via_master will be applied to all intersections.
Please specified intersection rule or filtering rule if this is not desired.
Successfully set strategy via rule M8_via.
Sanity check for inputs.
Set tag to MESH_8
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy METAL8_MAPPING_STRATEGY.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 89
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies METAL8_MAPPING_STRATEGY .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies METAL8_MAPPING_STRATEGY .
Check and fix DRC for 2400 wires for strategy METAL8_MAPPING_STRATEGY.
Number of threads: 32
Number of partitions: 19
Direction of partitions: vertical
Number of wires: 2400
Checking DRC for 2400 wires:25% 35% 40% 45% 60% 65% 70% 75% 80% 85% 95% 100%
Creating 2400 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via shapes for strategies METAL8_MAPPING_STRATEGY .
Number of threads: 32
Working on strategy METAL8_MAPPING_STRATEGY.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy METAL8_MAPPING_STRATEGY: 0.00 seconds.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag MESH_8 to committed wires.
Committed 2400 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
Variable 1.104 is defined in -parameters option but not used by any pattern expression.
Variable 13.376 is defined in -parameters option but not used by any pattern expression.
Variable 5.584 is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern METAL7_PG_PATTERN.
Successfully set PG strategy METAL7_MAPPING_STRATEGY.
Only via_master is specified in the rule, the via_master will be applied to all intersections.
Please specified intersection rule or filtering rule if this is not desired.
Successfully set strategy via rule M7_via.
Sanity check for inputs.
Set tag to MESH_7
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy METAL7_MAPPING_STRATEGY.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 89
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies METAL7_MAPPING_STRATEGY .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies METAL7_MAPPING_STRATEGY .
Check and fix DRC for 1559 wires for strategy METAL7_MAPPING_STRATEGY.
Number of threads: 32
Number of partitions: 31
Direction of partitions: horizontal
Number of wires: 1559
Checking DRC for 1559 wires:5% 10% 15% 20% 25% 40% 45% 50% 55% 60% 65% 70% 75% 85% 90% 95% 100%
Creating 1559 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies METAL7_MAPPING_STRATEGY .
Number of threads: 32
Working on strategy METAL7_MAPPING_STRATEGY.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy METAL7_MAPPING_STRATEGY: 0.00 seconds.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag MESH_7 to committed wires.
Committed 1559 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Error: Nothing matched for blockage_list (SEL-005)
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern P_m2_triple.
Successfully set PG strategy S_m2_vddvss.
Only via_master is specified in the rule, the via_master will be applied to all intersections.
Please specified intersection rule or filtering rule if this is not desired.
Successfully set strategy via rule M2_via.
Sanity check for inputs.
Set tag to low_MESH_2
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_m2_vddvss.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 89
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies S_m2_vddvss .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies S_m2_vddvss .
Creating via shapes for strategies S_m2_vddvss .
Number of threads: 32
Working on strategy S_m2_vddvss.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Setting tag low_MESH_2 to committed wires.
Committed 7095 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully set via def rule pgvia_1x2.
Variable M1 is defined in -parameters option but not used by other option.
Variable 0.06 is defined in -parameters option but not used by other option.
Variable 3.344 is defined in -parameters option but not used by other option.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create standard cell rail pattern std_rail_pattern.
Successfully set PG strategy M1_std_cell_rail.
Successfully set strategy via rule M2_via_stdcellrail.
Sanity check for inputs.
Set tag to STD_RAIL_M1
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_std_cell_rail.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 89
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_std_cell_rail.
DRC checking and fixing for standard cell rail strategy M1_std_cell_rail.
Number of threads: 32
Number of partitions: 122
Direction of partitions: horizontal
Number of wires: 6274
Checking DRC for 6274 wires:5% 25% 30% 35% 50% 60% 70% 75% 80% 85% 90% 95% 100%
Creating 6274 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 222445 stacked vias.
Number of threads: 32
Number of partitions: 122
Direction of partitions: horizontal
Number of vias: 222445
Checking DRC for 222445 stacked vias:5% 10% 15% 20% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 4.00 seconds.
via connection runtime: 5 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 222445 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Setting tag STD_RAIL_M1 to committed wires.
Committed 6274 wires.
Committing wires takes 0.00 seconds.
Committed 222445 vias.
Committed 0 wires for via creation.
Committing vias takes 1.00 seconds.
Overall PG creation runtime: 6 seconds.
Successfully compiled PG.
Overall runtime: 6 seconds.
All strategies have been removed.
All patterns have been removed.
All PG regions have been removed.
All via def rules have been removed.
All strategy via rules have been removed.
Command check_pg_drc started  at Mon Dec 16 15:33:38 2024
Command check_pg_drc finished at Mon Dec 16 15:33:39 2024
CPU usage for check_pg_drc: 17.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.92 seconds ( 0.00 hours)
No errors found.
Check net VDD vias...
Number of missing vias on VIA6 layer: 1284
Number of missing vias on VIA7 layer: 9937
Total number of missing vias: 11221
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA6 layer: 1314
Number of missing vias on VIA7 layer: 9061
Total number of missing vias: 10375
Checking net VSS vias took 1 seconds.
Overall runtime: 1 seconds.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 89
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 16446
Number of VDD Vias: 83549
Number of VDD Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 10951
  Number of floating vias: 9008
  Number of floating std cells: 0
  Number of floating hard macros: 89
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 18898
Number of VSS Vias: 156912
Number of VSS Terminals: 0
**************Verify net VSS connectivity*****************
  Number of floating wires: 11024
  Number of floating vias: 9008
  Number of floating std cells: 0
  Number of floating hard macros: 89
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 1 seconds.
Successfully set via def rule pgvia_10x10.
Set tag to core_M7_8_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 2408 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 800 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of vias: 800
Checking DRC for 800 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 0 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 800 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 800 vias.
Setting tag core_M7_8_via to committed wires.
Committing vias takes 0.00 seconds.
Overall runtime: 1 seconds.
Successfully created PG Vias.
Successfully set via def rule pgvia_3x3.
Set tag to M6_7_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 1915 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 2598 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of threads: 32
Number of partitions: 22
Direction of partitions: horizontal
Number of vias: 2598
Checking DRC for 2598 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 95% 100%
Overall via DRC checking runtime: 0 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 2598 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 2598 vias.
Setting tag M6_7_via to committed wires.
Committing vias takes 0.00 seconds.
Overall runtime: 1 seconds.
Successfully created PG Vias.
Successfully set via def rule pgvia_5x8.
Set tag to M7_8_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 3959 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 18198 intersections starts
Via instantiation runtime: 0 seconds.
Starting via DRC checking ...
Number of threads: 32
Number of partitions: 31
Direction of partitions: horizontal
Number of vias: 18198
Checking DRC for 18198 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 1 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 18198 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 18198 vias.
Setting tag M7_8_via to committed wires.
Committing vias takes 0.00 seconds.
Overall runtime: 2 seconds.
Successfully created PG Vias.
Information: The command 'set_pg_via_master_rule' cleared the undo history. (UNDO-016)
Successfully set via def rule pgvia_2x4.
Set tag to M2_7_via
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 8654 shapes starts
Intersection detection runtime: 1 seconds.
Instantiating vias for 55139 intersections starts
Via instantiation runtime: 1 seconds.
Starting via DRC checking ...
Number of threads: 32
Number of partitions: 37
Direction of partitions: vertical
Number of vias: 35695
Checking DRC for 35695 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 32
Number of partitions: 16
Direction of partitions: horizontal
Number of vias: 19444
Checking DRC for 19444 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Overall via DRC checking runtime: 8 seconds.
Checking dangling/floating vias.
Start iteration 1: Checking 55139 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2: Checking 53410 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Committed 267050 vias.
Setting tag M2_7_via to committed wires.
Committing vias takes 1.00 seconds.
Overall runtime: 12 seconds.
Successfully created PG Vias.
Command check_pg_drc started  at Mon Dec 16 15:34:02 2024
Command check_pg_drc finished at Mon Dec 16 15:34:03 2024
CPU usage for check_pg_drc: 22.50 seconds ( 0.01 hours)
Elapsed time for check_pg_drc: 1.84 seconds ( 0.00 hours)
Total number of errors found: 108
   108 insufficient spacings on M6
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 1 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 1 seconds.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 77404
Number of Macro Cells: 89
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 16446
Number of VDD Vias: 188910
Number of VDD Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 18898
Number of VSS Vias: 340197
Number of VSS Terminals: 0
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 2 seconds.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 89
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 16446
Number of VDD Vias: 188910
Number of VDD Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 18898
Number of VSS Vias: 340197
Number of VSS Terminals: 0
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 1 seconds.
Information: Saving 'MEMCTRL:MEMCTRL.design' to 'MEMCTRL:MEMCTRL_03_POWERPLAN.design'. (DES-028)
Saving library 'MEMCTRL'
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (226.0100 128.3545).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (976.8470 948.7297).
Cell is added at (242.9000 107.4900).
Cell is added at (976.8470 948.7297).
Cell is added at (242.9000 94.7610).
Cell is added at (242.9000 96.1310).
Cell is added at (242.9000 97.5010).
Cell is added at (242.9000 98.8830).
Cell is added at (242.9000 100.2370).
Cell is added at (242.9000 101.6060).
Cell is added at (242.9000 102.9760).
Cell is added at (242.9000 104.3530).
Cell is added at (510.2780 128.3545).
Cell is added at (527.1680 107.4900).
Cell is added at (527.1680 94.7610).
Cell is added at (527.1680 96.1310).
Cell is added at (527.1680 97.5010).
Cell is added at (527.1680 98.8830).
Cell is added at (527.1680 100.2370).
Cell is added at (527.1680 101.6060).
Cell is added at (527.1680 102.9760).
Cell is added at (527.1680 104.3530).
Cell is added at (794.5460 128.3545).
Cell is added at (811.4360 107.4900).
Cell is added at (811.4360 94.7610).
Cell is added at (811.4360 96.1310).
Cell is added at (811.4360 97.5010).
Cell is added at (811.4360 98.8830).
Cell is added at (811.4360 100.2370).
Cell is added at (811.4360 101.6060).
Cell is added at (811.4360 102.9760).
Cell is added at (811.4360 104.3530).
Cell is added at (226.0100 288.4159).
Cell is added at (242.9000 267.5514).
Cell is added at (242.9000 254.8224).
Cell is added at (242.9000 256.1924).
Cell is added at (242.9000 257.5624).
Cell is added at (242.9000 258.9444).
Cell is added at (242.9000 260.2984).
Cell is added at (242.9000 261.6674).
Cell is added at (242.9000 263.0374).
Cell is added at (242.9000 264.4144).
Cell is added at (510.2780 288.4159).
Cell is added at (527.1680 267.5514).
Cell is added at (527.1680 254.8224).
Cell is added at (527.1680 256.1924).
Cell is added at (527.1680 257.5624).
Cell is added at (527.1680 258.9444).
Cell is added at (527.1680 260.2984).
Cell is added at (527.1680 261.6674).
Cell is added at (527.1680 263.0374).
Cell is added at (527.1680 264.4144).
Cell is added at (794.5460 288.4159).
Cell is added at (811.4360 267.5514).
Cell is added at (811.4360 254.8224).
Cell is added at (811.4360 256.1924).
Cell is added at (811.4360 257.5624).
Cell is added at (811.4360 258.9444).
Cell is added at (811.4360 260.2984).
Cell is added at (811.4360 261.6674).
Cell is added at (811.4360 263.0374).
Cell is added at (811.4360 264.4144).
Cell is added at (226.0100 448.4773).
Cell is added at (242.9000 427.6128).
Cell is added at (242.9000 414.8838).
Cell is added at (242.9000 416.2538).
Cell is added at (242.9000 417.6238).
Cell is added at (242.9000 419.0058).
Cell is added at (242.9000 420.3598).
Cell is added at (242.9000 421.7288).
Cell is added at (242.9000 423.0988).
Cell is added at (242.9000 424.4758).
Cell is added at (510.2780 448.4773).
Cell is added at (527.1680 427.6128).
Cell is added at (527.1680 414.8838).
Cell is added at (527.1680 416.2538).
Cell is added at (527.1680 417.6238).
Cell is added at (527.1680 419.0058).
Cell is added at (527.1680 420.3598).
Cell is added at (527.1680 421.7288).
Cell is added at (527.1680 423.0988).
Cell is added at (527.1680 424.4758).
Cell is added at (794.5460 448.4773).
Cell is added at (811.4360 427.6128).
Cell is added at (811.4360 414.8838).
Cell is added at (811.4360 416.2538).
Cell is added at (811.4360 417.6238).
Cell is added at (811.4360 419.0058).
Cell is added at (811.4360 420.3598).
Cell is added at (811.4360 421.7288).
Cell is added at (811.4360 423.0988).
Cell is added at (811.4360 424.4758).
Cell is added at (226.0100 608.5387).
Cell is added at (242.9000 587.6742).
Cell is added at (242.9000 574.9452).
Cell is added at (242.9000 576.3152).
Cell is added at (242.9000 577.6852).
Cell is added at (242.9000 579.0672).
Cell is added at (242.9000 580.4212).
Cell is added at (242.9000 581.7902).
Cell is added at (242.9000 583.1602).
Cell is added at (242.9000 584.5372).
Cell is added at (510.2780 608.5387).
Cell is added at (527.1680 587.6742).
Cell is added at (527.1680 574.9452).
Cell is added at (527.1680 576.3152).
Cell is added at (527.1680 577.6852).
Cell is added at (527.1680 579.0672).
Cell is added at (527.1680 580.4212).
Cell is added at (527.1680 581.7902).
Cell is added at (527.1680 583.1602).
Cell is added at (527.1680 584.5372).
Cell is added at (794.5460 608.5387).
Cell is added at (811.4360 587.6742).
Cell is added at (811.4360 574.9452).
Cell is added at (811.4360 576.3152).
Cell is added at (811.4360 577.6852).
Cell is added at (811.4360 579.0672).
Cell is added at (811.4360 580.4212).
Cell is added at (811.4360 581.7902).
Cell is added at (811.4360 583.1602).
Cell is added at (811.4360 584.5372).
Cell is added at (226.0100 768.6001).
Cell is added at (242.9000 747.7356).
Cell is added at (242.9000 735.0066).
Cell is added at (242.9000 736.3766).
Cell is added at (242.9000 737.7466).
Cell is added at (242.9000 739.1286).
Cell is added at (242.9000 740.4826).
Cell is added at (242.9000 741.8516).
Cell is added at (242.9000 743.2216).
Cell is added at (242.9000 744.5986).
Cell is added at (510.2780 768.6001).
Cell is added at (527.1680 747.7356).
Cell is added at (527.1680 735.0066).
Cell is added at (527.1680 736.3766).
Cell is added at (527.1680 737.7466).
Cell is added at (527.1680 739.1286).
Cell is added at (527.1680 740.4826).
Cell is added at (527.1680 741.8516).
Cell is added at (527.1680 743.2216).
Cell is added at (527.1680 744.5986).
Cell is added at (226.0100 928.6615).
Cell is added at (242.9000 907.7970).
Cell is added at (242.9000 895.0680).
Cell is added at (242.9000 896.4380).
Cell is added at (242.9000 897.8080).
Cell is added at (242.9000 899.1900).
Cell is added at (242.9000 900.5440).
Cell is added at (242.9000 901.9130).
Cell is added at (242.9000 903.2830).
Cell is added at (242.9000 904.6600).
Cell is added at (510.2780 928.6615).
Cell is added at (527.1680 907.7970).
Cell is added at (527.1680 895.0680).
Cell is added at (527.1680 896.4380).
Cell is added at (527.1680 897.8080).
Cell is added at (527.1680 899.1900).
Cell is added at (527.1680 900.5440).
Cell is added at (527.1680 901.9130).
Cell is added at (527.1680 903.2830).
Cell is added at (527.1680 904.6600).
Cell is added at (1159.1480 128.3545).
Cell is added at (1142.2580 107.4900).
Cell is added at (1142.2580 94.7610).
Cell is added at (1142.2580 96.1310).
Cell is added at (1142.2580 97.5010).
Cell is added at (1142.2580 98.8830).
Cell is added at (1142.2580 100.2370).
Cell is added at (1142.2580 101.6060).
Cell is added at (1142.2580 102.9760).
Cell is added at (1142.2580 104.3530).
Cell is added at (1443.4160 128.3545).
Cell is added at (1426.5260 107.4900).
Cell is added at (1426.5260 94.7610).
Cell is added at (1426.5260 96.1310).
Cell is added at (1426.5260 97.5010).
Cell is added at (1426.5260 98.8830).
Cell is added at (1426.5260 100.2370).
Cell is added at (1426.5260 101.6060).
Cell is added at (1426.5260 102.9760).
Cell is added at (1426.5260 104.3530).
Cell is added at (1727.6840 128.3545).
Cell is added at (1710.7940 107.4900).
Cell is added at (1710.7940 94.7610).
Cell is added at (1710.7940 96.1310).
Cell is added at (1710.7940 97.5010).
Cell is added at (1710.7940 98.8830).
Cell is added at (1710.7940 100.2370).
Cell is added at (1710.7940 101.6060).
Cell is added at (1710.7940 102.9760).
Cell is added at (1710.7940 104.3530).
Cell is added at (1159.1480 288.4159).
Cell is added at (1142.2580 267.5514).
Cell is added at (1142.2580 254.8224).
Cell is added at (1142.2580 256.1924).
Cell is added at (1142.2580 257.5624).
Cell is added at (1142.2580 258.9444).
Cell is added at (1142.2580 260.2984).
Cell is added at (1142.2580 261.6674).
Cell is added at (1142.2580 263.0374).
Cell is added at (1142.2580 264.4144).
Cell is added at (1443.4160 288.4159).
Cell is added at (1426.5260 267.5514).
Cell is added at (1426.5260 254.8224).
Cell is added at (1426.5260 256.1924).
Cell is added at (1426.5260 257.5624).
Cell is added at (1426.5260 258.9444).
Cell is added at (1426.5260 260.2984).
Cell is added at (1426.5260 261.6674).
Cell is added at (1426.5260 263.0374).
Cell is added at (1426.5260 264.4144).
Cell is added at (1727.6840 288.4159).
Cell is added at (1710.7940 267.5514).
Cell is added at (1710.7940 254.8224).
Cell is added at (1710.7940 256.1924).
Cell is added at (1710.7940 257.5624).
Cell is added at (1710.7940 258.9444).
Cell is added at (1710.7940 260.2984).
Cell is added at (1710.7940 261.6674).
Cell is added at (1710.7940 263.0374).
Cell is added at (1710.7940 264.4144).
Cell is added at (1159.1480 448.4773).
Cell is added at (1142.2580 427.6128).
Cell is added at (1142.2580 414.8838).
Cell is added at (1142.2580 416.2538).
Cell is added at (1142.2580 417.6238).
Cell is added at (1142.2580 419.0058).
Cell is added at (1142.2580 420.3598).
Cell is added at (1142.2580 421.7288).
Cell is added at (1142.2580 423.0988).
Cell is added at (1142.2580 424.4758).
Cell is added at (1443.4160 448.4773).
Cell is added at (1426.5260 427.6128).
Cell is added at (1426.5260 414.8838).
Cell is added at (1426.5260 416.2538).
Cell is added at (1426.5260 417.6238).
Cell is added at (1426.5260 419.0058).
Cell is added at (1426.5260 420.3598).
Cell is added at (1426.5260 421.7288).
Cell is added at (1426.5260 423.0988).
Cell is added at (1426.5260 424.4758).
Cell is added at (1727.6840 448.4773).
Cell is added at (1710.7940 427.6128).
Cell is added at (1710.7940 414.8838).
Cell is added at (1710.7940 416.2538).
Cell is added at (1710.7940 417.6238).
Cell is added at (1710.7940 419.0058).
Cell is added at (1710.7940 420.3598).
Cell is added at (1710.7940 421.7288).
Cell is added at (1710.7940 423.0988).
Cell is added at (1710.7940 424.4758).
Cell is added at (1159.1480 608.5387).
Cell is added at (1142.2580 587.6742).
Cell is added at (1142.2580 574.9452).
Cell is added at (1142.2580 576.3152).
Cell is added at (1142.2580 577.6852).
Cell is added at (1142.2580 579.0672).
Cell is added at (1142.2580 580.4212).
Cell is added at (1142.2580 581.7902).
Cell is added at (1142.2580 583.1602).
Cell is added at (1142.2580 584.5372).
Cell is added at (1443.4160 608.5387).
Cell is added at (1426.5260 587.6742).
Cell is added at (1426.5260 574.9452).
Cell is added at (1426.5260 576.3152).
Cell is added at (1426.5260 577.6852).
Cell is added at (1426.5260 579.0672).
Cell is added at (1426.5260 580.4212).
Cell is added at (1426.5260 581.7902).
Cell is added at (1426.5260 583.1602).
Cell is added at (1426.5260 584.5372).
Cell is added at (1727.6840 608.5387).
Cell is added at (1710.7940 587.6742).
Cell is added at (1710.7940 574.9452).
Cell is added at (1710.7940 576.3152).
Cell is added at (1710.7940 577.6852).
Cell is added at (1710.7940 579.0672).
Cell is added at (1710.7940 580.4212).
Cell is added at (1710.7940 581.7902).
Cell is added at (1710.7940 583.1602).
Cell is added at (1710.7940 584.5372).
Cell is added at (1443.4160 768.6001).
Cell is added at (1426.5260 747.7356).
Cell is added at (1426.5260 735.0066).
Cell is added at (1426.5260 736.3766).
Cell is added at (1426.5260 737.7466).
Cell is added at (1426.5260 739.1286).
Cell is added at (1426.5260 740.4826).
Cell is added at (1426.5260 741.8516).
Cell is added at (1426.5260 743.2216).
Cell is added at (1426.5260 744.5986).
Cell is added at (1727.6840 768.6001).
Cell is added at (1710.7940 747.7356).
Cell is added at (1710.7940 735.0066).
Cell is added at (1710.7940 736.3766).
Cell is added at (1710.7940 737.7466).
Cell is added at (1710.7940 739.1286).
Cell is added at (1710.7940 740.4826).
Cell is added at (1710.7940 741.8516).
Cell is added at (1710.7940 743.2216).
Cell is added at (1710.7940 744.5986).
Cell is added at (1443.4160 928.6615).
Cell is added at (1426.5260 907.7970).
Cell is added at (1426.5260 895.0680).
Cell is added at (1426.5260 896.4380).
Cell is added at (1426.5260 897.8080).
Cell is added at (1426.5260 899.1900).
Cell is added at (1426.5260 900.5440).
Cell is added at (1426.5260 901.9130).
Cell is added at (1426.5260 903.2830).
Cell is added at (1426.5260 904.6600).
Cell is added at (1727.6840 928.6615).
Cell is added at (1710.7940 907.7970).
Cell is added at (1710.7940 895.0680).
Cell is added at (1710.7940 896.4380).
Cell is added at (1710.7940 897.8080).
Cell is added at (1710.7940 899.1900).
Cell is added at (1710.7940 900.5440).
Cell is added at (1710.7940 901.9130).
Cell is added at (1710.7940 903.2830).
Cell is added at (1710.7940 904.6600).
Cell is added at (226.0100 968.7979).
Cell is added at (242.9000 989.6624).
Cell is added at (242.9000 1002.3914).
Cell is added at (242.9000 1001.0214).
Cell is added at (242.9000 999.6514).
Cell is added at (242.9000 998.2694).
Cell is added at (242.9000 996.9154).
Cell is added at (242.9000 995.5464).
Cell is added at (242.9000 994.1764).
Cell is added at (242.9000 992.7994).
Cell is added at (510.2780 968.7979).
Cell is added at (527.1680 989.6624).
Cell is added at (527.1680 1002.3914).
Cell is added at (527.1680 1001.0214).
Cell is added at (527.1680 999.6514).
Cell is added at (527.1680 998.2694).
Cell is added at (527.1680 996.9154).
Cell is added at (527.1680 995.5464).
Cell is added at (527.1680 994.1764).
Cell is added at (527.1680 992.7994).
Cell is added at (226.0100 1128.8593).
Cell is added at (242.9000 1149.7238).
Cell is added at (242.9000 1162.4528).
Cell is added at (242.9000 1161.0828).
Cell is added at (242.9000 1159.7128).
Cell is added at (242.9000 1158.3308).
Cell is added at (242.9000 1156.9768).
Cell is added at (242.9000 1155.6078).
Cell is added at (242.9000 1154.2378).
Cell is added at (242.9000 1152.8608).
Cell is added at (510.2780 1128.8593).
Cell is added at (527.1680 1149.7238).
Cell is added at (527.1680 1162.4528).
Cell is added at (527.1680 1161.0828).
Cell is added at (527.1680 1159.7128).
Cell is added at (527.1680 1158.3308).
Cell is added at (527.1680 1156.9768).
Cell is added at (527.1680 1155.6078).
Cell is added at (527.1680 1154.2378).
Cell is added at (527.1680 1152.8608).
Cell is added at (226.0100 1288.9207).
Cell is added at (242.9000 1309.7852).
Cell is added at (242.9000 1322.5142).
Cell is added at (242.9000 1321.1442).
Cell is added at (242.9000 1319.7742).
Cell is added at (242.9000 1318.3922).
Cell is added at (242.9000 1317.0382).
Cell is added at (242.9000 1315.6692).
Cell is added at (242.9000 1314.2992).
Cell is added at (242.9000 1312.9222).
Cell is added at (510.2780 1288.9207).
Cell is added at (527.1680 1309.7852).
Cell is added at (527.1680 1322.5142).
Cell is added at (527.1680 1321.1442).
Cell is added at (527.1680 1319.7742).
Cell is added at (527.1680 1318.3922).
Cell is added at (527.1680 1317.0382).
Cell is added at (527.1680 1315.6692).
Cell is added at (527.1680 1314.2992).
Cell is added at (527.1680 1312.9222).
Cell is added at (794.5460 1288.9207).
Cell is added at (811.4360 1309.7852).
Cell is added at (811.4360 1322.5142).
Cell is added at (811.4360 1321.1442).
Cell is added at (811.4360 1319.7742).
Cell is added at (811.4360 1318.3922).
Cell is added at (811.4360 1317.0382).
Cell is added at (811.4360 1315.6692).
Cell is added at (811.4360 1314.2992).
Cell is added at (811.4360 1312.9222).
Cell is added at (226.0100 1448.9821).
Cell is added at (242.9000 1469.8466).
Cell is added at (242.9000 1482.5756).
Cell is added at (242.9000 1481.2056).
Cell is added at (242.9000 1479.8356).
Cell is added at (242.9000 1478.4536).
Cell is added at (242.9000 1477.0996).
Cell is added at (242.9000 1475.7306).
Cell is added at (242.9000 1474.3606).
Cell is added at (242.9000 1472.9836).
Cell is added at (510.2780 1448.9821).
Cell is added at (527.1680 1469.8466).
Cell is added at (527.1680 1482.5756).
Cell is added at (527.1680 1481.2056).
Cell is added at (527.1680 1479.8356).
Cell is added at (527.1680 1478.4536).
Cell is added at (527.1680 1477.0996).
Cell is added at (527.1680 1475.7306).
Cell is added at (527.1680 1474.3606).
Cell is added at (527.1680 1472.9836).
Cell is added at (794.5460 1448.9821).
Cell is added at (811.4360 1469.8466).
Cell is added at (811.4360 1482.5756).
Cell is added at (811.4360 1481.2056).
Cell is added at (811.4360 1479.8356).
Cell is added at (811.4360 1478.4536).
Cell is added at (811.4360 1477.0996).
Cell is added at (811.4360 1475.7306).
Cell is added at (811.4360 1474.3606).
Cell is added at (811.4360 1472.9836).
Cell is added at (226.0100 1609.0435).
Cell is added at (242.9000 1629.9080).
Cell is added at (242.9000 1642.6370).
Cell is added at (242.9000 1641.2670).
Cell is added at (242.9000 1639.8970).
Cell is added at (242.9000 1638.5150).
Cell is added at (242.9000 1637.1610).
Cell is added at (242.9000 1635.7920).
Cell is added at (242.9000 1634.4220).
Cell is added at (242.9000 1633.0450).
Cell is added at (510.2780 1609.0435).
Cell is added at (527.1680 1629.9080).
Cell is added at (527.1680 1642.6370).
Cell is added at (527.1680 1641.2670).
Cell is added at (527.1680 1639.8970).
Cell is added at (527.1680 1638.5150).
Cell is added at (527.1680 1637.1610).
Cell is added at (527.1680 1635.7920).
Cell is added at (527.1680 1634.4220).
Cell is added at (527.1680 1633.0450).
Cell is added at (794.5460 1609.0435).
Cell is added at (811.4360 1629.9080).
Cell is added at (811.4360 1642.6370).
Cell is added at (811.4360 1641.2670).
Cell is added at (811.4360 1639.8970).
Cell is added at (811.4360 1638.5150).
Cell is added at (811.4360 1637.1610).
Cell is added at (811.4360 1635.7920).
Cell is added at (811.4360 1634.4220).
Cell is added at (811.4360 1633.0450).
Cell is added at (226.0100 1769.1049).
Cell is added at (242.9000 1789.9694).
Cell is added at (242.9000 1802.6984).
Cell is added at (242.9000 1801.3284).
Cell is added at (242.9000 1799.9584).
Cell is added at (242.9000 1798.5764).
Cell is added at (242.9000 1797.2224).
Cell is added at (242.9000 1795.8534).
Cell is added at (242.9000 1794.4834).
Cell is added at (242.9000 1793.1064).
Cell is added at (510.2780 1769.1049).
Cell is added at (527.1680 1789.9694).
Cell is added at (527.1680 1802.6984).
Cell is added at (527.1680 1801.3284).
Cell is added at (527.1680 1799.9584).
Cell is added at (527.1680 1798.5764).
Cell is added at (527.1680 1797.2224).
Cell is added at (527.1680 1795.8534).
Cell is added at (527.1680 1794.4834).
Cell is added at (527.1680 1793.1064).
Cell is added at (794.5460 1769.1049).
Cell is added at (811.4360 1789.9694).
Cell is added at (811.4360 1802.6984).
Cell is added at (811.4360 1801.3284).
Cell is added at (811.4360 1799.9584).
Cell is added at (811.4360 1798.5764).
Cell is added at (811.4360 1797.2224).
Cell is added at (811.4360 1795.8534).
Cell is added at (811.4360 1794.4834).
Cell is added at (811.4360 1793.1064).
Cell is added at (1443.4160 968.7979).
Cell is added at (1426.5260 989.6624).
Cell is added at (1426.5260 1002.3914).
Cell is added at (1426.5260 1001.0214).
Cell is added at (1426.5260 999.6514).
Cell is added at (1426.5260 998.2694).
Cell is added at (1426.5260 996.9154).
Cell is added at (1426.5260 995.5464).
Cell is added at (1426.5260 994.1764).
Cell is added at (1426.5260 992.7994).
Cell is added at (1727.6840 968.7979).
Cell is added at (1710.7940 989.6624).
Cell is added at (1710.7940 1002.3914).
Cell is added at (1710.7940 1001.0214).
Cell is added at (1710.7940 999.6514).
Cell is added at (1710.7940 998.2694).
Cell is added at (1710.7940 996.9154).
Cell is added at (1710.7940 995.5464).
Cell is added at (1710.7940 994.1764).
Cell is added at (1710.7940 992.7994).
Cell is added at (1443.4160 1128.8593).
Cell is added at (1426.5260 1149.7238).
Cell is added at (1426.5260 1162.4528).
Cell is added at (1426.5260 1161.0828).
Cell is added at (1426.5260 1159.7128).
Cell is added at (1426.5260 1158.3308).
Cell is added at (1426.5260 1156.9768).
Cell is added at (1426.5260 1155.6078).
Cell is added at (1426.5260 1154.2378).
Cell is added at (1426.5260 1152.8608).
Cell is added at (1727.6840 1128.8593).
Cell is added at (1710.7940 1149.7238).
Cell is added at (1710.7940 1162.4528).
Cell is added at (1710.7940 1161.0828).
Cell is added at (1710.7940 1159.7128).
Cell is added at (1710.7940 1158.3308).
Cell is added at (1710.7940 1156.9768).
Cell is added at (1710.7940 1155.6078).
Cell is added at (1710.7940 1154.2378).
Cell is added at (1710.7940 1152.8608).
Cell is added at (1159.1480 1288.9207).
Cell is added at (1142.2580 1309.7852).
Cell is added at (1142.2580 1322.5142).
Cell is added at (1142.2580 1321.1442).
Cell is added at (1142.2580 1319.7742).
Cell is added at (1142.2580 1318.3922).
Cell is added at (1142.2580 1317.0382).
Cell is added at (1142.2580 1315.6692).
Cell is added at (1142.2580 1314.2992).
Cell is added at (1142.2580 1312.9222).
Cell is added at (1443.4160 1288.9207).
Cell is added at (1426.5260 1309.7852).
Cell is added at (1426.5260 1322.5142).
Cell is added at (1426.5260 1321.1442).
Cell is added at (1426.5260 1319.7742).
Cell is added at (1426.5260 1318.3922).
Cell is added at (1426.5260 1317.0382).
Cell is added at (1426.5260 1315.6692).
Cell is added at (1426.5260 1314.2992).
Cell is added at (1426.5260 1312.9222).
Cell is added at (1727.6840 1288.9207).
Cell is added at (1710.7940 1309.7852).
Cell is added at (1710.7940 1322.5142).
Cell is added at (1710.7940 1321.1442).
Cell is added at (1710.7940 1319.7742).
Cell is added at (1710.7940 1318.3922).
Cell is added at (1710.7940 1317.0382).
Cell is added at (1710.7940 1315.6692).
Cell is added at (1710.7940 1314.2992).
Cell is added at (1710.7940 1312.9222).
Cell is added at (1159.1480 1448.9821).
Cell is added at (1142.2580 1469.8466).
Cell is added at (1142.2580 1482.5756).
Cell is added at (1142.2580 1481.2056).
Cell is added at (1142.2580 1479.8356).
Cell is added at (1142.2580 1478.4536).
Cell is added at (1142.2580 1477.0996).
Cell is added at (1142.2580 1475.7306).
Cell is added at (1142.2580 1474.3606).
Cell is added at (1142.2580 1472.9836).
Cell is added at (1443.4160 1448.9821).
Cell is added at (1426.5260 1469.8466).
Cell is added at (1426.5260 1482.5756).
Cell is added at (1426.5260 1481.2056).
Cell is added at (1426.5260 1479.8356).
Cell is added at (1426.5260 1478.4536).
Cell is added at (1426.5260 1477.0996).
Cell is added at (1426.5260 1475.7306).
Cell is added at (1426.5260 1474.3606).
Cell is added at (1426.5260 1472.9836).
Cell is added at (1727.6840 1448.9821).
Cell is added at (1710.7940 1469.8466).
Cell is added at (1710.7940 1482.5756).
Cell is added at (1710.7940 1481.2056).
Cell is added at (1710.7940 1479.8356).
Cell is added at (1710.7940 1478.4536).
Cell is added at (1710.7940 1477.0996).
Cell is added at (1710.7940 1475.7306).
Cell is added at (1710.7940 1474.3606).
Cell is added at (1710.7940 1472.9836).
Cell is added at (1159.1480 1609.0435).
Cell is added at (1142.2580 1629.9080).
Cell is added at (1142.2580 1642.6370).
Cell is added at (1142.2580 1641.2670).
Cell is added at (1142.2580 1639.8970).
Cell is added at (1142.2580 1638.5150).
Cell is added at (1142.2580 1637.1610).
Cell is added at (1142.2580 1635.7920).
Cell is added at (1142.2580 1634.4220).
Cell is added at (1142.2580 1633.0450).
Cell is added at (1443.4160 1609.0435).
Cell is added at (1426.5260 1629.9080).
Cell is added at (1426.5260 1642.6370).
Cell is added at (1426.5260 1641.2670).
Cell is added at (1426.5260 1639.8970).
Cell is added at (1426.5260 1638.5150).
Cell is added at (1426.5260 1637.1610).
Cell is added at (1426.5260 1635.7920).
Cell is added at (1426.5260 1634.4220).
Cell is added at (1426.5260 1633.0450).
Cell is added at (1727.6840 1609.0435).
Cell is added at (1710.7940 1629.9080).
Cell is added at (1710.7940 1642.6370).
Cell is added at (1710.7940 1641.2670).
Cell is added at (1710.7940 1639.8970).
Cell is added at (1710.7940 1638.5150).
Cell is added at (1710.7940 1637.1610).
Cell is added at (1710.7940 1635.7920).
Cell is added at (1710.7940 1634.4220).
Cell is added at (1710.7940 1633.0450).
Cell is added at (1159.1480 1769.1049).
Cell is added at (1142.2580 1789.9694).
Cell is added at (1142.2580 1802.6984).
Cell is added at (1142.2580 1801.3284).
Cell is added at (1142.2580 1799.9584).
Cell is added at (1142.2580 1798.5764).
Cell is added at (1142.2580 1797.2224).
Cell is added at (1142.2580 1795.8534).
Cell is added at (1142.2580 1794.4834).
Cell is added at (1142.2580 1793.1064).
Cell is added at (1443.4160 1769.1049).
Cell is added at (1426.5260 1789.9694).
Cell is added at (1426.5260 1802.6984).
Cell is added at (1426.5260 1801.3284).
Cell is added at (1426.5260 1799.9584).
Cell is added at (1426.5260 1798.5764).
Cell is added at (1426.5260 1797.2224).
Cell is added at (1426.5260 1795.8534).
Cell is added at (1426.5260 1794.4834).
Cell is added at (1426.5260 1793.1064).
Cell is added at (1727.6840 1769.1049).
Cell is added at (1710.7940 1789.9694).
Cell is added at (1710.7940 1802.6984).
Cell is added at (1710.7940 1801.3284).
Cell is added at (1710.7940 1799.9584).
Cell is added at (1710.7940 1798.5764).
Cell is added at (1710.7940 1797.2224).
Cell is added at (1710.7940 1795.8534).
Cell is added at (1710.7940 1794.4834).
Cell is added at (1710.7940 1793.1064).
Cell is added at (974.7496 2063.1985).
Cell is added at (974.4609 2063.1985).
Cell is added at (974.3969 2063.1985).
Cell is added at (974.1080 2063.1985).
Cell is added at (971.2392 2079.7495).
Cell is added at (973.7552 2063.1985).
Cell is added at (973.6914 2063.1985).
Cell is added at (967.3251 2063.1985).
Cell is added at (222.3550 1933.1674).
Cell is added at (966.6308 2094.6945).
Cell is added at (966.6308 2091.9585).
Cell is added at (966.6308 2087.8545).
Cell is added at (966.6308 2086.4865).
Cell is added at (966.6308 2089.2225).
Cell is added at (966.6308 2085.1185).
Cell is added at (966.6308 2090.5905).
Cell is added at (966.6308 2093.3265).
Cell is added at (239.2540 1953.7204).
Cell is added at (967.0264 2063.1985).
Cell is added at (239.2540 1964.0094).
Cell is added at (239.2540 1961.2624).
Cell is added at (239.2540 1957.1574).
Cell is added at (239.2540 1955.7874).
Cell is added at (239.2540 1958.5394).
Cell is added at (239.2540 1954.4174).
Cell is added at (239.2540 1959.8934).
Cell is added at (239.2540 1962.6324).
Cell is added at (502.9770 1933.1674).
Cell is added at (519.8760 1953.7204).
Cell is added at (519.8760 1964.0094).
Cell is added at (519.8760 1961.2624).
Cell is added at (519.8760 1957.1574).
Cell is added at (519.8760 1955.7874).
Cell is added at (519.8760 1958.5394).
Cell is added at (519.8760 1954.4174).
Cell is added at (519.8760 1959.8934).
Cell is added at (519.8760 1962.6324).
Cell is added at (783.5990 1933.1674).
Cell is added at (800.4980 1953.7204).
Cell is added at (800.4980 1964.0094).
Cell is added at (800.4980 1961.2624).
Cell is added at (800.4980 1957.1574).
Cell is added at (800.4980 1955.7874).
Cell is added at (800.4980 1958.5394).
Cell is added at (800.4980 1954.4174).
Cell is added at (800.4980 1959.8934).
Cell is added at (800.4980 1962.6324).
Cell is added at (222.3550 2016.4694).
Cell is added at (239.2540 2037.0224).
Cell is added at (239.2540 2047.3114).
Cell is added at (239.2540 2044.5644).
Cell is added at (239.2540 2040.4594).
Cell is added at (239.2540 2039.0894).
Cell is added at (239.2540 2041.8414).
Cell is added at (239.2540 2037.7194).
Cell is added at (239.2540 2043.1954).
Cell is added at (239.2540 2045.9344).
Cell is added at (502.9770 2016.4694).
Cell is added at (519.8760 2037.0224).
Cell is added at (519.8760 2047.3114).
Cell is added at (519.8760 2044.5644).
Cell is added at (519.8760 2040.4594).
Cell is added at (519.8760 2039.0894).
Cell is added at (519.8760 2041.8414).
Cell is added at (519.8760 2037.7194).
Cell is added at (519.8760 2043.1954).
Cell is added at (519.8760 2045.9344).
Cell is added at (783.5990 2016.4694).
Cell is added at (800.4980 2037.0224).
Cell is added at (800.4980 2047.3114).
Cell is added at (800.4980 2044.5644).
Cell is added at (800.4980 2040.4594).
Cell is added at (800.4980 2039.0894).
Cell is added at (800.4980 2041.8414).
Cell is added at (800.4980 2037.7194).
Cell is added at (800.4980 2043.1954).
Cell is added at (800.4980 2045.9344).
Cell is added at (222.3550 2099.7714).
Cell is added at (239.2540 2120.3244).
Cell is added at (239.2540 2130.6134).
Cell is added at (239.2540 2127.8664).
Cell is added at (239.2540 2123.7614).
Cell is added at (239.2540 2122.3914).
Cell is added at (239.2540 2125.1434).
Cell is added at (239.2540 2121.0214).
Cell is added at (239.2540 2126.4974).
Cell is added at (239.2540 2129.2364).
Cell is added at (502.9770 2099.7714).
Cell is added at (519.8760 2120.3244).
Cell is added at (519.8760 2130.6134).
Cell is added at (519.8760 2127.8664).
Cell is added at (519.8760 2123.7614).
Cell is added at (519.8760 2122.3914).
Cell is added at (519.8760 2125.1434).
Cell is added at (519.8760 2121.0214).
Cell is added at (519.8760 2126.4974).
Cell is added at (519.8760 2129.2364).
Cell is added at (783.5990 2099.7714).
Cell is added at (800.4980 2120.3244).
Cell is added at (800.4980 2130.6134).
Cell is added at (800.4980 2127.8664).
Cell is added at (800.4980 2123.7614).
Cell is added at (800.4980 2122.3914).
Cell is added at (800.4980 2125.1434).
Cell is added at (800.4980 2121.0214).
Cell is added at (800.4980 2126.4974).
Cell is added at (800.4980 2129.2364).
Cell is added at (222.3550 2183.0734).
Cell is added at (239.2540 2203.6264).
Cell is added at (239.2540 2213.9154).
Cell is added at (239.2540 2211.1684).
Cell is added at (239.2540 2207.0634).
Cell is added at (239.2540 2205.6934).
Cell is added at (239.2540 2208.4454).
Cell is added at (239.2540 2204.3234).
Cell is added at (239.2540 2209.7994).
Cell is added at (239.2540 2212.5384).
Cell is added at (502.9770 2183.0734).
Cell is added at (519.8760 2203.6264).
Cell is added at (519.8760 2213.9154).
Cell is added at (519.8760 2211.1684).
Cell is added at (519.8760 2207.0634).
Cell is added at (519.8760 2205.6934).
Cell is added at (519.8760 2208.4454).
Cell is added at (519.8760 2204.3234).
Cell is added at (519.8760 2209.7994).
Cell is added at (519.8760 2212.5384).
Cell is added at (783.5990 2183.0734).
Cell is added at (800.4980 2203.6264).
Cell is added at (800.4980 2213.9154).
Cell is added at (800.4980 2211.1684).
Cell is added at (800.4980 2207.0634).
Cell is added at (800.4980 2205.6934).
Cell is added at (800.4980 2208.4454).
Cell is added at (800.4980 2204.3234).
Cell is added at (800.4980 2209.7994).
Cell is added at (800.4980 2212.5384).
Cell is added at (1159.1570 1933.1674).
Cell is added at (1142.2580 1953.7204).
Cell is added at (1142.2580 1964.0094).
Cell is added at (1142.2580 1961.2624).
Cell is added at (1142.2580 1957.1574).
Cell is added at (1142.2580 1955.7874).
Cell is added at (1142.2580 1958.5394).
Cell is added at (1142.2580 1954.4174).
Cell is added at (1142.2580 1959.8934).
Cell is added at (1142.2580 1962.6324).
Cell is added at (1439.7790 1933.1674).
Cell is added at (1422.8800 1953.7204).
Cell is added at (1422.8800 1964.0094).
Cell is added at (1422.8800 1961.2624).
Cell is added at (1422.8800 1957.1574).
Cell is added at (1422.8800 1955.7874).
Cell is added at (1422.8800 1958.5394).
Cell is added at (1422.8800 1954.4174).
Cell is added at (1422.8800 1959.8934).
Cell is added at (1422.8800 1962.6324).
Cell is added at (1720.4010 1933.1674).
Cell is added at (1703.5020 1953.7204).
Cell is added at (1703.5020 1964.0094).
Cell is added at (1703.5020 1961.2624).
Cell is added at (1703.5020 1957.1574).
Cell is added at (1703.5020 1955.7874).
Cell is added at (1703.5020 1958.5394).
Cell is added at (1703.5020 1954.4174).
Cell is added at (1703.5020 1959.8934).
Cell is added at (1703.5020 1962.6324).
Cell is added at (1159.1570 2016.4694).
Cell is added at (1142.2580 2037.0224).
Cell is added at (1142.2580 2047.3114).
Cell is added at (1142.2580 2044.5644).
Cell is added at (1142.2580 2040.4594).
Cell is added at (1142.2580 2039.0894).
Cell is added at (1142.2580 2041.8414).
Cell is added at (1142.2580 2037.7194).
Cell is added at (1142.2580 2043.1954).
Cell is added at (1142.2580 2045.9344).
Cell is added at (1439.7790 2016.4694).
Cell is added at (1422.8800 2037.0224).
Cell is added at (1422.8800 2047.3114).
Cell is added at (1422.8800 2044.5644).
Cell is added at (1422.8800 2040.4594).
Cell is added at (1422.8800 2039.0894).
Cell is added at (1422.8800 2041.8414).
Cell is added at (1422.8800 2037.7194).
Cell is added at (1422.8800 2043.1954).
Cell is added at (1422.8800 2045.9344).
Cell is added at (1720.4010 2016.4694).
Cell is added at (1703.5020 2037.0224).
Cell is added at (1703.5020 2047.3114).
Cell is added at (1703.5020 2044.5644).
Cell is added at (1703.5020 2040.4594).
Cell is added at (1703.5020 2039.0894).
Cell is added at (1703.5020 2041.8414).
Cell is added at (1703.5020 2037.7194).
Cell is added at (1703.5020 2043.1954).
Cell is added at (1703.5020 2045.9344).
Cell is added at (1159.1570 2099.7714).
Cell is added at (1142.2580 2120.3244).
Cell is added at (1142.2580 2130.6134).
Cell is added at (1142.2580 2127.8664).
Cell is added at (1142.2580 2123.7614).
Cell is added at (1142.2580 2122.3914).
Cell is added at (1142.2580 2125.1434).
Cell is added at (1142.2580 2121.0214).
Cell is added at (1142.2580 2126.4974).
Cell is added at (1142.2580 2129.2364).
Cell is added at (1439.7790 2099.7714).
Cell is added at (1422.8800 2120.3244).
Cell is added at (1422.8800 2130.6134).
Cell is added at (1422.8800 2127.8664).
Cell is added at (1422.8800 2123.7614).
Cell is added at (1422.8800 2122.3914).
Cell is added at (1422.8800 2125.1434).
Cell is added at (1422.8800 2121.0214).
Cell is added at (1422.8800 2126.4974).
Cell is added at (1422.8800 2129.2364).
Cell is added at (1720.4010 2099.7714).
Cell is added at (1703.5020 2120.3244).
Cell is added at (1703.5020 2130.6134).
Cell is added at (1703.5020 2127.8664).
Cell is added at (1703.5020 2123.7614).
Cell is added at (1703.5020 2122.3914).
Cell is added at (1703.5020 2125.1434).
Cell is added at (1703.5020 2121.0214).
Cell is added at (1703.5020 2126.4974).
Cell is added at (1703.5020 2129.2364).
Cell is added at (1159.1570 2183.0734).
Cell is added at (1142.2580 2203.6264).
Cell is added at (1142.2580 2213.9154).
Cell is added at (1142.2580 2211.1684).
Cell is added at (1142.2580 2207.0634).
Cell is added at (1142.2580 2205.6934).
Cell is added at (1142.2580 2208.4454).
Cell is added at (1142.2580 2204.3234).
Cell is added at (1142.2580 2209.7994).
Cell is added at (1142.2580 2212.5384).
Cell is added at (1439.7790 2183.0734).
Cell is added at (1422.8800 2203.6264).
Cell is added at (1422.8800 2213.9154).
Cell is added at (1422.8800 2211.1684).
Cell is added at (1422.8800 2207.0634).
Cell is added at (1422.8800 2205.6934).
Cell is added at (1422.8800 2208.4454).
Cell is added at (1422.8800 2204.3234).
Cell is added at (1422.8800 2209.7994).
Cell is added at (1422.8800 2212.5384).
Cell is added at (1720.4010 2183.0734).
Cell is added at (1703.5020 2203.6264).
Cell is added at (1703.5020 2213.9154).
Cell is added at (1703.5020 2211.1684).
Cell is added at (1703.5020 2207.0634).
Cell is added at (1703.5020 2205.6934).
Cell is added at (1703.5020 2208.4454).
Cell is added at (1703.5020 2204.3234).
Cell is added at (1703.5020 2209.7994).
Cell is added at (1703.5020 2212.5384).
Cell is added at (869.5970 2185.0734).
Cell is added at (852.6980 2205.6264).
Cell is added at (852.6980 2215.9154).
Cell is added at (852.6980 2213.1684).
Cell is added at (852.6980 2209.0634).
Cell is added at (852.6980 2207.6934).
Cell is added at (852.6980 2210.4454).
Cell is added at (852.6980 2206.3234).
Cell is added at (852.6980 2211.7994).
Cell is added at (852.6980 2214.5384).
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-12-16 15:34:11 / Session: 0.02 hr / Command: 0.00 hr / Memory: 958 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 927 cells with default moveable distance 0.0, and 77493 out of total 78420 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6274 total shapes.
Layer M2: cached 7095 shapes out of 7095 total shapes.
Cached 275855 vias out of 529107 total vias.

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.3900 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 25 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 4.37174e+06        67370        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell UBISR/lt_50/U0/U_9012 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UBISR/lt_50_I2/U0/U_9012 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UBISR/lt_50_I3/U0/U_9012 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UBISR/lt_50_I4/U0/U_9012 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UBISR/lt_50_I5/U0/U_9012 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UBISR/lt_50_I6/U0/U_9012 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UBISR/lt_50_I7/U0/U_9012 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UBISR/lt_50_I8/U0/U_9012 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UBISR/lt_50_I9/U0/U_9012 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell UBISR/lt_50_I10/U0/U_9012 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 66443 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:    5.104 um (3.05 rows)
            Max Displacement:        7.398 um (4.42 rows)
            Number of cells moved: 927 (out of 927 cells)

Writing GIF plot to file './legalizer_debug_plots/MEMCTRL_SITE_unit.028-0001-nearest_legal_locations.gif'.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  67370
number of references:                25
number of site rows:               1337
number of locations attempted:    29762
number of locations failed:       11834  (39.8%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   927      18791      6762 ( 36.0%)      10971      5072 ( 46.2%)  NBUFFX2_HVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   927      18791      6762 ( 36.0%)      10971      5072 ( 46.2%)  NBUFFX2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         927 (7416 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            5.268 um ( 3.15 row height)
rms weighted cell displacement:   5.268 um ( 3.15 row height)
max cell displacement:            7.778 um ( 4.65 row height)
avg cell displacement:            5.141 um ( 3.07 row height)
avg weighted cell displacement:   5.141 um ( 3.07 row height)
number of cells moved:              927
number of large displacements:      539
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: USRAM/macro_guide_buf_615 (NBUFFX2_HVT)
  Input location: (1426.53,1638.52)
  Legal location: (1418.92,1636.89)
  Displacement:   7.778 um ( 4.65 row height)
Cell: USRAM/macro_guide_buf_646 (NBUFFX2_HVT)
  Input location: (1426.53,1797.22)
  Legal location: (1418.92,1795.73)
  Displacement:   7.751 um ( 4.64 row height)
Cell: USRAM/macro_guide_buf_525 (NBUFFX2_HVT)
  Input location: (1426.53,1158.33)
  Legal location: (1418.92,1157.02)
  Displacement:   7.717 um ( 4.62 row height)
Cell: USRAM/macro_guide_buf_288 (NBUFFX2_HVT)
  Input location: (1426.53,583.16)
  Legal location: (1418.92,581.856)
  Displacement:   7.717 um ( 4.62 row height)
Cell: USRAM/macro_guide_buf_197 (NBUFFX2_HVT)
  Input location: (1426.53,101.606)
  Legal location: (1418.92,100.32)
  Displacement:   7.714 um ( 4.61 row height)
Cell: USRAM/macro_guide_buf_307 (NBUFFX2_HVT)
  Input location: (1426.53,741.852)
  Legal location: (1418.92,740.696)
  Displacement:   7.693 um ( 4.60 row height)
Cell: USRAM/macro_guide_buf_510 (NBUFFX2_HVT)
  Input location: (1727.68,968.798)
  Legal location: (1727.63,961.4)
  Displacement:   7.398 um ( 4.42 row height)
Cell: USRAM/macro_guide_buf_500 (NBUFFX2_HVT)
  Input location: (1443.42,968.798)
  Legal location: (1443.39,961.4)
  Displacement:   7.398 um ( 4.42 row height)
Cell: USRAM/macro_guide_buf_350 (NBUFFX2_HVT)
  Input location: (510.278,968.798)
  Legal location: (510.264,961.4)
  Displacement:   7.398 um ( 4.42 row height)
Cell: USRAM/macro_guide_buf_340 (NBUFFX2_HVT)
  Input location: (226.01,968.798)
  Legal location: (226.024,961.4)
  Displacement:   7.398 um ( 4.42 row height)

Legalization succeeded.
Total Legalizer CPU: 5.197
Total Legalizer Wall Time: 5.198
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2024-12-16 15:34:16 / Session: 0.03 hr / Command: 0.00 hr / Memory: 958 MB (FLW-8100)
Information: The command 'remove_scenarios' cleared the undo history. (UNDO-016)
Created scenario func.ff_125c for mode func and corner ff_125c
All analysis types are activated.
Created scenario func.ss_n40c for mode func and corner ss_n40c
All analysis types are activated.
Created scenario func.ff_n40c for mode func and corner ff_n40c
All analysis types are activated.
Created scenario func.ss_125c for mode func and corner ss_125c
All analysis types are activated.
****************************************
Report : mode
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Mon Dec 16 15:34:16 2024
****************************************

------------------------------------------------------------------------------------------
Mode func
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: true

Scenarios associated with this mode:

                                                         Leakage   Dynamic
Scenario            Corner          Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        ff_125c         true    true   true  true      true      true      true     true     false    false
func.ff_n40c        ff_n40c         true    true   true  true      true      true      true     true     false    false
func.ss_125c        ss_125c         true    true   true  true      true      true      true     true     false    false
func.ss_n40c        ss_n40c         true    true   true  true      true      true      true     true     false    false


****************************************
Report : corner
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Mon Dec 16 15:34:16 2024
****************************************

--------------------------------------------------------------------------------
Corner ff_125c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ff_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_125c
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: true

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        default
    file/line                     --
  early temperature               125.00
    source                        default
    file/line                     --

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        default
    file/line                     --
  late temperature                125.00
    source                        default
    file/line                     --




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


****************************************
Report : scenario
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Mon Dec 16 15:34:16 2024
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
-------------------------------------------------------------------------------------------------------------------------------
func.ff_125c *  func            ff_125c         true    true   true  true     true     true      true     true     false false
func.ff_n40c *  func            ff_n40c         true    true   true  true     true     true      true     true     false false
func.ss_125c *  func            ss_125c         true    true   true  true     true     true      true     true     false false
func.ss_n40c *  func            ss_n40c         true    true   true  true     true     true      true     true     false false

****************************************
Report : corner
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Mon Dec 16 15:34:16 2024
****************************************

--------------------------------------------------------------------------------
Corner ff_125c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 583
  early temperature               125.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 582

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 583
  late temperature                125.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 582




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ff_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            1.01
  early voltage                   1.16
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 573
  early temperature               -40.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 572

  late process label              (none)
  late process number             1.01
  late voltage                    1.16
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 573
  late temperature                -40.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 572




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_125c
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_125c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            0.99
  early voltage                   0.95
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 588
  early temperature               125.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 587

  late process label              (none)
  late process number             0.99
  late voltage                    0.95
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 588
  late temperature                125.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 587




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner ss_n40c
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ss_n40c        func            true    true   true  true      true      true      true     true     false    false


Top-Level PVT Settings:
  early process label             (none)
  early process number            0.99
  early voltage                   0.95
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 578
  early temperature               -40.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 577

  late process label              (none)
  late process number             0.99
  late voltage                    0.95
    source                        UPF
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 578
  late temperature                -40.00
    source                        hierarchical setting
    file/line                     /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/pnr/memctrl/run_fc_BISR.tcl, line 577




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


Scenario func.ss_125c (mode func corner ss_125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func.ss_n40c (mode func corner ss_n40c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func.ff_125c (mode func corner ff_125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func.ff_n40c (mode func corner ff_n40c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
****************************************
Report : mode
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Mon Dec 16 15:34:16 2024
****************************************

------------------------------------------------------------------------------------------
Mode func
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: true

Scenarios associated with this mode:

                                                         Leakage   Dynamic
Scenario            Corner          Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func.ff_125c        ff_125c         true    true   true  true      true      true      true     false    false    false
func.ff_n40c        ff_n40c         true    true   true  true      true      true      true     false    false    false
func.ss_125c        ss_125c         true    true   true  true      true      true      true     false    false    false
func.ss_n40c        ss_n40c         true    true   true  true      true      true      true     false    false    false


###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 [get_ports CLK]
set_clock_latency 0.5 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 0.5 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
set_clock_latency 0.5 [get_clock CLOCKB]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
set_clock_transition 0.5 [get_clock CLOCKB]
create_generated_clock -name "CLOCKC" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UBISR/CLKB] -filter "direction==out"]
set_clock_latency 0.5 [get_clock CLOCKC]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKC]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKC]
set_clock_transition 0.5 [get_clock CLOCKC]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 1 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
Information: Timer using 32 threads
###################################################################
# OUTPUT
###################################################################
set_output_delay 1 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load 0.1 [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 [get_ports CLK]
Warning: Redefining clock 'CLOCK'.  
        Previously defined at: /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/syn/memctrl/sdc/MEMCTRL.sdc, line 5; /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/syn/memctrl/sdc/MEMCTRL.sdc, line 6 (UIC-034)
set_clock_latency 0.5 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 0.5 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
set_clock_latency 0.5 [get_clock CLOCKB]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
set_clock_transition 0.5 [get_clock CLOCKB]
create_generated_clock -name "CLOCKC" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UBISR/CLKB] -filter "direction==out"]
set_clock_latency 0.5 [get_clock CLOCKC]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKC]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKC]
set_clock_transition 0.5 [get_clock CLOCKC]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 1 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
###################################################################
# OUTPUT
###################################################################
set_output_delay 1 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load 0.1 [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 [get_ports CLK]
Warning: Redefining clock 'CLOCK'.  
        Previously defined at: /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/syn/memctrl/sdc/MEMCTRL.sdc, line 5; /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/syn/memctrl/sdc/MEMCTRL.sdc, line 6 (UIC-034)
set_clock_latency 0.5 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 0.5 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
set_clock_latency 0.5 [get_clock CLOCKB]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
set_clock_transition 0.5 [get_clock CLOCKB]
create_generated_clock -name "CLOCKC" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UBISR/CLKB] -filter "direction==out"]
set_clock_latency 0.5 [get_clock CLOCKC]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKC]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKC]
set_clock_transition 0.5 [get_clock CLOCKC]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 1 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
###################################################################
# OUTPUT
###################################################################
set_output_delay 1 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load 0.1 [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
###################################################################
# CLOCK
###################################################################
#MAINCLOCK
create_clock -name "CLOCK" -period 10 [get_ports CLK]
Warning: Redefining clock 'CLOCK'.  
        Previously defined at: /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/syn/memctrl/sdc/MEMCTRL.sdc, line 5; /mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/syn/memctrl/sdc/MEMCTRL.sdc, line 6 (UIC-034)
set_clock_latency 0.5 [get_clock CLOCK]
set_clock_uncertainty -setup 0.3 [get_clock CLOCK]
set_clock_uncertainty -hold 0.1 [get_clock CLOCK]
set_clock_transition 0.5 [get_clock CLOCK]
#GENCLK
create_generated_clock -name "CLOCKCE" -divide_by 2 -source [get_ports CLK] [get_pins UFSM/MEM_CE]
Warning: Creating 'clock' on a hierarchical pin 'UFSM/MEM_CE'. (UIC-018)
set_clock_latency 0.5 [get_clock CLOCKCE]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKCE]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKCE]
set_clock_transition 0.5 [get_clock CLOCKCE]
create_generated_clock -name "CLOCKB" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UFSM/CLKB] -filter "direction==out"]
set_clock_latency 0.5 [get_clock CLOCKB]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKB]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKB]
set_clock_transition 0.5 [get_clock CLOCKB]
create_generated_clock -name "CLOCKC" -invert -divide_by 1 -source [get_ports CLK] [get_pins -of_objects [get_net UBISR/CLKB] -filter "direction==out"]
set_clock_latency 0.5 [get_clock CLOCKC]
set_clock_uncertainty -setup 0.3 [get_clock CLOCKC]
set_clock_uncertainty -hold 0.1 [get_clock CLOCKC]
set_clock_transition 0.5 [get_clock CLOCKC]
#RESET
set_ideal_network [get_port RSTN]
###################################################################
# INPUT
###################################################################
set_input_delay 1 -clock [get_clock CLOCK] [remove_from_collection [all_inputs] [get_port {CLK RSTN}]]
###################################################################
# OUTPUT
###################################################################
set_output_delay 1 -clock [get_clock CLOCK] [all_outputs]
#set_load [expr 3 * [load_of saed32hvt_ss0p95v125c/INVX1_HVT/A]] [all_outputs]
set_load 0.1 [all_outputs]
###################################################################
# user-defined path group
###################################################################
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]
group_path -name CLOCK -weight 5 -critical 0.5
group_path -name INPUTS -weight 1 -critical 0.5
group_path -name OUTPUTS -weight 1 -critical 0.5
group_path -name COMBO -weight 1 -critical 1.0
Information: The design specific attribute override for lib_cell 'sae32hvt:TIEH_HVT.timing' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'sae32hvt:TIEL_HVT.timing' is set in the current block 'MEMCTRL', because the actual library setting may not be overwritten. (ATTR-12)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
****************************************
Report : net_fanout
        -high_fanout
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Mon Dec 16 15:34:18 2024
****************************************

NetName                Fanout Driver
-------                ------ ------
ADDR[15]                 1156 ADDR[15]
ADDR[14]                  770 ADDR[14]
ADDR[13]                  578 ADDR[13]
ADDR[12]                  546 ADDR[12]
ADDR[11]                  530 ADDR[11]
ADDR[10]                  522 ADDR[10]
ADDR[9]                   517 ADDR[9]
ADDR[8]                   515 ADDR[8]
ADDR[7]                   515 ADDR[7]
CLK                      1154 CLK
BIST_EN                   545 BIST_EN
UBISR/N511                737 UBISR/I_1043/Z
UBISR/N14199              768 UBISR/I_19/Z
Warning: application option <place_opt.congestion.effort> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Information: 77399 out of 77404 LGL-003 messages were not printed due to limit 5 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to initial_opto' (FLW-8000)
Information: Time: 2024-12-16 15:34:18 / Session: 0.03 hr / Command: 0.00 hr / Memory: 958 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
INFO: updateGlobalOptions
INFO: use Native GDC
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2024-12-16 15:34:25 / Session: 0.03 hr / Command: 0.00 hr / Memory: 958 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2024-12-16 15:34:26 / Session: 0.03 hr / Command: 0.00 hr / Memory: 958 MB (FLW-8100)
Information: Total 0 repeater cells have been inserted. (MV-054)
Information: Total 0 isolation cells have been inserted. (MV-054)
Information: Total 0 enable level shifter (as isolation) cells have been inserted. (MV-054)
Information: Total 0 level shifter cells have been inserted. (MV-054)
Information: Total 0 MV restriction buffer cells have been inserted. (MV-054)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2024-12-16 15:34:27 / Session: 0.03 hr / Command: 0.00 hr / Memory: 958 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2024-12-16 15:34:27 / Session: 0.03 hr / Command: 0.00 hr / Memory: 958 MB (FLW-8100)
Information: The hierarchy UFSM/UBIST/LFSR_DATA_GEN is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM/UBIST/LFSR_ADDR_GEN is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM/UBIST/Toggle_DATA_GEN is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM/UBIST/BIN_ADDR_GEN is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM/UBIST/GRAY_ADDR_GEN is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM/UBIST is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy SPARE_USRAM is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy USRAM is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy UFSM is not ungrouped due to restrictions. (UNG-1004)
Information: 8 of 10 hierarchies are ungrouped. Use report_ungroup for a list. (UNG-1003)
Information: 1 of 10 hierarchies are not ungrouped because of restrictions. Use report_ungroup for a list. (UNG-1005)
Information: Result of compile_fusion / initial_map / Auto Ungroup (FLW-8500)
Information: Ungroup Summary Report (UNG-1007)
-------------------------------------------------------------------
Hierarchy                                                 Count
-------------------------------------------------------------------
Auto ungrouped hierarchies                                  8
Hierarchies preserved due to restrictions                   1
-------------------------------------------------------------------
Information: The register UFSM/UBIST/LFSR_ADDR_GEN/CLK_COUNT_reg[0] is removed because it is merged to register UFSM/UBIST/LFSR_DATA_GEN/CLK_COUNT_reg[0]. (SQM-4102)
Information: The register UFSM/UBIST/LFSR_ADDR_GEN/COUNTING_reg is removed because it is merged to register UFSM/UBIST/LFSR_DATA_GEN/COUNTING_reg. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[6] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[5] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[4] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[3] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[2] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[1] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[0] is removed because it is merged to register UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[7]. (SQM-4102)
Information: The register UFSM/UBIST/LFSR_ADDR_GEN/CLK_COUNT_reg[1] is removed because it is merged to register UFSM/UBIST/LFSR_DATA_GEN/CLK_COUNT_reg[1]. (SQM-4102)
Warning: Removed cell 'UFSM/UBIST/LFSR_ADDR_GEN/CLK_COUNT_reg[0]' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'UFSM/UBIST/LFSR_ADDR_GEN/COUNTING_reg' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[6]' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[5]' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[4]' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[3]' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[2]' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[1]' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'UFSM/UBIST/Toggle_DATA_GEN/OUT_reg[0]' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'UFSM/UBIST/LFSR_ADDR_GEN/CLK_COUNT_reg[1]' had a constraint.  The constraint is no longer applied. (CSTR-013)
Warning: Removed cell 'UFSM/UBIST/LFSR_ADDR_GEN/CLK_COUNT_reg[2]' had a constraint.  The constraint is no longer applied. (CSTR-013)
Information: Register Bits Before Sharing = 1156, After Sharing = 1145, Savings = 11 (SQM-2000)
Information: 10 out of 11 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Information: 1 out of 11 SQM-4102 messages were not printed due to limit 10 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2024-12-16 15:34:34 / Session: 0.03 hr / Command: 0.00 hr / Memory: 977 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2024-12-16 15:34:35 / Session: 0.03 hr / Command: 0.00 hr / Memory: 996 MB (FLW-8100)
Information: Identified 1 crossbars in module 'BISR' out of which 0 were found to be congested and 0 were determined as candidates for being mapped to mux trees during synthesis. (MUX-6091)
Information: Timer using 32 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2024-12-16 15:34:41 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1173 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2024-12-16 15:34:41 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1173 MB (FLW-8100)
Information: Added key list 'DesignWare' to design 'MEMCTRL'. (DWS-0216)
Warning: Sequential element 'MEM_IDATA_reg[7]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[6]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[5]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[4]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[3]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[2]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[1]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_IDATA_reg[0]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_ADDR_reg[9]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Warning: Sequential element 'MEM_ADDR_reg[8]' of module 'FSM' was mapped to a flip-flop without dedicated scan out pin. Constraints placed on dedicated scan out pin will be dropped (SQM-1011)
Information: Inferred a shift register of length 16 with UFSM/UBIST/LFSR_ADDR_GEN/OUT_reg[0] as head in module FSM. (SQM-2005)
Information: Inferred a shift register of length 8 with UFSM/UBIST/LFSR_DATA_GEN/OUT_reg[0] as head in module FSM. (SQM-2005)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: 1113 out of 1123 SQM-1011 messages were not printed due to limit 10 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Information: 2 out of 3 SQM-1040 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Information: 2 out of 3 SQM-1074 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2024-12-16 15:42:08 / Session: 0.16 hr / Command: 0.13 hr / Memory: 2185 MB (FLW-8100)

Information: Register Bits Before Sharing = 1140, After Sharing = 1140, Savings = 0 (SQM-2000)
Information: 19 out of 20 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2024-12-16 15:42:09 / Session: 0.16 hr / Command: 0.13 hr / Memory: 2204 MB (FLW-8100)
Information: The register UFSM/UBIST/NEED_REPAIR_ADDR_reg[6] is removed because it is unloaded. (SQM-4101)
Information: The register UFSM/UBIST/NEED_REPAIR_ADDR_reg[5] is removed because it is unloaded. (SQM-4101)
Information: The register UFSM/UBIST/NEED_REPAIR_ADDR_reg[4] is removed because it is unloaded. (SQM-4101)
Information: The register UFSM/UBIST/NEED_REPAIR_ADDR_reg[3] is removed because it is unloaded. (SQM-4101)
Information: The register UFSM/UBIST/NEED_REPAIR_ADDR_reg[2] is removed because it is unloaded. (SQM-4101)
Information: The register UFSM/UBIST/NEED_REPAIR_ADDR_reg[1] is removed because it is unloaded. (SQM-4101)
Information: The register UFSM/UBIST/NEED_REPAIR_ADDR_reg[0] is removed because it is unloaded. (SQM-4101)
Information: 7 registers were removed because they were unloaded. Use report_transformed_registers for a list. (SQM-3101)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2024-12-16 15:42:10 / Session: 0.16 hr / Command: 0.13 hr / Memory: 2204 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |          10 |            750 |        750
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   377 |      377
 Minimum Bitwidth Not Met.                                 |    11 |       11
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -    1878897.12           -       13141              0.16      2204
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2024-12-16 15:42:10 / Session: 0.16 hr / Command: 0.13 hr / Memory: 2204 MB (FLW-8100)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1074  WARNING   Shift register Inferencing is enabled so only head flop will... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:    10   737 10 SQM-1011  WARNING   Sequential element '%s' of module '%s' was mapped to a flip-... (MSG-3032)
Information:    11    11  0 CSTR-013  WARNING   Warning: Removed cell 'UFSM/UBIST/LFSR_ADDR_GEN/CLK_COUNT_re... (MSG-3032)
Information:    23   750  3        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 750 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2024-12-16 15:42:10 / Session: 0.16 hr / Command: 0.13 hr / Memory: 2204 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2024-12-16 15:42:14 / Session: 0.16 hr / Command: 0.13 hr / Memory: 2204 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |          10 |            750 |        750
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   377 |      377
 Minimum Bitwidth Not Met.                                 |    11 |       11
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2024-12-16 15:42:14 / Session: 0.16 hr / Command: 0.13 hr / Memory: 2204 MB (FLW-8100)

Information: Change threshold for extractor is reset. (FLW-1300)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 47063040
DC MT: size of default group = 29450240
DC MT: size of util group = 712704
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-12-16 15:42:15 / Session: 0.16 hr / Command: 0.13 hr / Memory: 2204 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-12-16 15:43:56 / Session: 0.19 hr / Command: 0.16 hr / Memory: 2798 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2024-12-16 15:43:56 / Session: 0.19 hr / Command: 0.16 hr / Memory: 2798 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2024-12-16 15:44:13 / Session: 0.19 hr / Command: 0.17 hr / Memory: 2798 MB (FLW-8100)

Information: Register Bits Before Sharing = 5, After Sharing = 5, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-12-16 15:44:17 / Session: 0.19 hr / Command: 0.17 hr / Memory: 2798 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-12-16 15:47:43 / Session: 0.25 hr / Command: 0.22 hr / Memory: 2798 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2024-12-16 15:47:43 / Session: 0.25 hr / Command: 0.22 hr / Memory: 2798 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user    4.37174e+06   { {0 0} {0 2235.46} {1955.63 2235.46} {1955.63 0} }
die             user    4.80347e+06   { {-50 -50} {-50 2286.67} {2005.69 2286.67} {2005.69 -50} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                 89                 0                 0                 0
pins                   43                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2024-12-16 15:47:43 / Session: 0.25 hr / Command: 0.22 hr / Memory: 2798 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2024-12-16 15:47:43 / Session: 0.25 hr / Command: 0.22 hr / Memory: 2798 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.07531

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 18166
Timing factor = 1
Non-default weight range: (0.50065, 1.50195)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 17% done.
coarse place 33% done.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.33787e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 56385536
DC MT: size of default group = 29442048
DC MT: size of util group = 712704
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2024-12-16 15:47:56 / Session: 0.25 hr / Command: 0.23 hr / Memory: 2798 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2024-12-16 15:48:00 / Session: 0.25 hr / Command: 0.23 hr / Memory: 2798 MB (FLW-8100)
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2024-12-16 15:49:43 / Session: 0.28 hr / Command: 0.26 hr / Memory: 3280 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2024-12-16 15:49:43 / Session: 0.28 hr / Command: 0.26 hr / Memory: 3280 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2024-12-16 15:50:22 / Session: 0.29 hr / Command: 0.27 hr / Memory: 3280 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2024-12-16 15:50:23 / Session: 0.29 hr / Command: 0.27 hr / Memory: 3280 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2024-12-16 15:50:26 / Session: 0.29 hr / Command: 0.27 hr / Memory: 3280 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2024-12-16 15:50:27 / Session: 0.29 hr / Command: 0.27 hr / Memory: 3280 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2024-12-16 15:50:27 / Session: 0.29 hr / Command: 0.27 hr / Memory: 3280 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 71499776
DC MT: size of default group = 29442048
DC MT: size of util group = 712704
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2024-12-16 15:50:27 / Session: 0.30 hr / Command: 0.27 hr / Memory: 3280 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user    4.37174e+06   { {0 0} {0 2235.46} {1955.63 2235.46} {1955.63 0} }
die             user    4.80347e+06   { {-50 -50} {-50 2286.67} {2005.69 2286.67} {2005.69 -50} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                 89                 0                 0                 0
pins                   43                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2024-12-16 15:50:27 / Session: 0.30 hr / Command: 0.27 hr / Memory: 3280 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections completed (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -    1893916.25           -       18425              0.30      3279
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 71499776
DC MT: size of default group = 29442048
DC MT: size of util group = 712704
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2024-12-16 15:50:28 / Session: 0.30 hr / Command: 0.27 hr / Memory: 3280 MB (FLW-8100)

Information: >>>>>>> 2 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    17    14  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    19    16  0        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 16 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2024-12-16 15:50:28 / Session: 0.30 hr / Command: 0.27 hr / Memory: 3280 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Timer using 32 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (19556320 22354640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-12-16 15:50:34 / Session: 0.30 hr / Command: 0.27 hr / Memory: 3280 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.07578
Information: Activity propagation will be performed for scenario func.ff_125c.
Information: Doing activity propagation for mode 'func' and corner 'ff_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ff_125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 32 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func.ss_n40c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_125c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ff_n40c identical to that on func.ff_125c (POW-006)

Warning: a large fraction of the nets have zero toggle rate (57.7421%)

****** eLpp weights (no caps)
Number of nets: 19142, of which 19127 non-clock nets
Number of nets with 0 toggle rate: 11053
Max toggle rate = 0.2, average toggle rate = 0.00227045
Max non-clock toggle rate = 0.0265055
eLpp weight range = (0, 88.0881)
*** 4 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 19142
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.449655, 9.25846)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
Information: Coarse placer weighted wire length estimate = 8.72142e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 71499776
DC MT: size of default group = 29442048
DC MT: size of util group = 712704
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.07578
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.

Warning: a large fraction of the nets have zero toggle rate (57.7421%)

****** eLpp weights (no caps)
Number of nets: 19142, of which 19127 non-clock nets
Number of nets with 0 toggle rate: 11053
Max toggle rate = 0.2, average toggle rate = 0.00227045
Max non-clock toggle rate = 0.0265055
eLpp weight range = (0, 88.0881)
*** 4 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 19142
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.449655, 9.25846)
Information: Automatic repeater spreading is enabled.
Restructuring in 2 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Using worst RC corner 'ss_n40c' for buffer aware analysis.
DTDP placement: scenario=func.ss_n40c
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 442 sequential cells for slack balancing.
coarse place 13% done.
coarse place 25% done.
coarse place 38% done.

Warning: a large fraction of the nets have zero toggle rate (56.1331%)

coarse place 50% done.

Warning: a large fraction of the nets have zero toggle rate (56.0652%)

coarse place 63% done.

Warning: a large fraction of the nets have zero toggle rate (56.0286%)

coarse place 75% done.

Warning: a large fraction of the nets have zero toggle rate (56.0182%)

coarse place 88% done.

Warning: a large fraction of the nets have zero toggle rate (56.013%)

coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 9.61228e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 71499776
DC MT: size of default group = 29442048
DC MT: size of util group = 712704
----------------------------------------------------------------
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-12-16 15:52:23 / Session: 0.33 hr / Command: 0.30 hr / Memory: 3280 MB (FLW-8100)

Information: Placing unplaced pins (AFP-1007)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 71499776
DC MT: size of default group = 29442048
DC MT: size of util group = 712704
Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2024-12-16 15:52:24 / Session: 0.33 hr / Command: 0.30 hr / Memory: 3280 MB (FLW-8100)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    26     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    26     6  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 6 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2024-12-16 15:52:24 / Session: 0.33 hr / Command: 0.30 hr / Memory: 3280 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 32 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (19556320 22354640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc9606000): 191060
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc9606000): 191060
Total 0.4300 seconds to load 18336 cell instances into cellmap, 17408 cells are off site row
Moveable cells: 17409; Application fixed cells: 0; Macro cells: 0; User fixed cells: 927
Average cell width 1.7130, cell height 1.6720, cell area 2.8642 for total 17409 placed and application fixed cells
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Information: Starting compile_fusion / initial_drc / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2024-12-16 15:52:31 / Session: 0.33 hr / Command: 0.30 hr / Memory: 3280 MB (FLW-8100)
Information: Ending   compile_fusion / initial_drc / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2024-12-16 15:52:31 / Session: 0.33 hr / Command: 0.30 hr / Memory: 3280 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 71499776
DC MT: size of default group = 29442048
DC MT: size of util group = 712704
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-12-16 15:52:31 / Session: 0.33 hr / Command: 0.30 hr / Memory: 3280 MB (FLW-8100)
Information: Pin CLK is on clock network. Skipping. (OPT-067)
min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000
Information: Pin CLK is on clock network. Skipping. (OPT-067)
orb constraints: using power mt scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 19133 None; 0 M2; 0 Total
Information: Pin UBISR/clock_gate_FAULT_BLOCK_reg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin UBISR/I_1226/Y is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/clock_gate_UBIST/BIST_MEM_OEB_reg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/clock_gate_UBIST/GRAY_ADDR_GEN/BinaryCounter_reg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/clock_gate_UBIST/LFSR_ADDR_GEN/OUT_reg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ctmi_3804/Y is on clock network. Skipping. (OPT-067)
Information: Pin UFSM/I_2/Y is on clock network. Skipping. (OPT-067)
Information: Pin USRAM/macro_guide_buf_10/Y is on clock network. Skipping. (OPT-067)
Found 2060 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1331.969116)

Processing Buffer Trees  (ROI) ... 

    [206]  10% ...
    [412]  20% ...
    [618]  30% ...
    [824]  40% ...
    [1030]  50% ...
    [1236]  60% ...
    [1442]  70% ...
    [1648]  80% ...
    [1854]  90% ...
    [2060] 100% ...
    [2060] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0         2099
  Inverters:          586          672
------------ ------------ ------------
      Total:          586         2771
------------ ------------ ------------

Number of Drivers Sized: 1192 [57.86%]

                      P: 911 [44.22%]
                      N: 281 [13.64%]

WINFO: 21318 None; 0 M2; 0 Total
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Found 372 net drivers

Processing Buffer Trees  (ROI-INCR) ... 

    [38]  10% ...
    [76]  20% ...
    [114]  30% ...
    [152]  40% ...
    [190]  50% ...
    [228]  60% ...
    [266]  70% ...
    [304]  80% ...
    [342]  90% ...
    [372] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0          161
  Inverters:            0            1
------------ ------------ ------------
      Total:            0          162
------------ ------------ ------------

Number of Drivers Sized: 74 [19.89%]

                      P: 73 [19.62%]
                      N: 1 [0.27%]

WINFO: 21480 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 1 min : 2.13 sec ELAPSE 0 hr : 0 min : 8.13 sec
Zbuf-RUNTIME         (Min) CPU 1 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 3358288 K / inuse 1763824 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       
-0.047    13      func.ss_n40c  UFSM/UBIST/state_reg[1]/QN                                   

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                      23.85       23.85         -       273    1905080.00  275635372032.00       20772              0.33      3279
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-12-16 15:52:41 / Session: 0.33 hr / Command: 0.31 hr / Memory: 3280 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 72343552
DC MT: size of default group = 29442048
DC MT: size of util group = 712704
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2024-12-16 15:52:42 / Session: 0.33 hr / Command: 0.31 hr / Memory: 3280 MB (FLW-8100)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    33     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    33     4  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2024-12-16 15:52:42 / Session: 0.33 hr / Command: 0.31 hr / Memory: 3280 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 32 threads
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (19556320 22354640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

compile command begin                   CPU:  4974 s (  1.38 hr )  ELAPSE:  1200 s (  0.33 hr )  MEM-PEAK:  3279 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

compile timing update complete          CPU:  4989 s (  1.39 hr )  ELAPSE:  1202 s (  0.33 hr )  MEM-PEAK:  3279 MB

compile initial QoR
___________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: CLOCKC
11: INPUTS
12: OUTPUTS
13: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   4.3743     9.9925      4        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   8.1584    23.8479      5        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
    4  12   0.0000     0.0000      0        -          -      -
    4  13   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        1     0.0019       93 275635372032
    2   *   0.0000     0.0000   0.0000      0        -          -      -        1     0.0045       94 25542567936
    3   *   4.3743     9.9925   9.9925      4        -          -      -        1     0.0385      296 1195558784
    4   *   8.1584    23.8479  23.8479      5        -          -      -        1     0.0465      272 2690127.25
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   8.1584    23.8479  23.8479      5   0.0000     0.0000      0        1     0.0465      296 275635372032   1905080.00      20772       3187       2980
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    8.1584    23.8479  23.8479      5   0.0000     0.0000      0        1      296 275635372032   1905080.00      20772
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 32 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
compile initialization complete         CPU:  5016 s (  1.39 hr )  ELAPSE:  1205 s (  0.33 hr )  MEM-PEAK:  3279 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
WARNING: Net RSTN is a high-fanout net with 1138 sinks; skipping this net during optimization. 
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0900 seconds to build cellmap data
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb76d4000): 191060
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb76d4000): 191060
Total 0.4800 seconds to load 20683 cell instances into cellmap, 16822 cells are off site row
Moveable cells: 19756; Application fixed cells: 0; Macro cells: 0; User fixed cells: 927
Average cell width 1.8476, cell height 1.6720, cell area 3.0892 for total 19756 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-12-16 15:52:51 / Session: 0.34 hr / Command: 0.31 hr / Memory: 3280 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-12-16 15:54:10 / Session: 0.36 hr / Command: 0.33 hr / Memory: 3280 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Preconditioning Placement (FLW-8000)
Information: Time: 2024-12-16 15:54:10 / Session: 0.36 hr / Command: 0.33 hr / Memory: 3280 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.07715

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 21922
Timing factor = 1
Non-default weight range: (0.519656, 1.55897)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 63% done.
coarse place 75% done.
coarse place 88% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.49017e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 121585664
DC MT: size of default group = 76406784
DC MT: size of util group = 2441216
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Preconditioning Placement (FLW-8001)
Information: Time: 2024-12-16 15:54:26 / Session: 0.36 hr / Command: 0.34 hr / Memory: 3280 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2024-12-16 15:54:26 / Session: 0.36 hr / Command: 0.34 hr / Memory: 3280 MB (FLW-8100)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.02750', effective utilization is '0.02606'. (OPT-055)
chip utilization before DTDP: 0.03
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Snapped 20199 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Information: Coarse placer is using floating point demand from GR.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 21973 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MEMCTRL
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MEMCTRL
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin MUX41X2_HVT/S0 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Read DB] Stage (MB): Used   67  Alloctr   69  Proc   38 
[End of Read DB] Total (MB): Used   74  Alloctr   77  Proc 22011 
Constructing data structure ...
Design statistics:
Design Bounding Box (-50.00um,-50.00um,2005.69um,2286.67um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Build Tech Data] Total (MB): Used  109  Alloctr  112  Proc 22011 
Net statistics:
Total number of nets     = 21927
Number of nets to route  = 21842
Number of single or zero port nets = 1
82 nets are fully connected,
 of which 82 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 21844, Total Half Perimeter Wire Length (HPWL) 1293714 microns
HPWL   0 ~   50 microns: Net Count    18368     Total HPWL       232485 microns
HPWL  50 ~  100 microns: Net Count     1019     Total HPWL        71621 microns
HPWL 100 ~  200 microns: Net Count      687     Total HPWL        96362 microns
HPWL 200 ~  300 microns: Net Count      412     Total HPWL       101798 microns
HPWL 300 ~  400 microns: Net Count      467     Total HPWL       158502 microns
HPWL 400 ~  500 microns: Net Count      216     Total HPWL        95909 microns
HPWL 500 ~  600 microns: Net Count      192     Total HPWL       106396 microns
HPWL 600 ~  700 microns: Net Count      142     Total HPWL        90618 microns
HPWL 700 ~  800 microns: Net Count       80     Total HPWL        60376 microns
HPWL 800 ~  900 microns: Net Count       52     Total HPWL        44047 microns
HPWL 900 ~ 1000 microns: Net Count       63     Total HPWL        60302 microns
HPWL     > 1000 microns: Net Count      146     Total HPWL       175297 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   19  Alloctr   22  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  135  Proc 22011 
Number of partitions: 12 (3 x 4)
Size of partitions: 416 gCells x 384 gCells
Average gCell capacity  6.06     on layer (1)    M1
Average gCell capacity  5.78     on layer (2)    M2
Average gCell capacity  3.26     on layer (3)    M3
Average gCell capacity  3.27     on layer (4)    M4
Average gCell capacity  1.57     on layer (5)    M5
Average gCell capacity  1.57     on layer (6)    M6
Average gCell capacity  0.62     on layer (7)    M7
Average gCell capacity  0.00     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 17195400
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:02 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[End of Build Congestion Map] Stage (MB): Used  317  Alloctr  320  Proc    0 
[End of Build Congestion Map] Total (MB): Used  446  Alloctr  455  Proc 22011 
Number of partitions: 12 (3 x 4)
Size of partitions: 416 gCells x 384 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  447  Alloctr  456  Proc 22011 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[End of Build Data] Stage (MB): Used  372  Alloctr  378  Proc    0 
[End of Build Data] Total (MB): Used  447  Alloctr  456  Proc 22011 
Number of partitions: 110 (10 x 11)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  551  Alloctr  560  Proc 22011 
Information: Using 32 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 110 (10 x 11)
Size of partitions: 128 gCells x 128 gCells
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:03
[rtAllBotParts] Elapsed real time: 0:00:09 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[rtTop] Elapsed real time: 0:00:01 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:10 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:25
[End of Initial Routing] Stage (MB): Used  130  Alloctr  132  Proc    0 
[End of Initial Routing] Total (MB): Used  682  Alloctr  693  Proc 22011 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   177 Max = 4 GRCs =   379 (0.01%)
Initial. H routing: Dmd-Cap  =   153 Max = 4 (GRCs =  1) GRCs =   346 (0.02%)
Initial. V routing: Dmd-Cap  =    23 Max = 4 (GRCs =  1) GRCs =    33 (0.00%)
Initial. Both Dirs: Overflow =  1995 Max = 6 GRCs =  3853 (0.11%)
Initial. H routing: Overflow =  1109 Max = 4 (GRCs =  1) GRCs =  2822 (0.16%)
Initial. V routing: Overflow =   886 Max = 6 (GRCs =  1) GRCs =  1031 (0.06%)
Initial. M1         Overflow =   228 Max = 3 (GRCs =  1) GRCs =   246 (0.01%)
Initial. M2         Overflow =   879 Max = 6 (GRCs =  1) GRCs =   993 (0.06%)
Initial. M3         Overflow =   839 Max = 4 (GRCs =  1) GRCs =  2518 (0.15%)
Initial. M4         Overflow =     6 Max = 2 (GRCs =  1) GRCs =    38 (0.00%)
Initial. M5         Overflow =    42 Max = 1 (GRCs = 58) GRCs =    58 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   171 Max =  3 GRCs =   282 (0.02%)
Initial. H routing: Overflow =   106 Max =  3 (GRCs =   1) GRCs =   154 (0.02%)
Initial. V routing: Overflow =    64 Max =  1 (GRCs = 128) GRCs =   128 (0.02%)
Initial. M1         Overflow =    69 Max =  3 (GRCs =   1) GRCs =    78 (0.01%)
Initial. M2         Overflow =    63 Max =  1 (GRCs = 127) GRCs =   127 (0.02%)
Initial. M3         Overflow =    32 Max =  2 (GRCs =   5) GRCs =    55 (0.01%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     5 Max =  1 (GRCs =  21) GRCs =    21 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1402603.94
Initial. Layer M1 wire length = 204284.02
Initial. Layer M2 wire length = 506968.88
Initial. Layer M3 wire length = 367535.55
Initial. Layer M4 wire length = 172312.95
Initial. Layer M5 wire length = 91062.72
Initial. Layer M6 wire length = 60436.47
Initial. Layer M7 wire length = 3.34
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 136561
Initial. Via VIA12SQ_C count = 69088
Initial. Via VIA23SQ_C count = 55695
Initial. Via VIA34SQ_C count = 6911
Initial. Via VIA45SQ_C count = 4263
Initial. Via VIA56SQ_C count = 600
Initial. Via VIA67SQ_C count = 4
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Dec 16 15:54:42 2024
Number of partitions: 110 (10 x 11)
Size of partitions: 128 gCells x 128 gCells
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:03
[rtAllParts] Elapsed real time: 0:00:03 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
Number of partitions: 110 (10 x 11)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  682  Alloctr  693  Proc 22011 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   158 Max = 2 GRCs =   199 (0.01%)
phase1. H routing: Overflow =   142 Max = 1 (GRCs = 171) GRCs =   171 (0.01%)
phase1. V routing: Overflow =    16 Max = 2 (GRCs =   6) GRCs =    28 (0.00%)
phase1. M1         Overflow =   141 Max = 1 (GRCs = 170) GRCs =   170 (0.01%)
phase1. M2         Overflow =    16 Max = 2 (GRCs =   6) GRCs =    28 (0.00%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1409465.66
phase1. Layer M1 wire length = 208815.81
phase1. Layer M2 wire length = 505498.98
phase1. Layer M3 wire length = 358640.72
phase1. Layer M4 wire length = 178502.47
phase1. Layer M5 wire length = 95318.31
phase1. Layer M6 wire length = 62686.03
phase1. Layer M7 wire length = 3.34
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 140481
phase1. Via VIA12SQ_C count = 70772
phase1. Via VIA23SQ_C count = 55274
phase1. Via VIA34SQ_C count = 8441
phase1. Via VIA45SQ_C count = 5241
phase1. Via VIA56SQ_C count = 749
phase1. Via VIA67SQ_C count = 4
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:18 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:06 total=0:01:07
[End of Whole Chip Routing] Stage (MB): Used  608  Alloctr  616  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  682  Alloctr  693  Proc 22011 

Congestion utilization per direction:
Average vertical track utilization   =  2.78 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  2.17 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:19 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:09 total=0:01:11
[End of Global Routing] Stage (MB): Used  239  Alloctr  244  Proc    0 
[End of Global Routing] Total (MB): Used  313  Alloctr  321  Proc 22011 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -184  Alloctr -190  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 22011 
Using per-layer congestion maps for congestion reduction.
Information: 38.94% of design has horizontal routing density above target_routing_density of 0.80.
Information: 38.37% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 17.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.06 to 0.06. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0:23 
Moved 0 out of 21215 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
nplLib: default vr hor dist = 1274
nplLib: default vr ver dist = 1274
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Pin density aware placement mode.
Automatically computed max pin density per square micron = 1.07715

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_layer_aware                     :        true                
place.coarse.pin_density_aware                          :        true                

Information: Activity propagation will be performed for scenario func.ff_125c.
Information: Doing activity propagation for mode 'func' and corner 'ff_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ff_125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 32 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func.ss_n40c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ss_125c identical to that on func.ff_125c (POW-006)
Information: Propagated activity on scenario func.ff_n40c identical to that on func.ff_125c (POW-006)

Warning: a large fraction of the nets have zero toggle rate (55.1501%)

****** eLpp weights (with caps)
Number of nets: 21922, of which 21907 non-clock nets
Number of nets with 0 toggle rate: 12090
Max toggle rate = 0.2, average toggle rate = 0.0024675
Max non-clock toggle rate = 0.0265055
eLpp weight range = (0, 37.2458)
*** 2268 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 21922
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.470479, 4.19506)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func.ss_n40c
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 42% done.
coarse place 50% done.
coarse place 58% done.
coarse place 67% done.
coarse place 75% done.
coarse place 83% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.90179e+09
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 121585664
DC MT: size of default group = 76406784
DC MT: size of util group = 2441216
Completed Timing-driven placement, Elapsed time =   0: 0:43 
Moved 20199 out of 21215 cells, ratio = 0.952109
Total displacement = 636315.062500(um)
Max displacement = 664.200012(um), ctmi_3632 (568.787170, 640.661194, 0) => (852.875427, 260.549408, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      7.29(um)
  0 ~  20% cells displacement <=     11.22(um)
  0 ~  30% cells displacement <=     15.02(um)
  0 ~  40% cells displacement <=     18.60(um)
  0 ~  50% cells displacement <=     22.59(um)
  0 ~  60% cells displacement <=     27.38(um)
  0 ~  70% cells displacement <=     33.47(um)
  0 ~  80% cells displacement <=     40.29(um)
  0 ~  90% cells displacement <=     51.34(um)
  0 ~ 100% cells displacement <=    664.20(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2024-12-16 15:55:33 / Session: 0.38 hr / Command: 0.35 hr / Memory: 3280 MB (FLW-8100)

Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-12-16 15:55:33 / Session: 0.38 hr / Command: 0.35 hr / Memory: 3280 MB (FLW-8100)
COST: WSV 1
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-12-16 15:55:34 / Session: 0.38 hr / Command: 0.35 hr / Memory: 3280 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 121389056
DC MT: size of default group = 76406784
DC MT: size of util group = 2441216
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2024-12-16 15:55:35 / Session: 0.38 hr / Command: 0.35 hr / Memory: 3280 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1000 seconds to build cellmap data
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb76d4000): 191060
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb76d4000): 191060
Total 0.5900 seconds to load 21126 cell instances into cellmap, 20199 cells are off site row
Moveable cells: 20199; Application fixed cells: 0; Macro cells: 0; User fixed cells: 927
Average cell width 1.7805, cell height 1.6720, cell area 2.9770 for total 20199 placed and application fixed cells
orb constraints: using power mt scenarios
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
ORB: timingScenario func.ss_n40c timingCorner ss_n40c
INFO: Using corner ff_125c for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
ORB: Nominal = 0.0599212  Design MT = inf  Target = 0.2209084 (3.687 nominal)  MaxRC = 0.153484
ORB: Fast Target = 0.079672 ( 1.330 nominal )
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 21922 None; 0 M2; 0 Total
Found 1528 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (1331.969116)

Processing Buffer Trees Incrementally (ROI) ... 

    [153]  10% ...
    [306]  20% ...
    [459]  30% ...
    [612]  40% ...
    [765]  50% ...
    [918]  60% ...
    [1071]  70% ...
    [1224]  80% ...
    [1377]  90% ...
    [1528] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0          470
  Inverters:            0           27
------------ ------------ ------------
      Total:            0          497
------------ ------------ ------------

Number of Drivers Sized: 1178 [77.09%]

                      P: 1156 [75.65%]
                      N: 22 [1.44%]

WINFO: 22419 None; 0 M2; 0 Total
Found 259 net drivers

Processing Buffer Trees Incrementally (ROI-INCR) ... 

    [26]  10% ...
    [52]  20% ...
    [78]  30% ...
    [104]  40% ...
    [130]  50% ...
    [156]  60% ...
    [182]  70% ...
    [208]  80% ...
    [234]  90% ...
    [259] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           42
  Inverters:            0            2
------------ ------------ ------------
      Total:            0           44
------------ ------------ ------------

Number of Drivers Sized: 27 [10.42%]

                      P: 25 [9.65%]
                      N: 2 [0.77%]

WINFO: 22463 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 37.73 sec ELAPSE 0 hr : 0 min : 4.53 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 3358288 K / inuse 2113264 K
Information: Result of compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       
-0.044    13      func.ss_n40c  UFSM/UBIST/state_reg[1]/QN                                   

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       5.25        5.25         -       232    1906772.88  271002386432.00       21756              0.38      3279
Information: 2 out of 3 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9e4be000): 191060
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9e4be000): 191060
Total 0.4200 seconds to load 21667 cell instances into cellmap, 20199 cells are off site row
Moveable cells: 20740; Application fixed cells: 0; Macro cells: 0; User fixed cells: 927
Average cell width 1.8087, cell height 1.6720, cell area 3.0242 for total 20740 placed and application fixed cells
INFO: total number of constant pins: 2242
INFO: constant pins which are scan-pins: 2232
INFO: constant pins that are not scan-pins: 10
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2024-12-16 15:55:43 / Session: 0.38 hr / Command: 0.36 hr / Memory: 3280 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2024-12-16 15:55:43 / Session: 0.38 hr / Command: 0.36 hr / Memory: 3280 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333810
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2024-12-16 15:55:49 / Session: 0.38 hr / Command: 0.36 hr / Memory: 3280 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       4.87        4.87         -       232    1907335.00  272861364224.00       22147              0.38      3279
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2024-12-16 15:55:49 / Session: 0.38 hr / Command: 0.36 hr / Memory: 3280 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 122232832
DC MT: size of default group = 76406784
DC MT: size of util group = 2441216
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       4.87        4.87         -       232    1907335.00  272861364224.00       22147              0.38      3279
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |          10 |            750 |        750
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   377 |      377
 Minimum Bitwidth Not Met.                                 |    11 |       11
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
DC MT: size of all mem groups = 122232832
DC MT: size of default group = 76406784
DC MT: size of util group = 2441216
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2024-12-16 15:55:50 / Session: 0.38 hr / Command: 0.36 hr / Memory: 3280 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 122232832
DC MT: size of default group = 76406784
DC MT: size of util group = 2441216
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Timer using 32 threads
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
4.193421410997  6.578030457420  2.479631561967  7.744187040401  0.485050000353  3.179565833784  5.567214754587  2.894454487461  6.565921211417  9.017956105874  58509.235202539864  4.485596516078  1.231617052744  2.083729938318  1.156237079699
2.250260647206  6.239502925072  3.702214543077  1.840296693142  4.294066690968  7.527899646613  1.807232944146  5.787932347876  3.589181126745  1.351055560963  90977.636620201485  4.478636404500  6.446004702060  5.316284334588  4.229150122011
Warning: By turning on the ropt.skip_final_timing_update app option, you are skipping the full timing update at the end and the final qor printing. Doing so will make all timing values from this point not up-to-date until you run a full timing update!
compile command statistics  CPU=1794 sec (0.50 hr) ELAPSED=187 sec (0.05 hr) MEM-PEAK=3.202 GB
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'rise_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_CE' 'fall_edge' is not satisfiable; zero source latency will be used. (GRF-011)
Warning: Step earlyUpsUninit (and possibly its children) printed 1 error messages. Continuing flow despite Errors. (FLW-2542)
Information: >>>>>>> 3 unique error and warning message tags while observing earlyUpsUninit: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 FLW-2542  WARNING   Warning: Step earlyUpsUninit (and possibly its children) pri... (MSG-3032)
Information:     4     1  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    14     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:    19     4  0        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4 error&warning MSGs observed during earlyUpsUninit (MSG-3103)
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (19556320 22354640)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Compile-fusion command begin                   CPU:  6775 s (  1.88 hr )  ELAPSE:  1390 s (  0.39 hr )  MEM-PEAK:  3279 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:  6789 s (  1.89 hr )  ELAPSE:  1392 s (  0.39 hr )  MEM-PEAK:  3279 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: CLOCKC
11: INPUTS
12: OUTPUTS
13: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0037     0.0037      1        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   2.4721     4.8892      3        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
    4  12   0.0000     0.0000      0        -          -      -
    4  13   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        1     0.0008       75 272853549056
    2   *   0.0000     0.0000   0.0000      0        -          -      -        1     0.0035       76 25120110592
    3   *   0.0037     0.0037   0.0037      1        -          -      -        1     0.0353      259 1179692672
    4   *   2.4721     4.8892   4.8892      3        -          -      -        1     0.0438      236 2635425.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   2.4721     4.8892   4.8892      3   0.0000     0.0000      0        1     0.0438      259 272853549056   1907333.00      22146       3770       3277
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    2.4721     4.8892   4.8892      3   0.0000     0.0000      0        1      259 272853549056   1907333.00      22146
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 32 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:  6817 s (  1.89 hr )  ELAPSE:  1394 s (  0.39 hr )  MEM-PEAK:  3279 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
WARNING: Net RSTN is a high-fanout net with 1138 sinks; skipping this net during optimization. 
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2024-12-16 15:55:59 / Session: 0.39 hr / Command: 0.36 hr / Memory: 3280 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1100 seconds to build cellmap data
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x92de8000): 191060
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x92de8000): 191060
Total 0.4700 seconds to load 22057 cell instances into cellmap, 19937 cells are off site row
Moveable cells: 21130; Application fixed cells: 0; Macro cells: 0; User fixed cells: 927
Average cell width 1.7912, cell height 1.6720, cell area 2.9949 for total 21130 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          4.89        4.89      0.00       259    1907333.00  272853549056.00       22146              0.39      3279
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          4.89        4.89      0.00       256    1906802.62  262935117824.00       22146              0.39      3279
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2024-12-16 15:56:03 / Session: 0.39 hr / Command: 0.36 hr / Memory: 3280 MB (FLW-8100)


Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2024-12-16 15:56:03 / Session: 0.39 hr / Command: 0.36 hr / Memory: 3280 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design MEMCTRL ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0900 seconds to build cellmap data
=====> Processed 108 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 4.37174e+06        22057        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  22057
number of references:               108
number of site rows:               1337
number of locations attempted:   580008
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       21130 (246916 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.591 um ( 0.35 row height)
rms weighted cell displacement:   0.591 um ( 0.35 row height)
max cell displacement:            3.558 um ( 2.13 row height)
avg cell displacement:            0.501 um ( 0.30 row height)
avg weighted cell displacement:   0.501 um ( 0.30 row height)
number of cells moved:            20361
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HFSBUF_124_65998 (NBUFFX8_HVT)
  Input location: (810.464,1404.48)
  Legal location: (811.68,1407.82)
  Displacement:   3.558 um ( 2.13 row height)
Cell: HFSBUF_124_65993 (NBUFFX8_HVT)
  Input location: (810.464,1404.48)
  Legal location: (809.4,1407.82)
  Displacement:   3.509 um ( 2.10 row height)
Cell: HFSBUF_21_66145 (NBUFFX2_HVT)
  Input location: (1141.37,491.568)
  Legal location: (1138.78,489.896)
  Displacement:   3.078 um ( 1.84 row height)
Cell: HFSBUF_23_65639 (NBUFFX8_HVT)
  Input location: (1425.3,332.728)
  Legal location: (1428.19,332.728)
  Displacement:   2.888 um ( 1.73 row height)
Cell: HFSBUF_45_65617 (NBUFFX4_HVT)
  Input location: (526.528,1563.32)
  Legal location: (529.416,1563.32)
  Displacement:   2.888 um ( 1.73 row height)
Cell: HFSBUF_313_65936 (NBUFFX8_HVT)
  Input location: (810.464,1404.48)
  Legal location: (808.184,1406.15)
  Displacement:   2.827 um ( 1.69 row height)
Cell: HFSBUF_122_65987 (NBUFFX8_HVT)
  Input location: (810.464,1404.48)
  Legal location: (812.744,1406.15)
  Displacement:   2.827 um ( 1.69 row height)
Cell: HFSBUF_516_60459 (NBUFFX32_HVT)
  Input location: (528.673,986.843)
  Legal location: (531.392,986.48)
  Displacement:   2.743 um ( 1.64 row height)
Cell: HFSBUF_72_65611 (NBUFFX8_HVT)
  Input location: (526.072,1563.32)
  Legal location: (523.488,1563.32)
  Displacement:   2.584 um ( 1.55 row height)
Cell: HFSBUF_86_65613 (NBUFFX8_HVT)
  Input location: (526.072,1563.32)
  Legal location: (524.248,1564.99)
  Displacement:   2.474 um ( 1.48 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2024-12-16 15:56:05 / Session: 0.39 hr / Command: 0.36 hr / Memory: 3280 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Compile-fusion optimization Phase 7 Iter  1          4.89        4.89      0.00       256    1906802.62  262935117824.00       22146              0.39      3279
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 122224640
DC MT: size of default group = 76406784
DC MT: size of util group = 2441216

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2024-12-16 15:56:07 / Session: 0.39 hr / Command: 0.36 hr / Memory: 3280 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x10e83b000): 191060
INFO: creating 466(r) x 410(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x10e83b000): 191060
Total 0.3400 seconds to load 22057 cell instances into cellmap
Moveable cells: 21130; Application fixed cells: 0; Macro cells: 0; User fixed cells: 927
Average cell width 1.7762, cell height 1.6720, cell area 2.9698 for total 21130 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          4.89        4.89      0.00       256    1906802.62  262935117824.00       22146              0.39      3279
INFO: total number of constant pins: 2242
INFO: constant pins which are scan-pins: 2232
INFO: constant pins that are not scan-pins: 10

Compile-fusion optimization Phase 10 Iter  1         4.89        4.89      0.00       256    1906816.62  262935117824.00       22157              0.39      3279
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 11 Iter  1         4.89        4.89      0.00       256    1906816.62  262935117824.00       22157              0.39      3279
INFO: Advanced Scenario Reduction (ASR) enabled.


Compile-fusion optimization Phase 13 Iter  1         4.89        4.89      0.00       248    1906816.62  262935117824.00       22157              0.39      3279

Compile-fusion optimization Phase 14 Iter  1         4.89        4.89      0.00       248    1905920.25  258277916672.00       21718              0.39      3279
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 4.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-004    1  Warning  There are generated clocks that cannot be reached by th...
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 163840000
DC MT: size of default group = 76406784
DC MT: size of util group = 2441216
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 14 Iter  2         4.89        4.89      0.00       248    1905920.25  258277916672.00       21718              0.39      3279
Compile-fusion optimization Phase 14 Iter  3         4.89        4.89      0.00       248    1905921.25  258315517952.00       21718              0.39      3279
Compile-fusion optimization Phase 14 Iter  4         4.89        4.89      0.00       248    1905921.75  258343075840.00       21718              0.39      3279
Compile-fusion optimization Phase 14 Iter  5         4.89        4.89      0.00       248    1905921.75  258343075840.00       21718              0.39      3279
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333810
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 14 Iter  6         4.89        4.89      0.00       248    1905922.75  258362572800.00       21718              0.39      3279
Compile-fusion optimization Phase 14 Iter  7         4.89        4.89      0.00       248    1905977.38  258703556608.00       21718              0.39      3279

Disable clock slack update for ideal clocks
Disable clock slack update for ideal clocks

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 16 Iter  1         3.92        3.92      0.00       248    1908179.00  264030846976.00       22817              0.40      3279
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 17 Iter  1         3.92        3.92      0.00       248    1908179.00  264030846976.00       22817              0.40      3279
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        281.2          0.0            23492            23492           0
M2                          283.7         28.1               32               32           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 18 Iter  1         3.92        3.92      0.00       248    1908179.00  264030846976.00       22817              0.40      3279
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 4.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-004    1  Warning  There are generated clocks that cannot be reached by th...
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 203710464
DC MT: size of default group = 76406784
DC MT: size of util group = 2441216
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 18 Iter  2         3.92        3.92      0.00       248    1908179.00  264030846976.00       22817              0.40      3279
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 18 Iter  3         3.92        3.92      0.00       248    1908179.00  264030846976.00       22817              0.40      3279
Compile-fusion optimization Phase 18 Iter  4         3.92        3.92      0.00       248    1908179.00  264030846976.00       22817              0.40      3279
Compile-fusion optimization Phase 18 Iter  5         3.92        3.92      0.00       248    1908179.00  264030846976.00       22817              0.40      3279
Compile-fusion optimization Phase 18 Iter  6         3.92        3.92      0.00       248    1908180.88  264093253632.00       22817              0.40      3279
Compile-fusion optimization Phase 18 Iter  7         3.92        3.92      0.00       248    1908182.12  264157872128.00       22817              0.40      3279
Compile-fusion optimization Phase 18 Iter  8         3.92        3.92      0.00       248    1908182.62  264176910336.00       22817              0.40      3279
Compile-fusion optimization Phase 18 Iter  9         3.92        3.92      0.00       248    1908182.88  264180170752.00       22817              0.40      3279
Compile-fusion optimization Phase 18 Iter 10         3.92        3.92      0.00       248    1908184.12  264201076736.00       22817              0.40      3279
Compile-fusion optimization Phase 18 Iter 11         3.92        3.92      0.00       248    1908184.12  264201076736.00       22817              0.40      3279
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ff_125c pathgroup **clock_gating_default**
Target path group: scenario func.ff_n40c pathgroup **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Target path group: scenario func.ss_n40c pathgroup **clock_gating_default**
Information: CCD will use corner ss_n40c for honoring max prepone/postpone limits
Uskew Characterizer: corner: ff_125c, scalingFactor: 0.394
Uskew Characterizer: corner: ff_n40c, scalingFactor: 0.366
Uskew Characterizer: corner: ss_125c, scalingFactor: 0.875
Uskew Characterizer: corner: ss_n40c, scalingFactor: 1.000
@ CG solver holdWeight = 1.000000
@ CG solver setupWeight = 4.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-004    1  Warning  There are generated clocks that cannot be reached by th...
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
DC MT: Threaded (thread count = 32)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_n40c'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ff_125c'. (OPT-909)
DC MT: size of all mem groups = 203710464
DC MT: size of default group = 76406784
DC MT: size of util group = 2441216
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 18 Iter 12         3.92        3.92      0.00       248    1908184.12  264201076736.00       22817              0.41      3279
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333810
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 18 Iter 13         3.92        3.92      0.00       248    1908185.12  264205467648.00       22817              0.41      3279
Compile-fusion optimization Phase 18 Iter 14         3.92        3.92      0.00       248    1908203.25  264296235008.00       22817              0.41      3279
Compile-fusion optimization Phase 18 Iter 15         3.92        3.92      0.00       248    1908241.62  264460304384.00       22817              0.41      3279
Compile-fusion optimization Phase 18 Iter 16         3.92        3.92      0.00       248    1908315.75  264832335872.00       22817              0.41      3279
Compile-fusion optimization Phase 18 Iter 17         3.92        3.92      0.00       248    1908326.75  264882044928.00       22817              0.41      3279
Compile-fusion optimization Phase 18 Iter 18         3.92        3.92      0.00       248    1908340.12  264937832448.00       22817              0.41      3279
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 18 Iter 19         3.92        3.92      0.00       248    1908340.12  264937832448.00       22817              0.41      3279
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 18 Iter 20         3.92        3.92      0.00       248    1908352.12  265085943808.00       22817              0.41      3279
Compile-fusion optimization Phase 18 Iter 21         3.92        3.92      0.00       248    1908355.88  265100836864.00       22817              0.42      3279
Compile-fusion optimization Phase 18 Iter 22         3.92        3.92      0.00       248    1908370.12  265131048960.00       22817              0.42      3279
Compile-fusion optimization Phase 18 Iter 23         3.92        3.92      0.00       248    1908381.88  265163112448.00       22817              0.42      3279
Compile-fusion optimization Phase 18 Iter 24         3.92        3.92      0.00       248    1908405.25  265130000384.00       22817              0.42      3279
Compile-fusion optimization Phase 18 Iter 25         3.92        3.92      0.00       248    1908405.25  265130000384.00       22817              0.42      3279
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)

Compile-fusion optimization Phase 19 Iter  1         3.04        3.04      0.00       248    1908405.25  265130000384.00       22904              0.42      3279

Compile-fusion optimization Phase 20 Iter  1         3.04        3.04      0.00       248    1908306.62  264735293440.00       22842              0.42      3279
INFO: New Levelizer turned on
Compile-fusion optimization Phase 20 Iter  2         3.04        3.04      0.00       248    1908232.38  263089717248.00       22842              0.42      3279
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 21 Iter  1         3.04        3.04      0.00       248    1908214.12  262823297024.00       22842              0.42      3279
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 22 Iter  1         3.04        3.04      0.00       248    1908214.12  262823297024.00       22842              0.42      3279
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 23 Iter  1         3.01        3.01      0.00       248    1907226.75  259829219328.00       22191              0.42      3279
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 24 Iter  1         3.01        3.01      0.00       248    1907226.75  259829219328.00       22191              0.42      3279
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
Knee-Processing :  cumEst: 81.68680573 cumPct:   100.00 estdown: 0.00000000 cumUp: 12013 numDown:    0 status= valid


Compile-fusion optimization Phase 26 Iter  1         3.01        3.01      0.00       248    1907223.75  259761324032.00       22191              0.43      3279
LAO is disable, refresh para
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Compile-fusion optimization Phase 27 Iter  1         3.01        3.01      0.00       248    1907223.75  259761324032.00       22191              0.43      3279
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        281.2          0.0            22858            22859          -1
M2                          283.7         28.1               40               39           1
-----------------------------------------------------------------------------------------
Total Demoted Nets:             1


Compile-fusion optimization Phase 28 Iter  1         3.01        3.01      0.00       248    1907223.75  259761324032.00       22191              0.43      3279

Compile-fusion optimization Phase 29 Iter  1         3.01        3.01      0.00       248    1907222.25  259759947776.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter  2         3.01        3.01      0.00       248    1907221.12  259755245568.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter  3         3.01        3.01      0.00       248    1907221.12  259755245568.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter  4         3.01        3.01      0.00       248    1907221.12  259755245568.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter  5         3.01        3.01      0.00       248    1907221.12  259755245568.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter  6         3.01        3.01      0.00       248    1907221.12  259755245568.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter  7         3.01        3.01      0.00       248    1907221.12  259755245568.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter  8         3.01        3.01      0.00       248    1907221.12  259755245568.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter  9         3.01        3.01      0.00       248    1907221.12  259755245568.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter 10         3.01        3.01      0.00       248    1907221.12  259755245568.00       22190              0.43      3279
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.151959
new cutoff lpd: 5.75930e-02
maxCornerId = 4
corner=ff_n40c, tran factor=0.8664 (0.1914 / 0.2209)
corner=ss_125c, tran factor=1.0025 (0.2215 / 0.2209)
corner=ff_125c, tran factor=0.8739 (0.1931 / 0.2209)
corner=ss_n40c, tran factor=1.0000 (0.2209 / 0.2209)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 333810
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 10000
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Compile-fusion optimization Phase 29 Iter 11         3.01        3.01      0.00       248    1907221.38  259764076544.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter 12         3.01        3.01      0.00       248    1907553.62  261500977152.00       22190              0.43      3279
Compile-fusion optimization Phase 29 Iter 13         3.01        3.01      0.00       248    1907553.62  261500977152.00       22190              0.43      3295
Compile-fusion optimization Phase 29 Iter 14         3.01        3.01      0.00       248    1908100.25  263614529536.00       22190              0.44      3295
Compile-fusion optimization Phase 29 Iter 15         3.01        3.01      0.00       248    1908266.50  264120844288.00       22190              0.44      3295
Compile-fusion optimization Phase 29 Iter 16         3.01        3.01      0.00       248    1908595.88  265471442944.00       22190              0.45      3295

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 30 Iter  1         2.52        2.52      0.00       248    1908595.88  265471442944.00       22718              0.45      3295
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 31 Iter  1         2.52        2.52      0.00       248    1908595.88  265471442944.00       22718              0.45      3295
INFO: New Levelizer turned on
Compile-fusion optimization Phase 31 Iter  2         2.52        2.52      0.00       248    1908595.88  265471442944.00       22718              0.45      3295
Compile-fusion optimization Phase 31 Iter  3         2.52        2.52      0.00       248    1908611.88  265832497152.00       22718              0.45      3295
Compile-fusion optimization Phase 31 Iter  4         2.52        2.52      0.00       248    1908612.62  265849159680.00       22718              0.45      3295
Compile-fusion optimization Phase 31 Iter  5         2.52        2.52      0.00       138    1909218.25  275760250880.00       22718              0.45      3295



Compile-fusion optimization Phase 34 Iter  1         2.52        2.52      0.00       137    1909218.25  275760250880.00       22718              0.45      3295

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2024-12-16 15:59:41 / Session: 0.45 hr / Command: 0.42 hr / Memory: 3296 MB (FLW-8100)


Compile-fusion optimization Phase 36 Iter  1         2.52        2.52      0.00       138    1909218.25  275760250880.00       22718              0.45      3295


Compile-fusion optimization complete                 2.52        2.52      0.00       137    1909218.25  275760250880.00       22718              0.45      3295
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421842350  6.578038551646  2.479639665183  7.744187840401  0.485050000353  3.179565833784  5.567214754587  2.894454487461  6.565921211130  9.017952405874  58221.052904939864  4.485721816078  1.231854452744  2.083788238318  1.156366779699
2.250260079669  6.239500029298  3.702212647293  1.840296493142  4.294066690968  7.527899646613  1.807232944146  5.787932347876  3.589181126468  1.351051860963  90699.453322601485  4.478861704500  6.446241102060  5.316243634588  4.229289822011
6.795077733989  7.396778000346  5.671704401785  7.715000628450  9.589705961115  1.237147012873  9.689272051355  1.216982883513  9.826811831528  9.099758944364  24437.097442373163  2.807969690036  4.968195599976  1.759415734708  7.763537339326
6.767907043537  6.983131806779  0.187880969608  8.323007534353  9.122627003732  6.705045049478  0.240392817363  1.613985354405  4.410021000988  0.127496458965  70763.257335463563  4.968488082282  6.859467278475  9.133785263540  9.027243077260
9.823652071267  6.142538052544  1.676652397824  7.474022795051  3.656796621502  7.570618562611  9.813446103618  1.472312207158  1.675365770015  6.041847707958  61817.108244441728  3.961773183660  8.675594250488  6.823726472458  9.024310068484
3.949944040450  5.490206362332  2.444522502397  0.516919395345  9.076892197041  7.095120915900  0.674435466092  3.084268242690  0.558834601481  2.652264944463  95649.246720107055  5.206407322628  8.873948937185  1.099662627083  7.336495227726
8.389467979615  5.211699197510  0.745299968755  6.230909094097  9.555807261369  9.311313977635  1.007217096252  5.475159574176  9.006493226381  7.110196010435  39774.662648026959  2.763668596743  4.930533843502  1.621968831796  1.214569952773
1.115678463747  2.351914664096  5.616128161573  2.201956228426  0.313258584450  2.480255136313  5.935952135354  0.756345220128  0.412347755100  6.530021920004  33953.824215583388  2.555661806355  7.739392084837  3.112815293680  1.055350567149
4.124225674579  5.316610402955  7.270112832003  7.178452860747  1.109985851474  3.640423276467  6.979434932421  6.938770255119  9.989997234348  8.202641775468  76594.202643821412  6.052362965841  4.185560075155  6.509704909893  6.029453402642
5.459020452547  4.649978973688  1.177467959927  0.473171574721  4.219815920740  0.444331414637  1.380413524984  3.613309010198  6.197452792594  1.031928527924  78149.745754995478  2.783211648463  3.676246737847  0.936782157027  4.113688264766
9.442469919844  2.395659712067  8.021896975016  8.944014938324  5.316104193421  6.051556578038  1.737302479639  2.872777844187  5.404010489348  0.003559879565  09561.966354547546  8.818525105374  6.167864912178  6.390446375058  7.431363408009
3.398634548337  5.160781731833  8.527442585604  2.383181456049  0.796992250260  8.324646239500  6.413823702212  2.693871940296  1.931424298354  6.909601327899  80854.829754729442  4.747450984978  7.637006511221  9.113887369609  6.373731809427
0.014844539532  4.045006944266  5.020605816105  6.345884529962  1.220116795077  5.967847396778  6.224305671704  0.238797815000  3.284509583093  9.611176637147  26004.087459819402  5.602651842835  1.390339918372  5.190223033443  6.408568686760
9.731622942134  4.385364339566  9.999761122723  7.347087063210  6.393266767907  8.063326983131  4.288630187880  5.817928423007  2.343539126915  0.037341105045  29717.699374128173  6.406626514044  0.546274410066  1.101503818589  6.554894846653
0.635624082855  8.207826149320  6.784759425585  2.635409327926  3.772609823652  8.340626142538  6.746381676652  9.199187874022  4.950513678962  6.215045170618  72664.172721950925  1.904530021071  5.818934357767  4.860746621079  5.845973497562
0.417273085140  9.211608965457  6.504886115526  4.724589324093  3.684843949944  8.971115490206  8.601492444522  0.001040916919  0.953459098068  1.970435695120  17993.080331843559  9.320659581426  9.007769046071  9.326850882444  6.379705535048
7.070545320874  1.601288163801  3.371851381462  6.270837636178  5.277268389467  7.263765211699  6.953270745299  4.665626630909  7.940979577073  2.613617911313  13166.594669669851  5.344568494741  7.692245632220  9.371439103104  3.513830951966
6.269582752771  3.342434231137  2.435021924409  8.317961414242  2.527731115678  2.104082351914  1.628035616128  6.693802901956  9.284260358736  5.844520280255  39144.359387921354  5.597303976201  2.806313877518  1.265639052200  0.417022813533
1.833872544772  6.448557030994  4.848373415354  2.936801255033  8.671494124225  4.212305316610  9.007627270112  3.308107878452  5.607471144463  8.514761540423  43019.288037238213  2.259117363051  1.991073172300  5.082352450754  6.850650891961
4.214116041371  3.033414486834  3.751556802916  9.098936229136  7.026425459020  2.092084649978  4.714951177467  4.577340173171  2.747214254393  9.207428244331  67645.032506424137  8.526954401601  9.863158727982  0.610645228279  2.452205334072
5.954772772220  0.869633977510  0.378470239994  1.570274313361  5.647669442469  7.665052395659  2.108748021896  4.738238644014  6.383245351682  1.934234851556  73085.136075313684  3.018548189941  8.756224304850  5.000361531795  6.583627555672
1.475458806117  5.438746466705  2.121786691225  3.750587631046  7.080093398634  3.950985160781  2.396408527442  0.834112983181  1.560490731010  2.502630524646  48832.985060037022  1.316650383402  9.611523342940  6.669322075278  9.964990118072
3.294414735042  3.224787936947  8.112219414666  3.696096573414  1.094270014844  3.881384045006  4.440375020605  3.169766945884  2.299621265234  7.950707167847  54559.783175856717  0.592009542150  0.034054195897  0.596447712371  4.701516196892
7.205135690332  8.278351699314  1.183725491043  3.334436608244  5.867609731622  7.173894385364  9.669819999761  7.591487947087  7.632106338396  7.679000263326  13289.274289501879  8.148891558230  0.725644491226  2.700609467050  4.504276602403
9.281736494302  8.525440845256  2.100661402320  7.185896754570  7.466530635624  8.788088207826  8.572536784759  1.334182235409  0.279263717739  8.236550540626  39129.999866016767  5.381613149740  2.241714236567  9.662486475706  1.856590998134
4.610361993193  1.210715119330  6.577674163095  2.210795045624  6.975620417273  8.711939211608  6.733806504886  8.234594324589  0.240933629461  9.499471071115  64996.718417124446  2.390732770169  1.901743690768  9.219030370951  2.091829806744
3.546609319212  6.814269308165  3.460719629109  4.824446579456  7.350487070545  1.168271601288  8.717343371851  0.993956870837  3.361785212886  3.894600363765  46035.091935907453  9.036378537309  0.971618895558  0.726462193113  1.397092310072
1.709625333121  5.947417993641  9.322209674788  7.031043713581  1.519666269582  6.730883342434  9.383292435021  6.216918917961  2.142422562359  1.156715204082  50066.300957956162  2.956650247019  5.694051603132  5.858771224802  5.513960159359
5.213535562667  4.512012056445  4.775181417622  0.522000617760  3.135331833872  4.650816448557  7.371884848373  1.125482636801  0.550338616985  1.242287112305  57108.134260672702  1.323830558284  5.258245511099  8.585480836404  2.327992369794
3.493242224481  7.015511141111  9.723005234348  2.507546050301  7.919614214116  9.627813033414  1.833553751556  5.094379798936  0.291367061916  4.590235992084  80434.981333911775  6.835522981231  7.129643942198  1.592317404443  3.141719313804
1.352498591237  0.991019013296  5.279820862631  0.282792652956  2.340725954772  6.936300869633  6.740310378470  9.364151770274  1.133615652629  4.424600265052  56031.946064379107  9.737203104440  1.465003253161  0.419685560515  5.657159417373
0.247963083821  7.774418906362  1.048505252357  3.317956783378  4.556721475458  7.289445438746  1.656592121786  3.901793950587  4.310467095053  3.986354950985  33544.148941974163  4.398262948831  8.117875707969  9.225369483246  4.623206664138
2.370221381032  7.184029861636  2.429406811318  8.752789164661  3.180723294414  6.578793224787  6.358918112219  1.135103896096  3.734141009230  0.148456481384  21076.669480649195  0.621518488458  8.424167012201  1.679840159678  4.739923462243
0.567170567481  9.771500284167  0.958970748433  5.123714901287  3.968927205135  5.121698278351  3.982681183725  1.909973534436  4.082445872669  7.316230773894  55002.411675088886  6.265835698470  8.778592863932  6.676033180633  2.698669742886
3.018788113273  2.832300975757  3.912262952695  2.670504704947  8.024039281736  3.161398525440  5.441002100661  1.012747385896  5.545707471590  6.356251388088  47258.600702256736  5.003262641354  0.904963437726  0.982608683406  2.614509467463
8.167665356095  8.747402491827  1.365679814472  2.757061056261  1.981344610361  8.147231210715  8.167536577674  8.604182410795  8.456246980680  4.172741311939  48636.882315954937  8.772266762245  8.904670136848  4.394237889711  1.549376286014
Information: The stitching and editing of coupling caps is turned OFF for design 'MEMCTRL:MEMCTRL.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func.ff_125c
2: func.ff_n40c
3: func.ss_125c
4: func.ss_n40c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK
8: CLOCKCE
9: CLOCKB
10: CLOCKC
11: INPUTS
12: OUTPUTS
13: COMBO

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    4   1   0.0000     0.0000      0        -          -      -
    4   2   0.0000     0.0000      0        -          -      -
    4   3   0.0000     0.0000      0        -          -      -
    4   4   0.0000     0.0000      0        -          -      -
    4   5   0.0000     0.0000      0        -          -      -
    4   6   0.0000     0.0000      0        -          -      -
    4   7   1.6608     2.5379      2        -          -      -
    4   8   0.0000     0.0000      0        -          -      -
    4   9   0.0000     0.0000      0        -          -      -
    4  10   0.0000     0.0000      0        -          -      -
    4  11   0.0000     0.0000      0        -          -      -
    4  12   0.0000     0.0000      0        -          -      -
    4  13   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        1     0.0010       43 275760250880
    2   *   0.0000     0.0000   0.0000      0        -          -      -        1     0.0037       48 25361891328
    3   *   0.0000     0.0000   0.0000      0        -          -      -        2     0.1371      141 1191391744
    4   *   1.6608     2.5379   2.5379      2        -          -      -        2     0.1546      112 2661637.75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.6608     2.5379   2.5379      2   0.0000     0.0000      0        2     0.1546      141 275760250880   1909218.25      22718       3434       3566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      1.6608     2.5379   2.5379      2   0.0000     0.0000      0        2      141 275760250880   1909218.25      22718

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion command complete                CPU:  9325 s (  2.59 hr )  ELAPSE:  1620 s (  0.45 hr )  MEM-PEAK:  3295 MB
Compile-fusion command statistics  CPU=2550 sec (0.71 hr) ELAPSED=230 sec (0.06 hr) MEM-PEAK=3.218 GB

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is a UPF design.
UPF is loaded.
UPF is committed.
-------------------------------------------------------------------------------
Number of power domains:        1
Number of supply nets:          2
-------------------------------------------------------------------------------
                             Voltage Area Info                                 
-------------------------------------------------------------------------------
Name                            X           Y           Power Domain Name
-------------------------------------------------------------------------------
DEFAULT_VA                                              TOP
                                0.0000      0.0000
                                0.0000      2235.4640
                                1955.6320   2235.4640
                                1955.6320   0.0000

-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at run_fc_BISR.tcl:671) (MSG-3913)
Warning: Step initial_opto (and possibly its children) printed 1 error messages. Continuing flow despite Errors. (FLW-2542)
Information: >>>>>>> 13 unique error and warning message tags while observing initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2542  WARNING   Warning: Step initial_opto (and possibly its children) print... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     2     2  0 ZRT-740   WARNING   Warning: Port VSS of cell MEMCTRL\n is unplaced.  This may i... (MSG-3032)
Information:     1     1  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:     1     1  0 PLACE-029 WARNING   Warning: There is insufficient area available to achieve the... (MSG-3032)
Information:     3     3  0 CTS-004   WARNING   Warning: There are generated clocks that cannot be reached b... (MSG-3032)
Information:     3     3  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    68    19  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    14     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:   115    54  0       13  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 54 error&warning MSGs observed during initial_opto (MSG-3103)
Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2024-12-16 15:59:46 / Session: 0.45 hr / Command: 0.42 hr / Memory: 3296 MB (FLW-8100)

Information: >>>>>>> 13 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2542  WARNING   Warning: Step initial_opto (and possibly its children) print... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     2     2  0 ZRT-740   WARNING   Warning: Port VSS of cell MEMCTRL\n is unplaced.  This may i... (MSG-3032)
Information:     1     1  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:     1     1  0 PLACE-029 WARNING   Warning: There is insufficient area available to achieve the... (MSG-3032)
Information:     3     3  0 CTS-004   WARNING   Warning: There are generated clocks that cannot be reached b... (MSG-3032)
Information:     3     3  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    68    19  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    14     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:   115    54  0       13  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 54 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

Warning: Step fc (and possibly its children) printed 1 error messages. Continuing flow despite Errors. (FLW-2542)
Information: >>>>>>> 18 unique error and warning message tags while observing fc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     3  0 FLW-2542  WARNING   Warning: Step fc (and possibly its children) printed 1 error... (MSG-3032)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  1 SQM-1074  WARNING   Shift register Inferencing is enabled so only head flop will... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:    10   737 10 SQM-1011  WARNING   Sequential element '%s' of module '%s' was mapped to a flip-... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     2     2  0 ZRT-740   WARNING   Warning: Port VSS of cell MEMCTRL\n is unplaced.  This may i... (MSG-3032)
Information:     1     1  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:     1     1  0 PLACE-029 WARNING   Warning: There is insufficient area available to achieve the... (MSG-3032)
Information:    11    11  0 CSTR-013  WARNING   Warning: Removed cell 'UFSM/UBIST/LFSR_ADDR_GEN/CLK_COUNT_re... (MSG-3032)
Information:     3     3  0 CTS-004   WARNING   Warning: There are generated clocks that cannot be reached b... (MSG-3032)
Information:     3     3  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    68    43  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    14     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:   141   831  3       18  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 831 error&warning MSGs observed during fc (MSG-3103)
Information: The net parasitics of block MEMCTRL are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 8 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 18 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     3  0 FLW-2542  WARNING   Warning: Step fc (and possibly its children) printed 1 error... (MSG-3032)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  1 SQM-1074  WARNING   Shift register Inferencing is enabled so only head flop will... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:    10   737 10 SQM-1011  WARNING   Sequential element '%s' of module '%s' was mapped to a flip-... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    11    11  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     2     2  0 ZRT-740   WARNING   Warning: Port VSS of cell MEMCTRL\n is unplaced.  This may i... (MSG-3032)
Information:     1     1  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:     1     1  0 PLACE-029 WARNING   Warning: There is insufficient area available to achieve the... (MSG-3032)
Information:    11    11  0 CSTR-013  WARNING   Warning: Removed cell 'UFSM/UBIST/LFSR_ADDR_GEN/CLK_COUNT_re... (MSG-3032)
Information:     3     3  0 CTS-004   WARNING   Warning: There are generated clocks that cannot be reached b... (MSG-3032)
Information:     3     3  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    68    43  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    14     2  0 GRF-011   ERROR     Error: Generated clock 'CLOCKCE' with source pin 'UFSM/MEM_C... (MSG-3032)
Information:   141   831  3       18  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 831 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -to initial_opto' (FLW-8001)
Information: Time: 2024-12-16 15:59:46 / Session: 0.45 hr / Command: 0.42 hr / Memory: 3296 MB (FLW-8100)
fc_shell> quit
Maximum memory usage for this session: 3295.61 MB
Maximum memory usage for this session including child processes: 3295.61 MB
CPU usage for this session:   9335 seconds (  2.59 hours)
Elapsed time for this session:   2223 seconds (  0.62 hours)
Thank you for using Fusion Compiler.

