{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 459,
    "design__inferred_latch__count": 0,
    "design__instance__count": 802,
    "design__instance__area": 15082,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 10,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 23,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 1.1530874033383043e-09,
    "power__switching__total": 0.0,
    "power__leakage__total": 4.234154804549917e-09,
    "power__total": 5.387242207888221e-09,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -9.695292,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -9.694076,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 1.360193,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 11.0189,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1.360193,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.812388,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 84,
    "design__max_fanout_violation__count": 23,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -9.424384,
    "clock__skew__worst_setup": -9.801513,
    "timing__hold__ws": 0.724388,
    "timing__setup__ws": 6.062997,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.724388,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 11.467768,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 161.0 111.52",
    "design__core__bbox": "2.76 2.72 158.24 108.8",
    "design__io": 45,
    "design__die__area": 17954.7,
    "design__core__area": 11418.5,
    "design__instance__count__stdcell": 799,
    "design__instance__area__stdcell": 5302.59,
    "design__instance__count__macros": 3,
    "design__instance__area__macros": 9779.38,
    "design__instance__utilization": 1.32084,
    "design__instance__utilization__stdcell": 3.23511,
    "design__power_grid_violation__count__net:VGND": 242,
    "design__power_grid_violation__count__net:VPWR": 242,
    "design__power_grid_violation__count": 484,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 17033.7,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 2,
    "antenna__violating__pins": 2,
    "route__antenna_violation__count": 2,
    "route__net": 556,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 1399,
    "route__wirelength__iter:1": 21600,
    "route__drc_errors__iter:2": 560,
    "route__wirelength__iter:2": 21115,
    "route__drc_errors__iter:3": 550,
    "route__wirelength__iter:3": 20969,
    "route__drc_errors__iter:4": 121,
    "route__wirelength__iter:4": 20862,
    "route__drc_errors__iter:5": 33,
    "route__wirelength__iter:5": 20838,
    "route__drc_errors__iter:6": 8,
    "route__wirelength__iter:6": 20850,
    "route__drc_errors__iter:7": 5,
    "route__wirelength__iter:7": 20844,
    "route__drc_errors__iter:8": 0,
    "route__wirelength__iter:8": 20838,
    "route__drc_errors": 0,
    "route__wirelength": 20838,
    "route__vias": 4874,
    "route__vias__singlecut": 4874,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 409.35,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 9,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 84,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 23,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -9.449791,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -9.447361,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 2.925476,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 6.199637,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 2.925476,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 11.562888,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 9,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 23,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -9.786327,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -9.78578,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.750902,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.801628,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.750902,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 17.255947,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 9,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 6,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 23,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -9.716904,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -9.715881,
    "timing__hold__ws__corner:min_tt_025C_1v80": 1.321918,
    "timing__setup__ws__corner:min_tt_025C_1v80": 11.102614,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 1.321918,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 15.898442,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 9,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 67,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 23,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -9.486169,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -9.484124,
    "timing__hold__ws__corner:min_ss_100C_1v60": 2.853974,
    "timing__setup__ws__corner:min_ss_100C_1v60": 6.353052,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 2.853974,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 11.710232,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 9,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 23,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -9.80197,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -9.801513,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.724388,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 12.854462,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.724388,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 17.316357,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 9,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 10,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 23,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -9.679761,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -9.678788,
    "timing__hold__ws__corner:max_tt_025C_1v80": 1.392797,
    "timing__setup__ws__corner:max_tt_025C_1v80": 10.94373,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 1.392797,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 15.756222,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 9,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 84,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 23,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -9.424384,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -9.421623,
    "timing__hold__ws__corner:max_ss_100C_1v60": 2.984494,
    "timing__setup__ws__corner:max_ss_100C_1v60": 6.062997,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 2.984494,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 11.467768,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 9,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 23,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -9.775119,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -9.774494,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.772434,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 12.75404,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.772434,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 17.216307,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 9,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 9,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.21081e-09,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 7.30548e-09,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 4.79155e-09,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.46385e-10,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 4.79155e-09,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.21e-09,
    "ir__drop__worst": 7.31e-09,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}