
*** Running vivado
    with args -log imu_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source imu_controller.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source imu_controller.tcl -notrace
Command: synth_design -top imu_controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10683 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1190.461 ; gain = 68.000 ; free physical = 972 ; free virtual = 4039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'imu_controller' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:23]
	Parameter ADDRESSES bound to: 76800 - type: integer 
	Parameter start bound to: 3'b000 
	Parameter write_image_1 bound to: 3'b001 
	Parameter write_image_2 bound to: 3'b010 
	Parameter write_mask bound to: 3'b100 
	Parameter waiting bound to: 3'b111 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (1#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (2#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_2' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_2' (3#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_3' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/realtime/blk_mem_gen_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_3' (4#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/realtime/blk_mem_gen_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'vga' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/imports/new/vga.v:23]
	Parameter FRAME_WIDTH bound to: 10'b1010000000 
	Parameter FRAME_HEIGHT bound to: 10'b0111100000 
	Parameter H_FP bound to: 7'b0010000 
	Parameter H_PW bound to: 7'b1100000 
	Parameter H_MAX bound to: 10'b1100100000 
	Parameter V_FP bound to: 4'b1010 
	Parameter V_PW bound to: 2'b10 
	Parameter V_MAX bound to: 10'b1000001101 
	Parameter H_POL bound to: 1'b1 
	Parameter V_POL bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'vga' (5#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/imports/new/vga.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/uart_rx.v:36]
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (6#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/uart_rx.v:36]
INFO: [Synth 8-638] synthesizing module 'Debounce' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/Debounce.v:1]
	Parameter LowInput bound to: 2'b00 
	Parameter EdgeDet bound to: 2'b01 
	Parameter HighInput bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/Debounce.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/Debounce.v:27]
WARNING: [Synth 8-567] referenced signal 'Count' should be on the sensitivity list [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/Debounce.v:34]
INFO: [Synth 8-256] done synthesizing module 'Debounce' (7#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/Debounce.v:1]
WARNING: [Synth 8-567] referenced signal 'uart_data_rx' should be on the sensitivity list [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:239]
WARNING: [Synth 8-567] referenced signal 'write_address_1' should be on the sensitivity list [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:279]
WARNING: [Synth 8-6014] Unused sequential element uart_data_buffer_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:244]
WARNING: [Synth 8-6014] Unused sequential element pixel_B_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:378]
WARNING: [Synth 8-6014] Unused sequential element LED_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:195]
WARNING: [Synth 8-6014] Unused sequential element LED_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:357]
WARNING: [Synth 8-6014] Unused sequential element LED_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:372]
INFO: [Synth 8-256] done synthesizing module 'imu_controller' (8#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:23]
WARNING: [Synth 8-3917] design imu_controller has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design imu_controller has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design imu_controller has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design imu_controller has port LED[8] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1230.961 ; gain = 108.500 ; free physical = 981 ; free virtual = 4049
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1230.961 ; gain = 108.500 ; free physical = 981 ; free virtual = 4049
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/dcp9/blk_mem_gen_2_in_context.xdc] for cell 'bram2'
Finished Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/dcp9/blk_mem_gen_2_in_context.xdc] for cell 'bram2'
Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/dcp11/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Finished Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/dcp11/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/dcp13/blk_mem_gen_3_in_context.xdc] for cell 'result'
Finished Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/dcp13/blk_mem_gen_3_in_context.xdc] for cell 'result'
Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/dcp15/blk_mem_gen_2_in_context.xdc] for cell 'bram3'
Finished Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/.Xil/Vivado-10662-linux/dcp15/blk_mem_gen_2_in_context.xdc] for cell 'bram3'
Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/imu_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/imu_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.438 ; gain = 0.000 ; free physical = 733 ; free virtual = 3801
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'result' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 806 ; free virtual = 3875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 806 ; free virtual = 3875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bram2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bram3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for result. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 806 ; free virtual = 3875
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_cntr_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element addra_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/imports/new/vga.v:154]
WARNING: [Synth 8-6014] Unused sequential element v_cntr_reg_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/imports/new/vga.v:112]
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_rx'
WARNING: [Synth 8-6014] Unused sequential element r_SM_Main_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/uart_rx.v:76]
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'imu_controller'
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:234]
WARNING: [Synth 8-6014] Unused sequential element nextState_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:242]
INFO: [Synth 8-5544] ROM "pixel_R" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wea_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wea_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wea_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addra_delayed_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_sequence_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dina_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dina_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dina_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rx_address_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:380]
WARNING: [Synth 8-6014] Unused sequential element r_SM_Main_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/uart_rx.v:76]
WARNING: [Synth 8-6014] Unused sequential element r_SM_Main_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/uart_rx.v:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                            00001 |                              000
          s_RX_START_BIT |                            00010 |                              001
          s_RX_DATA_BITS |                            00100 |                              010
           s_RX_STOP_BIT |                            01000 |                              011
               s_CLEANUP |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'one-hot' in module 'uart_rx'
WARNING: [Synth 8-6014] Unused sequential element r_SM_Main_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/uart_rx.v:76]
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:234]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:242]
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:234]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:242]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                 waiting |                              001 |                              111
           write_image_1 |                              010 |                              001
           write_image_2 |                              011 |                              010
              write_mask |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'imu_controller'
WARNING: [Synth 8-6014] Unused sequential element nextState_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:242]
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:234]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:242]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 799 ; free virtual = 3867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 4     
	               12 Bit    Registers := 11    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   5 Input     17 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module imu_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     17 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 22    
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module Debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_controller/v_cntr_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element vga_controller/addra_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/imports/new/vga.v:154]
WARNING: [Synth 8-6014] Unused sequential element vga_controller/v_cntr_reg_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-6014] Unused sequential element rx_address_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.srcs/sources_1/new/imu_controller.v:380]
DSP Report: Generating DSP vga_controller/addra_reg, operation Mode is: C+A*(B:0x140).
DSP Report: register vga_controller/addra_reg is absorbed into DSP vga_controller/addra_reg.
DSP Report: operator vga_controller/addra0 is absorbed into DSP vga_controller/addra_reg.
DSP Report: operator vga_controller/addra1 is absorbed into DSP vga_controller/addra_reg.
WARNING: [Synth 8-3917] design imu_controller has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design imu_controller has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design imu_controller has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design imu_controller has port LED[8] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[23]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[22]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[21]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[20]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[19]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[18]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[17]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[16]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[15]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[14]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[13]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[12]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[11]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[10]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[9]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[8]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[7]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[6]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[5]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[4]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[3]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[2]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[1]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[0]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[23]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[22]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[21]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[20]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[19]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[18]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[17]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[16]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[15]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[14]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[13]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[12]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[11]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[10]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[9]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[8]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[7]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[6]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[5]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[4]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[3]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[2]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[1]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/Count_reg[0]__0) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/v_cntr_reg_dly_reg[4]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/v_cntr_reg_dly_reg[3]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/v_cntr_reg_dly_reg[2]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/v_cntr_reg_dly_reg[1]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/v_cntr_reg_dly_reg[0]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/h_cntr_reg_dly_reg[6]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/h_cntr_reg_dly_reg[5]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/h_cntr_reg_dly_reg[4]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/h_cntr_reg_dly_reg[3]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/h_cntr_reg_dly_reg[2]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/h_cntr_reg_dly_reg[1]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (vga_controller/h_cntr_reg_dly_reg[0]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/currentState_reg[1]) is unused and will be removed from module imu_controller.
WARNING: [Synth 8-3332] Sequential element (RST/currentState_reg[0]) is unused and will be removed from module imu_controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 785 ; free virtual = 3853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga         | C+A*(B:0x140) | 11     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 631 ; free virtual = 3699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 628 ; free virtual = 3696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 624 ; free virtual = 3692
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 625 ; free virtual = 3693
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 625 ; free virtual = 3693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 625 ; free virtual = 3693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 625 ; free virtual = 3693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 625 ; free virtual = 3693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 625 ; free virtual = 3693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
|3     |blk_mem_gen_2 |         1|
|4     |blk_mem_gen_3 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |blk_mem_gen_2 |     1|
|4     |blk_mem_gen_3 |     1|
|5     |BUFG          |     3|
|6     |CARRY4        |    15|
|7     |DSP48E1       |     1|
|8     |LUT1          |    59|
|9     |LUT2          |    14|
|10    |LUT3          |    32|
|11    |LUT4          |    14|
|12    |LUT5          |    33|
|13    |LUT6          |    86|
|14    |FDRE          |   292|
|15    |LD            |     3|
|16    |IBUF          |     3|
|17    |OBUF          |    30|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+--------+------+
|      |Instance         |Module  |Cells |
+------+-----------------+--------+------+
|1     |top              |        |   633|
|2     |  rx_uart        |uart_rx |    92|
|3     |  vga_controller |vga     |   134|
+------+-----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 625 ; free virtual = 3693
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1592.438 ; gain = 108.500 ; free physical = 697 ; free virtual = 3765
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1592.438 ; gain = 469.977 ; free physical = 697 ; free virtual = 3765
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

51 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1619.469 ; gain = 513.590 ; free physical = 676 ; free virtual = 3741
INFO: [Common 17-1381] The checkpoint '/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/ima_com_connection/ima_com_connection.runs/synth_1/imu_controller.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1643.480 ; gain = 0.000 ; free physical = 675 ; free virtual = 3740
INFO: [Common 17-206] Exiting Vivado at Wed Jun 24 16:11:09 2020...
