$date
	Sun Oct 23 02:14:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#250852
b10 !
1"
#250854
b10 &
b10 %
1$
#250855
0"
#250858
b1 &
b1 %
1#
#250862
b0 &
0#
b0 %
0$
#1324085
b10110 !
1"
#1324086
b10110 &
b10110 %
1$
#1324087
0"
#1324090
b1011 &
b1011 %
#1324094
b100010 &
b100010 %
#1324098
b10001 &
b10001 %
#1324102
b110100 &
b110100 %
#1324106
b11010 &
b11010 %
#1324110
b1101 &
b1101 %
#1324114
b101000 &
b101000 %
#1324118
b10100 &
b10100 %
#1324122
b1010 &
b1010 %
#1324126
b101 &
b101 %
#1324130
b10000 &
b10000 %
#1324134
b1000 &
b1000 %
#1324138
b100 &
b100 %
#1324142
b10 &
b10 %
#1324146
b1 &
b1 %
1#
#1324150
b0 &
0#
b0 %
0$
#2238279
b1101 !
1"
#2238282
b1101 &
b1101 %
1$
#2238283
0"
#2238286
b101000 &
b101000 %
#2238290
b10100 &
b10100 %
#2238294
b1010 &
b1010 %
#2238298
b101 &
b101 %
#2238302
b10000 &
b10000 %
#2238306
b1000 &
b1000 %
#2238310
b100 &
b100 %
#2238314
b10 &
b10 %
#2238318
b1 &
1#
b1 %
#2238322
b0 &
b0 %
0#
0$
#4500012
