Microsemi Libero Software
Version: 11.9.6.7
Release: v11.9 SP6

Info: The design top.adb was last modified by software version 11.9.6.7.
Opened an existing Libero design top.adb.
'BA_NAME' set to 'top_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

 Netlist Reading Time = 1.0 seconds
Imported the file:

C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top\
.edn

The Import command succeeded ( 00:00:02 )
=====================================================================
Parameters used to run compile:
===============================

Family      : IGLOO
Device      : AGLN250V2
Package     : 100 VQFP
Source      :
C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top\
.edn
Format      : EDIF
Topcell     : top
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.26:1.20:1.14

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA0 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA1 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA2 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA3 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA4 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA5 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA6 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA7 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTB8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA0 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA1 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA2 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA3 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA4 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA5 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA6 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA7 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTB8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA0 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA1 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA2 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA3 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA4 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA5 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA6 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA7 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTB8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA0 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA1 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA2 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA3 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA4 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA5 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA6 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA7 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTB8 drives no load.
Warning: Top level port UART_RX is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   51
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 30
  - Logic combining:        114

    Total macros optimized  195

There were 0 error(s) and 41 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:    726  Total:   6144   (11.82%)
    IO (W/ clocks)             Used:     17  Total:     68   (25.00%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      4  Total:      8   (50.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 3      | 6  (50.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 551          | 551
    SEQ     | 175          | 175

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 5             | 0            | 0
    Output I/O                            | 12            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 4     | 8      | 0
    LVCMOS18                        | 1.80v | N/A   | 1     | 4      | 0

I/O Placement:

    Locked  :  17 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    179     CLK_NET       Net   : FPGA_CLK_c
                          Driver: clk_div_1M/clk_out_RNIOLD3
                          Source: NETLIST
    158     SET/RESET_NET Net   : rst_n_c
                          Driver: rst_n_pad
                          Source: NETLIST
    5       CLK_NET       Net   : CLKA_c
                          Driver: CLKA_pad
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_Master_TX_DV
                          Driver: MEM_COMMAND_CONTROLLER/r_Master_TX_DV
    23      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_47
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0
    18      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_38_0
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4[0]
    18      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_38
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0[0]
    15      INT_NET       Net   : MEM_COMMAND_CONTROLLER/num_bytes[0]
                          Driver: MEM_COMMAND_CONTROLLER/current_command.command_RNIIDSC[1]
    14      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_44_0
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2_0[1]
    14      INT_NET       Net   :
MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/baud_cntr8
                          Driver:
MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4[1]
    13      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_TX_Count[0]
                          Driver: MEM_COMMAND_CONTROLLER/r_TX_Count[0]
    13      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_TX_Count[3]
                          Driver: MEM_COMMAND_CONTROLLER/r_TX_Count[3]
    13      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_44
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2[1]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_Master_TX_DV
                          Driver: MEM_COMMAND_CONTROLLER/r_Master_TX_DV
    23      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_47
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0
    18      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_38_0
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4[0]
    18      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_38
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0[0]
    16      INT_NET       Net   : MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0_Q
                          Driver: MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0
    15      INT_NET       Net   : MEM_COMMAND_CONTROLLER/num_bytes[0]
                          Driver: MEM_COMMAND_CONTROLLER/current_command.command_RNIIDSC[1]
    14      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_44_0
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2_0[1]
    14      INT_NET       Net   :
MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/baud_cntr8
                          Driver:
MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4[1]
    13      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_TX_Count[0]
                          Driver: MEM_COMMAND_CONTROLLER/r_TX_Count[0]
    13      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_TX_Count[3]
                          Driver: MEM_COMMAND_CONTROLLER/r_TX_Count[3]
====================
Flash*Freeze report:
====================

The design does not use the Flash*Freeze feature.

====================

The Compile command succeeded ( 00:00:01 )
Wrote status report to file: top_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: top_report_pin_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: top_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file
C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer\impl\
1\top.adb.

The Execute Script command succeeded ( 00:00:04 )
Design closed.

