{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587416517895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587416517905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 16:01:57 2020 " "Processing started: Mon Apr 20 16:01:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587416517905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587416517905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ucs1903 -c ucs1903 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ucs1903 -c ucs1903" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587416517905 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1587416518626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlcode/frecuencies.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdlcode/frecuencies.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frecuencies-frecuencies_behavioral " "Found design unit 1: frecuencies-frecuencies_behavioral" {  } { { "vhdlCode/frecuencies.vhd" "" { Text "D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/frecuencies.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587416532370 ""} { "Info" "ISGN_ENTITY_NAME" "1 frecuencies " "Found entity 1: frecuencies" {  } { { "vhdlCode/frecuencies.vhd" "" { Text "D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/frecuencies.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587416532370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587416532370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlcode/data_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdlcode/data_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_shifter-data_shifter_behavioral " "Found design unit 1: data_shifter-data_shifter_behavioral" {  } { { "vhdlCode/data_shifter.vhd" "" { Text "D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/data_shifter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587416532372 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_shifter " "Found entity 1: data_shifter" {  } { { "vhdlCode/data_shifter.vhd" "" { Text "D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/data_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587416532372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587416532372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematics/ucs1903.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematics/ucs1903.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ucs1903 " "Found entity 1: ucs1903" {  } { { "schematics/ucs1903.bdf" "" { Schematic "D:/workspace/intel-fpga/ucs1903Ejemplo/schematics/ucs1903.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587416532374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587416532374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlcode/multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdlcode/multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexor-multiplexor_behavioral " "Found design unit 1: multiplexor-multiplexor_behavioral" {  } { { "vhdlCode/multiplexor.vhd" "" { Text "D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/multiplexor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587416532376 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "vhdlCode/multiplexor.vhd" "" { Text "D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/multiplexor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587416532376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587416532376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ucs1903 " "Elaborating entity \"ucs1903\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587416532427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor multiplexor:inst8 " "Elaborating entity \"multiplexor\" for hierarchy \"multiplexor:inst8\"" {  } { { "schematics/ucs1903.bdf" "inst8" { Schematic "D:/workspace/intel-fpga/ucs1903Ejemplo/schematics/ucs1903.bdf" { { 232 576 776 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587416532434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frecuencies frecuencies:inst " "Elaborating entity \"frecuencies\" for hierarchy \"frecuencies:inst\"" {  } { { "schematics/ucs1903.bdf" "inst" { Schematic "D:/workspace/intel-fpga/ucs1903Ejemplo/schematics/ucs1903.bdf" { { 232 176 344 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587416532435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_shifter data_shifter:inst3 " "Elaborating entity \"data_shifter\" for hierarchy \"data_shifter:inst3\"" {  } { { "schematics/ucs1903.bdf" "inst3" { Schematic "D:/workspace/intel-fpga/ucs1903Ejemplo/schematics/ucs1903.bdf" { { 96 392 568 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587416532437 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r data_shifter.vhd(20) " "VHDL Process Statement warning at data_shifter.vhd(20): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdlCode/data_shifter.vhd" "" { Text "D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/data_shifter.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587416532438 "|ucs1903|data_shifter:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g data_shifter.vhd(40) " "VHDL Process Statement warning at data_shifter.vhd(40): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdlCode/data_shifter.vhd" "" { Text "D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/data_shifter.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587416532438 "|ucs1903|data_shifter:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b data_shifter.vhd(60) " "VHDL Process Statement warning at data_shifter.vhd(60): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdlCode/data_shifter.vhd" "" { Text "D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/data_shifter.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587416532438 "|ucs1903|data_shifter:inst2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vhdlCode/data_shifter.vhd" "" { Text "D:/workspace/intel-fpga/ucs1903Ejemplo/vhdlCode/data_shifter.vhd" 83 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1587416532923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1587416532923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587416533022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587416533533 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587416533533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587416533574 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587416533574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587416533574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587416533574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587416533594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 16:02:13 2020 " "Processing ended: Mon Apr 20 16:02:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587416533594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587416533594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587416533594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587416533594 ""}
