# Systemverilog-Verification-MIPS-Multicycle
Scoreboard using Systemverilog for MIPS multicycle verification

EDAplayground public link:
https://www.edaplayground.com/x/XgCb

![image](https://user-images.githubusercontent.com/108389027/177511543-6f567b3d-e256-46ca-937c-b1837a15d7b3.png)

![image](https://user-images.githubusercontent.com/108389027/177511694-bfb8c802-8958-4908-a74c-4b47620e0a46.png)

![image](https://user-images.githubusercontent.com/108389027/177511880-972cc9e1-93d4-4eca-afc9-88c566926636.png)


Results:

![image](https://user-images.githubusercontent.com/108389027/177510505-727a2eec-afe9-4dd4-8d81-d43176ae2de7.png)

