<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p694" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_694{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_694{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_694{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_694{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_694{left:96px;bottom:1038px;letter-spacing:0.12px;}
#t6_694{left:157px;bottom:1038px;letter-spacing:0.17px;word-spacing:-0.69px;}
#t7_694{left:96px;bottom:1003px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_694{left:96px;bottom:982px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t9_694{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ta_694{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tb_694{left:96px;bottom:904px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tc_694{left:96px;bottom:882px;letter-spacing:0.13px;word-spacing:-0.46px;}
#td_694{left:96px;bottom:843px;letter-spacing:0.12px;}
#te_694{left:157px;bottom:843px;letter-spacing:0.16px;}
#tf_694{left:96px;bottom:808px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tg_694{left:96px;bottom:786px;letter-spacing:0.13px;word-spacing:-0.46px;}
#th_694{left:96px;bottom:765px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_694{left:96px;bottom:743px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tj_694{left:96px;bottom:722px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tk_694{left:96px;bottom:687px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tl_694{left:96px;bottom:665px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tm_694{left:96px;bottom:644px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_694{left:96px;bottom:623px;letter-spacing:0.13px;word-spacing:-0.29px;}
#to_694{left:96px;bottom:588px;letter-spacing:0.08px;word-spacing:-0.42px;}
#tp_694{left:96px;bottom:566px;letter-spacing:0.11px;word-spacing:-0.77px;}
#tq_694{left:96px;bottom:545px;letter-spacing:0.09px;word-spacing:-0.43px;}
#tr_694{left:96px;bottom:505px;letter-spacing:0.12px;}
#ts_694{left:157px;bottom:505px;letter-spacing:0.16px;word-spacing:0.05px;}
#tt_694{left:96px;bottom:470px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tu_694{left:96px;bottom:448px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tv_694{left:96px;bottom:427px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tw_694{left:96px;bottom:387px;letter-spacing:0.12px;}
#tx_694{left:157px;bottom:387px;letter-spacing:0.16px;}
#ty_694{left:96px;bottom:352px;letter-spacing:0.11px;word-spacing:-1.06px;}
#tz_694{left:96px;bottom:331px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t10_694{left:96px;bottom:309px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t11_694{left:96px;bottom:288px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t12_694{left:96px;bottom:267px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t13_694{left:96px;bottom:236px;letter-spacing:0.13px;}
#t14_694{left:124px;bottom:236px;letter-spacing:0.13px;word-spacing:0.13px;}
#t15_694{left:124px;bottom:215px;letter-spacing:0.1px;word-spacing:0.59px;}
#t16_694{left:124px;bottom:193px;letter-spacing:0.15px;}
#t17_694{left:96px;bottom:163px;letter-spacing:0.13px;}
#t18_694{left:124px;bottom:163px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t19_694{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_694{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_694{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_694{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_694{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_694{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts694" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg694Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg694" style="-webkit-user-select: none;"><object width="935" height="1210" data="694/694.svg" type="image/svg+xml" id="pdf694" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_694" class="t s1_694">239 </span><span id="t2_694" class="t s2_694">Memory System </span>
<span id="t3_694" class="t s1_694">AMD64 Technology </span><span id="t4_694" class="t s1_694">24593—Rev. 3.41—June 2023 </span>
<span id="t5_694" class="t s3_694">7.10.5 </span><span id="t6_694" class="t s3_694">I/O Accesses </span>
<span id="t7_694" class="t s4_694">In implementations where the physical address size is reduced when memory encryption features are </span>
<span id="t8_694" class="t s4_694">enabled, memory range checks (e.g. MTRR/TOM/IORR/etc.) to determine memory types or </span>
<span id="t9_694" class="t s4_694">DRAM/MMIO are performed using the reduced physical address size. In particular, the C-bit is not </span>
<span id="ta_694" class="t s4_694">considered a physical address bit and is masked by hardware for purposes of these checks. </span>
<span id="tb_694" class="t s4_694">Additionally, any pages corresponding to MMIO addresses must be configured with the C-bit clear. </span>
<span id="tc_694" class="t s4_694">Encrypted I/O pages are not allowed and accesses with the C-bit set will be ignored. </span>
<span id="td_694" class="t s3_694">7.10.6 </span><span id="te_694" class="t s3_694">Restrictions </span>
<span id="tf_694" class="t s4_694">In some hardware implementations, coherency between the encrypted and unencrypted mappings of </span>
<span id="tg_694" class="t s4_694">the same physical page are not enforced. In such a system, prior to changing the value of the C-bit for </span>
<span id="th_694" class="t s4_694">a page, software should flush the page from all CPU caches in the system. If a hardware </span>
<span id="ti_694" class="t s4_694">implementation supports coherency across encryption domains as indicated by CPUID </span>
<span id="tj_694" class="t s4_694">Fn8000_001F_EAX[10] then this flush is not required. </span>
<span id="tk_694" class="t s4_694">Simply changing the value of a C-bit on a page will not automatically encrypt the existing contents of </span>
<span id="tl_694" class="t s4_694">a page, and any data in the page prior to the C-bit modification will become unintelligible. To set the </span>
<span id="tm_694" class="t s4_694">C-bit on a page and cause its contents to become encrypted so the data remains accessible, see </span>
<span id="tn_694" class="t s4_694">Section 7.10.8, “Encrypt-in-Place,” on page 239. </span>
<span id="to_694" class="t s4_694">In legacy PAE mode, if the C-bit location is in the upper 32 bits of the page table entry, the first level </span>
<span id="tp_694" class="t s4_694">page table (the PDP table) cannot be located in encrypted memory. This is because when the CPU is in </span>
<span id="tq_694" class="t s4_694">32-bit PAE mode, the CR3 value is only 32-bits in length. </span>
<span id="tr_694" class="t s3_694">7.10.7 </span><span id="ts_694" class="t s3_694">SMM Interaction </span>
<span id="tt_694" class="t s4_694">SME is available when the processor is executing in SMM, once it has enabled paging. Any physical </span>
<span id="tu_694" class="t s4_694">address bit restrictions that exist due to memory encryption features being enabled remain in place </span>
<span id="tv_694" class="t s4_694">while in SMM. </span>
<span id="tw_694" class="t s3_694">7.10.8 </span><span id="tx_694" class="t s3_694">Encrypt-in-Place </span>
<span id="ty_694" class="t s4_694">It is possible to perform an in-place encryption of data in physical memory. This technique is useful for </span>
<span id="tz_694" class="t s4_694">setting the C-bit on a page while maintaining visibility to the page's contents such as during SME </span>
<span id="t10_694" class="t s4_694">initialization. This is accomplished by creating two linear mappings of the same page where one </span>
<span id="t11_694" class="t s4_694">mapping has the C-bit set to 0 and the other has the C-bit set to 1. To avoid possible data corruption, </span>
<span id="t12_694" class="t s4_694">software should use the following algorithm for performing in-place encryption of memory: </span>
<span id="t13_694" class="t s4_694">1. </span><span id="t14_694" class="t s4_694">Create two linear mappings X and Y that map to the same physical page. Mapping X has C-bit=0 </span>
<span id="t15_694" class="t s4_694">and uses the WP (Write Protect) memory type. Mapping Y has C-bit=1 and uses the WB (Write- </span>
<span id="t16_694" class="t s4_694">Back) memory type. </span>
<span id="t17_694" class="t s4_694">2. </span><span id="t18_694" class="t s4_694">Perform a WBINVD on all cores in the system. </span>
<span id="t19_694" class="t s5_694">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
