
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.39

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.42    0.01    0.08    0.08 v counter[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         counter[7] (net)
                  0.01    0.00    0.08 v _393_/A (INV_X1)
     2    3.21    0.01    0.02    0.10 ^ _393_/ZN (INV_X1)
                                         _115_ (net)
                  0.01    0.00    0.10 ^ _398_/A2 (OAI33_X1)
     1    1.06    0.01    0.01    0.11 v _398_/ZN (OAI33_X1)
                                         _007_ (net)
                  0.01    0.00    0.11 v counter[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    3.10    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v _288_/A (INV_X1)
     1    3.19    0.01    0.01    0.21 ^ _288_/ZN (INV_X1)
                                         _231_ (net)
                  0.01    0.00    0.21 ^ _492_/A (HA_X1)
     2    5.43    0.04    0.07    0.28 ^ _492_/S (HA_X1)
                                         _233_ (net)
                  0.04    0.00    0.28 ^ _312_/A4 (AND4_X4)
     3    7.57    0.01    0.06    0.34 ^ _312_/ZN (AND4_X4)
                                         _041_ (net)
                  0.01    0.00    0.34 ^ _314_/A1 (AND2_X4)
     4   10.05    0.01    0.03    0.37 ^ _314_/ZN (AND2_X4)
                                         _043_ (net)
                  0.01    0.00    0.37 ^ _341_/A3 (NAND4_X4)
     1    6.42    0.02    0.03    0.40 v _341_/ZN (NAND4_X4)
                                         _070_ (net)
                  0.02    0.00    0.40 v _342_/C2 (OAI211_X4)
     8   21.64    0.04    0.06    0.46 ^ _342_/ZN (OAI211_X4)
                                         _071_ (net)
                  0.04    0.00    0.46 ^ _368_/A2 (NOR3_X1)
     1    0.83    0.01    0.01    0.47 v _368_/ZN (NOR3_X1)
                                         _094_ (net)
                  0.01    0.00    0.47 v _371_/A2 (OR4_X1)
     1    1.06    0.02    0.10    0.57 v _371_/ZN (OR4_X1)
                                         _003_ (net)
                  0.02    0.00    0.57 v counter[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.57   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    3.10    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v _288_/A (INV_X1)
     1    3.19    0.01    0.01    0.21 ^ _288_/ZN (INV_X1)
                                         _231_ (net)
                  0.01    0.00    0.21 ^ _492_/A (HA_X1)
     2    5.43    0.04    0.07    0.28 ^ _492_/S (HA_X1)
                                         _233_ (net)
                  0.04    0.00    0.28 ^ _312_/A4 (AND4_X4)
     3    7.57    0.01    0.06    0.34 ^ _312_/ZN (AND4_X4)
                                         _041_ (net)
                  0.01    0.00    0.34 ^ _314_/A1 (AND2_X4)
     4   10.05    0.01    0.03    0.37 ^ _314_/ZN (AND2_X4)
                                         _043_ (net)
                  0.01    0.00    0.37 ^ _341_/A3 (NAND4_X4)
     1    6.42    0.02    0.03    0.40 v _341_/ZN (NAND4_X4)
                                         _070_ (net)
                  0.02    0.00    0.40 v _342_/C2 (OAI211_X4)
     8   21.64    0.04    0.06    0.46 ^ _342_/ZN (OAI211_X4)
                                         _071_ (net)
                  0.04    0.00    0.46 ^ _368_/A2 (NOR3_X1)
     1    0.83    0.01    0.01    0.47 v _368_/ZN (NOR3_X1)
                                         _094_ (net)
                  0.01    0.00    0.47 v _371_/A2 (OR4_X1)
     1    1.06    0.02    0.10    0.57 v _371_/ZN (OR4_X1)
                                         _003_ (net)
                  0.02    0.00    0.57 v counter[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.57   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.73e-04   4.30e-06   1.91e-06   1.80e-04  72.1%
Combinational          3.50e-05   2.77e-05   6.74e-06   6.94e-05  27.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.08e-04   3.20e-05   8.65e-06   2.49e-04 100.0%
                          83.7%      12.8%       3.5%
