<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Oct 15 21:43:58 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            47 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.281ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \PWM1/counter_64__i0  (from osc_clk +)
   Destination:    FD1S3AX    D              \PWM1/counter_64__i7  (to osc_clk +)

   Delay:                   4.559ns  (51.3% logic, 48.7% route), 6 logic levels.

 Constraint Details:

      4.559ns data_path \PWM1/counter_64__i0 to \PWM1/counter_64__i7 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.281ns

 Path Details: \PWM1/counter_64__i0 to \PWM1/counter_64__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM1/counter_64__i0 (from osc_clk)
Route         2   e 1.198                                  \PWM1/counter[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \PWM1/counter_64_add_4_1
Route         1   e 0.020                                  \PWM1/n373
FCI_TO_FCO  ---     0.157            CIN to COUT           \PWM1/counter_64_add_4_3
Route         1   e 0.020                                  \PWM1/n374
FCI_TO_FCO  ---     0.157            CIN to COUT           \PWM1/counter_64_add_4_5
Route         1   e 0.020                                  \PWM1/n375
FCI_TO_FCO  ---     0.157            CIN to COUT           \PWM1/counter_64_add_4_7
Route         1   e 0.020                                  \PWM1/n376
FCI_TO_F    ---     0.598            CIN to S[2]           \PWM1/counter_64_add_4_9
Route         1   e 0.941                                  \PWM1/n38
                  --------
                    4.559  (51.3% logic, 48.7% route), 6 logic levels.


Passed:  The following path meets requirements by 0.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \PWM1/counter_64__i1  (from osc_clk +)
   Destination:    FD1S3AX    D              \PWM1/PWMOut_15  (to osc_clk +)

   Delay:                   4.510ns  (31.7% logic, 68.3% route), 3 logic levels.

 Constraint Details:

      4.510ns data_path \PWM1/counter_64__i1 to \PWM1/PWMOut_15 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.330ns

 Path Details: \PWM1/counter_64__i1 to \PWM1/PWMOut_15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM1/counter_64__i1 (from osc_clk)
Route         2   e 1.198                                  \PWM1/counter[1]
LUT4        ---     0.493              B to Z              \PWM1/i1_2_lut
Route         1   e 0.941                                  \PWM1/n394
LUT4        ---     0.493              C to Z              \PWM1/i166_4_lut
Route         1   e 0.941                                  \PWM1/PWMOut_N_112
                  --------
                    4.510  (31.7% logic, 68.3% route), 3 logic levels.


Passed:  The following path meets requirements by 0.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \PWM1/counter_64__i0  (from osc_clk +)
   Destination:    FD1S3AX    D              \PWM1/PWMOut_15  (to osc_clk +)

   Delay:                   4.510ns  (31.7% logic, 68.3% route), 3 logic levels.

 Constraint Details:

      4.510ns data_path \PWM1/counter_64__i0 to \PWM1/PWMOut_15 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.330ns

 Path Details: \PWM1/counter_64__i0 to \PWM1/PWMOut_15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM1/counter_64__i0 (from osc_clk)
Route         2   e 1.198                                  \PWM1/counter[0]
LUT4        ---     0.493              D to Z              \PWM1/i1_4_lut
Route         1   e 0.941                                  \PWM1/n400
LUT4        ---     0.493              A to Z              \PWM1/i166_4_lut
Route         1   e 0.941                                  \PWM1/PWMOut_N_112
                  --------
                    4.510  (31.7% logic, 68.3% route), 3 logic levels.

Report: 4.719 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|     4.719 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  47 paths, 24 nets, and 31 connections (72.1% coverage)


Peak memory: 59006976 bytes, TRCE: 172032 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
