<module id="ADC_REGS" HW_revision="" description="ADC Registers">
	<register id="ADCCTL1" width="16" page="1" offset="0x0" internal="0" description="ADC Control 1 Register">
		<bitfield id="INTPULSEPOS" description="ADC Interrupt Pulse Position" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="ADCPWDNZ" description="ADC Power Down" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="ADCBSYCHN" description="ADC Busy Channel" begin="11" end="8" width="4" rwaccess="R"/>
		<bitfield id="ADCBSY" description="ADC Busy" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="EXTMUXPRESELECTEN" description="External Mux Preselect Enable" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="TDMAEN" description="Enable Alternate DMA Timings" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCCTL2" width="16" page="1" offset="0x1" internal="0" description="ADC Control 2 Register">
		<bitfield id="PRESCALE" description="ADC Clock Prescaler" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="RESOLUTION" description="SOC Conversion Resolution" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SIGNALMODE" description="SOC Signaling Mode" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="OFFTRIMMODE" description="Offset Trim Mode" begin="8" end="8" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCBURSTCTL" width="16" page="1" offset="0x2" internal="0" description="ADC Burst Control Register">
		<bitfield id="BURSTTRIGSEL" description="SOC Burst Trigger Source Select" begin="6" end="0" width="7" rwaccess="RW"/>
		<bitfield id="BURSTSIZE" description="SOC Burst Size Select" begin="11" end="8" width="4" rwaccess="RW"/>
		<bitfield id="BURSTEN" description="SOC Burst Mode Enable" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCINTFLG" width="16" page="1" offset="0x3" internal="0" description="ADC Interrupt Flag Register">
		<bitfield id="ADCINT1" description="ADC Interrupt 1 Flag" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="ADCINT2" description="ADC Interrupt 2 Flag" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="ADCINT3" description="ADC Interrupt 3 Flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="ADCINT4" description="ADC Interrupt 4 Flag" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="ADCINT1RESULT" description="ADC Interrupt 1 Results Ready" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="ADCINT2RESULT" description="ADC Interrupt 2 Results Ready" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="ADCINT3RESULT" description="ADC Interrupt 3 Results Ready" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="ADCINT4RESULT" description="ADC Interrupt 4 Results Ready" begin="7" end="7" width="1" rwaccess="R"/>
	</register>
	<register id="ADCINTFLGCLR" width="16" page="1" offset="0x4" internal="0" description="ADC Interrupt Flag Clear Register">
		<bitfield id="ADCINT1" description="ADC Interrupt 1 Flag Clear" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="ADCINT2" description="ADC Interrupt 2 Flag Clear" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="ADCINT3" description="ADC Interrupt 3 Flag Clear" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="ADCINT4" description="ADC Interrupt 4 Flag Clear" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCINTOVF" width="16" page="1" offset="0x5" internal="0" description="ADC Interrupt Overflow Register">
		<bitfield id="ADCINT1" description="ADC Interrupt 1 Overflow Flags" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="ADCINT2" description="ADC Interrupt 2 Overflow Flags" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="ADCINT3" description="ADC Interrupt 3 Overflow Flags" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="ADCINT4" description="ADC Interrupt 4 Overflow Flags" begin="3" end="3" width="1" rwaccess="R"/>
	</register>
	<register id="ADCINTOVFCLR" width="16" page="1" offset="0x6" internal="0" description="ADC Interrupt Overflow Clear Register">
		<bitfield id="ADCINT1" description="ADC Interrupt 1 Overflow Clear Bits" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="ADCINT2" description="ADC Interrupt 2 Overflow Clear Bits" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="ADCINT3" description="ADC Interrupt 3 Overflow Clear Bits" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="ADCINT4" description="ADC Interrupt 4 Overflow Clear Bits" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCINTSEL1N2" width="16" page="1" offset="0x7" internal="0" description="ADC Interrupt 1 and 2 Selection Register">
		<bitfield id="INT1SEL" description="ADCINT1 EOC Source Select" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="INT1E" description="ADCINT1 Interrupt Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="INT1CONT" description="ADCINT1 Continue to Interrupt Mode" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="INT2SEL" description="ADCINT2 EOC Source Select" begin="12" end="8" width="5" rwaccess="RW"/>
		<bitfield id="INT2E" description="ADCINT2 Interrupt Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="INT2CONT" description="ADCINT2 Continue to Interrupt Mode" begin="14" end="14" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCINTSEL3N4" width="16" page="1" offset="0x8" internal="0" description="ADC Interrupt 3 and 4 Selection Register">
		<bitfield id="INT3SEL" description="ADCINT3 EOC Source Select" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="INT3E" description="ADCINT3 Interrupt Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="INT3CONT" description="ADCINT3 Continue to Interrupt Mode" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="INT4SEL" description="ADCINT4 EOC Source Select" begin="12" end="8" width="5" rwaccess="RW"/>
		<bitfield id="INT4E" description="ADCINT4 Interrupt Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="INT4CONT" description="ADCINT4 Continue to Interrupt Mode" begin="14" end="14" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCSOCPRICTL" width="16" page="1" offset="0x9" internal="0" description="ADC SOC Priority Control Register">
		<bitfield id="SOCPRIORITY" description="SOC Priority" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="RRPOINTER" description="Round Robin Pointer" begin="9" end="5" width="5" rwaccess="R"/>
	</register>
	<register id="ADCINTSOCSEL1" width="16" page="1" offset="0xa" internal="0" description="ADC Interrupt SOC Selection 1 Register">
		<bitfield id="SOC0" description="SOC0 ADC Interrupt Trigger Select" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="SOC1" description="SOC1 ADC Interrupt Trigger Select" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="SOC2" description="SOC2 ADC Interrupt Trigger Select" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="SOC3" description="SOC3 ADC Interrupt Trigger Select" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="SOC4" description="SOC4 ADC Interrupt Trigger Select" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="SOC5" description="SOC5 ADC Interrupt Trigger Select" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="SOC6" description="SOC6 ADC Interrupt Trigger Select" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="SOC7" description="SOC7 ADC Interrupt Trigger Select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="ADCINTSOCSEL2" width="16" page="1" offset="0xb" internal="0" description="ADC Interrupt SOC Selection 2 Register">
		<bitfield id="SOC8" description="SOC8 ADC Interrupt Trigger Select" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="SOC9" description="SOC9 ADC Interrupt Trigger Select" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="SOC10" description="SOC10 ADC Interrupt Trigger Select" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="SOC11" description="SOC11 ADC Interrupt Trigger Select" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="SOC12" description="SOC12 ADC Interrupt Trigger Select" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="SOC13" description="SOC13 ADC Interrupt Trigger Select" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="SOC14" description="SOC14 ADC Interrupt Trigger Select" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="SOC15" description="SOC15 ADC Interrupt Trigger Select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="ADCSOCFLG1" width="16" page="1" offset="0xc" internal="0" description="ADC SOC Flag 1 Register">
		<bitfield id="SOC0" description="SOC0 Start of Conversion Flag" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="SOC1" description="SOC1 Start of Conversion Flag" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="SOC2" description="SOC2 Start of Conversion Flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="SOC3" description="SOC3 Start of Conversion Flag" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="SOC4" description="SOC4 Start of Conversion Flag" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="SOC5" description="SOC5 Start of Conversion Flag" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="SOC6" description="SOC6 Start of Conversion Flag" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="SOC7" description="SOC7 Start of Conversion Flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="SOC8" description="SOC8 Start of Conversion Flag" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="SOC9" description="SOC9 Start of Conversion Flag" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="SOC10" description="SOC10 Start of Conversion Flag" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="SOC11" description="SOC11 Start of Conversion Flag" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="SOC12" description="SOC12 Start of Conversion Flag" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="SOC13" description="SOC13 Start of Conversion Flag" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="SOC14" description="SOC14 Start of Conversion Flag" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="SOC15" description="SOC15 Start of Conversion Flag" begin="15" end="15" width="1" rwaccess="R"/>
	</register>
	<register id="ADCSOCFRC1" width="16" page="1" offset="0xd" internal="0" description="ADC SOC Force 1 Register">
		<bitfield id="SOC0" description="SOC0 Force Start of Conversion Bit" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SOC1" description="SOC1 Force Start of Conversion Bit" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="SOC2" description="SOC2 Force Start of Conversion Bit" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SOC3" description="SOC3 Force Start of Conversion Bit" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SOC4" description="SOC4 Force Start of Conversion Bit" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SOC5" description="SOC5 Force Start of Conversion Bit" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="SOC6" description="SOC6 Force Start of Conversion Bit" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SOC7" description="SOC7 Force Start of Conversion Bit" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="SOC8" description="SOC8 Force Start of Conversion Bit" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="SOC9" description="SOC9 Force Start of Conversion Bit" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SOC10" description="SOC10 Force Start of Conversion Bit" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SOC11" description="SOC11 Force Start of Conversion Bit" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="SOC12" description="SOC12 Force Start of Conversion Bit" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="SOC13" description="SOC13 Force Start of Conversion Bit" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="SOC14" description="SOC14 Force Start of Conversion Bit" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SOC15" description="SOC15 Force Start of Conversion Bit" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCSOCOVF1" width="16" page="1" offset="0xe" internal="0" description="ADC SOC Overflow 1 Register">
		<bitfield id="SOC0" description="SOC0 Start of Conversion Overflow Flag" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="SOC1" description="SOC1 Start of Conversion Overflow Flag" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="SOC2" description="SOC2 Start of Conversion Overflow Flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="SOC3" description="SOC3 Start of Conversion Overflow Flag" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="SOC4" description="SOC4 Start of Conversion Overflow Flag" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="SOC5" description="SOC5 Start of Conversion Overflow Flag" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="SOC6" description="SOC6 Start of Conversion Overflow Flag" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="SOC7" description="SOC7 Start of Conversion Overflow Flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="SOC8" description="SOC8 Start of Conversion Overflow Flag" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="SOC9" description="SOC9 Start of Conversion Overflow Flag" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="SOC10" description="SOC10 Start of Conversion Overflow Flag" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="SOC11" description="SOC11 Start of Conversion Overflow Flag" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="SOC12" description="SOC12 Start of Conversion Overflow Flag" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="SOC13" description="SOC13 Start of Conversion Overflow Flag" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="SOC14" description="SOC14 Start of Conversion Overflow Flag" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="SOC15" description="SOC15 Start of Conversion Overflow Flag" begin="15" end="15" width="1" rwaccess="R"/>
	</register>
	<register id="ADCSOCOVFCLR1" width="16" page="1" offset="0xf" internal="0" description="ADC SOC Overflow Clear 1 Register">
		<bitfield id="SOC0" description="SOC0 Clear Start of Conversion Overflow Bit" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SOC1" description="SOC1 Clear Start of Conversion Overflow Bit" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="SOC2" description="SOC2 Clear Start of Conversion Overflow Bit" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SOC3" description="SOC3 Clear Start of Conversion Overflow Bit" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SOC4" description="SOC4 Clear Start of Conversion Overflow Bit" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SOC5" description="SOC5 Clear Start of Conversion Overflow Bit" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="SOC6" description="SOC6 Clear Start of Conversion Overflow Bit" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SOC7" description="SOC7 Clear Start of Conversion Overflow Bit" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="SOC8" description="SOC8 Clear Start of Conversion Overflow Bit" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="SOC9" description="SOC9 Clear Start of Conversion Overflow Bit" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SOC10" description="SOC10 Clear Start of Conversion Overflow Bit" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SOC11" description="SOC11 Clear Start of Conversion Overflow Bit" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="SOC12" description="SOC12 Clear Start of Conversion Overflow Bit" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="SOC13" description="SOC13 Clear Start of Conversion Overflow Bit" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="SOC14" description="SOC14 Clear Start of Conversion Overflow Bit" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SOC15" description="SOC15 Clear Start of Conversion Overflow Bit" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCSOC0CTL" width="32" page="1" offset="0x10" internal="0" description="ADC SOC0 Control Register">
		<bitfield id="ACQPS" description="SOC0 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC0 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC0 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC0 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC1CTL" width="32" page="1" offset="0x12" internal="0" description="ADC SOC1 Control Register">
		<bitfield id="ACQPS" description="SOC1 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC1 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC1 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC1 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC2CTL" width="32" page="1" offset="0x14" internal="0" description="ADC SOC2 Control Register">
		<bitfield id="ACQPS" description="SOC2 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC2 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC2 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC2 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC3CTL" width="32" page="1" offset="0x16" internal="0" description="ADC SOC3 Control Register">
		<bitfield id="ACQPS" description="SOC3 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC3 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC3 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC3 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC4CTL" width="32" page="1" offset="0x18" internal="0" description="ADC SOC4 Control Register">
		<bitfield id="ACQPS" description="SOC4 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC4 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC4 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC4 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC5CTL" width="32" page="1" offset="0x1a" internal="0" description="ADC SOC5 Control Register">
		<bitfield id="ACQPS" description="SOC5 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC5 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC5 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC5 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC6CTL" width="32" page="1" offset="0x1c" internal="0" description="ADC SOC6 Control Register">
		<bitfield id="ACQPS" description="SOC6 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC6 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC6 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC6 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC7CTL" width="32" page="1" offset="0x1e" internal="0" description="ADC SOC7 Control Register">
		<bitfield id="ACQPS" description="SOC7 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC7 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC7 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC7 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC8CTL" width="32" page="1" offset="0x20" internal="0" description="ADC SOC8 Control Register">
		<bitfield id="ACQPS" description="SOC8 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC8 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC8 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC8 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC9CTL" width="32" page="1" offset="0x22" internal="0" description="ADC SOC9 Control Register">
		<bitfield id="ACQPS" description="SOC9 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC9 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC9 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC9 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC10CTL" width="32" page="1" offset="0x24" internal="0" description="ADC SOC10 Control Register">
		<bitfield id="ACQPS" description="SOC10 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC10 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC10 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC10 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC11CTL" width="32" page="1" offset="0x26" internal="0" description="ADC SOC11 Control Register">
		<bitfield id="ACQPS" description="SOC11 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC11 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC11 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC11 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC12CTL" width="32" page="1" offset="0x28" internal="0" description="ADC SOC12 Control Register">
		<bitfield id="ACQPS" description="SOC12 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC12 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC12 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC12 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC13CTL" width="32" page="1" offset="0x2a" internal="0" description="ADC SOC13 Control Register">
		<bitfield id="ACQPS" description="SOC13 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC13 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC13 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC13 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC14CTL" width="32" page="1" offset="0x2c" internal="0" description="ADC SOC14 Control Register">
		<bitfield id="ACQPS" description="SOC14 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC14 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC14 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC14 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCSOC15CTL" width="32" page="1" offset="0x2e" internal="0" description="ADC SOC15 Control Register">
		<bitfield id="ACQPS" description="SOC15 Acquisition Prescale" begin="8" end="0" width="9" rwaccess="RW"/>
		<bitfield id="CHSEL" description="SOC15 Channel Select" begin="19" end="15" width="5" rwaccess="RW"/>
		<bitfield id="TRIGSEL" description="SOC15 Trigger Source Select" begin="26" end="20" width="7" rwaccess="RW"/>
		<bitfield id="EXTCHSEL" description="SOC15 External Channel Mux Select" begin="31" end="28" width="4" rwaccess="RW"/>
	</register>
	<register id="ADCEVTSTAT" width="16" page="1" offset="0x30" internal="0" description="ADC Event Status Register">
		<bitfield id="PPB1TRIPHI" description="Post Processing Block 1 Trip High Flag" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="PPB1TRIPLO" description="Post Processing Block 1 Trip Low Flag" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="PPB1ZERO" description="Post Processing Block 1 Zero Crossing Flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="PPB2TRIPHI" description="Post Processing Block 2 Trip High Flag" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="PPB2TRIPLO" description="Post Processing Block 2 Trip Low Flag" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="PPB2ZERO" description="Post Processing Block 2 Zero Crossing Flag" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="PPB3TRIPHI" description="Post Processing Block 3 Trip High Flag" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="PPB3TRIPLO" description="Post Processing Block 3 Trip Low Flag" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="PPB3ZERO" description="Post Processing Block 3 Zero Crossing Flag" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="PPB4TRIPHI" description="Post Processing Block 4 Trip High Flag" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="PPB4TRIPLO" description="Post Processing Block 4 Trip Low Flag" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="PPB4ZERO" description="Post Processing Block 4 Zero Crossing Flag" begin="14" end="14" width="1" rwaccess="R"/>
	</register>
	<register id="ADCEVTCLR" width="16" page="1" offset="0x32" internal="0" description="ADC Event Clear Register">
		<bitfield id="PPB1TRIPHI" description="Post Processing Block 1 Trip High Clear" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="PPB1TRIPLO" description="Post Processing Block 1 Trip Low Clear" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="PPB1ZERO" description="Post Processing Block 1 Zero Crossing Clear" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="PPB2TRIPHI" description="Post Processing Block 2 Trip High Clear" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="PPB2TRIPLO" description="Post Processing Block 2 Trip Low Clear" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="PPB2ZERO" description="Post Processing Block 2 Zero Crossing Clear" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="PPB3TRIPHI" description="Post Processing Block 3 Trip High Clear" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="PPB3TRIPLO" description="Post Processing Block 3 Trip Low Clear" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="PPB3ZERO" description="Post Processing Block 3 Zero Crossing Clear" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="PPB4TRIPHI" description="Post Processing Block 4 Trip High Clear" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="PPB4TRIPLO" description="Post Processing Block 4 Trip Low Clear" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="PPB4ZERO" description="Post Processing Block 4 Zero Crossing Clear" begin="14" end="14" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCEVTSEL" width="16" page="1" offset="0x34" internal="0" description="ADC Event Selection Register">
		<bitfield id="PPB1TRIPHI" description="Post Processing Block 1 Trip High Event Enable" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="PPB1TRIPLO" description="Post Processing Block 1 Trip Low Event Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="PPB1ZERO" description="Post Processing Block 1 Zero Crossing Event Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="PPB2TRIPHI" description="Post Processing Block 2 Trip High Event Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="PPB2TRIPLO" description="Post Processing Block 2 Trip Low Event Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="PPB2ZERO" description="Post Processing Block 2 Zero Crossing Event Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="PPB3TRIPHI" description="Post Processing Block 3 Trip High Event Enable" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="PPB3TRIPLO" description="Post Processing Block 3 Trip Low Event Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="PPB3ZERO" description="Post Processing Block 3 Zero Crossing Event Enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="PPB4TRIPHI" description="Post Processing Block 4 Trip High Event Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="PPB4TRIPLO" description="Post Processing Block 4 Trip Low Event Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="PPB4ZERO" description="Post Processing Block 4 Zero Crossing Event Enable" begin="14" end="14" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCEVTINTSEL" width="16" page="1" offset="0x36" internal="0" description="ADC Event Interrupt Selection Register">
		<bitfield id="PPB1TRIPHI" description="Post Processing Block 1 Trip High Interrupt Enable" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="PPB1TRIPLO" description="Post Processing Block 1 Trip Low Interrupt Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="PPB1ZERO" description="Post Processing Block 1 Zero Crossing Interrupt Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="PPB2TRIPHI" description="Post Processing Block 2 Trip High Interrupt Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="PPB2TRIPLO" description="Post Processing Block 2 Trip Low Interrupt Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="PPB2ZERO" description="Post Processing Block 2 Zero Crossing Interrupt Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="PPB3TRIPHI" description="Post Processing Block 3 Trip High Interrupt Enable" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="PPB3TRIPLO" description="Post Processing Block 3 Trip Low Interrupt Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="PPB3ZERO" description="Post Processing Block 3 Zero Crossing Interrupt Enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="PPB4TRIPHI" description="Post Processing Block 4 Trip High Interrupt Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="PPB4TRIPLO" description="Post Processing Block 4 Trip Low Interrupt Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="PPB4ZERO" description="Post Processing Block 4 Zero Crossing Interrupt Enable" begin="14" end="14" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCOSDETECT" width="16" page="1" offset="0x38" internal="0" description="ADC Open and Shorts Detect Register">
		<bitfield id="DETECTCFG" description="ADC Opens and Shorts Detect Configuration" begin="2" end="0" width="3" rwaccess="RW"/>
	</register>
	<register id="ADCCOUNTER" width="16" page="1" offset="0x39" internal="0" description="ADC Counter Register">
		<bitfield id="FREECOUNT" description="ADC Free Running Counter Value" begin="11" end="0" width="12" rwaccess="R"/>
	</register>
	<register id="ADCREV" width="16" page="1" offset="0x3a" internal="0" description="ADC Revision Register">
		<bitfield id="TYPE" description="ADC Type" begin="7" end="0" width="8" rwaccess="R"/>
		<bitfield id="REV" description="ADC Revision" begin="15" end="8" width="8" rwaccess="R"/>
	</register>
	<register id="ADCOFFTRIM" width="16" page="1" offset="0x3b" internal="0" description="ADC Offset Trim Register">
		<bitfield id="OFFTRIM" description="ADC Offset Trim 12B SE Even" begin="7" end="0" width="8" rwaccess="RW"/>
		<bitfield id="OFFTRIM12BSEODD" description="ADC Offset Trim 12B SE Odd" begin="15" end="8" width="8" rwaccess="RW"/>
	</register>
	<register id="ADCOFFTRIM2" width="16" page="1" offset="0x3c" internal="0" description="ADC Offset Trim Register">
		<bitfield id="OFFTRIM16BSEEVEN" description="ADC Offset Trim 16B SE Even" begin="7" end="0" width="8" rwaccess="RW"/>
		<bitfield id="OFFTRIM16BSEODD" description="ADC Offset Trim 16B SE Odd" begin="15" end="8" width="8" rwaccess="RW"/>
	</register>
	<register id="ADCOFFTRIM3" width="16" page="1" offset="0x3d" internal="0" description="ADC Offset Trim Register">
		<bitfield id="OFFTRIM12BDE" description="ADC Offset Trim 12B DE" begin="7" end="0" width="8" rwaccess="RW"/>
		<bitfield id="OFFTRIM16BDE" description="ADC Offset Trim 16B DE" begin="15" end="8" width="8" rwaccess="RW"/>
	</register>
	<register id="ADCPPB1CONFIG" width="16" page="1" offset="0x40" internal="0" description="ADC PPB1 Config Register">
		<bitfield id="CONFIG" description="ADC Post Processing Block 1 Configuration" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="TWOSCOMPEN" description="ADC Post Processing Block 1 Two's Complement Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CBCEN" description="Cycle By Cycle Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ABSEN" description="ADC Post Processing Block 1 Absolute Enable" begin="6" end="6" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCPPB1STAMP" width="16" page="1" offset="0x41" internal="0" description="ADC PPB1 Sample Delay Time Stamp Register">
		<bitfield id="DLYSTAMP" description="ADC Post Processing Block 1 Delay Time Stamp" begin="11" end="0" width="12" rwaccess="R"/>
	</register>
	<register id="ADCPPB1OFFCAL" width="16" page="1" offset="0x42" internal="0" description="ADC PPB1 Offset Calibration Register">
		<bitfield id="OFFCAL" description="ADC Post Processing Block Offset Correction" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="ADCPPB1OFFREF" width="16" page="1" offset="0x43" internal="0" description="ADC PPB1 Offset Reference Register">
		<bitfield id="OFFREF" description="ADC Post Processing Block 1 Offset Reference" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="ADCPPB1TRIPHI" width="32" page="1" offset="0x44" internal="0" description="ADC PPB1 Trip High Register">
		<bitfield id="LIMITHI" description="ADC Post Processing Block 1 Trip High Limit" begin="23" end="0" width="24" rwaccess="RW"/>
	</register>
	<register id="ADCPPB1TRIPLO" width="32" page="1" offset="0x46" internal="0" description="ADC PPB1 Trip Low/Trigger Time Stamp Register">
		<bitfield id="LIMITLO" description="ADC Post Processing Block 1 Trip Low Limit" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="LSIGN" description="Low Limit Sign Bit" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="LIMITLO2EN" description="Extended Low Limit 2 Enable" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="REQSTAMP" description="ADC Post Processing Block 1 Request Time Stamp" begin="31" end="20" width="12" rwaccess="R"/>
	</register>
	<register id="ADCPPB2CONFIG" width="16" page="1" offset="0x48" internal="0" description="ADC PPB2 Config Register">
		<bitfield id="CONFIG" description="ADC Post Processing Block 2 Configuration" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="TWOSCOMPEN" description="ADC Post Processing Block 2 Two's Complement Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CBCEN" description="Cycle By Cycle Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ABSEN" description="ADC Post Processing Block 2 Absolute Enable" begin="6" end="6" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCPPB2STAMP" width="16" page="1" offset="0x49" internal="0" description="ADC PPB2 Sample Delay Time Stamp Register">
		<bitfield id="DLYSTAMP" description="ADC Post Processing Block 2 Delay Time Stamp" begin="11" end="0" width="12" rwaccess="R"/>
	</register>
	<register id="ADCPPB2OFFCAL" width="16" page="1" offset="0x4a" internal="0" description="ADC PPB2 Offset Calibration Register">
		<bitfield id="OFFCAL" description="ADC Post Processing Block Offset Correction" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="ADCPPB2OFFREF" width="16" page="1" offset="0x4b" internal="0" description="ADC PPB2 Offset Reference Register">
		<bitfield id="OFFREF" description="ADC Post Processing Block 2 Offset Reference" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="ADCPPB2TRIPHI" width="32" page="1" offset="0x4c" internal="0" description="ADC PPB2 Trip High Register">
		<bitfield id="LIMITHI" description="ADC Post Processing Block 2 Trip High Limit" begin="23" end="0" width="24" rwaccess="RW"/>
	</register>
	<register id="ADCPPB2TRIPLO" width="32" page="1" offset="0x4e" internal="0" description="ADC PPB2 Trip Low/Trigger Time Stamp Register">
		<bitfield id="LIMITLO" description="ADC Post Processing Block 2 Trip Low Limit" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="LSIGN" description="Low Limit Sign Bit" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="LIMITLO2EN" description="Extended Low Limit 2 Enable" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="REQSTAMP" description="ADC Post Processing Block 2 Request Time Stamp" begin="31" end="20" width="12" rwaccess="R"/>
	</register>
	<register id="ADCPPB3CONFIG" width="16" page="1" offset="0x50" internal="0" description="ADC PPB3 Config Register">
		<bitfield id="CONFIG" description="ADC Post Processing Block 3 Configuration" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="TWOSCOMPEN" description="ADC Post Processing Block 3 Two's Complement Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CBCEN" description="Cycle By Cycle Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ABSEN" description="ADC Post Processing Block 3 Absolute Enable" begin="6" end="6" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCPPB3STAMP" width="16" page="1" offset="0x51" internal="0" description="ADC PPB3 Sample Delay Time Stamp Register">
		<bitfield id="DLYSTAMP" description="ADC Post Processing Block 3 Delay Time Stamp" begin="11" end="0" width="12" rwaccess="R"/>
	</register>
	<register id="ADCPPB3OFFCAL" width="16" page="1" offset="0x52" internal="0" description="ADC PPB3 Offset Calibration Register">
		<bitfield id="OFFCAL" description="ADC Post Processing Block Offset Correction" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="ADCPPB3OFFREF" width="16" page="1" offset="0x53" internal="0" description="ADC PPB3 Offset Reference Register">
		<bitfield id="OFFREF" description="ADC Post Processing Block 3 Offset Reference" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="ADCPPB3TRIPHI" width="32" page="1" offset="0x54" internal="0" description="ADC PPB3 Trip High Register">
		<bitfield id="LIMITHI" description="ADC Post Processing Block 3 Trip High Limit" begin="23" end="0" width="24" rwaccess="RW"/>
	</register>
	<register id="ADCPPB3TRIPLO" width="32" page="1" offset="0x56" internal="0" description="ADC PPB3 Trip Low/Trigger Time Stamp Register">
		<bitfield id="LIMITLO" description="ADC Post Processing Block 3 Trip Low Limit" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="LSIGN" description="Low Limit Sign Bit" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="LIMITLO2EN" description="Extended Low Limit 2 Enable" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="REQSTAMP" description="ADC Post Processing Block 3 Request Time Stamp" begin="31" end="20" width="12" rwaccess="R"/>
	</register>
	<register id="ADCPPB4CONFIG" width="16" page="1" offset="0x58" internal="0" description="ADC PPB4 Config Register">
		<bitfield id="CONFIG" description="ADC Post Processing Block 4 Configuration" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="TWOSCOMPEN" description="ADC Post Processing Block 4 Two's Complement Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CBCEN" description="Cycle By Cycle Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ABSEN" description="ADC Post Processing Block 4 Absolute Enable" begin="6" end="6" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCPPB4STAMP" width="16" page="1" offset="0x59" internal="0" description="ADC PPB4 Sample Delay Time Stamp Register">
		<bitfield id="DLYSTAMP" description="ADC Post Processing Block 4 Delay Time Stamp" begin="11" end="0" width="12" rwaccess="R"/>
	</register>
	<register id="ADCPPB4OFFCAL" width="16" page="1" offset="0x5a" internal="0" description="ADC PPB4 Offset Calibration Register">
		<bitfield id="OFFCAL" description="ADC Post Processing Block Offset Correction" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="ADCPPB4OFFREF" width="16" page="1" offset="0x5b" internal="0" description="ADC PPB4 Offset Reference Register">
		<bitfield id="OFFREF" description="ADC Post Processing Block 4 Offset Reference" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="ADCPPB4TRIPHI" width="32" page="1" offset="0x5c" internal="0" description="ADC PPB4 Trip High Register">
		<bitfield id="LIMITHI" description="ADC Post Processing Block 4 Trip High Limit" begin="23" end="0" width="24" rwaccess="RW"/>
	</register>
	<register id="ADCPPB4TRIPLO" width="32" page="1" offset="0x5e" internal="0" description="ADC PPB4 Trip Low/Trigger Time Stamp Register">
		<bitfield id="LIMITLO" description="ADC Post Processing Block 4 Trip Low Limit" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="LSIGN" description="Low Limit Sign Bit" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="LIMITLO2EN" description="Extended Low Limit 2 Enable" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="REQSTAMP" description="ADC Post Processing Block 4 Request Time Stamp" begin="31" end="20" width="12" rwaccess="R"/>
	</register>
	<register id="ADCSAFECHECKRESEN" width="32" page="1" offset="0x60" internal="0" description="ADC Safe Check Result Enable Register">
		<bitfield id="SOC0CHKEN" description="ADC SOC0 Safety Checker Result Enable" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="SOC1CHKEN" description="ADC SOC1 Safety Checker Result Enable" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="SOC2CHKEN" description="ADC SOC2 Safety Checker Result Enable" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="SOC3CHKEN" description="ADC SOC3 Safety Checker Result Enable" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="SOC4CHKEN" description="ADC SOC4 Safety Checker Result Enable" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="SOC5CHKEN" description="ADC SOC5 Safety Checker Result Enable" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="SOC6CHKEN" description="ADC SOC6 Safety Checker Result Enable" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="SOC7CHKEN" description="ADC SOC7 Safety Checker Result Enable" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="SOC8CHKEN" description="ADC SOC8 Safety Checker Result Enable" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="SOC9CHKEN" description="ADC SOC9 Safety Checker Result Enable" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="SOC10CHKEN" description="ADC SOC10 Safety Checker Result Enable" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="SOC11CHKEN" description="ADC SOC11 Safety Checker Result Enable" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="SOC12CHKEN" description="ADC SOC12 Safety Checker Result Enable" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="SOC13CHKEN" description="ADC SOC13 Safety Checker Result Enable" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="SOC14CHKEN" description="ADC SOC14 Safety Checker Result Enable" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="SOC15CHKEN" description="ADC SOC15 Safety Checker Result Enable" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="ADCINTCYCLE" width="16" page="1" offset="0x6f" internal="0" description="ADC Early Interrupt Generation Cycle">
		<bitfield id="DELAY" description="Delay from ADCSOC fall edge to early interrupt generation." begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="ADCINLTRIM1" width="32" page="1" offset="0x70" internal="0" description="ADC Linearity Trim 1 Register">
		<bitfield id="INLTRIM31TO0" description="ADC Linearity Trim Bits 31-0" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="ADCINLTRIM2" width="32" page="1" offset="0x72" internal="0" description="ADC Linearity Trim 2 Register">
		<bitfield id="INLTRIM63TO32" description="ADC Linearity Trim Bits 63-32" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="ADCINLTRIM3" width="32" page="1" offset="0x74" internal="0" description="ADC Linearity Trim 3 Register">
		<bitfield id="INLTRIM95TO64" description="ADC Linearity Trim Bits 95-64" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="ADCINLTRIM4" width="32" page="1" offset="0x76" internal="0" description="ADC Linearity Trim 4 Register">
		<bitfield id="INLTRIM127TO96" description="ADC Linearity Trim Bits 127-96" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="ADCINLTRIM5" width="32" page="1" offset="0x78" internal="0" description="ADC Linearity Trim 5 Register">
		<bitfield id="INLTRIM159TO128" description="ADC Linearity Trim Bits 159-128" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="ADCINLTRIM6" width="32" page="1" offset="0x7a" internal="0" description="ADC Linearity Trim 6 Register">
		<bitfield id="INLTRIM191TO160" description="ADC Linearity Trim Bits 191-160" begin="31" end="0" width="32" rwaccess="RW"/>
	</register>
	<register id="ADCREV2" width="16" page="1" offset="0x7d" internal="0" description="ADC Wrapper Revision Register">
		<bitfield id="WRAPPERTYPE" description="ADC Wrapper Type" begin="7" end="0" width="8" rwaccess="R"/>
		<bitfield id="WRAPPERREV" description="ADC Wrapper Revision" begin="15" end="8" width="8" rwaccess="R"/>
	</register>
	<register id="REP1CTL" width="32" page="1" offset="0x80" internal="0" description="ADC Trigger Repeater 1 Control Register">
		<bitfield id="MODE" description="ADC Trigger Repeater 1 Mode Select" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="ACTIVEMODE" description="ADC Trigger Repeater 1 Active Mode" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="MODULEBUSY" description="ADC Trigger Repeater 1 Module Busy" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="PHASEOVF" description="ADC Trigger Repeater 1 Phase Delay Overflow" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="TRIGGEROVF" description="ADC Trigger Repeater 1 Oversampled Trigger Overflow" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="TRIGGER" description="ADC Trigger Repeater 1 Trigger Select" begin="14" end="8" width="7" rwaccess="RW"/>
		<bitfield id="SYNCINSEL" description="ADC Trigger Repeater 1 Sync. In Select" begin="20" end="16" width="5" rwaccess="RW"/>
		<bitfield id="SWSYNC" description="ADC Trigger Repeater 1 Software Sync." begin="23" end="23" width="1" rwaccess="RW"/>
	</register>
	<register id="REP1N" width="32" page="1" offset="0x82" internal="0" description="ADC Trigger Repeater 1 N Select Register">
		<bitfield id="NSEL" description="ADC Trigger Repeater 1 Trigger Number Selection" begin="6" end="0" width="7" rwaccess="RW"/>
		<bitfield id="NCOUNT" description="ADC Trigger Repeater 1 Trigger Counter" begin="22" end="16" width="7" rwaccess="R"/>
	</register>
	<register id="REP1PHASE" width="32" page="1" offset="0x84" internal="0" description="ADC Trigger Repeater 1 Phase Select Register">
		<bitfield id="PHASE" description="ADC Trigger Repeater 1 Phase Delay Configuration" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="PHASECOUNT" description="ADC Trigger Repeater 1 Phase Delay Status" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="REP1SPREAD" width="32" page="1" offset="0x86" internal="0" description="ADC Trigger Repeater 1 Spread Select Register">
		<bitfield id="SPREAD" description="ADC Trigger Repeater 1 Spread Delay Configuration" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="SPREADCOUNT" description="ADC Trigger Repeater 1 Spread Delay Status" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="REP1FRC" width="16" page="1" offset="0x88" internal="0" description="ADC Trigger Repeater 1 Software Force Register">
		<bitfield id="SWFRC" description="ADC Trigger Repeater 1 Software Force" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="REP2CTL" width="32" page="1" offset="0x90" internal="0" description="ADC Trigger Repeater 2 Control Register">
		<bitfield id="MODE" description="ADC Trigger Repeater 2 Mode Select" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="ACTIVEMODE" description="ADC Trigger Repeater 2 Active Mode" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="MODULEBUSY" description="ADC Trigger Repeater 2 Module Busy" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="PHASEOVF" description="ADC Trigger Repeater 2 Phase Delay Overflow" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="TRIGGEROVF" description="ADC Trigger Repeater 2 Oversampled Trigger Overflow" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="TRIGGER" description="ADC Trigger Repeater 2 Trigger Select" begin="14" end="8" width="7" rwaccess="RW"/>
		<bitfield id="SYNCINSEL" description="ADC Trigger Repeater 2 Sync. In Select" begin="20" end="16" width="5" rwaccess="RW"/>
		<bitfield id="SWSYNC" description="ADC Trigger Repeater 2 Software Sync." begin="23" end="23" width="1" rwaccess="RW"/>
	</register>
	<register id="REP2N" width="32" page="1" offset="0x92" internal="0" description="ADC Trigger Repeater 2 N Select Register">
		<bitfield id="NSEL" description="ADC Trigger Repeater 2 Trigger Number Selection" begin="6" end="0" width="7" rwaccess="RW"/>
		<bitfield id="NCOUNT" description="ADC Trigger Repeater 2 Trigger Counter" begin="22" end="16" width="7" rwaccess="R"/>
	</register>
	<register id="REP2PHASE" width="32" page="1" offset="0x94" internal="0" description="ADC Trigger Repeater 2 Phase Select Register">
		<bitfield id="PHASE" description="ADC Trigger Repeater 2 Phase Delay Configuration" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="PHASECOUNT" description="ADC Trigger Repeater 2 Phase Delay Status" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="REP2SPREAD" width="32" page="1" offset="0x96" internal="0" description="ADC Trigger Repeater 2 Spread Select Register">
		<bitfield id="SPREAD" description="ADC Trigger Repeater 2 Spread Delay Configuration" begin="15" end="0" width="16" rwaccess="RW"/>
		<bitfield id="SPREADCOUNT" description="ADC Trigger Repeater 2 Spread Delay Status" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="REP2FRC" width="16" page="1" offset="0x98" internal="0" description="ADC Trigger Repeater 2 Software Force Register">
		<bitfield id="SWFRC" description="ADC Trigger Repeater 2 Software Force" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="ADCPPB1LIMIT" width="16" page="1" offset="0xa0" internal="0" description="ADC PPB1Conversion Count Limit Register">
		<bitfield id="LIMIT" description="Post Processing Block 1 Limit" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="ADCPPBP1PCOUNT" width="16" page="1" offset="0xa2" internal="0" description="ADC PPB1 Partial Conversion Count Register">
		<bitfield id="PCOUNT" description="Post Processing Block 1 Partial Count" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB1CONFIG2" width="16" page="1" offset="0xa4" internal="0" description="ADC PPB1 Sum Shift Register">
		<bitfield id="SHIFT" description="Post Processing Block 1 Right Shift" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="SYNCINSEL" description="Post Processing Block 1 Sync. Input Select" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="SWSYNC" description="Post Processing Block 1 Software Force Sync. " begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="OSINTSEL" description="Post Processing Block 1 Interrupt Source Select" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="COMPSEL" description="Post Processing Block 1 Compare Source Select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="ADCPPB1PSUM" width="32" page="1" offset="0xa6" internal="0" description="ADC PPB1 Partial Sum Register">
		<bitfield id="PSUM" description="Post Processing Block 1 Oversampling Partial Sum" begin="23" end="0" width="24" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="24" width="8" rwaccess="R"/>
	</register>
	<register id="ADCPPB1PMAX" width="32" page="1" offset="0xa8" internal="0" description="ADC PPB1 Partial Max Register">
		<bitfield id="PMAX" description="Post Processing Block 1 Oversampling Partial Max" begin="16" end="0" width="17" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="17" width="15" rwaccess="R"/>
	</register>
	<register id="ADCPPB1PMAXI" width="16" page="1" offset="0xaa" internal="0" description="ADC PPB1 Partial Max Index Register">
		<bitfield id="PMAXI" description="Post Processing Block 1 Oversampling Partial Index of Max" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB1PMIN" width="32" page="1" offset="0xac" internal="0" description="ADC PPB1 Partial MIN Register">
		<bitfield id="PMIN" description="Post Processing Block 1 Oversampling Partial Min" begin="16" end="0" width="17" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="17" width="15" rwaccess="R"/>
	</register>
	<register id="ADCPPB1PMINI" width="16" page="1" offset="0xae" internal="0" description="ADC PPB1 Partial Min Index Register">
		<bitfield id="PMINI" description="Post Processing Block 1 Oversampling Partial Index of Min" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB1TRIPLO2" width="32" page="1" offset="0xb0" internal="0" description="ADC PPB1 Extended Trip Low Register">
		<bitfield id="LIMITLO" description="ADC Post Processing Block 1 Trip Low Limit" begin="23" end="0" width="24" rwaccess="RW"/>
	</register>
	<register id="ADCPPB2LIMIT" width="16" page="1" offset="0xba" internal="0" description="ADC PPB2Conversion Count Limit Register">
		<bitfield id="LIMIT" description="Post Processing Block 2 Limit" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="ADCPPBP2PCOUNT" width="16" page="1" offset="0xbc" internal="0" description="ADC PPB2 Partial Conversion Count Register">
		<bitfield id="PCOUNT" description="Post Processing Block 2 Partial Count" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB2CONFIG2" width="16" page="1" offset="0xbe" internal="0" description="ADC PPB2 Sum Shift Register">
		<bitfield id="SHIFT" description="Post Processing Block 2 Right Shift" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="SYNCINSEL" description="Post Processing Block 2 Sync. Input Select" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="SWSYNC" description="Post Processing Block 2 Software Force Sync. " begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="OSINTSEL" description="Post Processing Block 2 Interrupt Source Select" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="COMPSEL" description="Post Processing Block 2 Compare Source Select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="ADCPPB2PSUM" width="32" page="1" offset="0xc0" internal="0" description="ADC PPB2 Partial Sum Register">
		<bitfield id="PSUM" description="Post Processing Block 2 Oversampling Partial Sum" begin="23" end="0" width="24" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="24" width="8" rwaccess="R"/>
	</register>
	<register id="ADCPPB2PMAX" width="32" page="1" offset="0xc2" internal="0" description="ADC PPB2 Partial Max Register">
		<bitfield id="PMAX" description="Post Processing Block 2 Oversampling Partial Max" begin="16" end="0" width="17" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="17" width="15" rwaccess="R"/>
	</register>
	<register id="ADCPPB2PMAXI" width="16" page="1" offset="0xc4" internal="0" description="ADC PPB2 Partial Max Index Register">
		<bitfield id="PMAXI" description="Post Processing Block 2 Oversampling Partial Index of Max" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB2PMIN" width="32" page="1" offset="0xc6" internal="0" description="ADC PPB2 Partial MIN Register">
		<bitfield id="PMIN" description="Post Processing Block 2 Oversampling Partial Min" begin="16" end="0" width="17" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="17" width="15" rwaccess="R"/>
	</register>
	<register id="ADCPPB2PMINI" width="16" page="1" offset="0xc8" internal="0" description="ADC PPB2 Partial Min Index Register">
		<bitfield id="PMINI" description="Post Processing Block 2 Oversampling Partial Index of Min" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB2TRIPLO2" width="32" page="1" offset="0xca" internal="0" description="ADC PPB2 Extended Trip Low Register">
		<bitfield id="LIMITLO" description="ADC Post Processing Block 2 Trip Low Limit" begin="23" end="0" width="24" rwaccess="RW"/>
	</register>
	<register id="ADCPPB3LIMIT" width="16" page="1" offset="0xd4" internal="0" description="ADC PPB3Conversion Count Limit Register">
		<bitfield id="LIMIT" description="Post Processing Block 3 Limit" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="ADCPPBP3PCOUNT" width="16" page="1" offset="0xd6" internal="0" description="ADC PPB3 Partial Conversion Count Register">
		<bitfield id="PCOUNT" description="Post Processing Block 3 Partial Count" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB3CONFIG2" width="16" page="1" offset="0xd8" internal="0" description="ADC PPB3 Sum Shift Register">
		<bitfield id="SHIFT" description="Post Processing Block 3 Right Shift" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="SYNCINSEL" description="Post Processing Block 3 Sync. Input Select" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="SWSYNC" description="Post Processing Block 3 Software Force Sync. " begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="OSINTSEL" description="Post Processing Block 3 Interrupt Source Select" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="COMPSEL" description="Post Processing Block 3 Compare Source Select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="ADCPPB3PSUM" width="32" page="1" offset="0xda" internal="0" description="ADC PPB3 Partial Sum Register">
		<bitfield id="PSUM" description="Post Processing Block 3 Oversampling Partial Sum" begin="23" end="0" width="24" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="24" width="8" rwaccess="R"/>
	</register>
	<register id="ADCPPB3PMAX" width="32" page="1" offset="0xdc" internal="0" description="ADC PPB3 Partial Max Register">
		<bitfield id="PMAX" description="Post Processing Block 3 Oversampling Partial Max" begin="16" end="0" width="17" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="17" width="15" rwaccess="R"/>
	</register>
	<register id="ADCPPB3PMAXI" width="16" page="1" offset="0xde" internal="0" description="ADC PPB3 Partial Max Index Register">
		<bitfield id="PMAXI" description="Post Processing Block 3 Oversampling Partial Index of Max" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB3PMIN" width="32" page="1" offset="0xe0" internal="0" description="ADC PPB3 Partial MIN Register">
		<bitfield id="PMIN" description="Post Processing Block 3 Oversampling Partial Min" begin="16" end="0" width="17" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="17" width="15" rwaccess="R"/>
	</register>
	<register id="ADCPPB3PMINI" width="16" page="1" offset="0xe2" internal="0" description="ADC PPB3 Partial Min Index Register">
		<bitfield id="PMINI" description="Post Processing Block 3 Oversampling Partial Index of Min" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB3TRIPLO2" width="32" page="1" offset="0xe4" internal="0" description="ADC PPB3 Extended Trip Low Register">
		<bitfield id="LIMITLO" description="ADC Post Processing Block 3 Trip Low Limit" begin="23" end="0" width="24" rwaccess="RW"/>
	</register>
	<register id="ADCPPB4LIMIT" width="16" page="1" offset="0xee" internal="0" description="ADC PPB4Conversion Count Limit Register">
		<bitfield id="LIMIT" description="Post Processing Block 4 Limit" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="ADCPPBP4PCOUNT" width="16" page="1" offset="0xf0" internal="0" description="ADC PPB4 Partial Conversion Count Register">
		<bitfield id="PCOUNT" description="Post Processing Block 4 Partial Count" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB4CONFIG2" width="16" page="1" offset="0xf2" internal="0" description="ADC PPB4 Sum Shift Register">
		<bitfield id="SHIFT" description="Post Processing Block 4 Right Shift" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="SYNCINSEL" description="Post Processing Block 4 Sync. Input Select" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="SWSYNC" description="Post Processing Block 4 Software Force Sync. " begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="OSINTSEL" description="Post Processing Block 4 Interrupt Source Select" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="COMPSEL" description="Post Processing Block 4 Compare Source Select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="ADCPPB4PSUM" width="32" page="1" offset="0xf4" internal="0" description="ADC PPB4 Partial Sum Register">
		<bitfield id="PSUM" description="Post Processing Block 4 Oversampling Partial Sum" begin="23" end="0" width="24" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="24" width="8" rwaccess="R"/>
	</register>
	<register id="ADCPPB4PMAX" width="32" page="1" offset="0xf6" internal="0" description="ADC PPB4 Partial Max Register">
		<bitfield id="PMAX" description="Post Processing Block 4 Oversampling Partial Max" begin="16" end="0" width="17" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="17" width="15" rwaccess="R"/>
	</register>
	<register id="ADCPPB4PMAXI" width="16" page="1" offset="0xf8" internal="0" description="ADC PPB4 Partial Max Index Register">
		<bitfield id="PMAXI" description="Post Processing Block 4 Oversampling Partial Index of Max" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB4PMIN" width="32" page="1" offset="0xfa" internal="0" description="ADC PPB4 Partial MIN Register">
		<bitfield id="PMIN" description="Post Processing Block 4 Oversampling Partial Min" begin="16" end="0" width="17" rwaccess="R"/>
		<bitfield id="SIGN" description="Sign Extended Bits" begin="31" end="17" width="15" rwaccess="R"/>
	</register>
	<register id="ADCPPB4PMINI" width="16" page="1" offset="0xfc" internal="0" description="ADC PPB4 Partial Min Index Register">
		<bitfield id="PMINI" description="Post Processing Block 4 Oversampling Partial Index of Min" begin="9" end="0" width="10" rwaccess="R"/>
	</register>
	<register id="ADCPPB4TRIPLO2" width="32" page="1" offset="0xfe" internal="0" description="ADC PPB4 Extended Trip Low Register">
		<bitfield id="LIMITLO" description="ADC Post Processing Block 4 Trip Low Limit" begin="23" end="0" width="24" rwaccess="RW"/>
	</register>
</module>
