// Seed: 49016042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd21,
    parameter id_12 = 32'd57,
    parameter id_13 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    _id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  output uwire id_16;
  input wire id_15;
  output wire id_14;
  inout wire _id_13;
  inout wire _id_12;
  inout wire _id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 : id_12] id_19;
  ;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_18,
      id_10
  );
  assign id_5[id_11] = 1'b0;
  logic [7:0][id_13 : id_12] id_20;
  assign id_16 = 1;
  wire id_21;
  assign id_16 = id_20[1];
  logic id_22;
  assign id_4 = id_5;
  wire id_23;
endmodule
