<stg><name>lec8Ex1</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %in_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %a) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %b) nounwind, !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %c) nounwind, !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %out_r) nounwind, !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @lec8Ex1_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c) nounwind

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %b_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b) nounwind

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a) nounwind

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="16">
<![CDATA[
:9  %sext_ln21 = sext i16 %a_read to i32

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="16">
<![CDATA[
:10  %sext_ln31 = sext i16 %b_read to i17

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %res = mul i32 %c_read, %c_read

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:12  %add_ln21_1 = add i17 %sext_ln31, 39

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="17">
<![CDATA[
:13  %sext_ln21_1 = sext i17 %add_ln21_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln21_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln14 = icmp eq i6 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln14, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln16 = zext i6 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %in_addr = getelementptr [60 x i32]* %in_r, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
:3  %x = load i32* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
:3  %x = load i32* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %mul_ln21 = mul i32 %x, %sext_ln21

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln21 = add i32 %res, %mul_ln21

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %y = add i32 %sext_ln21_1, %add_ln21

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %out_addr = getelementptr [60 x i32]* %out_r, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store i32 %y, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="44" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
<port id="45" name="c" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
<port id="46" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="49" from="in_r" to="specbitsmap_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="51" from="a" to="specbitsmap_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="53" from="b" to="specbitsmap_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="55" from="c" to="specbitsmap_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="57" from="out_r" to="specbitsmap_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="61" from="lec8Ex1_str" to="spectopmodule_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="63" from="_ssdm_op_Read.ap_auto.i32" to="c_read" fromId="62" toId="11">
</dataflow>
<dataflow id="64" from="c" to="c_read" fromId="45" toId="11">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i16" to="b_read" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="b" to="b_read" fromId="44" toId="12">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i16" to="a_read" fromId="65" toId="13">
</dataflow>
<dataflow id="69" from="a" to="a_read" fromId="43" toId="13">
</dataflow>
<dataflow id="70" from="a_read" to="sext_ln21" fromId="13" toId="14">
</dataflow>
<dataflow id="71" from="b_read" to="sext_ln31" fromId="12" toId="15">
</dataflow>
<dataflow id="72" from="c_read" to="res" fromId="11" toId="16">
</dataflow>
<dataflow id="73" from="c_read" to="res" fromId="11" toId="16">
</dataflow>
<dataflow id="74" from="sext_ln31" to="add_ln21_1" fromId="15" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_75" to="add_ln21_1" fromId="75" toId="17">
</dataflow>
<dataflow id="77" from="add_ln21_1" to="sext_ln21_1" fromId="17" toId="18">
</dataflow>
<dataflow id="79" from="StgValue_78" to="i_0" fromId="78" toId="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="80" from="br_ln14" to="i_0" fromId="19" toId="20">
</dataflow>
<dataflow id="81" from="i" to="i_0" fromId="23" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="br_ln14" to="i_0" fromId="36" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="83" from="i_0" to="icmp_ln14" fromId="20" toId="21">
</dataflow>
<dataflow id="85" from="StgValue_84" to="icmp_ln14" fromId="84" toId="21">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="86" toId="22">
</dataflow>
<dataflow id="89" from="StgValue_88" to="empty" fromId="88" toId="22">
</dataflow>
<dataflow id="90" from="StgValue_88" to="empty" fromId="88" toId="22">
</dataflow>
<dataflow id="91" from="StgValue_88" to="empty" fromId="88" toId="22">
</dataflow>
<dataflow id="92" from="i_0" to="i" fromId="20" toId="23">
</dataflow>
<dataflow id="94" from="StgValue_93" to="i" fromId="93" toId="23">
</dataflow>
<dataflow id="95" from="icmp_ln14" to="br_ln14" fromId="21" toId="24">
</dataflow>
<dataflow id="96" from="i_0" to="zext_ln16" fromId="20" toId="25">
</dataflow>
<dataflow id="97" from="in_r" to="in_addr" fromId="42" toId="26">
</dataflow>
<dataflow id="99" from="StgValue_98" to="in_addr" fromId="98" toId="26">
</dataflow>
<dataflow id="100" from="zext_ln16" to="in_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="101" from="in_addr" to="x" fromId="26" toId="27">
</dataflow>
<dataflow id="102" from="in_addr" to="x" fromId="26" toId="29">
</dataflow>
<dataflow id="103" from="x" to="mul_ln21" fromId="29" toId="30">
</dataflow>
<dataflow id="104" from="sext_ln21" to="mul_ln21" fromId="14" toId="30">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="105" toId="31">
</dataflow>
<dataflow id="108" from="p_str" to="specloopname_ln14" fromId="107" toId="31">
</dataflow>
<dataflow id="109" from="res" to="add_ln21" fromId="16" toId="32">
</dataflow>
<dataflow id="110" from="mul_ln21" to="add_ln21" fromId="30" toId="32">
</dataflow>
<dataflow id="111" from="sext_ln21_1" to="y" fromId="18" toId="33">
</dataflow>
<dataflow id="112" from="add_ln21" to="y" fromId="32" toId="33">
</dataflow>
<dataflow id="113" from="out_r" to="out_addr" fromId="46" toId="34">
</dataflow>
<dataflow id="114" from="StgValue_98" to="out_addr" fromId="98" toId="34">
</dataflow>
<dataflow id="115" from="zext_ln16" to="out_addr" fromId="25" toId="34">
</dataflow>
<dataflow id="116" from="y" to="store_ln23" fromId="33" toId="35">
</dataflow>
<dataflow id="117" from="out_addr" to="store_ln23" fromId="34" toId="35">
</dataflow>
<dataflow id="118" from="icmp_ln14" to="StgValue_2" fromId="21" toId="2">
</dataflow>
</dataflows>


</stg>
