Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Apr 30 17:14:47 2022
| Host         : comeillfoo running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file func_wrapper_control_sets_placed.rpt
| Design       : func_wrapper
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              23 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             102 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------+----------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal         |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------+--------------------------------+----------------------+------------------+----------------+
|  divider/CLK     |                                |                      |                1 |              3 |
|  clk_i_IBUF_BUFG | fn/s/x[7]_i_1_n_0              | rst_i_IBUF           |                2 |              8 |
|  clk_i_IBUF_BUFG | fn/s_x_bi[7]_i_1_n_0           |                      |                3 |              8 |
|  clk_i_IBUF_BUFG | fn/s/state_reg_n_0_[1]         | rst_i_IBUF           |                4 |             11 |
|  clk_i_IBUF_BUFG |                                |                      |                6 |             14 |
|  clk_i_IBUF_BUFG | fn/s/E[0]                      |                      |                5 |             15 |
|  clk_i_IBUF_BUFG | fn/m/y_bo[15]_i_1_n_0          | rst_i_IBUF           |                3 |             16 |
|  clk_i_IBUF_BUFG |                                | divider/quotient_clk |                8 |             31 |
|  clk_i_IBUF_BUFG | converter/digits[7][3]_i_1_n_0 | rst_i_IBUF           |                7 |             32 |
|  clk_i_IBUF_BUFG | fn/m/E[0]                      | rst_i_IBUF           |               11 |             35 |
+------------------+--------------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 8      |                     2 |
| 11     |                     1 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


