# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do riscv_cpu_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is quwam@byte-chaser.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/quwam/apps/intelFPGA_lite/21.1/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/PLL_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db" /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/PLL_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/KeypadScanner.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/KeypadScanner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity KeypadScanner
# -- Compiling architecture arch of KeypadScanner
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/SevenSegmentController.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/SevenSegmentController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SevenSegmentController
# -- Compiling architecture arch of SevenSegmentController
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/RegisterFile.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterFile
# -- Compiling architecture arch of RegisterFile
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ByteEnableEncoder.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ByteEnableEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ByteEnableEncoder
# -- Compiling architecture arch of ByteEnableEncoder
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package common_pkg
# -- Compiling package body common_pkg
# -- Loading package common_pkg
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/IpMem.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/IpMem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity IpMem
# -- Compiling architecture SYN of ipmem
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Divider.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Divider
# -- Compiling architecture SYN of divider
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Multiplier.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier
# -- Compiling architecture SYN of multiplier
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/PLL.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/PLL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLL
# -- Compiling architecture SYN of pll
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/LCDDriver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/LCDDriver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package common_pkg
# -- Compiling entity LCDDriver
# -- Compiling architecture arch of LCDDriver
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/InstDecoder.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/InstDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package common_pkg
# -- Compiling entity InstDecoder
# -- Compiling architecture arch of InstDecoder
# End time: 08:16:08 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ProgramCounter.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:08 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package common_pkg
# -- Compiling entity ProgramCounter
# -- Compiling architecture arch of ProgramCounter
# End time: 08:16:09 on Oct 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ControlUnit.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:09 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package common_pkg
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# End time: 08:16:09 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ALU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:09 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture arch of ALU
# -- Loading entity Multiplier
# -- Loading entity Divider
# End time: 08:16:09 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Memory.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:09 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package common_pkg
# -- Compiling entity Memory
# -- Compiling architecture arch of Memory
# -- Loading entity ByteEnableEncoder
# -- Loading package altera_mf_components
# -- Loading entity IpMem
# End time: 08:16:09 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/CPU.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:09 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package common_pkg
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading entity InstDecoder
# -- Loading entity ALU
# -- Loading entity RegisterFile
# -- Loading entity ControlUnit
# -- Loading entity ProgramCounter
# End time: 08:16:09 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 08:16:09 on Oct 28,2024
# vcom -reportprogress 300 -2008 -work work /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package common_pkg
# -- Compiling entity top
# -- Compiling architecture arch of top
# -- Loading entity LCDDriver
# -- Loading entity KeypadScanner
# -- Loading entity Memory
# -- Loading entity CPU
# -- Loading entity PLL
# -- Loading entity SevenSegmentController
# End time: 08:16:09 on Oct 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
