#ifndef INSTRUCTION_HPP
#define INSTRUCTION_HPP

// TODO: Create a central Instruction class
// This is because currently we only have operation codes.
// This will require research into how the RISC-V ISA works.

// RISC-V 32I Base ISA opcodes
// https://raw.githubusercontent.com/jameslzhu/riscv-card/master/riscv-card.pdf (unofficial)

#endif