
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tput_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010b0 <.init>:
  4010b0:	stp	x29, x30, [sp, #-16]!
  4010b4:	mov	x29, sp
  4010b8:	bl	4017a0 <tigetstr@plt+0x3e0>
  4010bc:	ldp	x29, x30, [sp], #16
  4010c0:	ret

Disassembly of section .plt:

00000000004010d0 <strlen@plt-0x20>:
  4010d0:	stp	x16, x30, [sp, #-16]!
  4010d4:	adrp	x16, 413000 <tigetstr@plt+0x11c40>
  4010d8:	ldr	x17, [x16, #4088]
  4010dc:	add	x16, x16, #0xff8
  4010e0:	br	x17
  4010e4:	nop
  4010e8:	nop
  4010ec:	nop

00000000004010f0 <strlen@plt>:
  4010f0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4010f4:	ldr	x17, [x16]
  4010f8:	add	x16, x16, #0x0
  4010fc:	br	x17

0000000000401100 <fputs@plt>:
  401100:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401104:	ldr	x17, [x16, #8]
  401108:	add	x16, x16, #0x8
  40110c:	br	x17

0000000000401110 <exit@plt>:
  401110:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401114:	ldr	x17, [x16, #16]
  401118:	add	x16, x16, #0x10
  40111c:	br	x17

0000000000401120 <setupterm@plt>:
  401120:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401124:	ldr	x17, [x16, #24]
  401128:	add	x16, x16, #0x18
  40112c:	br	x17

0000000000401130 <tputs@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401134:	ldr	x17, [x16, #32]
  401138:	add	x16, x16, #0x20
  40113c:	br	x17

0000000000401140 <putp@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401144:	ldr	x17, [x16, #40]
  401148:	add	x16, x16, #0x28
  40114c:	br	x17

0000000000401150 <putc@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401154:	ldr	x17, [x16, #48]
  401158:	add	x16, x16, #0x30
  40115c:	br	x17

0000000000401160 <fputc@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401164:	ldr	x17, [x16, #56]
  401168:	add	x16, x16, #0x38
  40116c:	br	x17

0000000000401170 <curses_version@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401174:	ldr	x17, [x16, #64]
  401178:	add	x16, x16, #0x40
  40117c:	br	x17

0000000000401180 <tcgetattr@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401184:	ldr	x17, [x16, #72]
  401188:	add	x16, x16, #0x48
  40118c:	br	x17

0000000000401190 <fileno@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401194:	ldr	x17, [x16, #80]
  401198:	add	x16, x16, #0x50
  40119c:	br	x17

00000000004011a0 <fclose@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011a4:	ldr	x17, [x16, #88]
  4011a8:	add	x16, x16, #0x58
  4011ac:	br	x17

00000000004011b0 <fopen@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011b4:	ldr	x17, [x16, #96]
  4011b8:	add	x16, x16, #0x60
  4011bc:	br	x17

00000000004011c0 <open@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011c4:	ldr	x17, [x16, #104]
  4011c8:	add	x16, x16, #0x68
  4011cc:	br	x17

00000000004011d0 <tparm@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011d4:	ldr	x17, [x16, #112]
  4011d8:	add	x16, x16, #0x70
  4011dc:	br	x17

00000000004011e0 <strncmp@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011e4:	ldr	x17, [x16, #120]
  4011e8:	add	x16, x16, #0x78
  4011ec:	br	x17

00000000004011f0 <__libc_start_main@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011f4:	ldr	x17, [x16, #128]
  4011f8:	add	x16, x16, #0x80
  4011fc:	br	x17

0000000000401200 <tigetflag@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401204:	ldr	x17, [x16, #136]
  401208:	add	x16, x16, #0x88
  40120c:	br	x17

0000000000401210 <_nc_tparm_analyze@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401214:	ldr	x17, [x16, #144]
  401218:	add	x16, x16, #0x90
  40121c:	br	x17

0000000000401220 <getopt@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401224:	ldr	x17, [x16, #152]
  401228:	add	x16, x16, #0x98
  40122c:	br	x17

0000000000401230 <use_tioctl@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401234:	ldr	x17, [x16, #160]
  401238:	add	x16, x16, #0xa0
  40123c:	br	x17

0000000000401240 <system@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401244:	ldr	x17, [x16, #168]
  401248:	add	x16, x16, #0xa8
  40124c:	br	x17

0000000000401250 <strerror@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401254:	ldr	x17, [x16, #176]
  401258:	add	x16, x16, #0xb0
  40125c:	br	x17

0000000000401260 <__gmon_start__@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401264:	ldr	x17, [x16, #184]
  401268:	add	x16, x16, #0xb8
  40126c:	br	x17

0000000000401270 <abort@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401274:	ldr	x17, [x16, #192]
  401278:	add	x16, x16, #0xc0
  40127c:	br	x17

0000000000401280 <puts@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401284:	ldr	x17, [x16, #200]
  401288:	add	x16, x16, #0xc8
  40128c:	br	x17

0000000000401290 <memcmp@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401294:	ldr	x17, [x16, #208]
  401298:	add	x16, x16, #0xd0
  40129c:	br	x17

00000000004012a0 <strcmp@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012a4:	ldr	x17, [x16, #216]
  4012a8:	add	x16, x16, #0xd8
  4012ac:	br	x17

00000000004012b0 <__ctype_b_loc@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012b4:	ldr	x17, [x16, #224]
  4012b8:	add	x16, x16, #0xe0
  4012bc:	br	x17

00000000004012c0 <strtol@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012c4:	ldr	x17, [x16, #232]
  4012c8:	add	x16, x16, #0xe8
  4012cc:	br	x17

00000000004012d0 <fread@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012d4:	ldr	x17, [x16, #240]
  4012d8:	add	x16, x16, #0xf0
  4012dc:	br	x17

00000000004012e0 <longname@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012e4:	ldr	x17, [x16, #248]
  4012e8:	add	x16, x16, #0xf8
  4012ec:	br	x17

00000000004012f0 <_nc_rootname@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012f4:	ldr	x17, [x16, #256]
  4012f8:	add	x16, x16, #0x100
  4012fc:	br	x17

0000000000401300 <fwrite@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401304:	ldr	x17, [x16, #264]
  401308:	add	x16, x16, #0x108
  40130c:	br	x17

0000000000401310 <fflush@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401314:	ldr	x17, [x16, #272]
  401318:	add	x16, x16, #0x110
  40131c:	br	x17

0000000000401320 <tcsetattr@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401324:	ldr	x17, [x16, #280]
  401328:	add	x16, x16, #0x118
  40132c:	br	x17

0000000000401330 <use_env@plt>:
  401330:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401334:	ldr	x17, [x16, #288]
  401338:	add	x16, x16, #0x120
  40133c:	br	x17

0000000000401340 <vfprintf@plt>:
  401340:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401344:	ldr	x17, [x16, #296]
  401348:	add	x16, x16, #0x128
  40134c:	br	x17

0000000000401350 <printf@plt>:
  401350:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401354:	ldr	x17, [x16, #304]
  401358:	add	x16, x16, #0x130
  40135c:	br	x17

0000000000401360 <__errno_location@plt>:
  401360:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401364:	ldr	x17, [x16, #312]
  401368:	add	x16, x16, #0x138
  40136c:	br	x17

0000000000401370 <getenv@plt>:
  401370:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401374:	ldr	x17, [x16, #320]
  401378:	add	x16, x16, #0x140
  40137c:	br	x17

0000000000401380 <tigetnum@plt>:
  401380:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401384:	ldr	x17, [x16, #328]
  401388:	add	x16, x16, #0x148
  40138c:	br	x17

0000000000401390 <fprintf@plt>:
  401390:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401394:	ldr	x17, [x16, #336]
  401398:	add	x16, x16, #0x150
  40139c:	br	x17

00000000004013a0 <fgets@plt>:
  4013a0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4013a4:	ldr	x17, [x16, #344]
  4013a8:	add	x16, x16, #0x158
  4013ac:	br	x17

00000000004013b0 <ioctl@plt>:
  4013b0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4013b4:	ldr	x17, [x16, #352]
  4013b8:	add	x16, x16, #0x160
  4013bc:	br	x17

00000000004013c0 <tigetstr@plt>:
  4013c0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4013c4:	ldr	x17, [x16, #360]
  4013c8:	add	x16, x16, #0x168
  4013cc:	br	x17

Disassembly of section .text:

00000000004013d0 <.text>:
  4013d0:	mov	x12, #0x2140                	// #8512
  4013d4:	sub	sp, sp, x12
  4013d8:	stp	x29, x30, [sp]
  4013dc:	mov	x29, sp
  4013e0:	stp	x19, x20, [sp, #16]
  4013e4:	mov	w20, w0
  4013e8:	mov	x19, x1
  4013ec:	ldr	x0, [x1]
  4013f0:	stp	x21, x22, [sp, #32]
  4013f4:	adrp	x21, 403000 <tigetstr@plt+0x1c40>
  4013f8:	stp	x23, x24, [sp, #48]
  4013fc:	adrp	x23, 413000 <tigetstr@plt+0x11c40>
  401400:	add	x21, x21, #0x10
  401404:	stp	x25, x26, [sp, #64]
  401408:	adrp	x25, 414000 <tigetstr@plt+0x12c40>
  40140c:	mov	w24, #0x0                   	// #0
  401410:	stp	x27, x28, [sp, #80]
  401414:	bl	4012f0 <_nc_rootname@plt>
  401418:	mov	w1, #0x1                   	// #1
  40141c:	bl	401860 <tigetstr@plt+0x4a0>
  401420:	mov	x2, x0
  401424:	add	x1, x25, #0x1a8
  401428:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  40142c:	add	x0, x0, #0x8
  401430:	mov	w26, #0x1                   	// #1
  401434:	str	x2, [x1, #8]
  401438:	bl	401370 <getenv@plt>
  40143c:	ldr	x23, [x23, #4016]
  401440:	mov	x22, x0
  401444:	mov	x2, x21
  401448:	mov	x1, x19
  40144c:	mov	w0, w20
  401450:	bl	401220 <getopt@plt>
  401454:	cmn	w0, #0x1
  401458:	b.eq	4014bc <tigetstr@plt+0xfc>  // b.none
  40145c:	cmp	w0, #0x56
  401460:	b.eq	4014ac <tigetstr@plt+0xec>  // b.none
  401464:	b.gt	401490 <tigetstr@plt+0xd0>
  401468:	cmp	w0, #0x53
  40146c:	b.eq	4014a0 <tigetstr@plt+0xe0>  // b.none
  401470:	cmp	w0, #0x54
  401474:	b.ne	4014a8 <tigetstr@plt+0xe8>  // b.any
  401478:	mov	w0, #0x0                   	// #0
  40147c:	bl	401330 <use_env@plt>
  401480:	mov	w0, #0x1                   	// #1
  401484:	bl	401230 <use_tioctl@plt>
  401488:	ldr	x22, [x23]
  40148c:	b	401444 <tigetstr@plt+0x84>
  401490:	cmp	w0, #0x78
  401494:	b.ne	4014a8 <tigetstr@plt+0xe8>  // b.any
  401498:	mov	w24, #0x1                   	// #1
  40149c:	b	401444 <tigetstr@plt+0x84>
  4014a0:	mov	w26, #0x0                   	// #0
  4014a4:	b	401444 <tigetstr@plt+0x84>
  4014a8:	bl	401e40 <tigetstr@plt+0xa80>
  4014ac:	bl	401170 <curses_version@plt>
  4014b0:	bl	401280 <puts@plt>
  4014b4:	mov	w0, #0x0                   	// #0
  4014b8:	bl	401110 <exit@plt>
  4014bc:	add	x0, x25, #0x1a8
  4014c0:	ldrb	w1, [x25, #424]
  4014c4:	ldrb	w27, [x0, #1]
  4014c8:	cbz	w27, 40153c <tigetstr@plt+0x17c>
  4014cc:	cbnz	w1, 401588 <tigetstr@plt+0x1c8>
  4014d0:	ldrb	w1, [x0, #2]
  4014d4:	cbnz	w1, 401588 <tigetstr@plt+0x1c8>
  4014d8:	adrp	x23, 413000 <tigetstr@plt+0x11c40>
  4014dc:	mov	w0, #0x1                   	// #1
  4014e0:	str	w0, [sp, #100]
  4014e4:	ldr	x3, [x23, #4024]
  4014e8:	ldr	w21, [x3]
  4014ec:	cmp	w20, w21
  4014f0:	b.le	401724 <tigetstr@plt+0x364>
  4014f4:	ldr	x3, [x19, w21, sxtw #3]
  4014f8:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  4014fc:	sxtw	x28, w21
  401500:	add	x1, x1, #0xf90
  401504:	mov	x0, x3
  401508:	str	x3, [sp, #104]
  40150c:	bl	4012a0 <strcmp@plt>
  401510:	cbz	w0, 401700 <tigetstr@plt+0x340>
  401514:	ldr	x3, [sp, #104]
  401518:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  40151c:	add	x1, x1, #0xf98
  401520:	mov	x0, x3
  401524:	bl	4012a0 <strcmp@plt>
  401528:	cbz	w0, 401700 <tigetstr@plt+0x340>
  40152c:	ldr	w0, [sp, #100]
  401530:	cbnz	w0, 401730 <tigetstr@plt+0x370>
  401534:	mov	w1, #0x0                   	// #0
  401538:	b	401564 <tigetstr@plt+0x1a4>
  40153c:	cbnz	w1, 401588 <tigetstr@plt+0x1c8>
  401540:	ldrb	w27, [x0, #2]
  401544:	cbnz	w27, 401588 <tigetstr@plt+0x1c8>
  401548:	adrp	x23, 413000 <tigetstr@plt+0x11c40>
  40154c:	ldr	x0, [x23, #4024]
  401550:	ldr	w21, [x0]
  401554:	cmp	w20, w21
  401558:	b.gt	401748 <tigetstr@plt+0x388>
  40155c:	sxtw	x28, w21
  401560:	mov	w1, #0x0                   	// #0
  401564:	sub	w20, w20, w21
  401568:	add	x19, x19, x28, lsl #3
  40156c:	cbz	x22, 401578 <tigetstr@plt+0x1b8>
  401570:	ldrb	w0, [x22]
  401574:	cbnz	w0, 4015c4 <tigetstr@plt+0x204>
  401578:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  40157c:	mov	w0, #0x2                   	// #2
  401580:	add	x1, x1, #0x18
  401584:	bl	401968 <tigetstr@plt+0x5a8>
  401588:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  40158c:	ldr	x1, [x1, #4024]
  401590:	ldr	w2, [x1]
  401594:	sub	w0, w2, #0x1
  401598:	str	w0, [x1]
  40159c:	cmp	w2, w20
  4015a0:	mov	w1, #0x1                   	// #1
  4015a4:	mov	w27, w1
  4015a8:	b.ge	4015b4 <tigetstr@plt+0x1f4>  // b.tcont
  4015ac:	sub	w20, w20, w0
  4015b0:	add	x19, x19, w0, sxtw #3
  4015b4:	add	x25, x25, #0x1a8
  4015b8:	ldr	x0, [x25, #8]
  4015bc:	str	x0, [x19]
  4015c0:	b	40156c <tigetstr@plt+0x1ac>
  4015c4:	add	x23, sp, #0x80
  4015c8:	mov	x0, x23
  4015cc:	bl	402d18 <tigetstr@plt+0x1958>
  4015d0:	mov	w21, w0
  4015d4:	add	x2, sp, #0x7c
  4015d8:	mov	x0, x22
  4015dc:	mov	w1, w21
  4015e0:	bl	401120 <setupterm@plt>
  4015e4:	cbz	w0, 4015f4 <tigetstr@plt+0x234>
  4015e8:	ldr	w0, [sp, #124]
  4015ec:	cmp	w0, #0x0
  4015f0:	b.le	401628 <tigetstr@plt+0x268>
  4015f4:	cbz	w26, 40163c <tigetstr@plt+0x27c>
  4015f8:	cmp	w20, #0x0
  4015fc:	eor	w27, w27, #0x1
  401600:	cset	w0, le
  401604:	tst	w0, w27
  401608:	b.ne	4014a8 <tigetstr@plt+0xe8>  // b.any
  40160c:	mov	x4, x19
  401610:	mov	w3, w20
  401614:	mov	w2, w24
  401618:	mov	x1, x23
  40161c:	mov	w0, w21
  401620:	bl	401a28 <tigetstr@plt+0x668>
  401624:	bl	401110 <exit@plt>
  401628:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  40162c:	mov	x2, x22
  401630:	add	x1, x1, #0x40
  401634:	mov	w0, #0x3                   	// #3
  401638:	bl	401968 <tigetstr@plt+0x5a8>
  40163c:	adrp	x20, 413000 <tigetstr@plt+0x11c40>
  401640:	add	x26, sp, #0x140
  401644:	add	x27, sp, #0xc0
  401648:	mov	w22, #0x0                   	// #0
  40164c:	ldr	x20, [x20, #4040]
  401650:	mov	w25, #0x4                   	// #4
  401654:	ldr	x2, [x20]
  401658:	mov	x0, x26
  40165c:	mov	w1, #0x2000                	// #8192
  401660:	bl	4013a0 <fgets@plt>
  401664:	cbz	x0, 4016f8 <tigetstr@plt+0x338>
  401668:	ldrb	w19, [sp, #320]
  40166c:	cbz	w19, 401654 <tigetstr@plt+0x294>
  401670:	bl	4012b0 <__ctype_b_loc@plt>
  401674:	mov	x1, x26
  401678:	mov	w3, #0x0                   	// #0
  40167c:	ldr	x2, [x0]
  401680:	b	401690 <tigetstr@plt+0x2d0>
  401684:	strb	wzr, [x1]
  401688:	ldrb	w19, [x1, #1]!
  40168c:	cbz	w19, 4016ec <tigetstr@plt+0x32c>
  401690:	ubfiz	x19, x19, #1, #8
  401694:	ldrh	w0, [x2, x19]
  401698:	tbnz	w0, #13, 401684 <tigetstr@plt+0x2c4>
  40169c:	cmp	x1, x26
  4016a0:	b.eq	4016ac <tigetstr@plt+0x2ec>  // b.none
  4016a4:	ldurb	w0, [x1, #-1]
  4016a8:	cbnz	w0, 401688 <tigetstr@plt+0x2c8>
  4016ac:	str	x1, [x27, w3, sxtw #3]
  4016b0:	add	w0, w3, #0x1
  4016b4:	mov	w3, w0
  4016b8:	cmp	w0, #0xe
  4016bc:	b.le	401688 <tigetstr@plt+0x2c8>
  4016c0:	str	xzr, [x27, w0, sxtw #3]
  4016c4:	mov	x4, x27
  4016c8:	mov	w2, w24
  4016cc:	mov	x1, x23
  4016d0:	mov	w0, w21
  4016d4:	bl	401a28 <tigetstr@plt+0x668>
  4016d8:	cbz	w0, 401654 <tigetstr@plt+0x294>
  4016dc:	cmp	w22, #0x0
  4016e0:	csel	w22, w22, w25, ne  // ne = any
  4016e4:	add	w22, w22, #0x1
  4016e8:	b	401654 <tigetstr@plt+0x294>
  4016ec:	str	xzr, [x27, w3, sxtw #3]
  4016f0:	cbz	w3, 401654 <tigetstr@plt+0x294>
  4016f4:	b	4016c4 <tigetstr@plt+0x304>
  4016f8:	mov	w0, w22
  4016fc:	bl	401110 <exit@plt>
  401700:	ldr	w0, [sp, #100]
  401704:	cbnz	w0, 401710 <tigetstr@plt+0x350>
  401708:	mov	w1, #0x1                   	// #1
  40170c:	b	401564 <tigetstr@plt+0x1a4>
  401710:	ldr	x2, [x23, #4024]
  401714:	sub	w0, w21, #0x1
  401718:	mov	w1, #0x1                   	// #1
  40171c:	str	w0, [x2]
  401720:	b	4015ac <tigetstr@plt+0x1ec>
  401724:	sub	w0, w21, #0x1
  401728:	str	w0, [x3]
  40172c:	b	4015b4 <tigetstr@plt+0x1f4>
  401730:	ldr	x2, [x23, #4024]
  401734:	mov	w1, #0x0                   	// #0
  401738:	ldr	w0, [x2]
  40173c:	sub	w0, w0, #0x1
  401740:	str	w0, [x2]
  401744:	b	4015ac <tigetstr@plt+0x1ec>
  401748:	str	wzr, [sp, #100]
  40174c:	b	4014f4 <tigetstr@plt+0x134>
  401750:	mov	x29, #0x0                   	// #0
  401754:	mov	x30, #0x0                   	// #0
  401758:	mov	x5, x0
  40175c:	ldr	x1, [sp]
  401760:	add	x2, sp, #0x8
  401764:	mov	x6, sp
  401768:	movz	x0, #0x0, lsl #48
  40176c:	movk	x0, #0x0, lsl #32
  401770:	movk	x0, #0x40, lsl #16
  401774:	movk	x0, #0x13d0
  401778:	movz	x3, #0x0, lsl #48
  40177c:	movk	x3, #0x0, lsl #32
  401780:	movk	x3, #0x40, lsl #16
  401784:	movk	x3, #0x2ed8
  401788:	movz	x4, #0x0, lsl #48
  40178c:	movk	x4, #0x0, lsl #32
  401790:	movk	x4, #0x40, lsl #16
  401794:	movk	x4, #0x2f58
  401798:	bl	4011f0 <__libc_start_main@plt>
  40179c:	bl	401270 <abort@plt>
  4017a0:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  4017a4:	ldr	x0, [x0, #4048]
  4017a8:	cbz	x0, 4017b0 <tigetstr@plt+0x3f0>
  4017ac:	b	401260 <__gmon_start__@plt>
  4017b0:	ret
  4017b4:	nop
  4017b8:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4017bc:	add	x0, x0, #0x1a0
  4017c0:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  4017c4:	add	x1, x1, #0x1a0
  4017c8:	cmp	x1, x0
  4017cc:	b.eq	4017e4 <tigetstr@plt+0x424>  // b.none
  4017d0:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  4017d4:	ldr	x1, [x1, #3960]
  4017d8:	cbz	x1, 4017e4 <tigetstr@plt+0x424>
  4017dc:	mov	x16, x1
  4017e0:	br	x16
  4017e4:	ret
  4017e8:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  4017ec:	add	x0, x0, #0x1a0
  4017f0:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  4017f4:	add	x1, x1, #0x1a0
  4017f8:	sub	x1, x1, x0
  4017fc:	lsr	x2, x1, #63
  401800:	add	x1, x2, x1, asr #3
  401804:	cmp	xzr, x1, asr #1
  401808:	asr	x1, x1, #1
  40180c:	b.eq	401824 <tigetstr@plt+0x464>  // b.none
  401810:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  401814:	ldr	x2, [x2, #3968]
  401818:	cbz	x2, 401824 <tigetstr@plt+0x464>
  40181c:	mov	x16, x2
  401820:	br	x16
  401824:	ret
  401828:	stp	x29, x30, [sp, #-32]!
  40182c:	mov	x29, sp
  401830:	str	x19, [sp, #16]
  401834:	adrp	x19, 414000 <tigetstr@plt+0x12c40>
  401838:	ldrb	w0, [x19, #416]
  40183c:	cbnz	w0, 40184c <tigetstr@plt+0x48c>
  401840:	bl	4017b8 <tigetstr@plt+0x3f8>
  401844:	mov	w0, #0x1                   	// #1
  401848:	strb	w0, [x19, #416]
  40184c:	ldr	x19, [sp, #16]
  401850:	ldp	x29, x30, [sp], #32
  401854:	ret
  401858:	b	4017e8 <tigetstr@plt+0x428>
  40185c:	nop
  401860:	stp	x29, x30, [sp, #-64]!
  401864:	tst	w1, #0xff
  401868:	mov	x29, sp
  40186c:	stp	x19, x20, [sp, #16]
  401870:	mov	x20, x0
  401874:	stp	x21, x22, [sp, #32]
  401878:	b.eq	401904 <tigetstr@plt+0x544>  // b.none
  40187c:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401880:	add	x1, x1, #0xf98
  401884:	bl	402c80 <tigetstr@plt+0x18c0>
  401888:	adrp	x21, 414000 <tigetstr@plt+0x12c40>
  40188c:	tst	w0, #0xff
  401890:	mov	w2, w0
  401894:	add	x3, x21, #0x1a8
  401898:	adrp	x19, 414000 <tigetstr@plt+0x12c40>
  40189c:	add	x19, x19, #0x180
  4018a0:	mov	x0, x20
  4018a4:	csel	x22, x19, x20, ne  // ne = any
  4018a8:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  4018ac:	add	x1, x1, #0xf90
  4018b0:	strb	w2, [x3, #2]
  4018b4:	bl	402c80 <tigetstr@plt+0x18c0>
  4018b8:	strb	w0, [x21, #424]
  4018bc:	tst	w0, #0xff
  4018c0:	b.ne	40195c <tigetstr@plt+0x59c>  // b.any
  4018c4:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  4018c8:	add	x1, x1, #0xf88
  4018cc:	mov	x0, x20
  4018d0:	bl	402c80 <tigetstr@plt+0x18c0>
  4018d4:	add	x21, x21, #0x1a8
  4018d8:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  4018dc:	add	x1, x1, #0x180
  4018e0:	tst	w0, #0xff
  4018e4:	add	x1, x1, #0x10
  4018e8:	csel	x22, x1, x22, ne  // ne = any
  4018ec:	strb	w0, [x21, #1]
  4018f0:	mov	x0, x22
  4018f4:	ldp	x19, x20, [sp, #16]
  4018f8:	ldp	x21, x22, [sp, #32]
  4018fc:	ldp	x29, x30, [sp], #64
  401900:	ret
  401904:	adrp	x19, 414000 <tigetstr@plt+0x12c40>
  401908:	add	x19, x19, #0x180
  40190c:	mov	x1, x19
  401910:	str	x23, [sp, #48]
  401914:	bl	402c80 <tigetstr@plt+0x18c0>
  401918:	adrp	x21, 414000 <tigetstr@plt+0x12c40>
  40191c:	tst	w0, #0xff
  401920:	mov	w2, w0
  401924:	add	x3, x21, #0x1a8
  401928:	add	x23, x19, #0x8
  40192c:	csel	x22, x19, x20, ne  // ne = any
  401930:	mov	x1, x23
  401934:	mov	x0, x20
  401938:	strb	w2, [x3, #2]
  40193c:	bl	402c80 <tigetstr@plt+0x18c0>
  401940:	strb	w0, [x21, #424]
  401944:	tst	w0, #0xff
  401948:	b.eq	401950 <tigetstr@plt+0x590>  // b.none
  40194c:	mov	x22, x23
  401950:	add	x1, x19, #0x10
  401954:	ldr	x23, [sp, #48]
  401958:	b	4018cc <tigetstr@plt+0x50c>
  40195c:	add	x22, x19, #0x8
  401960:	b	4018c4 <tigetstr@plt+0x504>
  401964:	nop
  401968:	stp	x29, x30, [sp, #-288]!
  40196c:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  401970:	mov	w9, #0xffffffd0            	// #-48
  401974:	mov	x29, sp
  401978:	stp	x19, x20, [sp, #16]
  40197c:	adrp	x19, 413000 <tigetstr@plt+0x11c40>
  401980:	mov	w20, w0
  401984:	ldr	x19, [x19, #4008]
  401988:	str	x2, [sp, #240]
  40198c:	ldr	x2, [x8, #432]
  401990:	add	x10, sp, #0xf0
  401994:	ldr	x0, [x19]
  401998:	stp	x3, x4, [sp, #248]
  40199c:	add	x3, sp, #0x120
  4019a0:	mov	w8, #0xffffff80            	// #-128
  4019a4:	str	x21, [sp, #32]
  4019a8:	mov	x21, x1
  4019ac:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  4019b0:	add	x1, x1, #0xfa0
  4019b4:	stp	x3, x3, [sp, #80]
  4019b8:	str	x10, [sp, #96]
  4019bc:	str	w9, [sp, #104]
  4019c0:	str	w8, [sp, #108]
  4019c4:	str	q0, [sp, #112]
  4019c8:	str	q1, [sp, #128]
  4019cc:	str	q2, [sp, #144]
  4019d0:	str	q3, [sp, #160]
  4019d4:	str	q4, [sp, #176]
  4019d8:	str	q5, [sp, #192]
  4019dc:	str	q6, [sp, #208]
  4019e0:	str	q7, [sp, #224]
  4019e4:	stp	x5, x6, [sp, #264]
  4019e8:	str	x7, [sp, #280]
  4019ec:	bl	401390 <fprintf@plt>
  4019f0:	ldp	x6, x7, [sp, #80]
  4019f4:	mov	x1, x21
  4019f8:	ldp	x4, x5, [sp, #96]
  4019fc:	add	x2, sp, #0x30
  401a00:	ldr	x0, [x19]
  401a04:	stp	x6, x7, [sp, #48]
  401a08:	stp	x4, x5, [sp, #64]
  401a0c:	bl	401340 <vfprintf@plt>
  401a10:	ldr	x1, [x19]
  401a14:	mov	w0, #0xa                   	// #10
  401a18:	bl	401160 <fputc@plt>
  401a1c:	mov	w0, w20
  401a20:	bl	401110 <exit@plt>
  401a24:	nop
  401a28:	sub	sp, sp, #0x160
  401a2c:	stp	x29, x30, [sp, #16]
  401a30:	add	x29, sp, #0x10
  401a34:	stp	x19, x20, [sp, #32]
  401a38:	mov	w20, w0
  401a3c:	mov	x19, x1
  401a40:	ldr	x0, [x4]
  401a44:	mov	w1, #0x0                   	// #0
  401a48:	stp	x21, x22, [sp, #48]
  401a4c:	mov	x21, x4
  401a50:	stp	x23, x24, [sp, #64]
  401a54:	and	w24, w2, #0xff
  401a58:	mov	w23, w3
  401a5c:	bl	401860 <tigetstr@plt+0x4a0>
  401a60:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  401a64:	add	x2, x1, #0x1a8
  401a68:	ldrb	w1, [x1, #424]
  401a6c:	cbnz	w1, 401b6c <tigetstr@plt+0x7ac>
  401a70:	ldrb	w1, [x2, #2]
  401a74:	cbnz	w1, 401ad8 <tigetstr@plt+0x718>
  401a78:	mov	x22, x0
  401a7c:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401a80:	add	x1, x1, #0xfa8
  401a84:	bl	4012a0 <strcmp@plt>
  401a88:	mov	w19, w0
  401a8c:	cbz	w0, 401c0c <tigetstr@plt+0x84c>
  401a90:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401a94:	mov	x0, x22
  401a98:	add	x1, x1, #0xf88
  401a9c:	bl	4012a0 <strcmp@plt>
  401aa0:	cbz	w0, 401bdc <tigetstr@plt+0x81c>
  401aa4:	mov	x0, x22
  401aa8:	bl	401200 <tigetflag@plt>
  401aac:	cmn	w0, #0x1
  401ab0:	b.eq	401b94 <tigetstr@plt+0x7d4>  // b.none
  401ab4:	cmp	w0, #0x0
  401ab8:	cset	w19, eq  // eq = none
  401abc:	mov	w0, w19
  401ac0:	ldp	x29, x30, [sp, #16]
  401ac4:	ldp	x19, x20, [sp, #32]
  401ac8:	ldp	x21, x22, [sp, #48]
  401acc:	ldp	x23, x24, [sp, #64]
  401ad0:	add	sp, sp, #0x160
  401ad4:	ret
  401ad8:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401adc:	mov	w2, #0x1                   	// #1
  401ae0:	mov	w1, #0x0                   	// #0
  401ae4:	ldr	x0, [x0, #4032]
  401ae8:	ldr	x0, [x0]
  401aec:	bl	402ae0 <tigetstr@plt+0x1720>
  401af0:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  401af4:	mov	w0, w20
  401af8:	add	x24, sp, #0x110
  401afc:	ldr	x1, [x1, #4064]
  401b00:	ldr	x1, [x1]
  401b04:	ldr	x2, [x1, #24]
  401b08:	add	x1, x2, #0x4
  401b0c:	bl	402b78 <tigetstr@plt+0x17b8>
  401b10:	mov	w3, #0xffffffff            	// #-1
  401b14:	mov	w1, w3
  401b18:	mov	w2, w3
  401b1c:	mov	x0, x19
  401b20:	bl	4023f8 <tigetstr@plt+0x1038>
  401b24:	mov	x0, x19
  401b28:	bl	4024e8 <tigetstr@plt+0x1128>
  401b2c:	mov	w0, w20
  401b30:	mov	x1, x24
  401b34:	bl	402560 <tigetstr@plt+0x11a0>
  401b38:	tst	w0, #0xff
  401b3c:	b.ne	401bd4 <tigetstr@plt+0x814>  // b.any
  401b40:	mov	x1, x19
  401b44:	mov	x0, x24
  401b48:	mov	w19, #0x0                   	// #0
  401b4c:	bl	402e88 <tigetstr@plt+0x1ac8>
  401b50:	mov	w0, w19
  401b54:	ldp	x29, x30, [sp, #16]
  401b58:	ldp	x19, x20, [sp, #32]
  401b5c:	ldp	x21, x22, [sp, #48]
  401b60:	ldp	x23, x24, [sp, #64]
  401b64:	add	sp, sp, #0x160
  401b68:	ret
  401b6c:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401b70:	mov	w2, #0x0                   	// #0
  401b74:	mov	w1, #0x1                   	// #1
  401b78:	ldr	x0, [x0, #4032]
  401b7c:	ldr	x0, [x0]
  401b80:	bl	402ae0 <tigetstr@plt+0x1720>
  401b84:	mov	x1, x19
  401b88:	mov	w0, w20
  401b8c:	bl	402288 <tigetstr@plt+0xec8>
  401b90:	b	401af0 <tigetstr@plt+0x730>
  401b94:	mov	x0, x22
  401b98:	bl	401380 <tigetnum@plt>
  401b9c:	cmn	w0, #0x2
  401ba0:	b.ne	401c24 <tigetstr@plt+0x864>  // b.any
  401ba4:	mov	x0, x22
  401ba8:	str	x27, [sp, #96]
  401bac:	bl	4013c0 <tigetstr@plt>
  401bb0:	mov	x27, x0
  401bb4:	cmn	x0, #0x1
  401bb8:	b.eq	401e24 <tigetstr@plt+0xa64>  // b.none
  401bbc:	sub	x0, x0, #0x1
  401bc0:	mov	w19, #0x1                   	// #1
  401bc4:	cmn	x0, #0x3
  401bc8:	b.ls	401c3c <tigetstr@plt+0x87c>  // b.plast
  401bcc:	ldr	x27, [sp, #96]
  401bd0:	b	401b50 <tigetstr@plt+0x790>
  401bd4:	bl	402af8 <tigetstr@plt+0x1738>
  401bd8:	b	401b40 <tigetstr@plt+0x780>
  401bdc:	mov	w0, w24
  401be0:	bl	401ea0 <tigetstr@plt+0xae0>
  401be4:	cmn	w0, #0x1
  401be8:	mov	w19, #0x2                   	// #2
  401bec:	csel	w19, wzr, w19, ne  // ne = any
  401bf0:	mov	w0, w19
  401bf4:	ldp	x29, x30, [sp, #16]
  401bf8:	ldp	x19, x20, [sp, #32]
  401bfc:	ldp	x21, x22, [sp, #48]
  401c00:	ldp	x23, x24, [sp, #64]
  401c04:	add	sp, sp, #0x160
  401c08:	ret
  401c0c:	bl	4012e0 <longname@plt>
  401c10:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  401c14:	ldr	x1, [x1, #4032]
  401c18:	ldr	x1, [x1]
  401c1c:	bl	401100 <fputs@plt>
  401c20:	b	401b50 <tigetstr@plt+0x790>
  401c24:	mov	w1, w0
  401c28:	mov	w19, #0x0                   	// #0
  401c2c:	adrp	x0, 402000 <tigetstr@plt+0xc40>
  401c30:	add	x0, x0, #0xfb8
  401c34:	bl	401350 <printf@plt>
  401c38:	b	401b50 <tigetstr@plt+0x790>
  401c3c:	cmp	w23, w19
  401c40:	b.le	401dd0 <tigetstr@plt+0xa10>
  401c44:	add	x20, sp, #0xc0
  401c48:	sub	x21, x21, #0x8
  401c4c:	add	x24, sp, #0x110
  401c50:	stp	x25, x26, [sp, #80]
  401c54:	mov	x26, x20
  401c58:	add	x25, sp, #0x78
  401c5c:	mov	x19, #0x2                   	// #2
  401c60:	add	x3, x24, x19, lsl #3
  401c64:	mov	x1, x25
  401c68:	ldr	x0, [x21, x19, lsl #3]
  401c6c:	mov	w2, #0x0                   	// #0
  401c70:	stur	x0, [x3, #-8]
  401c74:	str	xzr, [sp, #120]
  401c78:	bl	4012c0 <strtol@plt>
  401c7c:	str	x0, [x26, #8]
  401c80:	ldr	x1, [sp, #120]
  401c84:	cbz	x1, 401de4 <tigetstr@plt+0xa24>
  401c88:	ldrb	w0, [x1]
  401c8c:	cbnz	w0, 401de4 <tigetstr@plt+0xa24>
  401c90:	mov	w0, w19
  401c94:	cmp	w23, w19
  401c98:	add	x26, x26, #0x8
  401c9c:	add	x19, x19, #0x1
  401ca0:	ccmp	w0, #0x8, #0x0, gt
  401ca4:	b.le	401c60 <tigetstr@plt+0x8a0>
  401ca8:	cmp	w23, #0x9
  401cac:	b.gt	401cf0 <tigetstr@plt+0x930>
  401cb0:	sxtw	x0, w23
  401cb4:	add	w2, w23, #0x1
  401cb8:	add	x0, x0, #0x2
  401cbc:	mov	w3, #0x9                   	// #9
  401cc0:	sub	w3, w3, w23
  401cc4:	sxtw	x2, w2
  401cc8:	add	x3, x3, x0
  401ccc:	nop
  401cd0:	lsl	x1, x2, #3
  401cd4:	add	x2, x2, #0x1
  401cd8:	add	x0, x20, x1
  401cdc:	add	x1, x24, x1
  401ce0:	cmp	x3, x2
  401ce4:	stur	xzr, [x0, #-8]
  401ce8:	stur	xzr, [x1, #-8]
  401cec:	b.ne	401cd0 <tigetstr@plt+0x910>  // b.any
  401cf0:	mov	x0, x22
  401cf4:	bl	402c08 <tigetstr@plt+0x1848>
  401cf8:	cmp	w0, #0x1
  401cfc:	b.eq	401e08 <tigetstr@plt+0xa48>  // b.none
  401d00:	cmp	w0, #0x2
  401d04:	b.eq	401dec <tigetstr@plt+0xa2c>  // b.none
  401d08:	mov	x1, x25
  401d0c:	add	x2, sp, #0x74
  401d10:	mov	x0, x27
  401d14:	bl	401210 <_nc_tparm_analyze@plt>
  401d18:	ldp	x1, x3, [sp, #120]
  401d1c:	mov	x0, x27
  401d20:	ldp	x4, x5, [sp, #136]
  401d24:	ldr	x2, [sp, #280]
  401d28:	cmp	x1, #0x0
  401d2c:	ldr	x1, [sp, #200]
  401d30:	ldp	x6, x7, [sp, #152]
  401d34:	csel	x1, x2, x1, ne  // ne = any
  401d38:	cmp	x3, #0x0
  401d3c:	ldr	x2, [sp, #208]
  401d40:	ldr	x3, [sp, #288]
  401d44:	ldp	x9, x8, [sp, #168]
  401d48:	csel	x2, x3, x2, ne  // ne = any
  401d4c:	cmp	x4, #0x0
  401d50:	ldr	x3, [sp, #216]
  401d54:	ldr	x4, [sp, #296]
  401d58:	ldr	x10, [sp, #336]
  401d5c:	csel	x3, x4, x3, ne  // ne = any
  401d60:	cmp	x5, #0x0
  401d64:	ldr	x4, [sp, #224]
  401d68:	ldr	x5, [sp, #304]
  401d6c:	ldr	x11, [sp, #184]
  401d70:	csel	x4, x5, x4, ne  // ne = any
  401d74:	cmp	x6, #0x0
  401d78:	ldr	x5, [sp, #232]
  401d7c:	ldr	x6, [sp, #312]
  401d80:	csel	x5, x6, x5, ne  // ne = any
  401d84:	cmp	x7, #0x0
  401d88:	ldr	x6, [sp, #240]
  401d8c:	ldr	x7, [sp, #320]
  401d90:	csel	x6, x7, x6, ne  // ne = any
  401d94:	cmp	x9, #0x0
  401d98:	ldr	x7, [sp, #248]
  401d9c:	ldr	x9, [sp, #328]
  401da0:	csel	x7, x9, x7, ne  // ne = any
  401da4:	cmp	x8, #0x0
  401da8:	ldp	x9, x8, [sp, #256]
  401dac:	csel	x9, x10, x9, ne  // ne = any
  401db0:	cmp	x11, #0x0
  401db4:	ldr	x10, [sp, #344]
  401db8:	csel	x8, x10, x8, ne  // ne = any
  401dbc:	stp	x9, x8, [sp]
  401dc0:	bl	4011d0 <tparm@plt>
  401dc4:	mov	x27, x0
  401dc8:	ldp	x25, x26, [sp, #80]
  401dcc:	nop
  401dd0:	mov	x0, x27
  401dd4:	mov	w19, #0x0                   	// #0
  401dd8:	bl	401140 <putp@plt>
  401ddc:	ldr	x27, [sp, #96]
  401de0:	b	401b50 <tigetstr@plt+0x790>
  401de4:	str	xzr, [x26, #8]
  401de8:	b	401c90 <tigetstr@plt+0x8d0>
  401dec:	ldp	x2, x3, [sp, #288]
  401df0:	mov	x0, x27
  401df4:	ldr	x1, [sp, #200]
  401df8:	bl	4011d0 <tparm@plt>
  401dfc:	mov	x27, x0
  401e00:	ldp	x25, x26, [sp, #80]
  401e04:	b	401dd0 <tigetstr@plt+0xa10>
  401e08:	ldr	x1, [sp, #200]
  401e0c:	mov	x0, x27
  401e10:	ldr	x2, [sp, #288]
  401e14:	bl	4011d0 <tparm@plt>
  401e18:	mov	x27, x0
  401e1c:	ldp	x25, x26, [sp, #80]
  401e20:	b	401dd0 <tigetstr@plt+0xa10>
  401e24:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401e28:	mov	x2, x22
  401e2c:	add	x1, x1, #0xfc0
  401e30:	mov	w0, #0x4                   	// #4
  401e34:	stp	x25, x26, [sp, #80]
  401e38:	bl	401968 <tigetstr@plt+0x5a8>
  401e3c:	nop
  401e40:	stp	x29, x30, [sp, #-32]!
  401e44:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  401e48:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401e4c:	mov	x29, sp
  401e50:	str	x19, [sp, #16]
  401e54:	adrp	x19, 413000 <tigetstr@plt+0x11c40>
  401e58:	ldr	x2, [x0, #432]
  401e5c:	add	x1, x1, #0xfe8
  401e60:	ldr	x19, [x19, #4008]
  401e64:	ldr	x0, [x19]
  401e68:	bl	401390 <fprintf@plt>
  401e6c:	ldr	x3, [x19]
  401e70:	mov	x2, #0x176                 	// #374
  401e74:	mov	x1, #0x1                   	// #1
  401e78:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  401e7c:	add	x0, x0, #0x60
  401e80:	bl	401300 <fwrite@plt>
  401e84:	mov	w0, #0x2                   	// #2
  401e88:	bl	401110 <exit@plt>
  401e8c:	nop
  401e90:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  401e94:	ldr	x1, [x1, #4032]
  401e98:	ldr	x1, [x1]
  401e9c:	b	401150 <putc@plt>
  401ea0:	stp	x29, x30, [sp, #-64]!
  401ea4:	mov	x29, sp
  401ea8:	stp	x19, x20, [sp, #16]
  401eac:	adrp	x20, 413000 <tigetstr@plt+0x11c40>
  401eb0:	adrp	x19, 401000 <strlen@plt-0xf0>
  401eb4:	ldr	x20, [x20, #4064]
  401eb8:	stp	x21, x22, [sp, #32]
  401ebc:	mov	w22, #0x1                   	// #1
  401ec0:	add	x19, x19, #0xe90
  401ec4:	ldr	x1, [x20]
  401ec8:	mov	x2, x19
  401ecc:	ldr	x4, [x1, #32]
  401ed0:	str	x23, [sp, #48]
  401ed4:	and	w23, w0, #0xff
  401ed8:	ldr	x0, [x1, #24]
  401edc:	ldrsh	w3, [x0, #4]
  401ee0:	ldrh	w1, [x0, #4]
  401ee4:	ldr	x0, [x4, #40]
  401ee8:	cmp	w3, #0x0
  401eec:	csel	w1, w1, w22, gt
  401ef0:	sxth	w1, w1
  401ef4:	bl	401130 <tputs@plt>
  401ef8:	mov	w21, w0
  401efc:	cbz	w23, 401f18 <tigetstr@plt+0xb58>
  401f00:	mov	w0, w21
  401f04:	ldp	x19, x20, [sp, #16]
  401f08:	ldp	x21, x22, [sp, #32]
  401f0c:	ldr	x23, [sp, #48]
  401f10:	ldp	x29, x30, [sp], #64
  401f14:	ret
  401f18:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  401f1c:	add	x0, x0, #0x1d8
  401f20:	bl	4013c0 <tigetstr@plt>
  401f24:	cbz	x0, 401f00 <tigetstr@plt+0xb40>
  401f28:	ldr	x1, [x20]
  401f2c:	mov	x2, x19
  401f30:	ldr	x1, [x1, #24]
  401f34:	ldrsh	w3, [x1, #4]
  401f38:	ldrh	w1, [x1, #4]
  401f3c:	cmp	w3, #0x0
  401f40:	csel	w1, w1, w22, gt
  401f44:	sxth	w1, w1
  401f48:	bl	401130 <tputs@plt>
  401f4c:	mov	w0, w21
  401f50:	ldp	x19, x20, [sp, #16]
  401f54:	ldp	x21, x22, [sp, #32]
  401f58:	ldr	x23, [sp, #48]
  401f5c:	ldp	x29, x30, [sp], #64
  401f60:	ret
  401f64:	nop
  401f68:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  401f6c:	ldr	x1, [x1, #440]
  401f70:	b	401150 <putc@plt>
  401f74:	nop
  401f78:	stp	x29, x30, [sp, #-64]!
  401f7c:	mov	x29, sp
  401f80:	stp	x19, x20, [sp, #16]
  401f84:	mov	x19, x0
  401f88:	stp	x21, x22, [sp, #32]
  401f8c:	adrp	x21, 414000 <tigetstr@plt+0x12c40>
  401f90:	str	x23, [sp, #48]
  401f94:	bl	401360 <__errno_location@plt>
  401f98:	adrp	x2, 413000 <tigetstr@plt+0x11c40>
  401f9c:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  401fa0:	ldr	w20, [x0]
  401fa4:	ldr	x2, [x2, #4056]
  401fa8:	mov	w0, w20
  401fac:	ldr	x1, [x1, #4008]
  401fb0:	ldr	x23, [x2]
  401fb4:	ldr	x22, [x1]
  401fb8:	bl	401250 <strerror@plt>
  401fbc:	mov	x2, x23
  401fc0:	mov	x4, x0
  401fc4:	mov	x3, x19
  401fc8:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401fcc:	add	x1, x1, #0x1e0
  401fd0:	mov	x0, x22
  401fd4:	bl	401390 <fprintf@plt>
  401fd8:	bl	402cf0 <tigetstr@plt+0x1930>
  401fdc:	ldr	x1, [x21, #440]
  401fe0:	mov	w0, #0xa                   	// #10
  401fe4:	bl	401160 <fputc@plt>
  401fe8:	ldr	x0, [x21, #440]
  401fec:	bl	401310 <fflush@plt>
  401ff0:	add	w0, w20, #0x4
  401ff4:	bl	401110 <exit@plt>
  401ff8:	mov	x12, #0x2040                	// #8256
  401ffc:	sub	sp, sp, x12
  402000:	stp	x29, x30, [sp]
  402004:	mov	x29, sp
  402008:	stp	x21, x22, [sp, #32]
  40200c:	cbz	x0, 4020a4 <tigetstr@plt+0xce4>
  402010:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402014:	add	x1, x1, #0x1f0
  402018:	stp	x19, x20, [sp, #16]
  40201c:	stp	x23, x24, [sp, #48]
  402020:	mov	x24, x0
  402024:	bl	4011b0 <fopen@plt>
  402028:	mov	x21, x0
  40202c:	cbz	x0, 4020c0 <tigetstr@plt+0xd00>
  402030:	add	x20, sp, #0x40
  402034:	mov	w22, #0x0                   	// #0
  402038:	adrp	x23, 414000 <tigetstr@plt+0x12c40>
  40203c:	b	402060 <tigetstr@plt+0xca0>
  402040:	ldr	x3, [x23, #440]
  402044:	mov	x2, x19
  402048:	mov	x0, x20
  40204c:	mov	x1, #0x1                   	// #1
  402050:	mov	w22, #0x1                   	// #1
  402054:	bl	401300 <fwrite@plt>
  402058:	cmp	x0, x19
  40205c:	b.ne	4020c0 <tigetstr@plt+0xd00>  // b.any
  402060:	mov	x3, x21
  402064:	mov	x0, x20
  402068:	mov	x2, #0x2000                	// #8192
  40206c:	mov	x1, #0x1                   	// #1
  402070:	bl	4012d0 <fread@plt>
  402074:	mov	x19, x0
  402078:	cbnz	x0, 402040 <tigetstr@plt+0xc80>
  40207c:	mov	x0, x21
  402080:	bl	4011a0 <fclose@plt>
  402084:	mov	w0, w22
  402088:	mov	x12, #0x2040                	// #8256
  40208c:	ldp	x29, x30, [sp]
  402090:	ldp	x19, x20, [sp, #16]
  402094:	ldp	x21, x22, [sp, #32]
  402098:	ldp	x23, x24, [sp, #48]
  40209c:	add	sp, sp, x12
  4020a0:	ret
  4020a4:	mov	w22, #0x0                   	// #0
  4020a8:	mov	x12, #0x2040                	// #8256
  4020ac:	mov	w0, w22
  4020b0:	ldp	x29, x30, [sp]
  4020b4:	ldp	x21, x22, [sp, #32]
  4020b8:	add	sp, sp, x12
  4020bc:	ret
  4020c0:	mov	x0, x24
  4020c4:	bl	401f78 <tigetstr@plt+0xbb8>
  4020c8:	stp	x29, x30, [sp, #-32]!
  4020cc:	sxtw	x3, w3
  4020d0:	add	x0, x0, x3
  4020d4:	mov	x29, sp
  4020d8:	add	x3, x1, x3
  4020dc:	stp	x19, x20, [sp, #16]
  4020e0:	ldrb	w0, [x0, #17]
  4020e4:	ldrb	w19, [x3, #17]
  4020e8:	cmp	w19, w0
  4020ec:	ccmp	w0, w4, #0x0, eq  // eq = none
  4020f0:	b.eq	40219c <tigetstr@plt+0xddc>  // b.none
  4020f4:	adrp	x20, 413000 <tigetstr@plt+0x11c40>
  4020f8:	cmp	w19, w0
  4020fc:	adrp	x3, 403000 <tigetstr@plt+0x1c40>
  402100:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  402104:	ldr	x20, [x20, #4008]
  402108:	add	x0, x0, #0x200
  40210c:	add	x3, x3, #0x1f8
  402110:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402114:	csel	x3, x3, x0, ne  // ne = any
  402118:	add	x1, x1, #0x208
  40211c:	ldr	x0, [x20]
  402120:	bl	401390 <fprintf@plt>
  402124:	cbz	w19, 40217c <tigetstr@plt+0xdbc>
  402128:	cmp	w19, #0x7f
  40212c:	ldr	x0, [x20]
  402130:	b.eq	4021e8 <tigetstr@plt+0xe28>  // b.none
  402134:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  402138:	ldr	x1, [x1, #4064]
  40213c:	ldr	x1, [x1]
  402140:	ldr	x1, [x1, #32]
  402144:	ldr	x1, [x1, #440]
  402148:	cbz	x1, 402158 <tigetstr@plt+0xd98>
  40214c:	ldrb	w2, [x1]
  402150:	cmp	w2, w19
  402154:	b.eq	4021c0 <tigetstr@plt+0xe00>  // b.none
  402158:	cmp	w19, #0x1f
  40215c:	b.hi	4021a8 <tigetstr@plt+0xde8>  // b.pmore
  402160:	eor	w3, w19, #0x40
  402164:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402168:	ldp	x19, x20, [sp, #16]
  40216c:	mov	w2, w3
  402170:	ldp	x29, x30, [sp], #32
  402174:	add	x1, x1, #0x238
  402178:	b	401390 <fprintf@plt>
  40217c:	ldr	x3, [x20]
  402180:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  402184:	ldp	x19, x20, [sp, #16]
  402188:	add	x0, x0, #0x210
  40218c:	ldp	x29, x30, [sp], #32
  402190:	mov	x2, #0x7                   	// #7
  402194:	mov	x1, #0x1                   	// #1
  402198:	b	401300 <fwrite@plt>
  40219c:	ldp	x19, x20, [sp, #16]
  4021a0:	ldp	x29, x30, [sp], #32
  4021a4:	ret
  4021a8:	mov	w2, w19
  4021ac:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  4021b0:	ldp	x19, x20, [sp, #16]
  4021b4:	add	x1, x1, #0x250
  4021b8:	ldp	x29, x30, [sp], #32
  4021bc:	b	401390 <fprintf@plt>
  4021c0:	ldrb	w1, [x1, #1]
  4021c4:	cbnz	w1, 402158 <tigetstr@plt+0xd98>
  4021c8:	ldp	x19, x20, [sp, #16]
  4021cc:	mov	x3, x0
  4021d0:	ldp	x29, x30, [sp], #32
  4021d4:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  4021d8:	mov	x2, #0xb                   	// #11
  4021dc:	add	x0, x0, #0x228
  4021e0:	mov	x1, #0x1                   	// #1
  4021e4:	b	401300 <fwrite@plt>
  4021e8:	ldp	x19, x20, [sp, #16]
  4021ec:	mov	x3, x0
  4021f0:	ldp	x29, x30, [sp], #32
  4021f4:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  4021f8:	mov	x2, #0x8                   	// #8
  4021fc:	add	x0, x0, #0x218
  402200:	mov	x1, #0x1                   	// #1
  402204:	b	401300 <fwrite@plt>
  402208:	stp	x29, x30, [sp, #-16]!
  40220c:	mov	w1, #0x0                   	// #0
  402210:	adrp	x2, 401000 <strlen@plt-0xf0>
  402214:	mov	x29, sp
  402218:	add	x2, x2, #0xf68
  40221c:	bl	401130 <tputs@plt>
  402220:	mov	w0, #0x1                   	// #1
  402224:	ldp	x29, x30, [sp], #16
  402228:	ret
  40222c:	nop
  402230:	stp	x29, x30, [sp, #-16]!
  402234:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402238:	mov	x29, sp
  40223c:	ldr	x0, [x0, #4064]
  402240:	ldr	x0, [x0]
  402244:	ldr	x0, [x0, #32]
  402248:	ldr	x0, [x0, #16]
  40224c:	sub	x1, x0, #0x1
  402250:	cmn	x1, #0x3
  402254:	b.hi	402268 <tigetstr@plt+0xea8>  // b.pmore
  402258:	bl	402208 <tigetstr@plt+0xe48>
  40225c:	mov	w0, #0x1                   	// #1
  402260:	ldp	x29, x30, [sp], #16
  402264:	ret
  402268:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  40226c:	mov	w0, #0xd                   	// #13
  402270:	ldr	x1, [x1, #440]
  402274:	bl	401150 <putc@plt>
  402278:	mov	w0, #0x1                   	// #1
  40227c:	ldp	x29, x30, [sp], #16
  402280:	ret
  402284:	nop
  402288:	stp	x29, x30, [sp, #-32]!
  40228c:	mov	x29, sp
  402290:	stp	x19, x20, [sp, #16]
  402294:	mov	x19, x1
  402298:	mov	w20, w0
  40229c:	bl	401180 <tcgetattr@plt>
  4022a0:	ldrb	w7, [x19, #30]
  4022a4:	mov	w4, #0xf                   	// #15
  4022a8:	ldrb	w12, [x19, #21]
  4022ac:	mov	w3, #0x4                   	// #4
  4022b0:	ldrb	w14, [x19, #19]
  4022b4:	cmp	w7, #0x0
  4022b8:	ldrb	w16, [x19, #17]
  4022bc:	csel	w7, w7, w4, ne  // ne = any
  4022c0:	cmp	w12, #0x0
  4022c4:	ldrb	w13, [x19, #20]
  4022c8:	csel	w12, w12, w3, ne  // ne = any
  4022cc:	cmp	w14, #0x0
  4022d0:	ldrb	w5, [x19, #32]
  4022d4:	mov	w2, #0x7f                  	// #127
  4022d8:	csel	w14, w14, w2, ne  // ne = any
  4022dc:	cmp	w16, #0x0
  4022e0:	ldrb	w15, [x19, #18]
  4022e4:	mov	w1, #0x3                   	// #3
  4022e8:	mov	w0, #0x15                  	// #21
  4022ec:	csel	w16, w16, w1, ne  // ne = any
  4022f0:	cmp	w13, #0x0
  4022f4:	ldrb	w8, [x19, #29]
  4022f8:	csel	w13, w13, w0, ne  // ne = any
  4022fc:	cmp	w5, #0x0
  402300:	mov	w0, #0x16                  	// #22
  402304:	ldrb	w11, [x19, #25]
  402308:	csel	w5, w5, w0, ne  // ne = any
  40230c:	cmp	w15, #0x0
  402310:	mov	w0, #0x1c                  	// #28
  402314:	ldrb	w10, [x19, #26]
  402318:	csel	w15, w15, w0, ne  // ne = any
  40231c:	cmp	w8, #0x0
  402320:	mov	w0, #0x12                  	// #18
  402324:	csel	w8, w8, w0, ne  // ne = any
  402328:	ldp	w4, w3, [x19]
  40232c:	cmp	w11, #0x0
  402330:	mov	w0, #0x11                  	// #17
  402334:	csel	w11, w11, w0, ne  // ne = any
  402338:	ldp	w2, w1, [x19, #8]
  40233c:	cmp	w10, #0x0
  402340:	mov	w0, #0x13                  	// #19
  402344:	ldrb	w9, [x19, #27]
  402348:	csel	w10, w10, w0, ne  // ne = any
  40234c:	mov	w0, #0xffffe506            	// #-6906
  402350:	ldrb	w6, [x19, #31]
  402354:	and	w4, w4, w0
  402358:	mov	w0, #0xfffff48f            	// #-2929
  40235c:	cmp	w9, #0x0
  402360:	and	w2, w2, w0
  402364:	mov	w17, #0x1a                  	// #26
  402368:	mov	w0, #0xfffffe3b            	// #-453
  40236c:	csel	w9, w9, w17, ne  // ne = any
  402370:	and	w1, w1, w0
  402374:	cmp	w6, #0x0
  402378:	mov	w17, #0xffff0005            	// #-65531
  40237c:	mov	w0, #0x2506                	// #9478
  402380:	and	w3, w3, w17
  402384:	orr	w4, w4, w0
  402388:	mov	w17, #0x17                  	// #23
  40238c:	mov	w0, #0xb0                  	// #176
  402390:	csel	w6, w6, w17, ne  // ne = any
  402394:	strb	w16, [x19, #17]
  402398:	strb	w15, [x19, #18]
  40239c:	orr	w2, w2, w0
  4023a0:	strb	w14, [x19, #19]
  4023a4:	mov	w0, #0xa3b                 	// #2619
  4023a8:	strb	w13, [x19, #20]
  4023ac:	orr	w1, w1, w0
  4023b0:	strb	w12, [x19, #21]
  4023b4:	mov	w0, w20
  4023b8:	strb	w11, [x19, #25]
  4023bc:	mov	w17, #0x5                   	// #5
  4023c0:	strb	w10, [x19, #26]
  4023c4:	orr	w3, w3, w17
  4023c8:	strb	w9, [x19, #27]
  4023cc:	strb	w8, [x19, #29]
  4023d0:	strb	w7, [x19, #30]
  4023d4:	strb	w6, [x19, #31]
  4023d8:	strb	w5, [x19, #32]
  4023dc:	stp	w4, w3, [x19]
  4023e0:	stp	w2, w1, [x19, #8]
  4023e4:	mov	x2, x19
  4023e8:	ldp	x19, x20, [sp, #16]
  4023ec:	mov	w1, #0x1                   	// #1
  4023f0:	ldp	x29, x30, [sp], #32
  4023f4:	b	401320 <tcsetattr@plt>
  4023f8:	stp	x29, x30, [sp, #-64]!
  4023fc:	mov	x29, sp
  402400:	stp	x19, x20, [sp, #16]
  402404:	mov	x19, x0
  402408:	stp	x21, x22, [sp, #32]
  40240c:	mov	w22, w2
  402410:	mov	w21, w3
  402414:	ldrb	w0, [x0, #19]
  402418:	cbz	w0, 402460 <tigetstr@plt+0x10a0>
  40241c:	tbnz	w1, #31, 402428 <tigetstr@plt+0x1068>
  402420:	and	w20, w1, #0xff
  402424:	strb	w20, [x19, #19]
  402428:	ldrb	w0, [x19, #17]
  40242c:	cbz	w0, 4024b8 <tigetstr@plt+0x10f8>
  402430:	tbnz	w22, #31, 40243c <tigetstr@plt+0x107c>
  402434:	and	w22, w22, #0xff
  402438:	strb	w22, [x19, #17]
  40243c:	ldrb	w0, [x19, #20]
  402440:	cbz	w0, 4024c8 <tigetstr@plt+0x1108>
  402444:	tbnz	w21, #31, 402450 <tigetstr@plt+0x1090>
  402448:	and	w21, w21, #0xff
  40244c:	strb	w21, [x19, #20]
  402450:	ldp	x19, x20, [sp, #16]
  402454:	ldp	x21, x22, [sp, #32]
  402458:	ldp	x29, x30, [sp], #64
  40245c:	ret
  402460:	tbz	w1, #31, 402420 <tigetstr@plt+0x1060>
  402464:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402468:	mov	w20, #0x7f                  	// #127
  40246c:	ldr	x0, [x0, #4064]
  402470:	ldr	x0, [x0]
  402474:	ldr	x1, [x0, #16]
  402478:	ldrb	w1, [x1, #15]
  40247c:	cbz	w1, 402424 <tigetstr@plt+0x1064>
  402480:	ldr	x0, [x0, #32]
  402484:	str	x23, [sp, #48]
  402488:	ldr	x23, [x0, #440]
  40248c:	sub	x0, x23, #0x1
  402490:	cmn	x0, #0x3
  402494:	b.hi	4024d8 <tigetstr@plt+0x1118>  // b.pmore
  402498:	mov	x0, x23
  40249c:	bl	4010f0 <strlen@plt>
  4024a0:	cmp	x0, #0x1
  4024a4:	b.ne	4024d8 <tigetstr@plt+0x1118>  // b.any
  4024a8:	ldrb	w20, [x23]
  4024ac:	ldr	x23, [sp, #48]
  4024b0:	strb	w20, [x19, #19]
  4024b4:	b	402428 <tigetstr@plt+0x1068>
  4024b8:	tbz	w22, #31, 402434 <tigetstr@plt+0x1074>
  4024bc:	mov	w22, #0x3                   	// #3
  4024c0:	strb	w22, [x19, #17]
  4024c4:	b	40243c <tigetstr@plt+0x107c>
  4024c8:	tbz	w21, #31, 402448 <tigetstr@plt+0x1088>
  4024cc:	mov	w21, #0x15                  	// #21
  4024d0:	strb	w21, [x19, #20]
  4024d4:	b	402450 <tigetstr@plt+0x1090>
  4024d8:	ldr	x23, [sp, #48]
  4024dc:	strb	w20, [x19, #19]
  4024e0:	b	402428 <tigetstr@plt+0x1068>
  4024e4:	nop
  4024e8:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  4024ec:	mov	x3, #0x100                 	// #256
  4024f0:	ldr	x2, [x0]
  4024f4:	movk	x3, #0x4, lsl #32
  4024f8:	ldr	x1, [x1, #4064]
  4024fc:	orr	x3, x2, x3
  402500:	mov	x5, #0xfffffffffffffeff    	// #-257
  402504:	movk	x5, #0xfffb, lsl #32
  402508:	and	x2, x2, x5
  40250c:	ldr	x4, [x1]
  402510:	str	x3, [x0]
  402514:	ldr	w1, [x0, #12]
  402518:	ldr	x3, [x4, #32]
  40251c:	orr	w4, w1, #0x8
  402520:	ldr	x3, [x3, #824]
  402524:	str	w4, [x0, #12]
  402528:	sub	x4, x3, #0x1
  40252c:	cmn	x4, #0x3
  402530:	b.hi	402540 <tigetstr@plt+0x1180>  // b.pmore
  402534:	ldrb	w4, [x3]
  402538:	cmp	w4, #0xa
  40253c:	b.eq	40254c <tigetstr@plt+0x118c>  // b.none
  402540:	orr	w1, w1, #0x38
  402544:	str	w1, [x0, #12]
  402548:	ret
  40254c:	ldrb	w3, [x3, #1]
  402550:	cbnz	w3, 402540 <tigetstr@plt+0x1180>
  402554:	str	x2, [x0]
  402558:	b	402540 <tigetstr@plt+0x1180>
  40255c:	nop
  402560:	stp	x29, x30, [sp, #-96]!
  402564:	mov	x29, sp
  402568:	stp	x19, x20, [sp, #16]
  40256c:	stp	x21, x22, [sp, #32]
  402570:	cbz	x1, 402584 <tigetstr@plt+0x11c4>
  402574:	ldr	w2, [x1, #4]
  402578:	mov	w3, #0x182c                	// #6188
  40257c:	ands	w2, w2, w3
  402580:	b.ne	402788 <tigetstr@plt+0x13c8>  // b.any
  402584:	adrp	x20, 414000 <tigetstr@plt+0x12c40>
  402588:	add	x0, x20, #0x1b8
  40258c:	ldrb	w1, [x0, #8]
  402590:	cbnz	w1, 4026a0 <tigetstr@plt+0x12e0>
  402594:	ldrb	w0, [x0, #9]
  402598:	cbz	w0, 402690 <tigetstr@plt+0x12d0>
  40259c:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  4025a0:	ldr	x0, [x21, #4064]
  4025a4:	ldr	x0, [x0]
  4025a8:	ldr	x1, [x0, #32]
  4025ac:	ldr	x0, [x1, #1104]
  4025b0:	sub	x2, x0, #0x1
  4025b4:	cmn	x2, #0x3
  4025b8:	b.ls	40287c <tigetstr@plt+0x14bc>  // b.plast
  4025bc:	ldr	x0, [x1, #384]
  4025c0:	mov	w19, #0x0                   	// #0
  4025c4:	sub	x2, x0, #0x1
  4025c8:	cmn	x2, #0x3
  4025cc:	b.ls	4028d8 <tigetstr@plt+0x1518>  // b.plast
  4025d0:	ldr	x0, [x1, #392]
  4025d4:	sub	x1, x0, #0x1
  4025d8:	cmn	x1, #0x3
  4025dc:	b.hi	4026e8 <tigetstr@plt+0x1328>  // b.pmore
  4025e0:	bl	402208 <tigetstr@plt+0xe48>
  4025e4:	and	w0, w0, #0xff
  4025e8:	ldr	x22, [x21, #4064]
  4025ec:	orr	w19, w0, w19
  4025f0:	ldr	x2, [x22]
  4025f4:	ldr	x1, [x2, #32]
  4025f8:	ldr	x0, [x1, #2160]
  4025fc:	sub	x3, x0, #0x1
  402600:	cmn	x3, #0x3
  402604:	b.hi	402704 <tigetstr@plt+0x1344>  // b.pmore
  402608:	bl	402208 <tigetstr@plt+0xe48>
  40260c:	and	w0, w0, #0xff
  402610:	ldr	x2, [x22]
  402614:	orr	w19, w0, w19
  402618:	ldr	x1, [x2, #32]
  40261c:	ldr	x2, [x2, #24]
  402620:	ldrsh	w0, [x2, #2]
  402624:	mvn	w22, w0
  402628:	cmp	w0, #0x8
  40262c:	lsr	w22, w22, #31
  402630:	csel	w22, w22, wzr, ne  // ne = any
  402634:	cbz	w22, 402648 <tigetstr@plt+0x1288>
  402638:	ldr	x0, [x1, #1056]
  40263c:	sub	x0, x0, #0x1
  402640:	cmn	x0, #0x3
  402644:	b.ls	402930 <tigetstr@plt+0x1570>  // b.plast
  402648:	add	x0, x20, #0x1b8
  40264c:	ldrb	w0, [x0, #8]
  402650:	cbz	w0, 402900 <tigetstr@plt+0x1540>
  402654:	ldr	x0, [x1, #1000]
  402658:	cbz	x0, 402900 <tigetstr@plt+0x1540>
  40265c:	add	x20, x20, #0x1b8
  402660:	bl	401ff8 <tigetstr@plt+0xc38>
  402664:	and	w22, w0, #0xff
  402668:	ldr	x21, [x21, #4064]
  40266c:	ldrb	w0, [x20, #8]
  402670:	cbnz	w0, 40291c <tigetstr@plt+0x155c>
  402674:	ldr	x0, [x21]
  402678:	ldr	x1, [x0, #32]
  40267c:	ldr	x0, [x1, #400]
  402680:	sub	x1, x0, #0x1
  402684:	cmn	x1, #0x3
  402688:	b.ls	4028b0 <tigetstr@plt+0x14f0>  // b.plast
  40268c:	orr	w0, w19, w22
  402690:	ldp	x19, x20, [sp, #16]
  402694:	ldp	x21, x22, [sp, #32]
  402698:	ldp	x29, x30, [sp], #96
  40269c:	ret
  4026a0:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  4026a4:	ldr	x0, [x21, #4064]
  4026a8:	ldr	x0, [x0]
  4026ac:	ldr	x1, [x0, #32]
  4026b0:	ldr	x0, [x1, #1104]
  4026b4:	sub	x2, x0, #0x1
  4026b8:	cmn	x2, #0x3
  4026bc:	b.ls	40287c <tigetstr@plt+0x14bc>  // b.plast
  4026c0:	ldr	x0, [x1, #976]
  4026c4:	cbz	x0, 4028c4 <tigetstr@plt+0x1504>
  4026c8:	cmn	x0, #0x1
  4026cc:	mov	w19, #0x0                   	// #0
  4026d0:	b.ne	4028d8 <tigetstr@plt+0x1518>  // b.any
  4026d4:	ldr	x0, [x1, #984]
  4026d8:	cbz	x0, 4025d0 <tigetstr@plt+0x1210>
  4026dc:	sub	x1, x0, #0x1
  4026e0:	cmn	x1, #0x3
  4026e4:	b.ls	4025e0 <tigetstr@plt+0x1220>  // b.plast
  4026e8:	ldr	x22, [x21, #4064]
  4026ec:	ldr	x2, [x22]
  4026f0:	ldr	x1, [x2, #32]
  4026f4:	ldr	x0, [x1, #2160]
  4026f8:	sub	x3, x0, #0x1
  4026fc:	cmn	x3, #0x3
  402700:	b.ls	402608 <tigetstr@plt+0x1248>  // b.plast
  402704:	ldr	x0, [x1, #2944]
  402708:	sub	x3, x0, #0x1
  40270c:	cmn	x3, #0x3
  402710:	b.ls	4029b8 <tigetstr@plt+0x15f8>  // b.plast
  402714:	ldr	x0, [x1, #2736]
  402718:	sub	x3, x0, #0x1
  40271c:	cmn	x3, #0x3
  402720:	b.hi	40279c <tigetstr@plt+0x13dc>  // b.pmore
  402724:	ldr	x3, [x1, #2744]
  402728:	sub	x3, x3, #0x1
  40272c:	cmn	x3, #0x3
  402730:	b.hi	40279c <tigetstr@plt+0x13dc>  // b.pmore
  402734:	mov	x1, #0x0                   	// #0
  402738:	bl	4011d0 <tparm@plt>
  40273c:	sub	x1, x0, #0x1
  402740:	cmn	x1, #0x3
  402744:	b.ls	4029ec <tigetstr@plt+0x162c>  // b.plast
  402748:	ldr	x0, [x21, #4064]
  40274c:	ldr	x0, [x0]
  402750:	ldp	x1, x0, [x0, #24]
  402754:	ldrsh	w1, [x1]
  402758:	ldr	x0, [x0, #2744]
  40275c:	sub	w1, w1, #0x1
  402760:	sxtw	x1, w1
  402764:	bl	4011d0 <tparm@plt>
  402768:	sub	x1, x0, #0x1
  40276c:	cmn	x1, #0x3
  402770:	b.ls	4029dc <tigetstr@plt+0x161c>  // b.plast
  402774:	nop
  402778:	ldr	x0, [x21, #4064]
  40277c:	ldr	x2, [x0]
  402780:	ldr	x1, [x2, #32]
  402784:	b	40261c <tigetstr@plt+0x125c>
  402788:	str	w2, [x1, #4]
  40278c:	mov	x2, x1
  402790:	mov	w1, #0x1                   	// #1
  402794:	bl	401320 <tcsetattr@plt>
  402798:	b	402584 <tigetstr@plt+0x11c4>
  40279c:	ldr	x0, [x1, #2168]
  4027a0:	sub	x0, x0, #0x1
  4027a4:	cmn	x0, #0x3
  4027a8:	b.hi	40261c <tigetstr@plt+0x125c>  // b.pmore
  4027ac:	ldr	x0, [x1, #2176]
  4027b0:	sub	x0, x0, #0x1
  4027b4:	cmn	x0, #0x3
  4027b8:	b.hi	40261c <tigetstr@plt+0x125c>  // b.pmore
  4027bc:	bl	402230 <tigetstr@plt+0xe70>
  4027c0:	and	w0, w0, #0xff
  4027c4:	ldr	x22, [x21, #4064]
  4027c8:	orr	w19, w0, w19
  4027cc:	ldr	x2, [x22]
  4027d0:	ldr	x1, [x2, #32]
  4027d4:	ldr	x0, [x1, #2168]
  4027d8:	sub	x3, x0, #0x1
  4027dc:	cmn	x3, #0x3
  4027e0:	b.ls	402ab8 <tigetstr@plt+0x16f8>  // b.plast
  4027e4:	ldr	x2, [x2, #24]
  4027e8:	ldr	x0, [x1, #896]
  4027ec:	ldrsh	w2, [x2]
  4027f0:	sub	x3, x0, #0x1
  4027f4:	cmn	x3, #0x3
  4027f8:	b.ls	402a90 <tigetstr@plt+0x16d0>  // b.plast
  4027fc:	stp	x23, x24, [sp, #48]
  402800:	cmp	w2, #0x1
  402804:	mov	w22, #0x0                   	// #0
  402808:	ldr	x23, [x21, #4064]
  40280c:	b.le	402840 <tigetstr@plt+0x1480>
  402810:	ldr	x1, [x20, #440]
  402814:	mov	w0, #0x20                  	// #32
  402818:	add	w22, w22, #0x1
  40281c:	bl	401150 <putc@plt>
  402820:	ldr	x1, [x23]
  402824:	ldr	x0, [x1, #24]
  402828:	ldrsh	w0, [x0]
  40282c:	sub	w0, w0, #0x1
  402830:	cmp	w0, w22
  402834:	b.gt	402810 <tigetstr@plt+0x1450>
  402838:	ldr	x1, [x1, #32]
  40283c:	mov	w19, #0x1                   	// #1
  402840:	ldp	x23, x24, [sp, #48]
  402844:	mov	w22, #0x0                   	// #0
  402848:	ldr	x0, [x1, #2176]
  40284c:	sub	x1, x0, #0x1
  402850:	cmn	x1, #0x3
  402854:	b.ls	402a84 <tigetstr@plt+0x16c4>  // b.plast
  402858:	bl	402230 <tigetstr@plt+0xe70>
  40285c:	tst	w0, #0xff
  402860:	ldr	x1, [x21, #4064]
  402864:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  402868:	cset	w0, ne  // ne = any
  40286c:	orr	w19, w19, w0
  402870:	ldr	x2, [x1]
  402874:	ldr	x1, [x2, #32]
  402878:	b	40261c <tigetstr@plt+0x125c>
  40287c:	bl	401240 <system@plt>
  402880:	add	x0, x20, #0x1b8
  402884:	ldrb	w0, [x0, #8]
  402888:	cbnz	w0, 4029fc <tigetstr@plt+0x163c>
  40288c:	ldr	x0, [x21, #4064]
  402890:	mov	w19, #0x0                   	// #0
  402894:	ldr	x0, [x0]
  402898:	ldr	x1, [x0, #32]
  40289c:	ldr	x0, [x1, #384]
  4028a0:	sub	x2, x0, #0x1
  4028a4:	cmn	x2, #0x3
  4028a8:	b.hi	4025d0 <tigetstr@plt+0x1210>  // b.pmore
  4028ac:	b	4028d8 <tigetstr@plt+0x1518>
  4028b0:	bl	402208 <tigetstr@plt+0xe48>
  4028b4:	and	w0, w0, #0xff
  4028b8:	orr	w22, w22, w0
  4028bc:	orr	w0, w19, w22
  4028c0:	b	402690 <tigetstr@plt+0x12d0>
  4028c4:	ldr	x0, [x1, #384]
  4028c8:	mov	w19, #0x0                   	// #0
  4028cc:	sub	x2, x0, #0x1
  4028d0:	cmn	x2, #0x3
  4028d4:	b.hi	4028ec <tigetstr@plt+0x152c>  // b.pmore
  4028d8:	bl	402208 <tigetstr@plt+0xe48>
  4028dc:	and	w19, w0, #0xff
  4028e0:	ldr	x1, [x21, #4064]
  4028e4:	ldr	x0, [x1]
  4028e8:	ldr	x1, [x0, #32]
  4028ec:	add	x0, x20, #0x1b8
  4028f0:	ldrb	w0, [x0, #8]
  4028f4:	cbnz	w0, 4026d4 <tigetstr@plt+0x1314>
  4028f8:	ldr	x0, [x1, #392]
  4028fc:	b	4025d4 <tigetstr@plt+0x1214>
  402900:	ldr	x0, [x1, #408]
  402904:	add	x20, x20, #0x1b8
  402908:	bl	401ff8 <tigetstr@plt+0xc38>
  40290c:	and	w22, w0, #0xff
  402910:	ldrb	w0, [x20, #8]
  402914:	ldr	x21, [x21, #4064]
  402918:	cbz	w0, 402674 <tigetstr@plt+0x12b4>
  40291c:	ldr	x0, [x21]
  402920:	ldr	x1, [x0, #32]
  402924:	ldr	x0, [x1, #992]
  402928:	cbnz	x0, 402680 <tigetstr@plt+0x12c0>
  40292c:	b	40267c <tigetstr@plt+0x12bc>
  402930:	ldr	x0, [x1, #32]
  402934:	sub	x0, x0, #0x1
  402938:	cmn	x0, #0x3
  40293c:	b.hi	402648 <tigetstr@plt+0x1288>  // b.pmore
  402940:	stp	x23, x24, [sp, #48]
  402944:	adrp	x24, 401000 <strlen@plt-0xf0>
  402948:	add	x24, x24, #0xf68
  40294c:	stp	x25, x26, [sp, #64]
  402950:	ldrsh	w25, [x2]
  402954:	bl	402230 <tigetstr@plt+0xe70>
  402958:	ldr	x23, [x21, #4064]
  40295c:	mov	x2, x24
  402960:	mov	w1, #0x0                   	// #0
  402964:	ldr	x0, [x23]
  402968:	ldr	x0, [x0, #32]
  40296c:	ldr	x0, [x0, #32]
  402970:	bl	401130 <tputs@plt>
  402974:	ldr	x0, [x23]
  402978:	ldr	x1, [x0, #24]
  40297c:	ldrsh	w2, [x1, #2]
  402980:	cmp	w2, #0x1
  402984:	b.le	402a70 <tigetstr@plt+0x16b0>
  402988:	cmp	w25, w2
  40298c:	mov	w19, w2
  402990:	b.ge	402a0c <tigetstr@plt+0x164c>  // b.tcont
  402994:	strh	w25, [x1, #2]
  402998:	bl	402230 <tigetstr@plt+0xe70>
  40299c:	mov	w19, w22
  4029a0:	ldr	x0, [x21, #4064]
  4029a4:	ldp	x23, x24, [sp, #48]
  4029a8:	ldr	x0, [x0]
  4029ac:	ldp	x25, x26, [sp, #64]
  4029b0:	ldr	x1, [x0, #32]
  4029b4:	b	402648 <tigetstr@plt+0x1288>
  4029b8:	ldr	x2, [x2, #24]
  4029bc:	mov	x1, #0x0                   	// #0
  4029c0:	ldrsh	w2, [x2]
  4029c4:	sub	w2, w2, #0x1
  4029c8:	sxtw	x2, w2
  4029cc:	bl	4011d0 <tparm@plt>
  4029d0:	sub	x1, x0, #0x1
  4029d4:	cmn	x1, #0x3
  4029d8:	b.hi	402778 <tigetstr@plt+0x13b8>  // b.pmore
  4029dc:	bl	402208 <tigetstr@plt+0xe48>
  4029e0:	and	w0, w0, #0xff
  4029e4:	orr	w19, w0, w19
  4029e8:	b	402778 <tigetstr@plt+0x13b8>
  4029ec:	bl	402208 <tigetstr@plt+0xe48>
  4029f0:	and	w0, w0, #0xff
  4029f4:	orr	w19, w0, w19
  4029f8:	b	402748 <tigetstr@plt+0x1388>
  4029fc:	ldr	x0, [x21, #4064]
  402a00:	ldr	x0, [x0]
  402a04:	ldr	x1, [x0, #32]
  402a08:	b	4026c0 <tigetstr@plt+0x1300>
  402a0c:	b.le	402998 <tigetstr@plt+0x15d8>
  402a10:	adrp	x26, 403000 <tigetstr@plt+0x1c40>
  402a14:	add	x26, x26, #0x260
  402a18:	str	x27, [sp, #80]
  402a1c:	adrp	x27, 403000 <tigetstr@plt+0x1c40>
  402a20:	add	x27, x27, #0x258
  402a24:	nop
  402a28:	ldr	x0, [x20, #440]
  402a2c:	mov	x3, x27
  402a30:	mov	x1, x26
  402a34:	bl	401390 <fprintf@plt>
  402a38:	ldr	x0, [x23]
  402a3c:	mov	x2, x24
  402a40:	mov	w1, #0x0                   	// #0
  402a44:	ldr	x0, [x0, #32]
  402a48:	ldr	x0, [x0, #1056]
  402a4c:	bl	401130 <tputs@plt>
  402a50:	ldr	x0, [x23]
  402a54:	ldr	x0, [x0, #24]
  402a58:	ldrsh	w2, [x0, #2]
  402a5c:	add	w19, w19, w2
  402a60:	cmp	w25, w19
  402a64:	b.gt	402a28 <tigetstr@plt+0x1668>
  402a68:	ldr	x27, [sp, #80]
  402a6c:	b	402998 <tigetstr@plt+0x15d8>
  402a70:	mov	w19, w22
  402a74:	ldr	x1, [x0, #32]
  402a78:	ldp	x23, x24, [sp, #48]
  402a7c:	ldp	x25, x26, [sp, #64]
  402a80:	b	402648 <tigetstr@plt+0x1288>
  402a84:	bl	402208 <tigetstr@plt+0xe48>
  402a88:	and	w22, w0, #0xff
  402a8c:	b	402858 <tigetstr@plt+0x1498>
  402a90:	sub	w1, w2, #0x1
  402a94:	sxtw	x1, w1
  402a98:	bl	4011d0 <tparm@plt>
  402a9c:	sub	x1, x0, #0x1
  402aa0:	cmn	x1, #0x3
  402aa4:	b.ls	402ad0 <tigetstr@plt+0x1710>  // b.plast
  402aa8:	ldr	x0, [x21, #4064]
  402aac:	ldr	x0, [x0]
  402ab0:	ldr	x1, [x0, #32]
  402ab4:	b	402844 <tigetstr@plt+0x1484>
  402ab8:	bl	402208 <tigetstr@plt+0xe48>
  402abc:	orr	w19, w19, w0
  402ac0:	ldr	x2, [x22]
  402ac4:	and	w19, w19, #0xff
  402ac8:	ldr	x1, [x2, #32]
  402acc:	b	4027e4 <tigetstr@plt+0x1424>
  402ad0:	bl	402208 <tigetstr@plt+0xe48>
  402ad4:	and	w0, w0, #0xff
  402ad8:	orr	w19, w0, w19
  402adc:	b	402aa8 <tigetstr@plt+0x16e8>
  402ae0:	adrp	x4, 414000 <tigetstr@plt+0x12c40>
  402ae4:	add	x3, x4, #0x1b8
  402ae8:	str	x0, [x4, #440]
  402aec:	strb	w1, [x3, #8]
  402af0:	strb	w2, [x3, #9]
  402af4:	ret
  402af8:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402afc:	ldr	x0, [x0, #440]
  402b00:	cbz	x0, 402b08 <tigetstr@plt+0x1748>
  402b04:	b	401310 <fflush@plt>
  402b08:	ret
  402b0c:	nop
  402b10:	stp	x29, x30, [sp, #-32]!
  402b14:	mov	w4, #0x7f                  	// #127
  402b18:	mov	w3, #0x2                   	// #2
  402b1c:	mov	x29, sp
  402b20:	adrp	x2, 403000 <tigetstr@plt+0x1c40>
  402b24:	add	x2, x2, #0x268
  402b28:	stp	x19, x20, [sp, #16]
  402b2c:	mov	x19, x0
  402b30:	mov	x20, x1
  402b34:	bl	4020c8 <tigetstr@plt+0xd08>
  402b38:	mov	x1, x20
  402b3c:	mov	x0, x19
  402b40:	mov	w4, #0x15                  	// #21
  402b44:	mov	w3, #0x3                   	// #3
  402b48:	adrp	x2, 403000 <tigetstr@plt+0x1c40>
  402b4c:	add	x2, x2, #0x270
  402b50:	bl	4020c8 <tigetstr@plt+0xd08>
  402b54:	mov	x1, x20
  402b58:	mov	x0, x19
  402b5c:	ldp	x19, x20, [sp, #16]
  402b60:	adrp	x2, 403000 <tigetstr@plt+0x1c40>
  402b64:	ldp	x29, x30, [sp], #32
  402b68:	add	x2, x2, #0x278
  402b6c:	mov	w4, #0x3                   	// #3
  402b70:	mov	w3, #0x0                   	// #0
  402b74:	b	4020c8 <tigetstr@plt+0xd08>
  402b78:	stp	x29, x30, [sp, #-64]!
  402b7c:	mov	x29, sp
  402b80:	stp	x21, x22, [sp, #32]
  402b84:	add	x22, sp, #0x38
  402b88:	mov	w21, w0
  402b8c:	stp	x19, x20, [sp, #16]
  402b90:	mov	x19, x1
  402b94:	mov	x20, x2
  402b98:	mov	x1, #0x5413                	// #21523
  402b9c:	mov	x2, x22
  402ba0:	bl	4013b0 <ioctl@plt>
  402ba4:	ldrh	w0, [sp, #56]
  402ba8:	cbz	w0, 402bcc <tigetstr@plt+0x180c>
  402bac:	ldrh	w1, [sp, #58]
  402bb0:	cbz	w1, 402bbc <tigetstr@plt+0x17fc>
  402bb4:	strh	w0, [x19]
  402bb8:	strh	w1, [x20]
  402bbc:	ldp	x19, x20, [sp, #16]
  402bc0:	ldp	x21, x22, [sp, #32]
  402bc4:	ldp	x29, x30, [sp], #64
  402bc8:	ret
  402bcc:	ldrh	w0, [sp, #58]
  402bd0:	cbnz	w0, 402bbc <tigetstr@plt+0x17fc>
  402bd4:	ldrsh	w3, [x19]
  402bd8:	cmp	w3, #0x0
  402bdc:	b.le	402bbc <tigetstr@plt+0x17fc>
  402be0:	ldrsh	w4, [x20]
  402be4:	cmp	w4, #0x0
  402be8:	b.le	402bbc <tigetstr@plt+0x17fc>
  402bec:	mov	x2, x22
  402bf0:	mov	w0, w21
  402bf4:	mov	x1, #0x5414                	// #21524
  402bf8:	strh	w3, [sp, #56]
  402bfc:	strh	w4, [sp, #58]
  402c00:	bl	4013b0 <ioctl@plt>
  402c04:	b	402bbc <tigetstr@plt+0x17fc>
  402c08:	stp	x29, x30, [sp, #-48]!
  402c0c:	mov	x29, sp
  402c10:	stp	x19, x20, [sp, #16]
  402c14:	mov	w20, #0x0                   	// #0
  402c18:	stp	x21, x22, [sp, #32]
  402c1c:	adrp	x22, 403000 <tigetstr@plt+0x1c40>
  402c20:	add	x19, x22, #0x288
  402c24:	mov	x21, x0
  402c28:	add	x19, x19, #0x4
  402c2c:	nop
  402c30:	mov	x1, x19
  402c34:	mov	x0, x21
  402c38:	bl	4012a0 <strcmp@plt>
  402c3c:	cbz	w0, 402c64 <tigetstr@plt+0x18a4>
  402c40:	add	w20, w20, #0x1
  402c44:	add	x19, x19, #0x10
  402c48:	cmp	w20, #0xf
  402c4c:	b.ne	402c30 <tigetstr@plt+0x1870>  // b.any
  402c50:	mov	w0, #0x0                   	// #0
  402c54:	ldp	x19, x20, [sp, #16]
  402c58:	ldp	x21, x22, [sp, #32]
  402c5c:	ldp	x29, x30, [sp], #48
  402c60:	ret
  402c64:	add	x22, x22, #0x288
  402c68:	ubfiz	x20, x20, #4, #32
  402c6c:	ldr	w0, [x22, x20]
  402c70:	ldp	x19, x20, [sp, #16]
  402c74:	ldp	x21, x22, [sp, #32]
  402c78:	ldp	x29, x30, [sp], #48
  402c7c:	ret
  402c80:	stp	x29, x30, [sp, #-48]!
  402c84:	mov	x29, sp
  402c88:	stp	x19, x20, [sp, #16]
  402c8c:	mov	x19, x1
  402c90:	str	x21, [sp, #32]
  402c94:	mov	x21, x0
  402c98:	bl	4010f0 <strlen@plt>
  402c9c:	mov	x20, x0
  402ca0:	mov	x0, x19
  402ca4:	bl	4010f0 <strlen@plt>
  402ca8:	cmp	x20, x0
  402cac:	b.eq	402cc4 <tigetstr@plt+0x1904>  // b.none
  402cb0:	mov	w0, #0x0                   	// #0
  402cb4:	ldp	x19, x20, [sp, #16]
  402cb8:	ldr	x21, [sp, #32]
  402cbc:	ldp	x29, x30, [sp], #48
  402cc0:	ret
  402cc4:	mov	x2, x20
  402cc8:	mov	x1, x19
  402ccc:	mov	x0, x21
  402cd0:	bl	4011e0 <strncmp@plt>
  402cd4:	cmp	w0, #0x0
  402cd8:	cset	w0, eq  // eq = none
  402cdc:	ldp	x19, x20, [sp, #16]
  402ce0:	ldr	x21, [sp, #32]
  402ce4:	ldp	x29, x30, [sp], #48
  402ce8:	ret
  402cec:	nop
  402cf0:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402cf4:	add	x2, x0, #0x1c8
  402cf8:	ldrb	w0, [x0, #456]
  402cfc:	cbnz	w0, 402d04 <tigetstr@plt+0x1944>
  402d00:	ret
  402d04:	ldr	w0, [x2, #68]
  402d08:	mov	w1, #0x1                   	// #1
  402d0c:	add	x2, x2, #0x8
  402d10:	b	401320 <tcsetattr@plt>
  402d14:	nop
  402d18:	stp	x29, x30, [sp, #-64]!
  402d1c:	mov	x29, sp
  402d20:	stp	x21, x22, [sp, #32]
  402d24:	adrp	x21, 414000 <tigetstr@plt+0x12c40>
  402d28:	stp	x23, x24, [sp, #48]
  402d2c:	add	x23, x21, #0x1c8
  402d30:	and	w24, w1, #0xff
  402d34:	mov	x1, x0
  402d38:	stp	x19, x20, [sp, #16]
  402d3c:	mov	w20, #0x2                   	// #2
  402d40:	mov	x19, x0
  402d44:	mov	w22, w20
  402d48:	mov	w0, w20
  402d4c:	str	w20, [x23, #68]
  402d50:	bl	401180 <tcgetattr@plt>
  402d54:	tbnz	w0, #31, 402da8 <tigetstr@plt+0x19e8>
  402d58:	add	x2, x21, #0x1c8
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	ldp	x4, x5, [x19]
  402d64:	add	x1, x2, #0x8
  402d68:	stp	x4, x5, [x2, #8]
  402d6c:	ldp	x2, x3, [x19, #16]
  402d70:	stp	x2, x3, [x1, #16]
  402d74:	ldp	x2, x3, [x19, #32]
  402d78:	stp	x2, x3, [x1, #32]
  402d7c:	ldr	x2, [x19, #48]
  402d80:	str	x2, [x1, #48]
  402d84:	strb	w0, [x21, #456]
  402d88:	ldr	w0, [x19, #56]
  402d8c:	str	w0, [x1, #56]
  402d90:	mov	w0, w22
  402d94:	ldp	x19, x20, [sp, #16]
  402d98:	ldp	x21, x22, [sp, #32]
  402d9c:	ldp	x23, x24, [sp, #48]
  402da0:	ldp	x29, x30, [sp], #64
  402da4:	ret
  402da8:	mov	w0, #0x1                   	// #1
  402dac:	mov	x1, x19
  402db0:	mov	w22, w0
  402db4:	str	w0, [x23, #68]
  402db8:	bl	401180 <tcgetattr@plt>
  402dbc:	tbz	w0, #31, 402d58 <tigetstr@plt+0x1998>
  402dc0:	mov	x1, x19
  402dc4:	mov	w0, #0x0                   	// #0
  402dc8:	mov	w22, #0x0                   	// #0
  402dcc:	str	wzr, [x23, #68]
  402dd0:	bl	401180 <tcgetattr@plt>
  402dd4:	tbz	w0, #31, 402d58 <tigetstr@plt+0x1998>
  402dd8:	mov	w1, w20
  402ddc:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  402de0:	add	x0, x0, #0x378
  402de4:	bl	4011c0 <open@plt>
  402de8:	str	w0, [x23, #68]
  402dec:	mov	w22, w0
  402df0:	tbz	w0, #31, 402e18 <tigetstr@plt+0x1a58>
  402df4:	cbnz	w24, 402e28 <tigetstr@plt+0x1a68>
  402df8:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  402dfc:	add	x21, x21, #0x1c8
  402e00:	ldr	x0, [x0, #4032]
  402e04:	ldr	x0, [x0]
  402e08:	bl	401190 <fileno@plt>
  402e0c:	mov	w22, w0
  402e10:	str	w0, [x21, #68]
  402e14:	b	402d90 <tigetstr@plt+0x19d0>
  402e18:	mov	x1, x19
  402e1c:	bl	401180 <tcgetattr@plt>
  402e20:	tbz	w0, #31, 402d58 <tigetstr@plt+0x1998>
  402e24:	b	402df4 <tigetstr@plt+0x1a34>
  402e28:	bl	401360 <__errno_location@plt>
  402e2c:	adrp	x19, 413000 <tigetstr@plt+0x11c40>
  402e30:	adrp	x1, 413000 <tigetstr@plt+0x11c40>
  402e34:	ldr	w20, [x0]
  402e38:	ldr	x19, [x19, #4008]
  402e3c:	mov	w0, w20
  402e40:	ldr	x1, [x1, #4056]
  402e44:	ldr	x21, [x19]
  402e48:	ldr	x22, [x1]
  402e4c:	bl	401250 <strerror@plt>
  402e50:	adrp	x3, 403000 <tigetstr@plt+0x1c40>
  402e54:	mov	x4, x0
  402e58:	mov	x2, x22
  402e5c:	add	x3, x3, #0x388
  402e60:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402e64:	add	x1, x1, #0x1e0
  402e68:	mov	x0, x21
  402e6c:	bl	401390 <fprintf@plt>
  402e70:	bl	402cf0 <tigetstr@plt+0x1930>
  402e74:	ldr	x1, [x19]
  402e78:	mov	w0, #0xa                   	// #10
  402e7c:	bl	401160 <fputc@plt>
  402e80:	add	w0, w20, #0x4
  402e84:	bl	401110 <exit@plt>
  402e88:	stp	x29, x30, [sp, #-32]!
  402e8c:	mov	x2, #0x3c                  	// #60
  402e90:	mov	x29, sp
  402e94:	str	x19, [sp, #16]
  402e98:	mov	x19, x1
  402e9c:	mov	x1, x0
  402ea0:	mov	x0, x19
  402ea4:	bl	401290 <memcmp@plt>
  402ea8:	cbnz	w0, 402eb8 <tigetstr@plt+0x1af8>
  402eac:	ldr	x19, [sp, #16]
  402eb0:	ldp	x29, x30, [sp], #32
  402eb4:	ret
  402eb8:	mov	x2, x19
  402ebc:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  402ec0:	ldr	x19, [sp, #16]
  402ec4:	mov	w1, #0x1                   	// #1
  402ec8:	ldp	x29, x30, [sp], #32
  402ecc:	ldr	w0, [x0, #524]
  402ed0:	b	401320 <tcsetattr@plt>
  402ed4:	nop
  402ed8:	stp	x29, x30, [sp, #-64]!
  402edc:	mov	x29, sp
  402ee0:	stp	x19, x20, [sp, #16]
  402ee4:	adrp	x20, 413000 <tigetstr@plt+0x11c40>
  402ee8:	add	x20, x20, #0xda8
  402eec:	stp	x21, x22, [sp, #32]
  402ef0:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  402ef4:	add	x21, x21, #0xda0
  402ef8:	sub	x20, x20, x21
  402efc:	mov	w22, w0
  402f00:	stp	x23, x24, [sp, #48]
  402f04:	mov	x23, x1
  402f08:	mov	x24, x2
  402f0c:	bl	4010b0 <strlen@plt-0x40>
  402f10:	cmp	xzr, x20, asr #3
  402f14:	b.eq	402f40 <tigetstr@plt+0x1b80>  // b.none
  402f18:	asr	x20, x20, #3
  402f1c:	mov	x19, #0x0                   	// #0
  402f20:	ldr	x3, [x21, x19, lsl #3]
  402f24:	mov	x2, x24
  402f28:	add	x19, x19, #0x1
  402f2c:	mov	x1, x23
  402f30:	mov	w0, w22
  402f34:	blr	x3
  402f38:	cmp	x20, x19
  402f3c:	b.ne	402f20 <tigetstr@plt+0x1b60>  // b.any
  402f40:	ldp	x19, x20, [sp, #16]
  402f44:	ldp	x21, x22, [sp, #32]
  402f48:	ldp	x23, x24, [sp, #48]
  402f4c:	ldp	x29, x30, [sp], #64
  402f50:	ret
  402f54:	nop
  402f58:	ret

Disassembly of section .fini:

0000000000402f5c <.fini>:
  402f5c:	stp	x29, x30, [sp, #-16]!
  402f60:	mov	x29, sp
  402f64:	ldp	x29, x30, [sp], #16
  402f68:	ret
