Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/root/XPS/etc/system.filters
Done writing Tab View settings to:
	/root/XPS/etc/system.gui
Assigned Driver generic 1.00.a for instance axi_adc_1c_0
axi_adc_1c_0 has been added to the project
WARNING:EDK:2137 - Peripheral axi_adc_1c_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi_interconnect_1
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_1
INFO:EDK - Connect clock port M_AXI_GP0_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_adc_1c_0
Assigned Driver axidma 7.02.a for instance axi_dma_0
axi_dma_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_dma, INSTANCE: axi_dma_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_dma, INSTANCE: axi_dma_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi_interconnect_2
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_2
INFO:EDK - Connect clock port S_AXI_HP0_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_SG to axi_interconnect_2
INFO:EDK - Connect clock port m_axi_sg_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_MM2S to axi_interconnect_2
INFO:EDK - Connect clock port m_axi_mm2s_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_S2MM to axi_interconnect_2
INFO:EDK - Connect clock port m_axi_s2mm_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI_LITE to axi_interconnect_1
INFO:EDK - Connect clock port s_axi_lite_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - All master interface and control bus interface of instance:axi_dma_0 connected sucessfully.INFO:EDK - All AXIS bus interface of instance:axi_dma_0 need to be connected manually depending on use case !!
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_dma_0
Save project successfully
Generated Block Diagram.
Rasterizing system.jpg .....
SVG Rasterization successful
Assigned Driver uartlite 2.01.a for instance mdm_0
WARNING:EDK - No PLBV46 bus or AXI-interconnect is found in the system. Please manually connect MDM to a bus.
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /root/XPS/system.mhs line 186 
WARNING:EDK:4092 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /root/XPS/system.mhs line 186 
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
axi_fifo_0 has been added to the project
util_spi_3w_0 has been added to the project
WARNING:EDK:2137 - Peripheral axi_adc_1c_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_adc_1c_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
Deleting Internal port chipscope_ila_0:chipscope_ila_control 
Deleting Internal port chipscope_icon_0:control0 
chipscope_icon_0 has been deleted from the project
Deleting Internal port axi_dma_0:s2mm_prmry_reset_out_n 
Deleting Internal port chipscope_ila_0:TRIG0 
chipscope_ila_0 has been deleted from the project
util_spi_3w_0 has been deleted from the project
Save project successfully

********************************************************************************
At Local date and time: Tue Mar 18 17:24:57 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 
ERROR:EDK:4048 - For axi streaming point-2-point interface connector
   'axi_dma_0_s_axis_s2mm', the C_<BUSIF>_PROTOCOL value of the connection
   points differ:
   	IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 BUS_INTERFACE:S_AXIS_S2MM
   BUS_STD=AXIS C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA -
   /root/XPS/system.mhs line 130
   	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:M_AXIS BUS_STD=AXIS
   C_M_AXIS_PROTOCOL= - /root/XPS/system.mhs line 174
ERROR:EDK:4048 - For axi streaming point-2-point interface connector
   'axi_fifo_0_s_axis', the C_<BUSIF>_PROTOCOL value of the connection points
   differ:
   	IPNAME:axi_dma INSTANCE:axi_dma_0 BUS_INTERFACE:S_AXIS_S2MM BUS_STD=AXIS
   C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA - /root/XPS/system.mhs line
   148
   	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:S_AXIS BUS_STD=AXIS
   C_S_AXIS_PROTOCOL= - /root/XPS/system.mhs line 174
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_processing_system7_0_wrapper.ngc] Error 2
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1 slave(s) 
ERROR:EDK:4048 - For axi streaming point-2-point interface connector 'axi_dma_0_s_axis_s2mm', the C_<BUSIF>_PROTOCOL value of the connection points differ:
	IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 BUS_INTERFACE:S_AXIS_S2MM BUS_STD=AXIS C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA - /root/XPS/system.mhs line 130
	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:M_AXIS BUS_STD=AXIS C_M_AXIS_PROTOCOL= - /root/XPS/system.mhs line 184
ERROR:EDK:4048 - For axi streaming point-2-point interface connector 'axi_fifo_0_s_axis', the C_<BUSIF>_PROTOCOL value of the connection points differ:
	IPNAME:axi_dma INSTANCE:axi_dma_0 BUS_INTERFACE:S_AXIS_S2MM BUS_STD=AXIS C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA - /root/XPS/system.mhs line 148
	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:S_AXIS BUS_STD=AXIS C_S_AXIS_PROTOCOL= - /root/XPS/system.mhs line 184

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1 slave(s) 
ERROR:EDK:4048 - For axi streaming point-2-point interface connector 'axi_dma_0_s_axis_s2mm', the C_<BUSIF>_PROTOCOL value of the connection points differ:
	IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 BUS_INTERFACE:S_AXIS_S2MM BUS_STD=AXIS C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA - /root/XPS/system.mhs line 130
	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:M_AXIS BUS_STD=AXIS C_M_AXIS_PROTOCOL= - /root/XPS/system.mhs line 184
ERROR:EDK:4048 - For axi streaming point-2-point interface connector 'axi_fifo_0_s_axis', the C_<BUSIF>_PROTOCOL value of the connection points differ:
	IPNAME:axi_dma INSTANCE:axi_dma_0 BUS_INTERFACE:S_AXIS_S2MM BUS_STD=AXIS C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA - /root/XPS/system.mhs line 148
	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:S_AXIS BUS_STD=AXIS C_S_AXIS_PROTOCOL= - /root/XPS/system.mhs line 184

********************************************************************************
At Local date and time: Tue Mar 18 17:25:43 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 
ERROR:EDK:4048 - For axi streaming point-2-point interface connector
   'axi_dma_0_s_axis_s2mm', the C_<BUSIF>_PROTOCOL value of the connection
   points differ:
   	IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 BUS_INTERFACE:S_AXIS_S2MM
   BUS_STD=AXIS C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA -
   /root/XPS/system.mhs line 130
   	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:M_AXIS BUS_STD=AXIS
   C_M_AXIS_PROTOCOL= - /root/XPS/system.mhs line 174
ERROR:EDK:4048 - For axi streaming point-2-point interface connector
   'axi_fifo_0_s_axis', the C_<BUSIF>_PROTOCOL value of the connection points
   differ:
   	IPNAME:axi_dma INSTANCE:axi_dma_0 BUS_INTERFACE:S_AXIS_S2MM BUS_STD=AXIS
   C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA - /root/XPS/system.mhs line
   148
   	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:S_AXIS BUS_STD=AXIS
   C_S_AXIS_PROTOCOL= - /root/XPS/system.mhs line 174
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_processing_system7_0_wrapper.ngc] Error 2
Done!
Generated Block Diagram.
Rasterizing system.jpg .....
SVG Rasterization successful

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1 slave(s) 
ERROR:EDK:4048 - For axi streaming point-2-point interface connector 'axi_dma_0_s_axis_s2mm', the C_<BUSIF>_PROTOCOL value of the connection points differ:
	IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 BUS_INTERFACE:S_AXIS_S2MM BUS_STD=AXIS C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA - /root/XPS/system.mhs line 130
	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:M_AXIS BUS_STD=AXIS C_M_AXIS_PROTOCOL= - /root/XPS/system.mhs line 184
ERROR:EDK:4048 - For axi streaming point-2-point interface connector 'axi_fifo_0_s_axis', the C_<BUSIF>_PROTOCOL value of the connection points differ:
	IPNAME:axi_dma INSTANCE:axi_dma_0 BUS_INTERFACE:S_AXIS_S2MM BUS_STD=AXIS C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA - /root/XPS/system.mhs line 148
	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:S_AXIS BUS_STD=AXIS C_S_AXIS_PROTOCOL= - /root/XPS/system.mhs line 184
INFO:EDK:3736 - PSF design drc found some errors. Look in console for details
/root/XPS/synthesis/processing_system7_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for processing_system7_0
/root/XPS/synthesis/axi_adc_1c_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_adc_1c_0
/root/XPS/synthesis/axi_interconnect_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_interconnect_1
/root/XPS/synthesis/axi_dma_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_dma_0
/root/XPS/synthesis/axi_interconnect_2_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_interconnect_2
/root/XPS/synthesis/axi_fifo_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_fifo_0
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_adc_1c_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_fifo_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.

********************************************************************************
At Local date and time: Tue Mar 18 17:27:05 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 
ERROR:EDK:4048 - For axi streaming point-2-point interface connector
   'axi_dma_0_s_axis_s2mm', the C_<BUSIF>_PROTOCOL value of the connection
   points differ:
   	IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 BUS_INTERFACE:S_AXIS_S2MM
   BUS_STD=AXIS C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA -
   /root/XPS/system.mhs line 130
   	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:M_AXIS BUS_STD=AXIS
   C_M_AXIS_PROTOCOL= - /root/XPS/system.mhs line 174
ERROR:EDK:4048 - For axi streaming point-2-point interface connector
   'axi_fifo_0_s_axis', the C_<BUSIF>_PROTOCOL value of the connection points
   differ:
   	IPNAME:axi_dma INSTANCE:axi_dma_0 BUS_INTERFACE:S_AXIS_S2MM BUS_STD=AXIS
   C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA - /root/XPS/system.mhs line
   148
   	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:S_AXIS BUS_STD=AXIS
   C_S_AXIS_PROTOCOL= - /root/XPS/system.mhs line 174
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_processing_system7_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Tue Mar 18 17:30:02 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 
ERROR:EDK:4048 - For axi streaming point-2-point interface connector
   'axi_dma_0_s_axis_s2mm', the C_<BUSIF>_PROTOCOL value of the connection
   points differ:
   	IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 BUS_INTERFACE:S_AXIS_S2MM
   BUS_STD=AXIS C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA -
   /root/XPS/system.mhs line 130
   	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:M_AXIS BUS_STD=AXIS
   C_M_AXIS_PROTOCOL= - /root/XPS/system.mhs line 174
ERROR:EDK:4048 - For axi streaming point-2-point interface connector
   'axi_fifo_0_s_axis', the C_<BUSIF>_PROTOCOL value of the connection points
   differ:
   	IPNAME:axi_dma INSTANCE:axi_dma_0 BUS_INTERFACE:S_AXIS_S2MM BUS_STD=AXIS
   C_S_AXIS_S2MM_PROTOCOL=XIL_AXI_STREAM_ETH_DATA - /root/XPS/system.mhs line
   148
   	IPNAME:axi_fifo INSTANCE:axi_fifo_0 BUS_INTERFACE:S_AXIS BUS_STD=AXIS
   C_S_AXIS_PROTOCOL= - /root/XPS/system.mhs line 174
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_processing_system7_0_wrapper.ngc] Error 2
Done!
axi_fifo_0 has been deleted from the project

********************************************************************************
At Local date and time: Tue Mar 18 17:36:40 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4073 - INSTANCE: axi_dma_0, PORT: s_axis_s2mm_tdata, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDATA - 64 bit-width connector assigned to 32
   bit-width port - /root/XPS/system.mhs line 148 
ERROR:EDK:4073 - INSTANCE: axi_dma_0, PORT: s_axis_s2mm_tkeep, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TKEEP - 8 bit-width connector assigned to 4
   bit-width port - /root/XPS/system.mhs line 148 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_processing_system7_0_wrapper.ngc] Error 2
Done!
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.

********************************************************************************
At Local date and time: Tue Mar 18 17:43:26 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4073 - INSTANCE: axi_dma_0, PORT: s_axis_s2mm_tdata, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDATA - 64 bit-width connector assigned to 32
   bit-width port - /root/XPS/system.mhs line 148 
ERROR:EDK:4073 - INSTANCE: axi_dma_0, PORT: s_axis_s2mm_tkeep, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TKEEP - 8 bit-width connector assigned to 4
   bit-width port - /root/XPS/system.mhs line 148 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_processing_system7_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Tue Mar 18 17:45:26 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 - /root/XPS/system.mhs line 37 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 130 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line 140 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 148 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line 168 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/root/XPS/system.mhs line 140 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"/root/XPS/implementation/axi_interconnect_1_wrapper/system_axi_interconnect_1_w
rapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 - /root/XPS/system.mhs line
148 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"/root/XPS/implementation/axi_dma_0_wrapper/system_axi_dma_0_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_4.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
/root/XPS/system.mhs line 168 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_2_wrapper.ngc
../system_axi_interconnect_2_wrapper

Reading NGO file
"/root/XPS/implementation/axi_interconnect_2_wrapper/system_axi_interconnect_2_w
rapper.ngc" ...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1185.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Wed Mar 19 09:09:35 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory /root/XPS/implementation 

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:889 - Pad net 'net_gnd0' is not connected to an external port in
   this design.  A new port 'net_gnd0' has been added and is connected to this
   signal.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
ERROR:NgdBuild:455 - logical net 'net_gnd0' has multiple driver(s):
     pin G on block XST_GND with type GND,
     pin PAD on block net_gnd0 with type PAD
ERROR:NgdBuild:924 - input pad net 'net_gnd0' is driving non-buffer primitives:
     pin G on block XST_GND with type GND,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_7 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_6 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_5 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_4 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_3 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_2 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_1 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_0 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata
   _4 with type FD,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata
   _3 with type FD,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata
   _2 with type FD,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata
   _1 with type FD,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata
   _0 with type FD,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_8
   with type FDR,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_7
   with type FDR,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_6
   with type FDR,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_5
   with type FDR,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_4
   with type FDR,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_3
   with type FDR
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings: 136

Total REAL time to NGDBUILD completion: 2 min  0 sec
Total CPU time to NGDBUILD completion:  2 min  0 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 19 09:12:19 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:889 - Pad net 'net_gnd0' is not connected to an external port in
   this design.  A new port 'net_gnd0' has been added and is connected to this
   signal.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
Generated Block Diagram.
Diagram Controls
Zoom In/Out = ALT + (Mouse + Left Button) or ARROW UP/DOWN.
Pan = SHIFT + (Mouse + Left Button) or ARROW UP/DOWN/LEFT/RIGHT.
ERROR:NgdBuild:455 - logical net 'net_gnd0' has multiple driver(s):
     pin G on block XST_GND with type GND,
     pin PAD on block net_gnd0 with type PAD
ERROR:NgdBuild:924 - input pad net 'net_gnd0' is driving non-buffer primitives:
     pin G on block XST_GND with type GND,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_7 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_6 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_5 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_4 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_3 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_2 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_1 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rst_c
   nt_0 with type FDRE,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata
   _4 with type FD,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata
   _3 with type FD,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata
   _2 with type FD,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata
   _1 with type FD,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_rdata
   _0 with type FD,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_8
   with type FDR,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_7
   with type FDR,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_6
   with type FDR,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_5
   with type FDR,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_4
   with type FDR,
     pin C on block
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/delay_ld_3
   with type FDR
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings: 136

Total REAL time to NGDBUILD completion: 2 min  0 sec
Total CPU time to NGDBUILD completion:  2 min  0 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
WARNING:EDK:3837 - Cannot make port axi_dma_0.m_axi_mm2s_aclk external because it is sourced by internal port processing_system7_0.FCLK_CLK0
.WARNING:EDK:3837 - Cannot make port axi_dma_0.axi_resetn external because it is sourced by internal port axi_interconnect_1.M_AXI_ARESET_OUT_N
.WARNING:EDK:3837 - Cannot make port axi_dma_0.m_axi_mm2s_aclk external because it is sourced by internal port processing_system7_0.FCLK_CLK0
.WARNING:EDK:3837 - Cannot make port axi_dma_0.axi_resetn external because it is sourced by internal port axi_interconnect_1.M_AXI_ARESET_OUT_N
.WARNING:EDK:3837 - Cannot make port axi_dma_0.m_axi_s2mm_aclk external because it is sourced by internal port processing_system7_0.FCLK_CLK0
.WARNING:EDK:3837 - Cannot make port axi_dma_0.axi_resetn external because it is sourced by internal port axi_interconnect_1.M_AXI_ARESET_OUT_N
.Warning - processing_system7_0 port FCLK_CLKTRIG0_N width [1] does not match net axi_dma_0_axi_dma_tstvec width [32]

********************************************************************************
At Local date and time: Wed Mar 19 10:18:49 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FCLK_CLKTRIG1_N, CONNECTOR: axi_adc_1c_0_adc_clk - No
   driver found. Port will be driven to GND - /root/XPS/system.mhs line 140 
WARNING:EDK:4180 - PORT: FCLK_CLKTRIG0_N, CONNECTOR: axi_dma_0_axi_dma_tstvec -
   No driver found. Port will be driven to GND - /root/XPS/system.mhs line 139 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 
ERROR:EDK:4197 - SIGNAL: axi_dma_0_m_axis_mm2s_cntrl_tready - multiple drivers
   found:
   PORT:axi_dma_0_m_axis_mm2s_cntrl_tready_pin - /root/XPS/system.mhs line 38!
   PORT:s_axis_s2mm_sts_tready -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 266!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_processing_system7_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Mar 19 10:21:52 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FCLK_CLKTRIG1_N, CONNECTOR: axi_adc_1c_0_adc_clk - No
   driver found. Port will be driven to GND - /root/XPS/system.mhs line 140 
WARNING:EDK:4180 - PORT: FCLK_CLKTRIG0_N, CONNECTOR: axi_dma_0_axi_dma_tstvec -
   No driver found. Port will be driven to GND - /root/XPS/system.mhs line 139 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 48 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 143 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
159 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: processing_system7_0, PORT: FCLK_CLKTRIG1_N - port is
   driven by a sourceless connector - /root/XPS/system.mhs line 48 
ERROR:EDK:4072 - INSTANCE: processing_system7_0, PORT: FCLK_CLKTRIG0_N - port is
   driven by a sourceless connector - /root/XPS/system.mhs line 48 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_processing_system7_0_wrapper.ngc] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Wed Mar 19 10:28:06 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 48 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 141 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
157 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 165 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line 192 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 - /root/XPS/system.mhs line
165 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"/root/XPS/implementation/axi_dma_0_wrapper/system_axi_dma_0_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_4.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
/root/XPS/system.mhs line 192 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_2_wrapper.ngc
../system_axi_interconnect_2_wrapper

Reading NGO file
"/root/XPS/implementation/axi_interconnect_2_wrapper/system_axi_interconnect_2_w
rapper.ngc" ...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_4.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_5.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1111.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Wed Mar 19 10:49:09 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  50 sec
Total CPU time to NGDBUILD completion:  1 min  50 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<7>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<6>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<5>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<4>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<7>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<6>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<5>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<4>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_clk_in_p_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_clk_in_p_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_clk_in_n_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_clk_in_n_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_or_p_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_or_p_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_or_n_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_or_n_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tready_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tready_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tlast_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tlast_pin" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 14 secs 
Total CPU  time at the beginning of Placer: 1 mins 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f95b9476) REAL time: 1 mins 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f95b9476) REAL time: 1 mins 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f95b9476) REAL time: 1 mins 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9286f0c0) REAL time: 1 mins 44 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:9286f0c0) REAL time: 1 mins 44 secs 

Phase 6.3  Local Placement Optimization
....
.....
Phase 6.3  Local Placement Optimization (Checksum:7a56b194) REAL time: 1 mins 50 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:7a56b194) REAL time: 1 mins 51 secs 

Phase 8.8  Global Placement
........................................
.....................
...............................................................................................................................................
...............................................................................................................................................................
..................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:19f64cd3) REAL time: 5 mins 55 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:f9d71b3b) REAL time: 5 mins 57 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:8cfef6bc) REAL time: 6 mins 22 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b3bf1d62) REAL time: 6 mins 23 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:b3bf1d62) REAL time: 6 mins 23 secs 

Total REAL time to Placer completion: 6 mins 24 secs 
Total CPU  time to Placer completion: 6 mins 21 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  239
Slice Logic Utilization:
  Number of Slice Registers:                 4,781 out of 106,400    4%
    Number used as Flip Flops:               4,768
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               13
  Number of Slice LUTs:                      4,129 out of  53,200    7%
    Number used as logic:                    3,615 out of  53,200    6%
      Number using O6 output only:           2,566
      Number using O5 output only:              11
      Number using O5 and O6:                1,038
      Number used as ROM:                        0
    Number used as Memory:                     375 out of  17,400    2%
      Number used as Dual Port RAM:            122
        Number using O6 output only:            90
        Number using O5 output only:             3
        Number using O5 and O6:                 29
      Number used as Single Port RAM:            0
      Number used as Shift Register:           253
        Number using O6 output only:           253
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    139
      Number with same-slice register load:     91
      Number with same-slice carry load:        48
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,230 out of  13,300   16%
  Number of LUT Flip Flop pairs used:        5,815
    Number with an unused Flip Flop:         1,553 out of   5,815   26%
    Number with an unused LUT:               1,686 out of   5,815   28%
    Number of fully used LUT-FF pairs:       2,576 out of   5,815   44%
    Number of unique control sets:             281
    Number of slice register sites lost
      to control set restrictions:           1,164 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        59 out of     200   29%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             43

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        9 out of     200    4%
    Number used as IDELAYE2s:                    9
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        9 out of     200    4%
    Number used as ILOGICE2s:                    9
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       34 out of     200   17%
    Number used as OLOGICE2s:                   34
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of       4   50%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.74

Peak Memory Usage:  1404 MB
Total REAL time to MAP completion:  6 mins 34 secs 
Total CPU time to MAP completion:   6 mins 31 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6%
   Number of IDELAYCTRLs                     2 out of 4      50%
   Number of IDELAYE2s                       9 out of 200     4%
   Number of ILOGICE2s                       9 out of 200     4%
   Number of External IOBs                  59 out of 200    29%
      Number of LOCed IOBs                   0 out of 59      0%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of OLOGICE2s                      34 out of 200    17%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       1 out of 280     1%
   Number of RAMB36E1s                       4 out of 140     2%
   Number of Slices                       2230 out of 13300  16%
   Number of Slice Registers              4781 out of 106400  4%
      Number used as Flip Flops           4781
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   4129 out of 53200   7%
   Number of Slice LUT-Flip Flop pairs    5641 out of 53200  10%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 35 secs 
Finished initial Timing Analysis.  REAL time: 35 secs 

WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM22_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM21_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29961 unrouted;      REAL time: 38 secs 

Phase  2  : 23926 unrouted;      REAL time: 40 secs 

Phase  3  : 7798 unrouted;      REAL time: 1 mins 4 secs 

Phase  4  : 7805 unrouted; (Setup:0, Hold:40826, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:34441, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:34441, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:34441, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:34441, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 
Total REAL time to Router completion: 1 mins 34 secs 
Total CPU time to Router completion: 1 mins 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   | 1793 |  0.461     |  2.080      |
+---------------------+--------------+------+------+------------+-------------+
|axi_adc_1c_0/adc_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   |   66 |  0.217     |  1.902      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.040ns|     9.960ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.009ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 29 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 38 secs 
Total CPU time to PAR completion: 1 mins 42 secs 

Peak Memory Usage:  1154 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 31
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 298450 paths, 0 nets, and 25024 connections

Design statistics:
   Minimum period:   9.960ns (Maximum frequency: 100.402MHz)


Analysis completed Wed Mar 19 11:00:13 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 40 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Mar 19 11:00:35 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>
   axi_adc_1c_0_adc_data_in_p_pin<6>
   axi_adc_1c_0_adc_data_in_n_pin<6>
   axi_adc_1c_0_adc_data_in_p_pin<5>
   axi_adc_1c_0_adc_data_in_n_pin<5>
   axi_adc_1c_0_adc_data_in_p_pin<4>
   axi_adc_1c_0_adc_data_in_n_pin<4>
   axi_adc_1c_0_adc_data_in_p_pin<3>
   axi_adc_1c_0_adc_data_in_n_pin<3>
   axi_adc_1c_0_adc_data_in_p_pin<2>
   axi_adc_1c_0_adc_data_in_n_pin<2>
   axi_adc_1c_0_adc_data_in_p_pin<1>
   axi_adc_1c_0_adc_data_in_n_pin<1>
   axi_adc_1c_0_adc_data_in_p_pin<0>
   axi_adc_1c_0_adc_data_in_n_pin<0>
   axi_adc_1c_0_adc_data_in_p_pin<7>
   axi_adc_1c_0_adc_data_in_n_pin<7>
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>
   axi_dma_0_m_axis_mm2s_cntrl_tready_pin
   axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin
   axi_dma_0_m_axis_mm2s_cntrl_tlast_pin
   axi_adc_1c_0_adc_clk_in_p_pin
   axi_adc_1c_0_adc_clk_in_n_pin
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>
   axi_adc_1c_0_adc_data_or_p_pin
   axi_adc_1c_0_adc_data_or_n_pin
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Mar 19 11:31:36 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 48 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 141 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
157 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 165 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
192 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 60.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  52 sec
Total CPU time to NGDBUILD completion:  1 min  52 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<7>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<6>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<5>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<4>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_p_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<7>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<6>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<5>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<4>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_in_n_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_clk_in_p_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_clk_in_p_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_clk_in_n_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_clk_in_n_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_or_p_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_or_p_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_adc_1c_0_adc_data_or_n_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_adc_1c_0_adc_data_or_n_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tready_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tready_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tlast_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tlast_pin" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard DIFF_HSTL_II_18. The DQS_BIAS attribute
   will be ignored since the selected I/O standard does not support DQS_BIAS
   usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 12 secs 
Total CPU  time at the beginning of Placer: 1 mins 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f95b9476) REAL time: 1 mins 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f95b9476) REAL time: 1 mins 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f95b9476) REAL time: 1 mins 21 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9286f0c0) REAL time: 1 mins 42 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:9286f0c0) REAL time: 1 mins 42 secs 

Phase 6.3  Local Placement Optimization
....
.....
Phase 6.3  Local Placement Optimization (Checksum:7a56b194) REAL time: 1 mins 48 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:7a56b194) REAL time: 1 mins 49 secs 

Phase 8.8  Global Placement
........................................
.....................
...............................................................................................................................................
...............................................................................................................................................................
..................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:19f64cd3) REAL time: 6 mins 1 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:f9d71b3b) REAL time: 6 mins 3 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:8cfef6bc) REAL time: 6 mins 30 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b3bf1d62) REAL time: 6 mins 30 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:b3bf1d62) REAL time: 6 mins 30 secs 

Total REAL time to Placer completion: 6 mins 31 secs 
Total CPU  time to Placer completion: 6 mins 31 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  239
Slice Logic Utilization:
  Number of Slice Registers:                 4,781 out of 106,400    4%
    Number used as Flip Flops:               4,768
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               13
  Number of Slice LUTs:                      4,129 out of  53,200    7%
    Number used as logic:                    3,615 out of  53,200    6%
      Number using O6 output only:           2,566
      Number using O5 output only:              11
      Number using O5 and O6:                1,038
      Number used as ROM:                        0
    Number used as Memory:                     375 out of  17,400    2%
      Number used as Dual Port RAM:            122
        Number using O6 output only:            90
        Number using O5 output only:             3
        Number using O5 and O6:                 29
      Number used as Single Port RAM:            0
      Number used as Shift Register:           253
        Number using O6 output only:           253
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    139
      Number with same-slice register load:     91
      Number with same-slice carry load:        48
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,230 out of  13,300   16%
  Number of LUT Flip Flop pairs used:        5,815
    Number with an unused Flip Flop:         1,553 out of   5,815   26%
    Number with an unused LUT:               1,686 out of   5,815   28%
    Number of fully used LUT-FF pairs:       2,576 out of   5,815   44%
    Number of unique control sets:             281
    Number of slice register sites lost
      to control set restrictions:           1,164 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        59 out of     200   29%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             43

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        9 out of     200    4%
    Number used as IDELAYE2s:                    9
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        9 out of     200    4%
    Number used as ILOGICE2s:                    9
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       34 out of     200   17%
    Number used as OLOGICE2s:                   34
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of       4   50%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.74

Peak Memory Usage:  1401 MB
Total REAL time to MAP completion:  6 mins 41 secs 
Total CPU time to MAP completion:   6 mins 41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6%
   Number of IDELAYCTRLs                     2 out of 4      50%
   Number of IDELAYE2s                       9 out of 200     4%
   Number of ILOGICE2s                       9 out of 200     4%
   Number of External IOBs                  59 out of 200    29%
      Number of LOCed IOBs                   0 out of 59      0%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of OLOGICE2s                      34 out of 200    17%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       1 out of 280     1%
   Number of RAMB36E1s                       4 out of 140     2%
   Number of Slices                       2230 out of 13300  16%
   Number of Slice Registers              4781 out of 106400  4%
      Number used as Flip Flops           4781
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   4129 out of 53200   7%
   Number of Slice LUT-Flip Flop pairs    5641 out of 53200  10%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 35 secs 
Finished initial Timing Analysis.  REAL time: 36 secs 

WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM22_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM21_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29961 unrouted;      REAL time: 39 secs 

Phase  2  : 23926 unrouted;      REAL time: 41 secs 

Phase  3  : 7798 unrouted;      REAL time: 1 mins 4 secs 

Phase  4  : 7805 unrouted; (Setup:0, Hold:40826, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:34441, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:34441, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:34441, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:34441, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 35 secs 
Total REAL time to Router completion: 1 mins 35 secs 
Total CPU time to Router completion: 1 mins 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   | 1793 |  0.461     |  2.080      |
+---------------------+--------------+------+------+------------+-------------+
|axi_adc_1c_0/adc_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   |   66 |  0.217     |  1.902      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.040ns|     9.960ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.009ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 29 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 39 secs 
Total CPU time to PAR completion: 1 mins 43 secs 

Peak Memory Usage:  1154 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 31
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 298450 paths, 0 nets, and 25024 connections

Design statistics:
   Minimum period:   9.960ns (Maximum frequency: 100.402MHz)


Analysis completed Wed Mar 19 11:45:02 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 40 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Mar 19 11:45:25 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>
   axi_adc_1c_0_adc_data_in_p_pin<6>
   axi_adc_1c_0_adc_data_in_n_pin<6>
   axi_adc_1c_0_adc_data_in_p_pin<5>
   axi_adc_1c_0_adc_data_in_n_pin<5>
   axi_adc_1c_0_adc_data_in_p_pin<4>
   axi_adc_1c_0_adc_data_in_n_pin<4>
   axi_adc_1c_0_adc_data_in_p_pin<3>
   axi_adc_1c_0_adc_data_in_n_pin<3>
   axi_adc_1c_0_adc_data_in_p_pin<2>
   axi_adc_1c_0_adc_data_in_n_pin<2>
   axi_adc_1c_0_adc_data_in_p_pin<1>
   axi_adc_1c_0_adc_data_in_n_pin<1>
   axi_adc_1c_0_adc_data_in_p_pin<0>
   axi_adc_1c_0_adc_data_in_n_pin<0>
   axi_adc_1c_0_adc_data_in_p_pin<7>
   axi_adc_1c_0_adc_data_in_n_pin<7>
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>
   axi_dma_0_m_axis_mm2s_cntrl_tready_pin
   axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin
   axi_dma_0_m_axis_mm2s_cntrl_tlast_pin
   axi_adc_1c_0_adc_clk_in_p_pin
   axi_adc_1c_0_adc_clk_in_n_pin
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>
   axi_adc_1c_0_adc_data_or_p_pin
   axi_adc_1c_0_adc_data_or_n_pin
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Wed Mar 19 11:46:56 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 3 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Wed Mar 19 12:12:38 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Wed Mar 19 12:12:46 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Wed Mar 19 12:12:56 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET AC_ADR0       LOC = AB1  |>
   [system.ucf(55)]: NET "AC_ADR0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET AC_ADR0       LOC = AB1  |> [system.ucf(55)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(55)]:
   NET "AC_ADR0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET AC_ADR1       LOC = Y5   |>
   [system.ucf(56)]: NET "AC_ADR1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET AC_ADR1       LOC = Y5   |> [system.ucf(56)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(56)]:
   NET "AC_ADR1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET AC_GPIO0      LOC = Y8   |>
   [system.ucf(57)]: NET "AC_GPIO0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET AC_GPIO0      LOC = Y8   |> [system.ucf(57)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(57)]:
   NET "AC_GPIO0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET AC_GPIO1      LOC = AA7  |>
   [system.ucf(58)]: NET "AC_GPIO1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET AC_GPIO1      LOC = AA7  |> [system.ucf(58)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(58)]:
   NET "AC_GPIO1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET AC_GPIO2      LOC = AA6  |>
   [system.ucf(59)]: NET "AC_GPIO2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET AC_GPIO2      LOC = AA6  |> [system.ucf(59)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(59)]:
   NET "AC_GPIO2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET AC_GPIO3      LOC = Y6   |>
   [system.ucf(60)]: NET "AC_GPIO3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET AC_GPIO3      LOC = Y6   |> [system.ucf(60)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(60)]:
   NET "AC_GPIO3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET AC_MCLK       LOC = AB2  |>
   [system.ucf(61)]: NET "AC_MCLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET AC_MCLK       LOC = AB2  |> [system.ucf(61)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(61)]:
   NET "AC_MCLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET AC_SCK        LOC = AB4  |>
   [system.ucf(62)]: NET "AC_SCK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET AC_SCK        LOC = AB4  |> [system.ucf(62)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(62)]:
   NET "AC_SCK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET AC_SDA        LOC = AB5  |>
   [system.ucf(63)]: NET "AC_SDA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET AC_SDA        LOC = AB5  |> [system.ucf(63)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(63)]:
   NET "AC_SDA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_SCL       LOC = R7   |>
   [system.ucf(64)]: NET "FMC_SCL" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_SCL       LOC = R7   |> [system.ucf(64)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(64)]:
   NET "FMC_SCL" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_SDA       LOC = U7   |>
   [system.ucf(65)]: NET "FMC_SDA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_SDA       LOC = U7   |> [system.ucf(65)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(65)]:
   NET "FMC_SDA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET GCLK          LOC = Y9   |>
   [system.ucf(66)]: NET "GCLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET GCLK          LOC = Y9   |> [system.ucf(66)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(66)]:
   NET "GCLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JA1           LOC = Y11  |>
   [system.ucf(67)]: NET "JA1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JA1           LOC = Y11  |> [system.ucf(67)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(67)]:
   NET "JA1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JA10          LOC = AA8  |>
   [system.ucf(68)]: NET "JA10" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JA10          LOC = AA8  |> [system.ucf(68)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(68)]:
   NET "JA10" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JA2           LOC = AA11 |>
   [system.ucf(69)]: NET "JA2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JA2           LOC = AA11 |> [system.ucf(69)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(69)]:
   NET "JA2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JA3           LOC = Y10  |>
   [system.ucf(70)]: NET "JA3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JA3           LOC = Y10  |> [system.ucf(70)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(70)]:
   NET "JA3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JA4           LOC = AA9  |>
   [system.ucf(71)]: NET "JA4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JA4           LOC = AA9  |> [system.ucf(71)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(71)]:
   NET "JA4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JA7           LOC = AB11 |>
   [system.ucf(72)]: NET "JA7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JA7           LOC = AB11 |> [system.ucf(72)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(72)]:
   NET "JA7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JA8           LOC = AB10 |>
   [system.ucf(73)]: NET "JA8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JA8           LOC = AB10 |> [system.ucf(73)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(73)]:
   NET "JA8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JA9           LOC = AB9  |>
   [system.ucf(74)]: NET "JA9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JA9           LOC = AB9  |> [system.ucf(74)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(74)]:
   NET "JA9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JB1           LOC = W12  |>
   [system.ucf(75)]: NET "JB1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JB1           LOC = W12  |> [system.ucf(75)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(75)]:
   NET "JB1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JB10          LOC = V8   |>
   [system.ucf(76)]: NET "JB10" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JB10          LOC = V8   |> [system.ucf(76)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(76)]:
   NET "JB10" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JB2           LOC = W11  |>
   [system.ucf(77)]: NET "JB2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JB2           LOC = W11  |> [system.ucf(77)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(77)]:
   NET "JB2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JB3           LOC = V10  |>
   [system.ucf(78)]: NET "JB3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JB3           LOC = V10  |> [system.ucf(78)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(78)]:
   NET "JB3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JB4           LOC = W8   |>
   [system.ucf(79)]: NET "JB4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JB4           LOC = W8   |> [system.ucf(79)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(79)]:
   NET "JB4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JB7           LOC = V12  |>
   [system.ucf(80)]: NET "JB7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JB7           LOC = V12  |> [system.ucf(80)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(80)]:
   NET "JB7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JB8           LOC = W10  |>
   [system.ucf(81)]: NET "JB8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JB8           LOC = W10  |> [system.ucf(81)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(81)]:
   NET "JB8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JB9           LOC = V9   |>
   [system.ucf(82)]: NET "JB9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JB9           LOC = V9   |> [system.ucf(82)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(82)]:
   NET "JB9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JC1_N         LOC = AB6  |>
   [system.ucf(83)]: NET "JC1_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JC1_N         LOC = AB6  |> [system.ucf(83)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(83)]:
   NET "JC1_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JC1_P         LOC = AB7  |>
   [system.ucf(84)]: NET "JC1_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JC1_P         LOC = AB7  |> [system.ucf(84)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(84)]:
   NET "JC1_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JC2_N         LOC = AA4  |>
   [system.ucf(85)]: NET "JC2_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JC2_N         LOC = AA4  |> [system.ucf(85)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(85)]:
   NET "JC2_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JC2_P         LOC = Y4   |>
   [system.ucf(86)]: NET "JC2_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JC2_P         LOC = Y4   |> [system.ucf(86)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(86)]:
   NET "JC2_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JC3_N         LOC = T6   |>
   [system.ucf(87)]: NET "JC3_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JC3_N         LOC = T6   |> [system.ucf(87)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(87)]:
   NET "JC3_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JC3_P         LOC = R6   |>
   [system.ucf(88)]: NET "JC3_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JC3_P         LOC = R6   |> [system.ucf(88)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(88)]:
   NET "JC3_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JC4_N         LOC = U4   |>
   [system.ucf(89)]: NET "JC4_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JC4_N         LOC = U4   |> [system.ucf(89)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(89)]:
   NET "JC4_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JC4_P         LOC = T4   |>
   [system.ucf(90)]: NET "JC4_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JC4_P         LOC = T4   |> [system.ucf(90)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(90)]:
   NET "JC4_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JD1_N         LOC = W7   |>
   [system.ucf(91)]: NET "JD1_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JD1_N         LOC = W7   |> [system.ucf(91)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(91)]:
   NET "JD1_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JD1_P         LOC = V7   |>
   [system.ucf(92)]: NET "JD1_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JD1_P         LOC = V7   |> [system.ucf(92)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(92)]:
   NET "JD1_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JD2_N         LOC = V4   |>
   [system.ucf(93)]: NET "JD2_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JD2_N         LOC = V4   |> [system.ucf(93)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(93)]:
   NET "JD2_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JD2_P         LOC = V5   |>
   [system.ucf(94)]: NET "JD2_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JD2_P         LOC = V5   |> [system.ucf(94)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(94)]:
   NET "JD2_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JD3_N         LOC = W5   |>
   [system.ucf(95)]: NET "JD3_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JD3_N         LOC = W5   |> [system.ucf(95)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(95)]:
   NET "JD3_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JD3_P         LOC = W6   |>
   [system.ucf(96)]: NET "JD3_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JD3_P         LOC = W6   |> [system.ucf(96)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(96)]:
   NET "JD3_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JD4_N         LOC = U5   |>
   [system.ucf(97)]: NET "JD4_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JD4_N         LOC = U5   |> [system.ucf(97)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(97)]:
   NET "JD4_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET JD4_P         LOC = U6   |>
   [system.ucf(98)]: NET "JD4_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET JD4_P         LOC = U6   |> [system.ucf(98)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(98)]:
   NET "JD4_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET OLED_DC       LOC = U10  |>
   [system.ucf(99)]: NET "OLED_DC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET OLED_DC       LOC = U10  |> [system.ucf(99)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(99)]:
   NET "OLED_DC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET OLED_RES      LOC = U9   |>
   [system.ucf(100)]: NET "OLED_RES" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET OLED_RES      LOC = U9   |> [system.ucf(100)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(100)]:
   NET "OLED_RES" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET OLED_SCLK     LOC = AB12 |>
   [system.ucf(101)]: NET "OLED_SCLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET OLED_SCLK     LOC = AB12 |> [system.ucf(101)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(101)]:
   NET "OLED_SCLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET OLED_SDIN     LOC = AA12 |>
   [system.ucf(102)]: NET "OLED_SDIN" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET OLED_SDIN     LOC = AA12 |> [system.ucf(102)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(102)]:
   NET "OLED_SDIN" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET OLED_VBAT     LOC = U11  |>
   [system.ucf(103)]: NET "OLED_VBAT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET OLED_VBAT     LOC = U11  |> [system.ucf(103)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(103)]:
   NET "OLED_VBAT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET OLED_VDD      LOC = U12  |>
   [system.ucf(104)]: NET "OLED_VDD" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET OLED_VDD      LOC = U12  |> [system.ucf(104)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(104)]:
   NET "OLED_VDD" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_PRSNT     LOC = AB14 |>
   [system.ucf(107)]: NET "FMC_PRSNT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_PRSNT     LOC = AB14 |> [system.ucf(107)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(107)]:
   NET "FMC_PRSNT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_CLK        LOC = W18  |>
   [system.ucf(108)]: NET "HD_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_CLK        LOC = W18  |> [system.ucf(108)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(108)]:
   NET "HD_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D0         LOC = Y13  |>
   [system.ucf(109)]: NET "HD_D0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D0         LOC = Y13  |> [system.ucf(109)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(109)]:
   NET "HD_D0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D1         LOC = AA13 |>
   [system.ucf(110)]: NET "HD_D1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D1         LOC = AA13 |> [system.ucf(110)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(110)]:
   NET "HD_D1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D10        LOC = W13  |>
   [system.ucf(111)]: NET "HD_D10" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D10        LOC = W13  |> [system.ucf(111)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(111)]:
   NET "HD_D10" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D11        LOC = W15  |>
   [system.ucf(112)]: NET "HD_D11" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D11        LOC = W15  |> [system.ucf(112)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(112)]:
   NET "HD_D11" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D12        LOC = V15  |>
   [system.ucf(113)]: NET "HD_D12" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D12        LOC = V15  |> [system.ucf(113)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(113)]:
   NET "HD_D12" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D13        LOC = U17  |>
   [system.ucf(114)]: NET "HD_D13" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D13        LOC = U17  |> [system.ucf(114)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(114)]:
   NET "HD_D13" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D14        LOC = V14  |>
   [system.ucf(115)]: NET "HD_D14" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D14        LOC = V14  |> [system.ucf(115)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(115)]:
   NET "HD_D14" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D15        LOC = V13  |>
   [system.ucf(116)]: NET "HD_D15" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D15        LOC = V13  |> [system.ucf(116)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(116)]:
   NET "HD_D15" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D2         LOC = AA14 |>
   [system.ucf(117)]: NET "HD_D2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D2         LOC = AA14 |> [system.ucf(117)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(117)]:
   NET "HD_D2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D3         LOC = Y14  |>
   [system.ucf(118)]: NET "HD_D3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D3         LOC = Y14  |> [system.ucf(118)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(118)]:
   NET "HD_D3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D4         LOC = AB15 |>
   [system.ucf(119)]: NET "HD_D4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D4         LOC = AB15 |> [system.ucf(119)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(119)]:
   NET "HD_D4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D5         LOC = AB16 |>
   [system.ucf(120)]: NET "HD_D5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D5         LOC = AB16 |> [system.ucf(120)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(120)]:
   NET "HD_D5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D6         LOC = AA16 |>
   [system.ucf(121)]: NET "HD_D6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D6         LOC = AA16 |> [system.ucf(121)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(121)]:
   NET "HD_D6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D7         LOC = AB17 |>
   [system.ucf(122)]: NET "HD_D7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D7         LOC = AB17 |> [system.ucf(122)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(122)]:
   NET "HD_D7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D8         LOC = AA17 |>
   [system.ucf(123)]: NET "HD_D8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D8         LOC = AA17 |> [system.ucf(123)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(123)]:
   NET "HD_D8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_D9         LOC = Y15  |>
   [system.ucf(124)]: NET "HD_D9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_D9         LOC = Y15  |> [system.ucf(124)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(124)]:
   NET "HD_D9" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_DE         LOC = U16  |>
   [system.ucf(125)]: NET "HD_DE" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_DE         LOC = U16  |> [system.ucf(125)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(125)]:
   NET "HD_DE" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_HSYNC      LOC = V17  |>
   [system.ucf(126)]: NET "HD_HSYNC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_HSYNC      LOC = V17  |> [system.ucf(126)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(126)]:
   NET "HD_HSYNC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_INT        LOC = W16  |>
   [system.ucf(127)]: NET "HD_INT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_INT        LOC = W16  |> [system.ucf(127)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(127)]:
   NET "HD_INT" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_SCL        LOC = AA18 |>
   [system.ucf(128)]: NET "HD_SCL" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_SCL        LOC = AA18 |> [system.ucf(128)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(128)]:
   NET "HD_SCL" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_SDA        LOC = Y16  |>
   [system.ucf(129)]: NET "HD_SDA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_SDA        LOC = Y16  |> [system.ucf(129)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(129)]:
   NET "HD_SDA" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_SPDIF      LOC = U15  |>
   [system.ucf(130)]: NET "HD_SPDIF" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_SPDIF      LOC = U15  |> [system.ucf(130)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(130)]:
   NET "HD_SPDIF" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_SPDIFO     LOC = Y18  |>
   [system.ucf(131)]: NET "HD_SPDIFO" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_SPDIFO     LOC = Y18  |> [system.ucf(131)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(131)]:
   NET "HD_SPDIFO" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET HD_VSYNC      LOC = W17  |>
   [system.ucf(132)]: NET "HD_VSYNC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET HD_VSYNC      LOC = W17  |> [system.ucf(132)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(132)]:
   NET "HD_VSYNC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LD0           LOC = T22  |>
   [system.ucf(133)]: NET "LD0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LD0           LOC = T22  |> [system.ucf(133)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(133)]:
   NET "LD0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LD1           LOC = T21  |>
   [system.ucf(134)]: NET "LD1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LD1           LOC = T21  |> [system.ucf(134)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(134)]:
   NET "LD1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LD2           LOC = U22  |>
   [system.ucf(135)]: NET "LD2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LD2           LOC = U22  |> [system.ucf(135)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(135)]:
   NET "LD2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LD3           LOC = U21  |>
   [system.ucf(136)]: NET "LD3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LD3           LOC = U21  |> [system.ucf(136)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(136)]:
   NET "LD3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LD4           LOC = V22  |>
   [system.ucf(137)]: NET "LD4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LD4           LOC = V22  |> [system.ucf(137)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(137)]:
   NET "LD4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LD5           LOC = W22  |>
   [system.ucf(138)]: NET "LD5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LD5           LOC = W22  |> [system.ucf(138)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(138)]:
   NET "LD5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LD6           LOC = U19  |>
   [system.ucf(139)]: NET "LD6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LD6           LOC = U19  |> [system.ucf(139)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(139)]:
   NET "LD6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LD7           LOC = U14  |>
   [system.ucf(140)]: NET "LD7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LD7           LOC = U14  |> [system.ucf(140)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(140)]:
   NET "LD7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET NetIC16_W20   LOC = W20  |>
   [system.ucf(141)]: NET "NetIC16_W20" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET NetIC16_W20   LOC = W20  |> [system.ucf(141)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(141)]:
   NET "NetIC16_W20" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET NetIC16_W21   LOC = W21  |>
   [system.ucf(142)]: NET "NetIC16_W21" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET NetIC16_W21   LOC = W21  |> [system.ucf(142)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(142)]:
   NET "NetIC16_W21" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_B1        LOC = Y21  |>
   [system.ucf(143)]: NET "VGA_B1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_B1        LOC = Y21  |> [system.ucf(143)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(143)]:
   NET "VGA_B1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_B2        LOC = Y20  |>
   [system.ucf(144)]: NET "VGA_B2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_B2        LOC = Y20  |> [system.ucf(144)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(144)]:
   NET "VGA_B2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_B3        LOC = AB20 |>
   [system.ucf(145)]: NET "VGA_B3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_B3        LOC = AB20 |> [system.ucf(145)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(145)]:
   NET "VGA_B3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_B4        LOC = AB19 |>
   [system.ucf(146)]: NET "VGA_B4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_B4        LOC = AB19 |> [system.ucf(146)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(146)]:
   NET "VGA_B4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_G1        LOC = AB22 |>
   [system.ucf(147)]: NET "VGA_G1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_G1        LOC = AB22 |> [system.ucf(147)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(147)]:
   NET "VGA_G1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_G2        LOC = AA22 |>
   [system.ucf(148)]: NET "VGA_G2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_G2        LOC = AA22 |> [system.ucf(148)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(148)]:
   NET "VGA_G2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_G3        LOC = AB21 |>
   [system.ucf(149)]: NET "VGA_G3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_G3        LOC = AB21 |> [system.ucf(149)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(149)]:
   NET "VGA_G3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_G4        LOC = AA21 |>
   [system.ucf(150)]: NET "VGA_G4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_G4        LOC = AA21 |> [system.ucf(150)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(150)]:
   NET "VGA_G4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_HS        LOC = AA19 |>
   [system.ucf(151)]: NET "VGA_HS" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_HS        LOC = AA19 |> [system.ucf(151)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(151)]:
   NET "VGA_HS" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_R1        LOC = V20  |>
   [system.ucf(152)]: NET "VGA_R1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_R1        LOC = V20  |> [system.ucf(152)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(152)]:
   NET "VGA_R1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_R2        LOC = U20  |>
   [system.ucf(153)]: NET "VGA_R2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_R2        LOC = U20  |> [system.ucf(153)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(153)]:
   NET "VGA_R2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_R3        LOC = V19  |>
   [system.ucf(154)]: NET "VGA_R3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_R3        LOC = V19  |> [system.ucf(154)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(154)]:
   NET "VGA_R3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_R4        LOC = V18  |>
   [system.ucf(155)]: NET "VGA_R4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_R4        LOC = V18  |> [system.ucf(155)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(155)]:
   NET "VGA_R4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET VGA_VS        LOC = Y19  |>
   [system.ucf(156)]: NET "VGA_VS" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET VGA_VS        LOC = Y19  |> [system.ucf(156)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(156)]:
   NET "VGA_VS" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET BTNC          LOC = P16  |>
   [system.ucf(159)]: NET "BTNC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BTNC          LOC = P16  |> [system.ucf(159)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(159)]:
   NET "BTNC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET BTND          LOC = R16  |>
   [system.ucf(160)]: NET "BTND" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BTND          LOC = R16  |> [system.ucf(160)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(160)]:
   NET "BTND" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET BTNL          LOC = N15  |>
   [system.ucf(161)]: NET "BTNL" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BTNL          LOC = N15  |> [system.ucf(161)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(161)]:
   NET "BTNL" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET BTNR          LOC = R18  |>
   [system.ucf(162)]: NET "BTNR" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BTNR          LOC = R18  |> [system.ucf(162)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(162)]:
   NET "BTNR" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET BTNU          LOC = T18  |>
   [system.ucf(163)]: NET "BTNU" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BTNU          LOC = T18  |> [system.ucf(163)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(163)]:
   NET "BTNU" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_clk_in    LOC = L19  |>
   [system.ucf(164)]: NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_clk_in    LOC = L19  |> [system.ucf(164)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(164)]:
   NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_clk_in   LOC = L18  |>
   [system.ucf(165)]: NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_clk_in   LOC = L18  |> [system.ucf(165)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(165)]:
   NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[0] LOC = M20  |>
   [system.ucf(166)]: NET "adc_data_in_n[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[0] LOC = M20  |> [system.ucf(166)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(166)]:
   NET "adc_data_in_n[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[0] LOC = M19  |>
   [system.ucf(167)]: NET "adc_data_in_p[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[0] LOC = M19  |> [system.ucf(167)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(167)]:
   NET "adc_data_in_p[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[1] LOC = N20  |>
   [system.ucf(168)]: NET "adc_data_in_n[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[1] LOC = N20  |> [system.ucf(168)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(168)]:
   NET "adc_data_in_n[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[1] LOC = N19  |>
   [system.ucf(169)]: NET "adc_data_in_p[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[1] LOC = N19  |> [system.ucf(169)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(169)]:
   NET "adc_data_in_p[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[2]    LOC = P18  |>
   [system.ucf(170)]: NET "adc_data_in_n[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[2]    LOC = P18  |> [system.ucf(170)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(170)]:
   NET "adc_data_in_n[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[2]    LOC = P17  |>
   [system.ucf(171)]: NET "adc_data_in_p[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[2]    LOC = P17  |> [system.ucf(171)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(171)]:
   NET "adc_data_in_p[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[3]    LOC = P22  |>
   [system.ucf(172)]: NET "adc_data_in_n[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[3]    LOC = P22  |> [system.ucf(172)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(172)]:
   NET "adc_data_in_n[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[3]    LOC = N22  |>
   [system.ucf(173)]: NET "adc_data_in_p[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[3]    LOC = N22  |> [system.ucf(173)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(173)]:
   NET "adc_data_in_p[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[4]    LOC = M22  |>
   [system.ucf(174)]: NET "adc_data_in_n[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[4]    LOC = M22  |> [system.ucf(174)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(174)]:
   NET "adc_data_in_n[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[4]    LOC = M21  |>
   [system.ucf(175)]: NET "adc_data_in_p[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[4]    LOC = M21  |> [system.ucf(175)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(175)]:
   NET "adc_data_in_p[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[5]    LOC = K18  |>
   [system.ucf(176)]: NET "adc_data_in_n[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[5]    LOC = K18  |> [system.ucf(176)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(176)]:
   NET "adc_data_in_n[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[5]    LOC = J18  |>
   [system.ucf(177)]: NET "adc_data_in_p[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[5]    LOC = J18  |> [system.ucf(177)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(177)]:
   NET "adc_data_in_p[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[6]    LOC = L22  |>
   [system.ucf(178)]: NET "adc_data_in_n[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[6]    LOC = L22  |> [system.ucf(178)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(178)]:
   NET "adc_data_in_n[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[6]    LOC = L21  |>
   [system.ucf(179)]: NET "adc_data_in_p[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[6]    LOC = L21  |> [system.ucf(179)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(179)]:
   NET "adc_data_in_p[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[7]   LOC = T17  |>
   [system.ucf(180)]: NET "adc_data_in_n[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[7]   LOC = T17  |> [system.ucf(180)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(180)]:
   NET "adc_data_in_n[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[7]   LOC = T16  |>
   [system.ucf(181)]: NET "adc_data_in_p[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[7]   LOC = T16  |> [system.ucf(181)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(181)]:
   NET "adc_data_in_p[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_or_n    LOC = J22  |>
   [system.ucf(182)]: NET "adc_data_or_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_or_n    LOC = J22  |> [system.ucf(182)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(182)]:
   NET "adc_data_or_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_or_p    LOC = J21  |>
   [system.ucf(183)]: NET "adc_data_or_p" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_or_p    LOC = J21  |> [system.ucf(183)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(183)]:
   NET "adc_data_or_p" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA09_N    LOC = R21  |>
   [system.ucf(184)]: NET "FMC_LA09_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA09_N    LOC = R21  |> [system.ucf(184)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(184)]:
   NET "FMC_LA09_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA09_P    LOC = R20  |>
   [system.ucf(185)]: NET "FMC_LA09_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA09_P    LOC = R20  |> [system.ucf(185)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(185)]:
   NET "FMC_LA09_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA10_N    LOC = T19  |>
   [system.ucf(186)]: NET "FMC_LA10_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA10_N    LOC = T19  |> [system.ucf(186)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(186)]:
   NET "FMC_LA10_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA10_P    LOC = R19  |>
   [system.ucf(187)]: NET "FMC_LA10_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA10_P    LOC = R19  |> [system.ucf(187)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(187)]:
   NET "FMC_LA10_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA11_N    LOC = N18  |>
   [system.ucf(188)]: NET "FMC_LA11_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA11_N    LOC = N18  |> [system.ucf(188)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(188)]:
   NET "FMC_LA11_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA11_P    LOC = N17  |>
   [system.ucf(189)]: NET "FMC_LA11_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA11_P    LOC = N17  |> [system.ucf(189)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(189)]:
   NET "FMC_LA11_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA12_N    LOC = P21  |>
   [system.ucf(190)]: NET "FMC_LA12_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA12_N    LOC = P21  |> [system.ucf(190)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(190)]:
   NET "FMC_LA12_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA12_P    LOC = P20  |>
   [system.ucf(191)]: NET "FMC_LA12_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA12_P    LOC = P20  |> [system.ucf(191)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(191)]:
   NET "FMC_LA12_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA13_N    LOC = M17  |>
   [system.ucf(192)]: NET "FMC_LA13_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA13_N    LOC = M17  |> [system.ucf(192)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(192)]:
   NET "FMC_LA13_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA13_P    LOC = L17  |>
   [system.ucf(193)]: NET "FMC_LA13_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA13_P    LOC = L17  |> [system.ucf(193)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(193)]:
   NET "FMC_LA13_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA14_N    LOC = K20  |>
   [system.ucf(194)]: NET "FMC_LA14_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA14_N    LOC = K20  |> [system.ucf(194)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(194)]:
   NET "FMC_LA14_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA14_P    LOC = K19  |>
   [system.ucf(195)]: NET "FMC_LA14_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA14_P    LOC = K19  |> [system.ucf(195)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(195)]:
   NET "FMC_LA14_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA15_N    LOC = J17  |>
   [system.ucf(196)]: NET "FMC_LA15_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA15_N    LOC = J17  |> [system.ucf(196)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(196)]:
   NET "FMC_LA15_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA15_P    LOC = J16  |>
   [system.ucf(197)]: NET "FMC_LA15_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA15_P    LOC = J16  |> [system.ucf(197)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(197)]:
   NET "FMC_LA15_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA16_N    LOC = K21  |>
   [system.ucf(198)]: NET "FMC_LA16_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA16_N    LOC = K21  |> [system.ucf(198)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(198)]:
   NET "FMC_LA16_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA16_P    LOC = J20  |>
   [system.ucf(199)]: NET "FMC_LA16_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA16_P    LOC = J20  |> [system.ucf(199)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(199)]:
   NET "FMC_LA16_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET OTG_VBUSOC    LOC = L16  |>
   [system.ucf(200)]: NET "OTG_VBUSOC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET OTG_VBUSOC    LOC = L16  |> [system.ucf(200)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(200)]:
   NET "OTG_VBUSOC" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET PUDC_B        LOC = K16  |>
   [system.ucf(201)]: NET "PUDC_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET PUDC_B        LOC = K16  |> [system.ucf(201)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(201)]:
   NET "PUDC_B" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET XADC_GIO0     LOC = H15;>
   [system.ucf(202)]: NET "XADC_GIO0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET XADC_GIO0     LOC = H15;> [system.ucf(202)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET XADC_GIO1     LOC = R15;>
   [system.ucf(203)]: NET "XADC_GIO1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET XADC_GIO1     LOC = R15;> [system.ucf(203)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET XADC_GIO2     LOC = K15;>
   [system.ucf(204)]: NET "XADC_GIO2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET XADC_GIO2     LOC = K15;> [system.ucf(204)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET XADC_GIO3     LOC = J15;>
   [system.ucf(205)]: NET "XADC_GIO3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET XADC_GIO3     LOC = J15;> [system.ucf(205)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_CLK1_N    LOC = C19  |>
   [system.ucf(208)]: NET "FMC_CLK1_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_CLK1_N    LOC = C19  |> [system.ucf(208)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(208)]:
   NET "FMC_CLK1_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_CLK1_P    LOC = D18  |>
   [system.ucf(209)]: NET "FMC_CLK1_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_CLK1_P    LOC = D18  |> [system.ucf(209)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(209)]:
   NET "FMC_CLK1_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA17_CC_N LOC = B20  |>
   [system.ucf(210)]: NET "FMC_LA17_CC_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA17_CC_N LOC = B20  |> [system.ucf(210)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(210)]:
   NET "FMC_LA17_CC_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA17_CC_P LOC = B19  |>
   [system.ucf(211)]: NET "FMC_LA17_CC_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA17_CC_P LOC = B19  |> [system.ucf(211)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(211)]:
   NET "FMC_LA17_CC_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA18_CC_N LOC = C20  |>
   [system.ucf(212)]: NET "FMC_LA18_CC_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA18_CC_N LOC = C20  |> [system.ucf(212)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(212)]:
   NET "FMC_LA18_CC_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA18_CC_P LOC = D20  |>
   [system.ucf(213)]: NET "FMC_LA18_CC_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA18_CC_P LOC = D20  |> [system.ucf(213)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(213)]:
   NET "FMC_LA18_CC_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA19_N    LOC = G16  |>
   [system.ucf(214)]: NET "FMC_LA19_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA19_N    LOC = G16  |> [system.ucf(214)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(214)]:
   NET "FMC_LA19_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA19_P    LOC = G15  |>
   [system.ucf(215)]: NET "FMC_LA19_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA19_P    LOC = G15  |> [system.ucf(215)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(215)]:
   NET "FMC_LA19_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA20_N    LOC = G21  |>
   [system.ucf(216)]: NET "FMC_LA20_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA20_N    LOC = G21  |> [system.ucf(216)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(216)]:
   NET "FMC_LA20_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA20_P    LOC = G20  |>
   [system.ucf(217)]: NET "FMC_LA20_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA20_P    LOC = G20  |> [system.ucf(217)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(217)]:
   NET "FMC_LA20_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA21_N    LOC = E20  |>
   [system.ucf(218)]: NET "FMC_LA21_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA21_N    LOC = E20  |> [system.ucf(218)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(218)]:
   NET "FMC_LA21_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA21_P    LOC = E19  |>
   [system.ucf(219)]: NET "FMC_LA21_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA21_P    LOC = E19  |> [system.ucf(219)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(219)]:
   NET "FMC_LA21_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA22_N    LOC = F19  |>
   [system.ucf(220)]: NET "FMC_LA22_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA22_N    LOC = F19  |> [system.ucf(220)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(220)]:
   NET "FMC_LA22_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA22_P    LOC = G19  |>
   [system.ucf(221)]: NET "FMC_LA22_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA22_P    LOC = G19  |> [system.ucf(221)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(221)]:
   NET "FMC_LA22_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA23_N    LOC = D15  |>
   [system.ucf(222)]: NET "FMC_LA23_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA23_N    LOC = D15  |> [system.ucf(222)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(222)]:
   NET "FMC_LA23_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA23_P    LOC = E15  |>
   [system.ucf(223)]: NET "FMC_LA23_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA23_P    LOC = E15  |> [system.ucf(223)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(223)]:
   NET "FMC_LA23_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA24_N    LOC = A19  |>
   [system.ucf(224)]: NET "FMC_LA24_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA24_N    LOC = A19  |> [system.ucf(224)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(224)]:
   NET "FMC_LA24_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA24_P    LOC = A18  |>
   [system.ucf(225)]: NET "FMC_LA24_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA24_P    LOC = A18  |> [system.ucf(225)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(225)]:
   NET "FMC_LA24_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA25_N    LOC = C22  |>
   [system.ucf(226)]: NET "FMC_LA25_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA25_N    LOC = C22  |> [system.ucf(226)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(226)]:
   NET "FMC_LA25_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA25_P    LOC = D22  |>
   [system.ucf(227)]: NET "FMC_LA25_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA25_P    LOC = D22  |> [system.ucf(227)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(227)]:
   NET "FMC_LA25_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA26_N    LOC = E18  |>
   [system.ucf(228)]: NET "FMC_LA26_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA26_N    LOC = E18  |> [system.ucf(228)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(228)]:
   NET "FMC_LA26_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA26_P    LOC = F18  |>
   [system.ucf(229)]: NET "FMC_LA26_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA26_P    LOC = F18  |> [system.ucf(229)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(229)]:
   NET "FMC_LA26_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA27_N    LOC = D21  |>
   [system.ucf(230)]: NET "FMC_LA27_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA27_N    LOC = D21  |> [system.ucf(230)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(230)]:
   NET "FMC_LA27_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA27_P    LOC = E21  |>
   [system.ucf(231)]: NET "FMC_LA27_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA27_P    LOC = E21  |> [system.ucf(231)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(231)]:
   NET "FMC_LA27_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA28_N    LOC = A17  |>
   [system.ucf(232)]: NET "FMC_LA28_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA28_N    LOC = A17  |> [system.ucf(232)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(232)]:
   NET "FMC_LA28_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA28_P    LOC = A16  |>
   [system.ucf(233)]: NET "FMC_LA28_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA28_P    LOC = A16  |> [system.ucf(233)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(233)]:
   NET "FMC_LA28_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA29_N    LOC = C18  |>
   [system.ucf(234)]: NET "FMC_LA29_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA29_N    LOC = C18  |> [system.ucf(234)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(234)]:
   NET "FMC_LA29_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA29_P    LOC = C17  |>
   [system.ucf(235)]: NET "FMC_LA29_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA29_P    LOC = C17  |> [system.ucf(235)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(235)]:
   NET "FMC_LA29_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA30_N    LOC = B15  |>
   [system.ucf(236)]: NET "FMC_LA30_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA30_N    LOC = B15  |> [system.ucf(236)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(236)]:
   NET "FMC_LA30_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA30_P    LOC = C15  |>
   [system.ucf(237)]: NET "FMC_LA30_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA30_P    LOC = C15  |> [system.ucf(237)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(237)]:
   NET "FMC_LA30_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA31_N    LOC = B17  |>
   [system.ucf(238)]: NET "FMC_LA31_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA31_N    LOC = B17  |> [system.ucf(238)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(238)]:
   NET "FMC_LA31_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA31_P    LOC = B16  |>
   [system.ucf(239)]: NET "FMC_LA31_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA31_P    LOC = B16  |> [system.ucf(239)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(239)]:
   NET "FMC_LA31_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA32_N    LOC = A22  |>
   [system.ucf(240)]: NET "FMC_LA32_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA32_N    LOC = A22  |> [system.ucf(240)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(240)]:
   NET "FMC_LA32_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA32_P    LOC = A21  |>
   [system.ucf(241)]: NET "FMC_LA32_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA32_P    LOC = A21  |> [system.ucf(241)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(241)]:
   NET "FMC_LA32_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA33_N    LOC = B22  |>
   [system.ucf(242)]: NET "FMC_LA33_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA33_N    LOC = B22  |> [system.ucf(242)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(242)]:
   NET "FMC_LA33_N" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET FMC_LA33_P    LOC = B21  |>
   [system.ucf(243)]: NET "FMC_LA33_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET FMC_LA33_P    LOC = B21  |> [system.ucf(243)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(243)]:
   NET "FMC_LA33_P" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET OTG_RESETN    LOC = G17  |>
   [system.ucf(244)]: NET "OTG_RESETN" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET OTG_RESETN    LOC = G17  |> [system.ucf(244)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(244)]:
   NET "OTG_RESETN" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET SW0           LOC = F22  |>
   [system.ucf(245)]: NET "SW0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SW0           LOC = F22  |> [system.ucf(245)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(245)]:
   NET "SW0" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET SW1           LOC = G22  |>
   [system.ucf(246)]: NET "SW1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SW1           LOC = G22  |> [system.ucf(246)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(246)]:
   NET "SW1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET SW2           LOC = H22  |>
   [system.ucf(247)]: NET "SW2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SW2           LOC = H22  |> [system.ucf(247)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(247)]:
   NET "SW2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET SW3           LOC = F21  |>
   [system.ucf(248)]: NET "SW3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SW3           LOC = F21  |> [system.ucf(248)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(248)]:
   NET "SW3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET SW4           LOC = H19  |>
   [system.ucf(249)]: NET "SW4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SW4           LOC = H19  |> [system.ucf(249)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(249)]:
   NET "SW4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET SW5           LOC = H18  |>
   [system.ucf(250)]: NET "SW5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SW5           LOC = H18  |> [system.ucf(250)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(250)]:
   NET "SW5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET SW6           LOC = H17  |>
   [system.ucf(251)]: NET "SW6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SW6           LOC = H17  |> [system.ucf(251)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(251)]:
   NET "SW6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET SW7           LOC = M15  |>
   [system.ucf(252)]: NET "SW7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SW7           LOC = M15  |> [system.ucf(252)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(252)]:
   NET "SW7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET XADC_AD0N_R   LOC = E16;>
   [system.ucf(253)]: NET "XADC_AD0N_R" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET XADC_AD0N_R   LOC = E16;> [system.ucf(253)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET XADC_AD0P_R   LOC = F16;>
   [system.ucf(254)]: NET "XADC_AD0P_R" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET XADC_AD0P_R   LOC = F16;> [system.ucf(254)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET XADC_AD8N_R   LOC = D17;>
   [system.ucf(255)]: NET "XADC_AD8N_R" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET XADC_AD8N_R   LOC = D17;> [system.ucf(255)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET XADC_AD8P_R   LOC = D16;>
   [system.ucf(256)]: NET "XADC_AD8P_R" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET XADC_AD8P_R   LOC = D16;> [system.ucf(256)]' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:   384
  Number of warnings: 332

Total REAL time to NGDBUILD completion: 1 min  50 sec
Total CPU time to NGDBUILD completion:  1 min  50 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 19 12:17:11 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET adc_clk_in    LOC = L19  |>
   [system.ucf(56)]: NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_clk_in    LOC = L19  |> [system.ucf(56)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(56)]:
   NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_clk_in   LOC = L18  |>
   [system.ucf(57)]: NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_clk_in   LOC = L18  |> [system.ucf(57)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(57)]:
   NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[0] LOC = M20  |>
   [system.ucf(58)]: NET "adc_data_in_n[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[0] LOC = M20  |> [system.ucf(58)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(58)]:
   NET "adc_data_in_n[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[0] LOC = M19  |>
   [system.ucf(59)]: NET "adc_data_in_p[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[0] LOC = M19  |> [system.ucf(59)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(59)]:
   NET "adc_data_in_p[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[1] LOC = N20  |>
   [system.ucf(60)]: NET "adc_data_in_n[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[1] LOC = N20  |> [system.ucf(60)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(60)]:
   NET "adc_data_in_n[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[1] LOC = N19  |>
   [system.ucf(61)]: NET "adc_data_in_p[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[1] LOC = N19  |> [system.ucf(61)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(61)]:
   NET "adc_data_in_p[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[2]    LOC = P18  |>
   [system.ucf(62)]: NET "adc_data_in_n[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[2]    LOC = P18  |> [system.ucf(62)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(62)]:
   NET "adc_data_in_n[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[2]    LOC = P17  |>
   [system.ucf(63)]: NET "adc_data_in_p[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[2]    LOC = P17  |> [system.ucf(63)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(63)]:
   NET "adc_data_in_p[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[3]    LOC = P22  |>
   [system.ucf(64)]: NET "adc_data_in_n[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[3]    LOC = P22  |> [system.ucf(64)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(64)]:
   NET "adc_data_in_n[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[3]    LOC = N22  |>
   [system.ucf(65)]: NET "adc_data_in_p[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[3]    LOC = N22  |> [system.ucf(65)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(65)]:
   NET "adc_data_in_p[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[4]    LOC = M22  |>
   [system.ucf(66)]: NET "adc_data_in_n[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[4]    LOC = M22  |> [system.ucf(66)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(66)]:
   NET "adc_data_in_n[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[4]    LOC = M21  |>
   [system.ucf(67)]: NET "adc_data_in_p[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[4]    LOC = M21  |> [system.ucf(67)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(67)]:
   NET "adc_data_in_p[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[5]    LOC = K18  |>
   [system.ucf(68)]: NET "adc_data_in_n[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[5]    LOC = K18  |> [system.ucf(68)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(68)]:
   NET "adc_data_in_n[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[5]    LOC = J18  |>
   [system.ucf(69)]: NET "adc_data_in_p[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[5]    LOC = J18  |> [system.ucf(69)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(69)]:
   NET "adc_data_in_p[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[6]    LOC = L22  |>
   [system.ucf(70)]: NET "adc_data_in_n[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[6]    LOC = L22  |> [system.ucf(70)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(70)]:
   NET "adc_data_in_n[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[6]    LOC = L21  |>
   [system.ucf(71)]: NET "adc_data_in_p[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[6]    LOC = L21  |> [system.ucf(71)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(71)]:
   NET "adc_data_in_p[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[7]   LOC = T17  |>
   [system.ucf(72)]: NET "adc_data_in_n[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[7]   LOC = T17  |> [system.ucf(72)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(72)]:
   NET "adc_data_in_n[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[7]   LOC = T16  |>
   [system.ucf(73)]: NET "adc_data_in_p[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[7]   LOC = T16  |> [system.ucf(73)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(73)]:
   NET "adc_data_in_p[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_or_n    LOC = J22  |>
   [system.ucf(74)]: NET "adc_data_or_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_or_n    LOC = J22  |> [system.ucf(74)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(74)]:
   NET "adc_data_or_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_or_p    LOC = J21  |>
   [system.ucf(75)]: NET "adc_data_or_p" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_or_p    LOC = J21  |> [system.ucf(75)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(75)]:
   NET "adc_data_or_p" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    40
  Number of warnings: 156

Total REAL time to NGDBUILD completion: 1 min  50 sec
Total CPU time to NGDBUILD completion:  1 min  50 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 19 12:22:25 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET adc_clk_in    LOC = L19  |>
   [system.ucf(56)]: NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_clk_in    LOC = L19  |> [system.ucf(56)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(56)]:
   NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_clk_in   LOC = L18  |>
   [system.ucf(57)]: NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_clk_in   LOC = L18  |> [system.ucf(57)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(57)]:
   NET "adc_clk_in" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[0] LOC = M20  |>
   [system.ucf(58)]: NET "adc_data_in_n[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[0] LOC = M20  |> [system.ucf(58)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(58)]:
   NET "adc_data_in_n[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[0] LOC = M19  |>
   [system.ucf(59)]: NET "adc_data_in_p[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[0] LOC = M19  |> [system.ucf(59)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(59)]:
   NET "adc_data_in_p[0]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[1] LOC = N20  |>
   [system.ucf(60)]: NET "adc_data_in_n[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[1] LOC = N20  |> [system.ucf(60)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(60)]:
   NET "adc_data_in_n[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[1] LOC = N19  |>
   [system.ucf(61)]: NET "adc_data_in_p[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[1] LOC = N19  |> [system.ucf(61)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(61)]:
   NET "adc_data_in_p[1]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[2]    LOC = P18  |>
   [system.ucf(62)]: NET "adc_data_in_n[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[2]    LOC = P18  |> [system.ucf(62)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(62)]:
   NET "adc_data_in_n[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[2]    LOC = P17  |>
   [system.ucf(63)]: NET "adc_data_in_p[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[2]    LOC = P17  |> [system.ucf(63)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(63)]:
   NET "adc_data_in_p[2]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[3]    LOC = P22  |>
   [system.ucf(64)]: NET "adc_data_in_n[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[3]    LOC = P22  |> [system.ucf(64)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(64)]:
   NET "adc_data_in_n[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[3]    LOC = N22  |>
   [system.ucf(65)]: NET "adc_data_in_p[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[3]    LOC = N22  |> [system.ucf(65)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(65)]:
   NET "adc_data_in_p[3]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[4]    LOC = M22  |>
   [system.ucf(66)]: NET "adc_data_in_n[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[4]    LOC = M22  |> [system.ucf(66)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(66)]:
   NET "adc_data_in_n[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[4]    LOC = M21  |>
   [system.ucf(67)]: NET "adc_data_in_p[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[4]    LOC = M21  |> [system.ucf(67)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(67)]:
   NET "adc_data_in_p[4]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[5]    LOC = K18  |>
   [system.ucf(68)]: NET "adc_data_in_n[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[5]    LOC = K18  |> [system.ucf(68)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(68)]:
   NET "adc_data_in_n[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[5]    LOC = J18  |>
   [system.ucf(69)]: NET "adc_data_in_p[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[5]    LOC = J18  |> [system.ucf(69)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(69)]:
   NET "adc_data_in_p[5]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[6]    LOC = L22  |>
   [system.ucf(70)]: NET "adc_data_in_n[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[6]    LOC = L22  |> [system.ucf(70)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(70)]:
   NET "adc_data_in_n[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[6]    LOC = L21  |>
   [system.ucf(71)]: NET "adc_data_in_p[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[6]    LOC = L21  |> [system.ucf(71)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(71)]:
   NET "adc_data_in_p[6]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_n[7]   LOC = T17  |>
   [system.ucf(72)]: NET "adc_data_in_n[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_n[7]   LOC = T17  |> [system.ucf(72)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(72)]:
   NET "adc_data_in_n[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_in_p[7]   LOC = T16  |>
   [system.ucf(73)]: NET "adc_data_in_p[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_in_p[7]   LOC = T16  |> [system.ucf(73)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(73)]:
   NET "adc_data_in_p[7]" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET adc_data_or_n    LOC = J22  |>
   [system.ucf(74)]: NET "adc_data_or_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET adc_data_or_n    LOC = J22  |> [system.ucf(74)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS18;> [system.ucf(74)]:
   NET "adc_data_or_n" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    38
  Number of warnings: 155

Total REAL time to NGDBUILD completion: 1 min  50 sec
Total CPU time to NGDBUILD completion:  1 min  50 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 19 12:27:24 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  51 sec
Total CPU time to NGDBUILD completion:  1 min  51 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tready_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tready_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tlast_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tlast_pin" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_or_n_pin" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_or_p_pin" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_p_pin<2>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_n_pin<0>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_p_pin<1>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_p_pin<4>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_p_pin<3>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_n_pin<4>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_n_pin<3>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_n_pin<2>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_p_pin<0>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_n_pin<1>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_clk_in_p_pin" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_n_pin<7>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_n_pin<6>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_n_pin<5>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_p_pin<6>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_p_pin<5>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_data_in_p_pin<7>" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVCMOS18. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
ERROR:Pack:2907 - The I/O component "axi_adc_1c_0_adc_clk_in_n_pin" has an
   illegal IOSTANDARD value.  The IOB component is configured to use
   differential signaling and can not use single-ended IOSTANDARD value
   LVCMOS18.  Two ways to rectify this issue are: 1) Change the IOSTANDARD value
   to a differential standard. 2) Correct the I/O connectivity by instantiating
   a single-ended I/O buffer.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :  20
Number of warnings : 102
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 19 12:39:19 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_clk_in_n_pin".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_clk_in_p_pin".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<0>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<0>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<1>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<1>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<2>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<2>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<3>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<3>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<4>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<4>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<5>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<5>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<6>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<6>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<7>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<7>".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_or_n_pin".
ERROR:NgdBuild:488 - Attribute value "LVDS18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_or_p_pin".
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    20
  Number of warnings: 136

Total REAL time to NGDBUILD completion: 1 min  50 sec
Total CPU time to NGDBUILD completion:  1 min  50 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 19 12:44:30 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_clk_in_n_pin".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_clk_in_p_pin".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<0>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<0>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<1>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<1>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<2>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<2>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<3>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<3>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<4>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<4>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<5>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<5>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<6>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<6>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_n_pin<7>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_in_p_pin<7>".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_or_n_pin".
ERROR:NgdBuild:488 - Attribute value "LVDS_18" is not an accepted value for
   attribute "IOSTANDARD" on "axi_adc_1c_0_adc_data_or_p_pin".
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    20
  Number of warnings: 136

Total REAL time to NGDBUILD completion: 1 min  49 sec
Total CPU time to NGDBUILD completion:  1 min  49 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 19 12:49:32 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MN
   GR/ch2_sg_idle" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  53 sec
Total CPU time to NGDBUILD completion:  1 min  53 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tready_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tready_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tlast_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_dma_0_m_axis_mm2s_cntrl_tlast_pin" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 13 secs 
Total CPU  time at the beginning of Placer: 1 mins 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b848634e) REAL time: 1 mins 20 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 59 IOs, 20 are locked
   and 39 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:b848634e) REAL time: 1 mins 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c3c83cb8) REAL time: 1 mins 21 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.......
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c03e7670) REAL time: 1 mins 41 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c03e7670) REAL time: 1 mins 41 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:dc674776) REAL time: 1 mins 44 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:dc674776) REAL time: 1 mins 44 secs 

Phase 8.8  Global Placement
........................................
.............
......................................
.............................................................................................................................................................
............................................................................................................................................
Phase 8.8  Global Placement (Checksum:102a54bf) REAL time: 5 mins 47 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:102a54bf) REAL time: 5 mins 48 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ff84b519) REAL time: 6 mins 18 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ff84b519) REAL time: 6 mins 18 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ff84b519) REAL time: 6 mins 19 secs 

Total REAL time to Placer completion: 6 mins 19 secs 
Total CPU  time to Placer completion: 6 mins 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  179
Slice Logic Utilization:
  Number of Slice Registers:                 4,781 out of 106,400    4%
    Number used as Flip Flops:               4,768
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               13
  Number of Slice LUTs:                      4,498 out of  53,200    8%
    Number used as logic:                    3,615 out of  53,200    6%
      Number using O6 output only:           2,564
      Number using O5 output only:              13
      Number using O5 and O6:                1,038
      Number used as ROM:                        0
    Number used as Memory:                     375 out of  17,400    2%
      Number used as Dual Port RAM:            122
        Number using O6 output only:            90
        Number using O5 output only:             3
        Number using O5 and O6:                 29
      Number used as Single Port RAM:            0
      Number used as Shift Register:           253
        Number using O6 output only:           253
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    508
      Number with same-slice register load:    460
      Number with same-slice carry load:        48
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,553 out of  13,300   11%
  Number of LUT Flip Flop pairs used:        5,141
    Number with an unused Flip Flop:         1,377 out of   5,141   26%
    Number with an unused LUT:                 643 out of   5,141   12%
    Number of fully used LUT-FF pairs:       3,121 out of   5,141   60%
    Number of unique control sets:             281
    Number of slice register sites lost
      to control set restrictions:           1,164 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        59 out of     200   29%
    Number of LOCed IOBs:                       20 out of      59   33%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             43

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        9 out of     200    4%
    Number used as IDELAYE2s:                    9
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        9 out of     200    4%
    Number used as ILOGICE2s:                    9
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       34 out of     200   17%
    Number used as OLOGICE2s:                   34
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of       4   25%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.74

Peak Memory Usage:  1402 MB
Total REAL time to MAP completion:  6 mins 29 secs 
Total CPU time to MAP completion:   6 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6%
   Number of IDELAYCTRLs                     1 out of 4      25%
   Number of IDELAYE2s                       9 out of 200     4%
   Number of ILOGICE2s                       9 out of 200     4%
   Number of External IOBs                  39 out of 200    19%
      Number of LOCed IOBs                   0 out of 39      0%

   Number of External IOB33s                20 out of 200    10%
      Number of LOCed IOB33s                20 out of 20    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of OLOGICE2s                      34 out of 200    17%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       1 out of 280     1%
   Number of RAMB36E1s                       4 out of 140     2%
   Number of Slices                       1553 out of 13300  11%
   Number of Slice Registers              4781 out of 106400  4%
      Number used as Flip Flops           4781
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   4498 out of 53200   8%
   Number of Slice LUT-Flip Flop pairs    5090 out of 53200   9%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 35 secs 
Finished initial Timing Analysis.  REAL time: 35 secs 

WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM22_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM21_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_QUEUE.NO_FTCH_QUEUE_I/GEN_NOMULT_CHANNEL.CONTROL_STREAM.I_MM2S_CNTR
   L_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.
   dm/Mram_RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_
   SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
Starting Router


Phase  1  : 29222 unrouted;      REAL time: 38 secs 

Phase  2  : 23512 unrouted;      REAL time: 40 secs 

Phase  3  : 8838 unrouted;      REAL time: 58 secs 

Phase  4  : 8854 unrouted; (Setup:0, Hold:40509, Component Switching Limit:0)     REAL time: 1 mins 6 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:32517, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:32517, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:32517, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:32517, Component Switching Limit:0)     REAL time: 1 mins 24 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 30 secs 
Total REAL time to Router completion: 1 mins 30 secs 
Total CPU time to Router completion: 1 mins 34 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y30| No   | 1432 |  0.454     |  2.080      |
+---------------------+--------------+------+------+------------+-------------+
|axi_adc_1c_0/adc_clk |              |      |      |            |             |
|                     |BUFGCTRL_X0Y31| No   |   57 |  0.246     |  1.885      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.372ns|     9.628ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.004ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 29 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 35 secs 
Total CPU time to PAR completion: 1 mins 39 secs 

Peak Memory Usage:  1138 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 31
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 298450 paths, 0 nets, and 24249 connections

Design statistics:
   Minimum period:   9.628ns (Maximum frequency: 103.864MHz)


Analysis completed Wed Mar 19 13:00:38 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 40 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Mar 19 13:01:01 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_dma_0_m_axis_mm2s_cntrl_tlast_pin
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<0>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<1>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<2>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<3>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<4>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<5>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<6>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<7>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<8>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<9>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<10>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<11>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<12>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<13>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<14>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<15>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<16>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<17>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<18>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<19>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<20>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<21>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<22>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<23>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<24>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<29>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<26>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<27>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<28>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<25>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<30>
   axi_dma_0_m_axis_mm2s_cntrl_tdata_pin<31>
   axi_dma_0_m_axis_mm2s_cntrl_tvalid_pin
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<1>
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<2>
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<3>
   axi_dma_0_m_axis_mm2s_cntrl_tkeep_pin<0>
   axi_dma_0_m_axis_mm2s_cntrl_tready_pin
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Wed Mar 19 13:25:06 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 136 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
152 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:processing_system7_0 - /root/XPS/system.mhs line 43 - Running XST
synthesis
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line 182 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 - /root/XPS/system.mhs line
160 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"/root/XPS/implementation/axi_dma_0_wrapper/system_axi_dma_0_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
/root/XPS/system.mhs line 182 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_2_wrapper.ngc
../system_axi_interconnect_2_wrapper

Reading NGO file
"/root/XPS/implementation/axi_interconnect_2_wrapper/system_axi_interconnect_2_w
rapper.ngc" ...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 528.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Wed Mar 19 13:35:08 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  34 sec
Total CPU time to NGDBUILD completion:  1 min  34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 3 secs 
Total CPU  time at the beginning of Placer: 1 mins 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:45f65565) REAL time: 1 mins 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:45f65565) REAL time: 1 mins 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fbd765c9) REAL time: 1 mins 10 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fe1e99ba) REAL time: 1 mins 22 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:fe1e99ba) REAL time: 1 mins 22 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:fe1e99ba) REAL time: 1 mins 23 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:fe1e99ba) REAL time: 1 mins 23 secs 

Phase 8.8  Global Placement
........................................
.........................
........................
.....................
........................................................................................................................
Phase 8.8  Global Placement (Checksum:6403acac) REAL time: 5 mins 6 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:6403acac) REAL time: 5 mins 7 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:dfc22661) REAL time: 5 mins 23 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:dfc22661) REAL time: 5 mins 23 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:dfc22661) REAL time: 5 mins 23 secs 

Total REAL time to Placer completion: 5 mins 24 secs 
Total CPU  time to Placer completion: 5 mins 23 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 3,189 out of 106,400    2%
    Number used as Flip Flops:               3,189
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,557 out of  53,200    4%
    Number used as logic:                    2,289 out of  53,200    4%
      Number using O6 output only:           1,550
      Number using O5 output only:              16
      Number using O5 and O6:                  723
      Number used as ROM:                        0
    Number used as Memory:                     202 out of  17,400    1%
      Number used as Dual Port RAM:             18
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 14
      Number used as Single Port RAM:            0
      Number used as Shift Register:           184
        Number using O6 output only:           180
        Number using O5 output only:             0
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:     66
      Number with same-slice register load:     50
      Number with same-slice carry load:        16
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,602 out of  13,300   12%
  Number of LUT Flip Flop pairs used:        3,882
    Number with an unused Flip Flop:         1,051 out of   3,882   27%
    Number with an unused LUT:               1,325 out of   3,882   34%
    Number of fully used LUT-FF pairs:       1,506 out of   3,882   38%
    Number of unique control sets:             204
    Number of slice register sites lost
      to control set restrictions:             831 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     200   10%
    Number of LOCed IOBs:                       20 out of      20  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                              9

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  2 out of     280    1%
    Number using RAMB18E1 only:                  2
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        9 out of     200    4%
    Number used as IDELAYE2s:                    9
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        9 out of     200    4%
    Number used as ILOGICE2s:                    9
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of       4   25%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  1347 MB
Total REAL time to MAP completion:  5 mins 31 secs 
Total CPU time to MAP completion:   5 mins 31 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6%
   Number of IDELAYCTRLs                     1 out of 4      25%
   Number of IDELAYE2s                       9 out of 200     4%
   Number of ILOGICE2s                       9 out of 200     4%
   Number of External IOB33s                20 out of 200    10%
      Number of LOCed IOB33s                20 out of 20    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       2 out of 280     1%
   Number of RAMB36E1s                       4 out of 140     2%
   Number of Slices                       1602 out of 13300  12%
   Number of Slice Registers              3189 out of 106400  2%
      Number used as Flip Flops           3189
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   2557 out of 53200   4%
   Number of Slice LUT-Flip Flop pairs    3750 out of 53200   7%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 31 secs 
Finished initial Timing Analysis.  REAL time: 32 secs 

WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19983 unrouted;      REAL time: 34 secs 

Phase  2  : 15163 unrouted;      REAL time: 36 secs 

Phase  3  : 4797 unrouted;      REAL time: 57 secs 

Phase  4  : 4789 unrouted; (Setup:0, Hold:31261, Component Switching Limit:0)     REAL time: 1 mins 4 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:26020, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:26020, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:26020, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:26020, Component Switching Limit:0)     REAL time: 1 mins 15 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 20 secs 
Total REAL time to Router completion: 1 mins 20 secs 
Total CPU time to Router completion: 1 mins 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y30| No   | 1144 |  0.432     |  2.053      |
+---------------------+--------------+------+------+------------+-------------+
|axi_adc_1c_0/adc_clk |              |      |      |            |             |
|                     |BUFGCTRL_X0Y31| No   |   64 |  0.231     |  1.885      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.120ns|     9.880ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.005ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.055ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.055ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 23 secs 
Total CPU time to PAR completion: 1 mins 26 secs 

Peak Memory Usage:  1114 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 216591 paths, 0 nets, and 15621 connections

Design statistics:
   Minimum period:   9.880ns (Maximum frequency: 101.215MHz)


Analysis completed Wed Mar 19 13:44:37 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 32 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Mar 19 13:44:59 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[0].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[3].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[1].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[6].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[4].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[7].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_or
   _idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE, VAR_LOAD, or
   VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins must be
   connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[2].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[5].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:Bitgen:25 - DRC detected 9 errors and 3 warnings.  Please see the
   previously displayed individual error or warning messages for more details.
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR: axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Wed Mar 19 14:09:44 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 43 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 136 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
152 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 160 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
182 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 60.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  35 sec
Total CPU time to NGDBUILD completion:  1 min  35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 3 secs 
Total CPU  time at the beginning of Placer: 1 mins 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:45f65565) REAL time: 1 mins 9 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:45f65565) REAL time: 1 mins 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fbd765c9) REAL time: 1 mins 10 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fe1e99ba) REAL time: 1 mins 22 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:fe1e99ba) REAL time: 1 mins 22 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:fe1e99ba) REAL time: 1 mins 22 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:fe1e99ba) REAL time: 1 mins 22 secs 

Phase 8.8  Global Placement
........................................
.........................
........................
.....................
........................................................................................................................
Phase 8.8  Global Placement (Checksum:6403acac) REAL time: 5 mins 8 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:6403acac) REAL time: 5 mins 8 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:dfc22661) REAL time: 5 mins 27 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:dfc22661) REAL time: 5 mins 27 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:dfc22661) REAL time: 5 mins 28 secs 

Total REAL time to Placer completion: 5 mins 28 secs 
Total CPU  time to Placer completion: 5 mins 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 3,189 out of 106,400    2%
    Number used as Flip Flops:               3,189
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,557 out of  53,200    4%
    Number used as logic:                    2,289 out of  53,200    4%
      Number using O6 output only:           1,550
      Number using O5 output only:              16
      Number using O5 and O6:                  723
      Number used as ROM:                        0
    Number used as Memory:                     202 out of  17,400    1%
      Number used as Dual Port RAM:             18
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 14
      Number used as Single Port RAM:            0
      Number used as Shift Register:           184
        Number using O6 output only:           180
        Number using O5 output only:             0
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:     66
      Number with same-slice register load:     50
      Number with same-slice carry load:        16
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,602 out of  13,300   12%
  Number of LUT Flip Flop pairs used:        3,882
    Number with an unused Flip Flop:         1,051 out of   3,882   27%
    Number with an unused LUT:               1,325 out of   3,882   34%
    Number of fully used LUT-FF pairs:       1,506 out of   3,882   38%
    Number of unique control sets:             204
    Number of slice register sites lost
      to control set restrictions:             831 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     200   10%
    Number of LOCed IOBs:                       20 out of      20  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                              9

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  2 out of     280    1%
    Number using RAMB18E1 only:                  2
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        9 out of     200    4%
    Number used as IDELAYE2s:                    9
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        9 out of     200    4%
    Number used as ILOGICE2s:                    9
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of       4   25%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  1347 MB
Total REAL time to MAP completion:  5 mins 36 secs 
Total CPU time to MAP completion:   5 mins 36 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6%
   Number of IDELAYCTRLs                     1 out of 4      25%
   Number of IDELAYE2s                       9 out of 200     4%
   Number of ILOGICE2s                       9 out of 200     4%
   Number of External IOB33s                20 out of 200    10%
      Number of LOCed IOB33s                20 out of 20    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       2 out of 280     1%
   Number of RAMB36E1s                       4 out of 140     2%
   Number of Slices                       1602 out of 13300  12%
   Number of Slice Registers              3189 out of 106400  2%
      Number used as Flip Flops           3189
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   2557 out of 53200   4%
   Number of Slice LUT-Flip Flop pairs    3750 out of 53200   7%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 31 secs 
Finished initial Timing Analysis.  REAL time: 31 secs 

WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19983 unrouted;      REAL time: 34 secs 

Phase  2  : 15163 unrouted;      REAL time: 35 secs 

Phase  3  : 4797 unrouted;      REAL time: 56 secs 

Phase  4  : 4789 unrouted; (Setup:0, Hold:31261, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:26020, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:26020, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:26020, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:26020, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 19 secs 
Total REAL time to Router completion: 1 mins 19 secs 
Total CPU time to Router completion: 1 mins 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y30| No   | 1144 |  0.432     |  2.053      |
+---------------------+--------------+------+------+------------+-------------+
|axi_adc_1c_0/adc_clk |              |      |      |            |             |
|                     |BUFGCTRL_X0Y31| No   |   64 |  0.231     |  1.885      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.120ns|     9.880ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.005ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.055ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.055ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 22 secs 
Total CPU time to PAR completion: 1 mins 25 secs 

Peak Memory Usage:  1113 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 216591 paths, 0 nets, and 15621 connections

Design statistics:
   Minimum period:   9.880ns (Maximum frequency: 101.215MHz)


Analysis completed Wed Mar 19 14:21:12 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 32 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Mar 19 14:21:33 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[0].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[3].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[1].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[6].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[4].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[7].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_or
   _idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE, VAR_LOAD, or
   VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins must be
   connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[2].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[5].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:Bitgen:25 - DRC detected 9 errors and 3 warnings.  Please see the
   previously displayed individual error or warning messages for more details.
Done!

********************************************************************************
At Local date and time: Wed Mar 19 14:35:43 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FCLK_CLKTRIG0_N, CONNECTOR: axi_adc_1c_0_adc_clk - No
   driver found. Port will be driven to GND - /root/XPS/system.mhs line 135 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 44 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 138 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
155 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 163 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
185 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: processing_system7_0, PORT: FCLK_CLKTRIG0_N - port is
   driven by a sourceless connector - /root/XPS/system.mhs line 44 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Mar 19 14:36:18 2014
 make -f system.make netlist started...
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Wed Mar 19 14:37:27 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FCLK_CLKTRIG0_N, CONNECTOR: axi_adc_1c_0_adc_clk - No
   driver found. Port will be driven to GND - /root/XPS/system.mhs line 135 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 44 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 138 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
155 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 163 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
185 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: processing_system7_0, PORT: FCLK_CLKTRIG0_N - port is
   driven by a sourceless connector - /root/XPS/system.mhs line 44 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Wed Mar 19 14:39:55 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 44 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
154 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 162 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
184 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Wed Mar 19 14:42:27 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  35 sec
Total CPU time to NGDBUILD completion:  1 min  35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 3 secs 
Total CPU  time at the beginning of Placer: 1 mins 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:de6f37ba) REAL time: 1 mins 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:de6f37ba) REAL time: 1 mins 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7f827e4c) REAL time: 1 mins 11 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ab3d4d08) REAL time: 1 mins 22 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:ab3d4d08) REAL time: 1 mins 22 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:ab3d4d08) REAL time: 1 mins 23 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:ab3d4d08) REAL time: 1 mins 23 secs 

Phase 8.8  Global Placement
........................................
.......................
............................
.........................
.......................................................................................................................................................
Phase 8.8  Global Placement (Checksum:baee1479) REAL time: 5 mins 8 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:baee1479) REAL time: 5 mins 9 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:86e07296) REAL time: 5 mins 25 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:86e07296) REAL time: 5 mins 25 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:86e07296) REAL time: 5 mins 25 secs 

Total REAL time to Placer completion: 5 mins 26 secs 
Total CPU  time to Placer completion: 5 mins 26 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 3,189 out of 106,400    2%
    Number used as Flip Flops:               3,189
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,541 out of  53,200    4%
    Number used as logic:                    2,289 out of  53,200    4%
      Number using O6 output only:           1,549
      Number using O5 output only:              17
      Number using O5 and O6:                  723
      Number used as ROM:                        0
    Number used as Memory:                     202 out of  17,400    1%
      Number used as Dual Port RAM:             18
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 14
      Number used as Single Port RAM:            0
      Number used as Shift Register:           184
        Number using O6 output only:           180
        Number using O5 output only:             0
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:     50
      Number with same-slice register load:     34
      Number with same-slice carry load:        16
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,574 out of  13,300   11%
  Number of LUT Flip Flop pairs used:        3,888
    Number with an unused Flip Flop:         1,045 out of   3,888   26%
    Number with an unused LUT:               1,347 out of   3,888   34%
    Number of fully used LUT-FF pairs:       1,496 out of   3,888   38%
    Number of unique control sets:             204
    Number of slice register sites lost
      to control set restrictions:             831 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        21 out of     200   10%
    Number of LOCed IOBs:                       21 out of      21  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                              9

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  2 out of     280    1%
    Number using RAMB18E1 only:                  2
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        9 out of     200    4%
    Number used as IDELAYE2s:                    9
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        9 out of     200    4%
    Number used as ILOGICE2s:                    9
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of       4   25%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  1347 MB
Total REAL time to MAP completion:  5 mins 33 secs 
Total CPU time to MAP completion:   5 mins 33 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6%
   Number of IDELAYCTRLs                     1 out of 4      25%
   Number of IDELAYE2s                       9 out of 200     4%
   Number of ILOGICE2s                       9 out of 200     4%
   Number of External IOBs                   1 out of 200     1%
      Number of LOCed IOBs                   1 out of 1     100%

   Number of External IOB33s                20 out of 200    10%
      Number of LOCed IOB33s                20 out of 20    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       2 out of 280     1%
   Number of RAMB36E1s                       4 out of 140     2%
   Number of Slices                       1574 out of 13300  11%
   Number of Slice Registers              3189 out of 106400  2%
      Number used as Flip Flops           3189
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   2541 out of 53200   4%
   Number of Slice LUT-Flip Flop pairs    3776 out of 53200   7%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 31 secs 
Finished initial Timing Analysis.  REAL time: 32 secs 

WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19976 unrouted;      REAL time: 34 secs 

Phase  2  : 15164 unrouted;      REAL time: 36 secs 

Phase  3  : 4847 unrouted;      REAL time: 56 secs 

Phase  4  : 4857 unrouted; (Setup:0, Hold:28467, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:23627, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:23627, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:23627, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:23627, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 17 secs 
Total REAL time to Router completion: 1 mins 17 secs 
Total CPU time to Router completion: 1 mins 20 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y30| No   | 1140 |  0.435     |  2.054      |
+---------------------+--------------+------+------+------------+-------------+
|axi_adc_1c_0_adc_clk |              |      |      |            |             |
|           _pin_OBUF |BUFGCTRL_X0Y31| No   |   64 |  0.281     |  2.055      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.081ns|     9.919ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.009ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.072ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.044ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 20 secs 
Total CPU time to PAR completion: 1 mins 23 secs 

Peak Memory Usage:  1111 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 216591 paths, 0 nets, and 15617 connections

Design statistics:
   Minimum period:   9.919ns (Maximum frequency: 100.817MHz)


Analysis completed Wed Mar 19 14:51:56 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 32 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Mar 19 14:52:17 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[0].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[3].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[1].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[6].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[4].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[7].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_or
   _idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE, VAR_LOAD, or
   VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins must be
   connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[2].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[5].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:Bitgen:25 - DRC detected 9 errors and 3 warnings.  Please see the
   previously displayed individual error or warning messages for more details.
Done!

********************************************************************************
At Local date and time: Wed Mar 19 14:52:59 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 44 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
154 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 162 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
184 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Trying to terminate Process...
make: *** Deleting file `implementation/system_processing_system7_0_wrapper.ngc'
make: *** [implementation/system_processing_system7_0_wrapper.ngc] Terminated
Done!
Writing filter settings....
Done writing filter settings to:
	/root/XPS/etc/system.filters
Done writing Tab View settings to:
	/root/XPS/etc/system.gui

********************************************************************************
At Local date and time: Wed Mar 19 14:55:05 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 44 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
154 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 162 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
184 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Wed Mar 19 14:57:33 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_clk_gbuf
   ' of type BUFR has been changed from 'VIRTEX4' to '7SERIES' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file. For
   additional information on retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  34 sec
Total CPU time to NGDBUILD completion:  1 min  34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
ERROR:Pack:1130 - Symbol
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_adc_if[0]
   .i_data_idelay of type IDELAYE2 has a property "IDELAY_TYPE" with an illegal
   value of "VAR_LOADABLE".

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :  24
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	/root/XPS/etc/system.filters
Done writing Tab View settings to:
	/root/XPS/etc/system.gui

********************************************************************************
At Local date and time: Wed Mar 19 15:06:37 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 44 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
154 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 162 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
184 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 60.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Wed Mar 19 15:08:56 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  35 sec
Total CPU time to NGDBUILD completion:  1 min  35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 3 secs 
Total CPU  time at the beginning of Placer: 1 mins 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:de6f37ba) REAL time: 1 mins 9 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:de6f37ba) REAL time: 1 mins 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7f827e4c) REAL time: 1 mins 10 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ab3d4d08) REAL time: 1 mins 22 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:ab3d4d08) REAL time: 1 mins 22 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:ab3d4d08) REAL time: 1 mins 22 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:ab3d4d08) REAL time: 1 mins 23 secs 

Phase 8.8  Global Placement
........................................
.......................
............................
.........................
.......................................................................................................................................................
Phase 8.8  Global Placement (Checksum:baee1479) REAL time: 5 mins 9 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:baee1479) REAL time: 5 mins 10 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:86e07296) REAL time: 5 mins 26 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:86e07296) REAL time: 5 mins 26 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:86e07296) REAL time: 5 mins 26 secs 

Total REAL time to Placer completion: 5 mins 27 secs 
Total CPU  time to Placer completion: 5 mins 26 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 3,189 out of 106,400    2%
    Number used as Flip Flops:               3,189
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,541 out of  53,200    4%
    Number used as logic:                    2,289 out of  53,200    4%
      Number using O6 output only:           1,549
      Number using O5 output only:              17
      Number using O5 and O6:                  723
      Number used as ROM:                        0
    Number used as Memory:                     202 out of  17,400    1%
      Number used as Dual Port RAM:             18
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 14
      Number used as Single Port RAM:            0
      Number used as Shift Register:           184
        Number using O6 output only:           180
        Number using O5 output only:             0
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:     50
      Number with same-slice register load:     34
      Number with same-slice carry load:        16
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,574 out of  13,300   11%
  Number of LUT Flip Flop pairs used:        3,888
    Number with an unused Flip Flop:         1,045 out of   3,888   26%
    Number with an unused LUT:               1,347 out of   3,888   34%
    Number of fully used LUT-FF pairs:       1,496 out of   3,888   38%
    Number of unique control sets:             204
    Number of slice register sites lost
      to control set restrictions:             831 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        21 out of     200   10%
    Number of LOCed IOBs:                       21 out of      21  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                              9

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  2 out of     280    1%
    Number using RAMB18E1 only:                  2
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        9 out of     200    4%
    Number used as IDELAYE2s:                    9
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        9 out of     200    4%
    Number used as ILOGICE2s:                    9
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of       4   25%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  1346 MB
Total REAL time to MAP completion:  5 mins 34 secs 
Total CPU time to MAP completion:   5 mins 33 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6%
   Number of IDELAYCTRLs                     1 out of 4      25%
   Number of IDELAYE2s                       9 out of 200     4%
   Number of ILOGICE2s                       9 out of 200     4%
   Number of External IOBs                   1 out of 200     1%
      Number of LOCed IOBs                   1 out of 1     100%

   Number of External IOB33s                20 out of 200    10%
      Number of LOCed IOB33s                20 out of 20    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       2 out of 280     1%
   Number of RAMB36E1s                       4 out of 140     2%
   Number of Slices                       1574 out of 13300  11%
   Number of Slice Registers              3189 out of 106400  2%
      Number used as Flip Flops           3189
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   2541 out of 53200   4%
   Number of Slice LUT-Flip Flop pairs    3776 out of 53200   7%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 31 secs 
Finished initial Timing Analysis.  REAL time: 31 secs 

WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19976 unrouted;      REAL time: 34 secs 

Phase  2  : 15164 unrouted;      REAL time: 36 secs 

Phase  3  : 4847 unrouted;      REAL time: 57 secs 

Phase  4  : 4857 unrouted; (Setup:0, Hold:28467, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:23627, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:23627, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:23627, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:23627, Component Switching Limit:0)     REAL time: 1 mins 14 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 17 secs 
Total REAL time to Router completion: 1 mins 17 secs 
Total CPU time to Router completion: 1 mins 20 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y30| No   | 1140 |  0.435     |  2.054      |
+---------------------+--------------+------+------+------------+-------------+
|axi_adc_1c_0_adc_clk |              |      |      |            |             |
|           _pin_OBUF |BUFGCTRL_X0Y31| No   |   64 |  0.281     |  2.055      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.081ns|     9.919ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.009ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.072ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.044ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 20 secs 
Total CPU time to PAR completion: 1 mins 23 secs 

Peak Memory Usage:  1111 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 216591 paths, 0 nets, and 15617 connections

Design statistics:
   Minimum period:   9.919ns (Maximum frequency: 100.817MHz)


Analysis completed Wed Mar 19 15:18:26 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 33 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Mar 19 15:18:47 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[0].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[3].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[1].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[6].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[4].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[7].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_or
   _idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE, VAR_LOAD, or
   VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins must be
   connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[2].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:PhysDesignRules:2391 - Issue with pin connections and/or configuration on
   block:<axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_ad
   c_if[5].i_data_idelay>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE VARIABLE,
   VAR_LOAD, or VAR_LOAD_PIPE programming the INC, REGRST, CE and C input pins
   must be connected.
ERROR:Bitgen:25 - DRC detected 9 errors and 3 warnings.  Please see the
   previously displayed individual error or warning messages for more details.
Done!

********************************************************************************
At Local date and time: Wed Mar 19 15:21:27 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 44 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
154 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 162 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
184 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 64.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_clk_gbuf
   ' of type BUFR has been changed from 'VIRTEX4' to '7SERIES' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file. For
   additional information on retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  37 sec
Total CPU time to NGDBUILD completion:  1 min  37 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
ERROR:Pack:1130 - Symbol
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_adc_if[0]
   .i_data_idelay of type IDELAYE2 has a property "IDELAY_TYPE" with an illegal
   value of "VAR_LOADABLE".

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :  24
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 19 15:47:32 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 44 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
154 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 162 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
184 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_clk_gbuf
   ' of type BUFR has been changed from 'VIRTEX4' to '7SERIES' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file. For
   additional information on retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  35 sec
Total CPU time to NGDBUILD completion:  1 min  34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
ERROR:Pack:1130 - Symbol
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_adc_if[0]
   .i_data_idelay of type IDELAYE2 has a property "IDELAY_TYPE" with an illegal
   value of "VAR_LOADABLE".

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :  24
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 19 15:52:38 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_adc_1c_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_axi_dma_0_wrapper.ngc implementation/system_axi_interconnect_2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed Mar 19 15:52:42 2014
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Wed Mar 19 15:52:47 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_adc_1c_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_axi_dma_0_wrapper.ngc implementation/system_axi_interconnect_2_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed Mar 19 15:53:04 2014
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:processing_system7_0 - /root/XPS/system.mhs line 44 - Running XST
synthesis
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line 154 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 162 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line 184 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/root/XPS/system.mhs line 154 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"/root/XPS/implementation/axi_interconnect_1_wrapper/system_axi_interconnect_1_w
rapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 - /root/XPS/system.mhs line
162 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"/root/XPS/implementation/axi_dma_0_wrapper/system_axi_dma_0_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_3_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
/root/XPS/system.mhs line 184 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_2_wrapper.ngc
../system_axi_interconnect_2_wrapper

Reading NGO file
"/root/XPS/implementation/axi_interconnect_2_wrapper/system_axi_interconnect_2_w
rapper.ngc" ...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 555.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Wed Mar 19 16:03:51 2014
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory /root/XPS/implementation 

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_clk_gbuf
   ' of type BUFR has been changed from 'VIRTEX4' to '7SERIES' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file. For
   additional information on retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  35 sec
Total CPU time to NGDBUILD completion:  1 min  35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
ERROR:Pack:1130 - Symbol
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_adc_if[0]
   .i_data_idelay of type IDELAYE2 has a property "IDELAY_TYPE" with an illegal
   value of "VAR_LOADABLE".

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :  24
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar 19 16:08:07 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/root/PROJECT/XILINX/fpgahdl_xilinx/cf_lib/ -msg __xps/ise/xmsgprops.lst
-parallel yes system.mhs 

Parse /root/XPS/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_adc_1c_0_S_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v6_03_a/da
   ta/axi_dma_v2_1_0.mpd line 262 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 - /root/XPS/system.mhs
line 44 - Copying cache implementation netlist
IPNAME:axi_adc_1c INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 - /root/XPS/system.mhs line
154 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 - /root/XPS/system.mhs line 162 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 - /root/XPS/system.mhs line
184 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 2 processors
INSTANCE:axi_adc_1c_0 - /root/XPS/system.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 60.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: /root/XPS/implementation/fpga.flw 
Using Option File(s): 
 /root/XPS/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/root/XPS/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm /root/XPS/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file "/root/XPS/implementation/system.ngc" ...
Loading design module
"/root/XPS/implementation/system_axi_adc_1c_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module "/root/XPS/implementation/system_axi_dma_0_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ngc"...
Applying constraints in
"/root/XPS/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in "/root/XPS/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/root/XPS/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/i_clk_gbuf
   ' of type BUFR has been changed from 'VIRTEX4' to '7SERIES' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file. For
   additional information on retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clo
   ck_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  34 sec
Total CPU time to NGDBUILD completion:  1 min  34 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_n_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_or_p_pin uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<4> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<3> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<2> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<0> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<1> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_n_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<6> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<5> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component axi_adc_1c_0_adc_data_in_p_pin<7> uses an
   DQS_BIAS attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be
   ignored since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
ERROR:Pack:1130 - Symbol
   axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_adc_if/g_adc_if[0]
   .i_data_idelay of type IDELAYE2 has a property "IDELAY_TYPE" with an illegal
   value of "VAR_LOADABLE".

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :  24
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
