/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [24:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_10z & celloutsig_1_13z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_10z & celloutsig_0_14z);
  assign celloutsig_0_3z = ~celloutsig_0_0z;
  assign celloutsig_0_5z = ~((in_data[61] | 1'h1) & celloutsig_0_3z);
  assign celloutsig_1_10z = celloutsig_1_1z[2] | ~(in_data[138]);
  assign celloutsig_1_7z = { celloutsig_1_2z[11:10], celloutsig_1_4z } + celloutsig_1_2z[8:6];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[103:99] / { 1'h1, in_data[138:135] };
  assign celloutsig_1_13z = celloutsig_1_2z[5:2] / { 1'h1, celloutsig_1_0z[3:2], celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_1z[3:1], celloutsig_0_3z } === in_data[52:49];
  assign celloutsig_1_18z = { celloutsig_1_13z[1:0], celloutsig_1_3z } > { celloutsig_1_3z[7:2], celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_0z = in_data[64:58] && in_data[79:73];
  assign celloutsig_0_6z = { in_data[83:76], celloutsig_0_0z } && { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z } && in_data[41:38];
  assign celloutsig_0_14z = { celloutsig_0_12z[3:0], celloutsig_0_9z, celloutsig_0_10z } && { in_data[78], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_15z = { celloutsig_0_1z[2:1], _00_ } % { 1'h1, celloutsig_0_12z[5], _00_[6:1], in_data[0] };
  assign celloutsig_1_3z = in_data[98] ? celloutsig_1_2z[10:0] : { celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_2z = celloutsig_0_1z[0] ? in_data[13:8] : in_data[78:73];
  assign celloutsig_0_12z = - { in_data[90:67], celloutsig_0_7z };
  assign celloutsig_0_7z = & { celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_2z[5] & celloutsig_0_8z;
  assign celloutsig_1_2z = { celloutsig_1_0z[3:2], celloutsig_1_1z, celloutsig_1_1z } >> { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[60:54], celloutsig_0_0z } <<< in_data[22:15];
  assign celloutsig_1_0z = in_data[115:111] ~^ in_data[107:103];
  assign celloutsig_1_4z = ~((celloutsig_1_2z[4] & in_data[116]) | celloutsig_1_1z[4]);
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
