#ifndef _HW_MEMMAP_H
#define _HW_MEMMAP_H

#define	SDRAM_BASE_ADDR			0
#define	GIC500_BASE_ADDR		0xFEE00000
#define GIC500_SIZE			0x200000
#define	UART_DBG_BASE_ADDR		0xFF1A0000
#define	UART_DBG_SIZE			0x10000
#define	PMU_BASE_ADDR			0xFF310000
#define	PMU_SIZE			0x10000
#define	PMU_GRF_BASE_ADDR		0xFF320000
#define PMU_GRF_SIZE			0x10000
#define	SGRF_BASE_ADDR			0xFF330000
#define SGRF_SIZE			0x10000
#define PMU_MAILBOX_BASE_ADDR		0xFF390000
#define PMU_MAILBOX_SIZE		0x10000

#define CIC_BASE_ADDR			0xFF620000
#define CIC_SIZE			0x10000
#define DFI_MONITOR_BASE_ADDR		0xFF630000
#define DFI_MONITOR_SIZE		0x10000
#define DCF_BASE_ADDR			0xFF6A0000
#define DCF_SIZE			0x10000
#define MAILBOX_BASE_ADDR		0xFF6B0000
#define MAILBOX_SIZE			0x10000
#define PMU_CRU_BASE_ADDR		0xFF750000
#define PMU_CRU_SIZE			0x10000
#define CRU_BASE_ADDR			0xFF760000
#define CRU_SIZE			0x10000
#define GRF_BASE_ADDR			0xFF770000
#define GRF_SIZE			0x10000
#define SRAM_BASE_ADDR			0xFF8C0000
#define SRAM_SIZE			0x30000
#define VOP_LITE_BASE_ADDR		0xFF8F0000
#define VOP_LITE_SIZE			0x10000
#define VOP_BIG_BASE_ADDR		0xFF900000
#define VOP_BIG_SIZE			0x10000
#define MIPI_DIS_HOST0_BASE_ADDR	0XFF960000
#define MIPI_DIS_HOST0_SIZE			0x8000
#define MIPI_DIS_HOST1_BASE_ADDR	0XFF968000
#define MIPI_DIS_HOST1_SIZE			0x8000

#define DDRC0_BASE_ADDR			0xFFA80000
#define DDRC0_SIZE			0x4000
#define	SERVER_MSCH0_BASE_ADDR		0xFFA84000
#define SERVER_MSCH0_SIZE		0x4000
#define DDRC1_BASE_ADDR			0xFFA88000
#define DDRC1_SIZE			0x4000
#define SERVER_MSCH1_BASE_ADDR          0xFFA8C000
#define	SERVER_MSCH1_SIZE		0x4000

#endif	/* _HW_MEMMAP */
