Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Mon Oct  9 12:46:35 2017
| Host             : uwlogin.cern.ch running 64-bit Scientific Linux CERN SLC release 6.9 (Carbon)
| Command          : report_power -file ctp7_top_power_routed.rpt -pb ctp7_top_power_summary_routed.pb -rpx ctp7_top_power_routed.rpx
| Design           : ctp7_top
| Device           : xc7vx690tffg1927-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 10.130 |
| Dynamic (W)              | 9.706  |
| Device Static (W)        | 0.424  |
| Total Off-Chip Power (W) | 0.109  |
| Effective TJA (C/W)      | 0.8    |
| Max Ambient (C)          | 76.4   |
| Junction Temperature (C) | 33.6   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     1.010 |       11 |       --- |             --- |
| Slice Logic              |     3.062 |   253905 |       --- |             --- |
|   LUT as Logic           |     2.469 |   111817 |    433200 |           25.81 |
|   CARRY4                 |     0.392 |    23264 |    108300 |           21.48 |
|   Register               |     0.178 |    97315 |    866400 |           11.23 |
|   LUT as Shift Register  |     0.023 |     2838 |    174200 |            1.63 |
|   LUT as Distributed RAM |    <0.001 |      112 |    174200 |            0.06 |
|   F7/F8 Muxes            |    <0.001 |      227 |    433200 |            0.05 |
|   Others                 |     0.000 |    13003 |       --- |             --- |
| Signals                  |     4.123 |   187790 |       --- |             --- |
| Block RAM                |     0.400 |      165 |      1470 |           11.22 |
| MMCM                     |     0.222 |        2 |        20 |           10.00 |
| DSPs                     |     0.323 |      207 |      3600 |            5.75 |
| I/O                      |     0.564 |       45 |       600 |            7.50 |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| Static Power             |     0.424 |          |           |                 |
| Total                    |    10.130 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     9.176 |       8.902 |      0.273 |
| Vccaux    |       1.800 |     0.250 |       0.195 |      0.056 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.296 |       0.295 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.044 |       0.031 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                                                                                                                  | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| axi_c2c_selio_rx_clk_in                                                 | axi_c2c_zynq_to_v7_clk                                                                                                                                  |             3.3 |
| clk_200_diff_in_clk_p                                                   | clk_200_diff_in_clk_p                                                                                                                                   |             5.0 |
| clk_out                                                                 | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out  |             3.3 |
| clk_out1_v7_bd_clk_wiz_0_0                                              | i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0                                                                                                       |             5.0 |
| clk_out3_v7_bd_clk_wiz_0_0                                              | i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0                                                                                                       |            20.0 |
| clk_out4_v7_bd_clk_wiz_0_0                                              | i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0                                                                                                       |             4.2 |
| clkfbout                                                                | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout |             3.3 |
| clkfbout_v7_bd_clk_wiz_0_0                                              | i_v7_bd/clk_wiz_0/inst/clkfbout_v7_bd_clk_wiz_0_0                                                                                                       |             5.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                       |            33.0 |
+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                               | Power (W) |
+----------------------------------------------------------------------------------------------------+-----------+
| ctp7_top                                                                                           |     9.706 |
|   dbg_hub                                                                                          |     0.006 |
|     inst                                                                                           |     0.006 |
|       CORE_XSDB.UUT_MASTER                                                                         |     0.005 |
|         U_ICON_INTERFACE                                                                           |     0.004 |
|           U_CMD1                                                                                   |    <0.001 |
|           U_CMD2                                                                                   |    <0.001 |
|           U_CMD3                                                                                   |    <0.001 |
|           U_CMD4                                                                                   |    <0.001 |
|           U_CMD5                                                                                   |    <0.001 |
|           U_CMD6_RD                                                                                |     0.001 |
|             U_RD_FIFO                                                                              |     0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                                |     0.001 |
|                 inst_fifo_gen                                                                      |     0.001 |
|                   gconvfifo.rf                                                                     |     0.001 |
|                     grf.rf                                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                        |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|           U_CMD6_WR                                                                                |     0.001 |
|             U_WR_FIFO                                                                              |     0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                                |     0.001 |
|                 inst_fifo_gen                                                                      |     0.001 |
|                   gconvfifo.rf                                                                     |     0.001 |
|                     grf.rf                                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                        |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|           U_CMD7_CTL                                                                               |    <0.001 |
|           U_CMD7_STAT                                                                              |    <0.001 |
|           U_STATIC_STATUS                                                                          |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                  |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                             |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                      |    <0.001 |
|           U_RD_ABORT_FLAG                                                                          |    <0.001 |
|           U_RD_REQ_FLAG                                                                            |    <0.001 |
|           U_TIMER                                                                                  |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                              |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                                         |    <0.001 |
|       CORE_XSDB.U_ICON                                                                             |    <0.001 |
|         U_CMD                                                                                      |    <0.001 |
|         U_STAT                                                                                     |    <0.001 |
|         U_SYNC                                                                                     |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                                |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                              |    <0.001 |
|   i_Make_lut_met_0                                                                                 |     7.979 |
|     U0                                                                                             |     7.979 |
|       Make_LUT_MET_dmulyd2_U88                                                                     |     0.041 |
|         Make_LUT_MET_ap_dmul_8_max_dsp_64_u                                                        |     0.030 |
|           U0                                                                                       |     0.030 |
|             i_synth                                                                                |     0.030 |
|               MULT.OP                                                                              |     0.030 |
|                 EXP                                                                                |     0.003 |
|                   A_OR_B_IS_INF_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_NAN_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_ZERO_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   COND_DET_A                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   COND_DET_B                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                  |     0.001 |
|                     Q_DEL                                                                          |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   EXP_PRE_RND_DEL                                                                  |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   FLOW_DEC_DEL                                                                     |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   INF_X_ZERO_DELAY                                                                 |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   IP_SIGN_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   PROD_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIGN_UP_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIG_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_DELAY                                                                      |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_UP_DELAY                                                                   |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 MULT                                                                               |     0.019 |
|                   DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                                 |     0.019 |
|                     DSP0                                                                           |    <0.001 |
|                     DSP1                                                                           |    <0.001 |
|                     DSP2                                                                           |    <0.001 |
|                     DSP3                                                                           |     0.001 |
|                     DSP4                                                                           |     0.001 |
|                     DSP5                                                                           |     0.001 |
|                       B_IN_DELAY                                                                   |     0.000 |
|                         i_pipe                                                                     |     0.000 |
|                     DSP6                                                                           |     0.002 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP7                                                                           |     0.004 |
|                       A_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP8                                                                           |     0.003 |
|                       B_IN_DELAY                                                                   |     0.001 |
|                         i_pipe                                                                     |     0.001 |
|                     FULL_MAX_USAGE.DSP9                                                            |     0.004 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     P_0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     P_1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD2_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                 OP                                                                                 |     0.002 |
|                 R_AND_R                                                                            |     0.006 |
|                   LOGIC.R_AND_R                                                                    |     0.006 |
|                     DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                               |     0.002 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                |    <0.001 |
|                     EXP_INC_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_OFF_RND_DEL                                                 |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_RND_DEL                                                     |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     NORMALIZE_RND2_DEL                                                             |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     RND_BIT_GEN                                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                          |     0.000 |
|       Make_LUT_MET_dmulyd2_U89                                                                     |     0.033 |
|         Make_LUT_MET_ap_dmul_8_max_dsp_64_u                                                        |     0.028 |
|           U0                                                                                       |     0.028 |
|             i_synth                                                                                |     0.028 |
|               MULT.OP                                                                              |     0.028 |
|                 EXP                                                                                |     0.003 |
|                   A_OR_B_IS_INF_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_NAN_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_ZERO_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   COND_DET_A                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   COND_DET_B                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                  |     0.001 |
|                     Q_DEL                                                                          |     0.001 |
|                       i_pipe                                                                       |     0.001 |
|                   EXP_PRE_RND_DEL                                                                  |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   FLOW_DEC_DEL                                                                     |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   INF_X_ZERO_DELAY                                                                 |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   IP_SIGN_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   PROD_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIGN_UP_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIG_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_DELAY                                                                      |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_UP_DELAY                                                                   |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 MULT                                                                               |     0.017 |
|                   DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                                 |     0.017 |
|                     DSP0                                                                           |    <0.001 |
|                     DSP1                                                                           |    <0.001 |
|                     DSP2                                                                           |    <0.001 |
|                     DSP3                                                                           |     0.001 |
|                     DSP4                                                                           |     0.001 |
|                     DSP5                                                                           |     0.001 |
|                       B_IN_DELAY                                                                   |     0.000 |
|                         i_pipe                                                                     |     0.000 |
|                     DSP6                                                                           |     0.002 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP7                                                                           |     0.003 |
|                       A_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP8                                                                           |     0.003 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     FULL_MAX_USAGE.DSP9                                                            |     0.004 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     P_0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     P_1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD2_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                 OP                                                                                 |     0.002 |
|                 R_AND_R                                                                            |     0.005 |
|                   LOGIC.R_AND_R                                                                    |     0.005 |
|                     DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                               |     0.002 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                |    <0.001 |
|                     EXP_INC_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_OFF_RND_DEL                                                 |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_RND_DEL                                                     |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     NORMALIZE_RND2_DEL                                                             |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     RND_BIT_GEN                                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                          |     0.000 |
|       Make_LUT_MET_dmulyd2_U90                                                                     |     0.037 |
|         Make_LUT_MET_ap_dmul_8_max_dsp_64_u                                                        |     0.027 |
|           U0                                                                                       |     0.027 |
|             i_synth                                                                                |     0.027 |
|               MULT.OP                                                                              |     0.027 |
|                 EXP                                                                                |     0.003 |
|                   A_OR_B_IS_INF_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_NAN_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_ZERO_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   COND_DET_A                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   COND_DET_B                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                  |    <0.001 |
|                     Q_DEL                                                                          |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   EXP_PRE_RND_DEL                                                                  |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   FLOW_DEC_DEL                                                                     |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   INF_X_ZERO_DELAY                                                                 |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   IP_SIGN_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   PROD_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIGN_UP_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIG_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_DELAY                                                                      |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_UP_DELAY                                                                   |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 MULT                                                                               |     0.018 |
|                   DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                                 |     0.018 |
|                     DSP0                                                                           |    <0.001 |
|                     DSP1                                                                           |    <0.001 |
|                     DSP2                                                                           |    <0.001 |
|                     DSP3                                                                           |     0.001 |
|                     DSP4                                                                           |     0.001 |
|                     DSP5                                                                           |     0.001 |
|                       B_IN_DELAY                                                                   |     0.000 |
|                         i_pipe                                                                     |     0.000 |
|                     DSP6                                                                           |     0.002 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP7                                                                           |     0.003 |
|                       A_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP8                                                                           |     0.003 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     FULL_MAX_USAGE.DSP9                                                            |     0.003 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     P_0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     P_1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD2_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                 OP                                                                                 |     0.002 |
|                 R_AND_R                                                                            |     0.004 |
|                   LOGIC.R_AND_R                                                                    |     0.004 |
|                     DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                               |     0.002 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                |    <0.001 |
|                     EXP_INC_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_OFF_RND_DEL                                                 |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_RND_DEL                                                     |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     NORMALIZE_RND2_DEL                                                             |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     RND_BIT_GEN                                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                          |     0.000 |
|       Make_LUT_MET_dmulyd2_U91                                                                     |     0.033 |
|         Make_LUT_MET_ap_dmul_8_max_dsp_64_u                                                        |     0.027 |
|           U0                                                                                       |     0.027 |
|             i_synth                                                                                |     0.027 |
|               MULT.OP                                                                              |     0.027 |
|                 EXP                                                                                |     0.002 |
|                   A_OR_B_IS_INF_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_NAN_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_ZERO_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   COND_DET_A                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   COND_DET_B                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                  |    <0.001 |
|                     Q_DEL                                                                          |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   EXP_PRE_RND_DEL                                                                  |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   FLOW_DEC_DEL                                                                     |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   INF_X_ZERO_DELAY                                                                 |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   IP_SIGN_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   PROD_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIGN_UP_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIG_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_DELAY                                                                      |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_UP_DELAY                                                                   |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 MULT                                                                               |     0.017 |
|                   DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                                 |     0.017 |
|                     DSP0                                                                           |    <0.001 |
|                     DSP1                                                                           |    <0.001 |
|                     DSP2                                                                           |    <0.001 |
|                     DSP3                                                                           |     0.001 |
|                     DSP4                                                                           |     0.001 |
|                     DSP5                                                                           |     0.001 |
|                       B_IN_DELAY                                                                   |     0.000 |
|                         i_pipe                                                                     |     0.000 |
|                     DSP6                                                                           |     0.002 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP7                                                                           |     0.003 |
|                       A_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP8                                                                           |     0.003 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     FULL_MAX_USAGE.DSP9                                                            |     0.003 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     P_0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     P_1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD2_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                 OP                                                                                 |     0.002 |
|                 R_AND_R                                                                            |     0.005 |
|                   LOGIC.R_AND_R                                                                    |     0.005 |
|                     DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                               |     0.003 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                |    <0.001 |
|                     EXP_INC_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_OFF_RND_DEL                                                 |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_RND_DEL                                                     |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     NORMALIZE_RND2_DEL                                                             |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     RND_BIT_GEN                                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                          |     0.000 |
|       Make_LUT_MET_dmulyd2_U92                                                                     |     0.044 |
|         Make_LUT_MET_ap_dmul_8_max_dsp_64_u                                                        |     0.030 |
|           U0                                                                                       |     0.030 |
|             i_synth                                                                                |     0.030 |
|               MULT.OP                                                                              |     0.030 |
|                 EXP                                                                                |     0.003 |
|                   A_OR_B_IS_INF_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_NAN_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_ZERO_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   COND_DET_A                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   COND_DET_B                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                  |     0.001 |
|                     Q_DEL                                                                          |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   EXP_PRE_RND_DEL                                                                  |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   FLOW_DEC_DEL                                                                     |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   INF_X_ZERO_DELAY                                                                 |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   IP_SIGN_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   PROD_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIGN_UP_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIG_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_DELAY                                                                      |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_UP_DELAY                                                                   |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 MULT                                                                               |     0.019 |
|                   DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                                 |     0.019 |
|                     DSP0                                                                           |    <0.001 |
|                     DSP1                                                                           |    <0.001 |
|                     DSP2                                                                           |    <0.001 |
|                     DSP3                                                                           |     0.001 |
|                     DSP4                                                                           |     0.001 |
|                     DSP5                                                                           |     0.001 |
|                       B_IN_DELAY                                                                   |     0.000 |
|                         i_pipe                                                                     |     0.000 |
|                     DSP6                                                                           |     0.002 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP7                                                                           |     0.004 |
|                       A_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP8                                                                           |     0.003 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     FULL_MAX_USAGE.DSP9                                                            |     0.004 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     P_0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     P_1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD2_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                 OP                                                                                 |     0.002 |
|                 R_AND_R                                                                            |     0.005 |
|                   LOGIC.R_AND_R                                                                    |     0.005 |
|                     DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                               |     0.003 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                |    <0.001 |
|                     EXP_INC_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_OFF_RND_DEL                                                 |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_RND_DEL                                                     |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     NORMALIZE_RND2_DEL                                                             |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     RND_BIT_GEN                                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                          |     0.000 |
|       Make_LUT_MET_dmulyd2_U93                                                                     |     0.034 |
|         Make_LUT_MET_ap_dmul_8_max_dsp_64_u                                                        |     0.029 |
|           U0                                                                                       |     0.029 |
|             i_synth                                                                                |     0.029 |
|               MULT.OP                                                                              |     0.029 |
|                 EXP                                                                                |     0.003 |
|                   A_OR_B_IS_INF_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_NAN_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_ZERO_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   COND_DET_A                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   COND_DET_B                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                  |     0.001 |
|                     Q_DEL                                                                          |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   EXP_PRE_RND_DEL                                                                  |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   FLOW_DEC_DEL                                                                     |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   INF_X_ZERO_DELAY                                                                 |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   IP_SIGN_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   PROD_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIGN_UP_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   SIG_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_DELAY                                                                      |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_UP_DELAY                                                                   |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 MULT                                                                               |     0.019 |
|                   DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                                 |     0.019 |
|                     DSP0                                                                           |    <0.001 |
|                     DSP1                                                                           |    <0.001 |
|                     DSP2                                                                           |    <0.001 |
|                     DSP3                                                                           |     0.001 |
|                     DSP4                                                                           |     0.001 |
|                     DSP5                                                                           |     0.001 |
|                       B_IN_DELAY                                                                   |     0.000 |
|                         i_pipe                                                                     |     0.000 |
|                     DSP6                                                                           |     0.002 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP7                                                                           |     0.003 |
|                       A_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     DSP8                                                                           |     0.003 |
|                       B_IN_DELAY                                                                   |     0.001 |
|                         i_pipe                                                                     |     0.001 |
|                     FULL_MAX_USAGE.DSP9                                                            |     0.004 |
|                       B_IN_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                     |    <0.001 |
|                     P_0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     P_1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD1_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     ZD2_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                 OP                                                                                 |     0.002 |
|                 R_AND_R                                                                            |     0.005 |
|                   LOGIC.R_AND_R                                                                    |     0.005 |
|                     DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                               |     0.002 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                                |    <0.001 |
|                     DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                                |    <0.001 |
|                     EXP_INC_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_OFF_RND_DEL                                                 |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     EXP_RND2_DELAY.EXP_RND_DEL                                                     |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     NORMALIZE_RND2_DEL                                                             |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     RND_BIT_GEN                                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                          |     0.000 |
|       Make_LUT_MET_fmulvdy_U79                                                                     |     0.011 |
|         Make_LUT_MET_ap_fmul_3_max_dsp_32_u                                                        |     0.009 |
|           U0                                                                                       |     0.009 |
|             i_synth                                                                                |     0.009 |
|               MULT.OP                                                                              |     0.009 |
|                 EXP                                                                                |    <0.001 |
|                   A_OR_B_IS_INF_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_NAN_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_ZERO_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   COND_DET_A                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                  |    <0.001 |
|                     Q_DEL                                                                          |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   SIG_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_DELAY                                                                      |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 MULT                                                                               |     0.005 |
|                   DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                                 |     0.005 |
|                     DSP1                                                                           |     0.001 |
|                     DSP2                                                                           |     0.004 |
|                     ZD0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                 OP                                                                                 |    <0.001 |
|                 R_AND_R                                                                            |     0.002 |
|                   LAT_OPT.FULL.R_AND_R                                                             |     0.002 |
|                     DSP48E1_SGL_EXP_IP.EXP_DEL                                                     |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                                 |     0.002 |
|       Make_LUT_MET_fmulvdy_U80                                                                     |     0.011 |
|         Make_LUT_MET_ap_fmul_3_max_dsp_32_u                                                        |     0.009 |
|           U0                                                                                       |     0.009 |
|             i_synth                                                                                |     0.009 |
|               MULT.OP                                                                              |     0.009 |
|                 EXP                                                                                |    <0.001 |
|                   A_OR_B_IS_INF_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_NAN_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_ZERO_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   COND_DET_A                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                  |    <0.001 |
|                     Q_DEL                                                                          |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   SIG_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_DELAY                                                                      |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 MULT                                                                               |     0.005 |
|                   DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                                 |     0.005 |
|                     DSP1                                                                           |     0.001 |
|                     DSP2                                                                           |     0.004 |
|                     ZD0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                 OP                                                                                 |    <0.001 |
|                 R_AND_R                                                                            |     0.002 |
|                   LAT_OPT.FULL.R_AND_R                                                             |     0.002 |
|                     DSP48E1_SGL_EXP_IP.EXP_DEL                                                     |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                                 |     0.002 |
|       Make_LUT_MET_fmulvdy_U81                                                                     |     0.011 |
|         Make_LUT_MET_ap_fmul_3_max_dsp_32_u                                                        |     0.010 |
|           U0                                                                                       |     0.010 |
|             i_synth                                                                                |     0.010 |
|               MULT.OP                                                                              |     0.010 |
|                 EXP                                                                                |     0.001 |
|                   A_OR_B_IS_INF_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_NAN_DELAY                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   A_OR_B_IS_ZERO_DELAY                                                             |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   COND_DET_A                                                                       |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                  |    <0.001 |
|                     Q_DEL                                                                          |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   SIG_DELAY                                                                        |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   STATE_DELAY                                                                      |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 MULT                                                                               |     0.005 |
|                   DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                                 |     0.005 |
|                     DSP1                                                                           |     0.001 |
|                     DSP2                                                                           |     0.004 |
|                     ZD0_DEL                                                                        |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                 OP                                                                                 |    <0.001 |
|                 R_AND_R                                                                            |     0.002 |
|                   LAT_OPT.FULL.R_AND_R                                                             |     0.002 |
|                     DSP48E1_SGL_EXP_IP.EXP_DEL                                                     |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                     DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                                 |     0.002 |
|       Make_LUT_MET_fpexxdS_U85                                                                     |    <0.001 |
|         Make_LUT_MET_ap_fpext_0_no_dsp_32_u                                                        |    <0.001 |
|           U0                                                                                       |    <0.001 |
|             i_synth                                                                                |    <0.001 |
|               FLT_TO_FLT_OP.SPD.OP                                                                 |    <0.001 |
|                 EXP                                                                                |    <0.001 |
|                   COND_DET                                                                         |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|       Make_LUT_MET_fpexxdS_U86                                                                     |    <0.001 |
|         Make_LUT_MET_ap_fpext_0_no_dsp_32_u                                                        |    <0.001 |
|           U0                                                                                       |    <0.001 |
|             i_synth                                                                                |    <0.001 |
|               FLT_TO_FLT_OP.SPD.OP                                                                 |    <0.001 |
|                 EXP                                                                                |    <0.001 |
|                   COND_DET                                                                         |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|       Make_LUT_MET_fpexxdS_U87                                                                     |    <0.001 |
|         Make_LUT_MET_ap_fpext_0_no_dsp_32_u                                                        |    <0.001 |
|           U0                                                                                       |    <0.001 |
|             i_synth                                                                                |    <0.001 |
|               FLT_TO_FLT_OP.SPD.OP                                                                 |    <0.001 |
|                 EXP                                                                                |    <0.001 |
|                   COND_DET                                                                         |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                       CARRY_ZERO_DET                                                               |    <0.001 |
|       Make_LUT_MET_sitowdI_U82                                                                     |     0.006 |
|         Make_LUT_MET_ap_sitofp_4_no_dsp_32_u                                                       |     0.005 |
|           U0                                                                                       |     0.005 |
|             i_synth                                                                                |     0.005 |
|               FIX_TO_FLT_OP.SPD.OP                                                                 |     0.005 |
|                 EXP                                                                                |    <0.001 |
|                   ZERO_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                            |    <0.001 |
|                   Q_DEL                                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 LZE                                                                                |     0.001 |
|                   ENCODE[0].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].MUX_0                                                                  |    <0.001 |
|                     OP_DEL                                                                         |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   ZERO_DET_CC_1                                                                    |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                                 |    <0.001 |
|                 NEED_Z_DET.Z_DET                                                                   |    <0.001 |
|                   ENCODE[1].Z_DET_DEL                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   Z_C_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 NORM_SHIFT                                                                         |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 OP                                                                                 |     0.001 |
|                 ROUND                                                                              |    <0.001 |
|                   LOGIC.RND1                                                                       |    <0.001 |
|                   LOGIC.RND2                                                                       |    <0.001 |
|                   RND_BIT_GEN                                                                      |     0.000 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                            |     0.000 |
|                 Z_C_DEL                                                                            |     0.001 |
|                   i_pipe                                                                           |     0.001 |
|       Make_LUT_MET_sitowdI_U83                                                                     |     0.006 |
|         Make_LUT_MET_ap_sitofp_4_no_dsp_32_u                                                       |     0.005 |
|           U0                                                                                       |     0.005 |
|             i_synth                                                                                |     0.005 |
|               FIX_TO_FLT_OP.SPD.OP                                                                 |     0.005 |
|                 EXP                                                                                |    <0.001 |
|                   ZERO_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                            |    <0.001 |
|                   Q_DEL                                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 LZE                                                                                |     0.001 |
|                   ENCODE[0].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].MUX_0                                                                  |    <0.001 |
|                     OP_DEL                                                                         |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   ZERO_DET_CC_1                                                                    |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                                 |    <0.001 |
|                 NEED_Z_DET.Z_DET                                                                   |    <0.001 |
|                   ENCODE[1].Z_DET_DEL                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   Z_C_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 NORM_SHIFT                                                                         |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 OP                                                                                 |     0.001 |
|                 ROUND                                                                              |    <0.001 |
|                   LOGIC.RND1                                                                       |    <0.001 |
|                   LOGIC.RND2                                                                       |    <0.001 |
|                   RND_BIT_GEN                                                                      |     0.000 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                            |     0.000 |
|                 Z_C_DEL                                                                            |     0.001 |
|                   i_pipe                                                                           |     0.001 |
|       Make_LUT_MET_sitowdI_U84                                                                     |     0.007 |
|         Make_LUT_MET_ap_sitofp_4_no_dsp_32_u                                                       |     0.005 |
|           U0                                                                                       |     0.005 |
|             i_synth                                                                                |     0.005 |
|               FIX_TO_FLT_OP.SPD.OP                                                                 |     0.005 |
|                 EXP                                                                                |    <0.001 |
|                   ZERO_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                            |    <0.001 |
|                   Q_DEL                                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 LZE                                                                                |     0.001 |
|                   ENCODE[0].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].MUX_0                                                                  |    <0.001 |
|                     OP_DEL                                                                         |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   ZERO_DET_CC_1                                                                    |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                                 |    <0.001 |
|                 NEED_Z_DET.Z_DET                                                                   |    <0.001 |
|                   ENCODE[1].Z_DET_DEL                                                              |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   Z_C_DEL                                                                          |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 NORM_SHIFT                                                                         |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 OP                                                                                 |     0.001 |
|                 ROUND                                                                              |    <0.001 |
|                   LOGIC.RND1                                                                       |    <0.001 |
|                   LOGIC.RND2                                                                       |    <0.001 |
|                   RND_BIT_GEN                                                                      |     0.000 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                            |     0.000 |
|                 Z_C_DEL                                                                            |     0.001 |
|                   i_pipe                                                                           |     0.001 |
|       Make_LUT_MET_sitozec_U94                                                                     |     0.007 |
|         Make_LUT_MET_ap_sitodp_4_no_dsp_32_u                                                       |     0.006 |
|           U0                                                                                       |     0.006 |
|             i_synth                                                                                |     0.006 |
|               FIX_TO_FLT_OP.SPD.OP                                                                 |     0.006 |
|                 EXP                                                                                |    <0.001 |
|                   ZERO_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                            |    <0.001 |
|                   Q_DEL                                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 LZE                                                                                |     0.002 |
|                   ENCODE[0].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].MUX_0                                                                  |    <0.001 |
|                     OP_DEL                                                                         |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   ZERO_DET_CC_1                                                                    |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                                 |    <0.001 |
|                 NORM_SHIFT                                                                         |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 OP                                                                                 |     0.002 |
|                 ROUND                                                                              |    <0.001 |
|                   LOGIC.RND1                                                                       |     0.000 |
|                   LOGIC.RND2                                                                       |    <0.001 |
|                 Z_C_DEL                                                                            |     0.001 |
|                   i_pipe                                                                           |     0.001 |
|       Make_LUT_MET_sitozec_U95                                                                     |     0.007 |
|         Make_LUT_MET_ap_sitodp_4_no_dsp_32_u                                                       |     0.006 |
|           U0                                                                                       |     0.006 |
|             i_synth                                                                                |     0.006 |
|               FIX_TO_FLT_OP.SPD.OP                                                                 |     0.006 |
|                 EXP                                                                                |    <0.001 |
|                   ZERO_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                            |    <0.001 |
|                   Q_DEL                                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 LZE                                                                                |     0.001 |
|                   ENCODE[0].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].MUX_0                                                                  |    <0.001 |
|                     OP_DEL                                                                         |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   ZERO_DET_CC_1                                                                    |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                                 |    <0.001 |
|                 NORM_SHIFT                                                                         |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 OP                                                                                 |     0.002 |
|                 ROUND                                                                              |    <0.001 |
|                   LOGIC.RND1                                                                       |     0.000 |
|                   LOGIC.RND2                                                                       |    <0.001 |
|                 Z_C_DEL                                                                            |     0.001 |
|                   i_pipe                                                                           |     0.001 |
|       Make_LUT_MET_sitozec_U96                                                                     |     0.009 |
|         Make_LUT_MET_ap_sitodp_4_no_dsp_32_u                                                       |     0.005 |
|           U0                                                                                       |     0.005 |
|             i_synth                                                                                |     0.005 |
|               FIX_TO_FLT_OP.SPD.OP                                                                 |     0.005 |
|                 EXP                                                                                |    <0.001 |
|                   ZERO_DELAY                                                                       |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                            |    <0.001 |
|                   Q_DEL                                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 LZE                                                                                |     0.001 |
|                   ENCODE[0].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].DIST_DEL                                                               |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                   ENCODE[1].MUX_0                                                                  |    <0.001 |
|                     OP_DEL                                                                         |    <0.001 |
|                       i_pipe                                                                       |    <0.001 |
|                   ZERO_DET_CC_1                                                                    |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                                 |    <0.001 |
|                 NORM_SHIFT                                                                         |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                            |    <0.001 |
|                     i_pipe                                                                         |    <0.001 |
|                 OP                                                                                 |     0.002 |
|                 ROUND                                                                              |    <0.001 |
|                   LOGIC.RND1                                                                       |     0.000 |
|                   LOGIC.RND2                                                                       |    <0.001 |
|                 Z_C_DEL                                                                            |     0.001 |
|                   i_pipe                                                                           |     0.001 |
|       grp_Comp_rgn_et_14_fu_2309                                                                   |     0.011 |
|       grp_Comp_rgn_et_14_fu_2341                                                                   |     0.012 |
|       grp_Comp_rgn_et_14_fu_2373                                                                   |     0.012 |
|       grp_Comp_rgn_et_14_fu_2405                                                                   |     0.015 |
|       grp_Comp_rgn_et_14_fu_2437                                                                   |     0.012 |
|       grp_Comp_rgn_et_14_fu_2469                                                                   |     0.012 |
|       grp_Comp_rgn_et_14_fu_2501                                                                   |     0.014 |
|       grp_Comp_rgn_et_14_fu_2533                                                                   |     0.012 |
|       grp_Comp_rgn_et_14_fu_2565                                                                   |     0.012 |
|       grp_Comp_rgn_et_fu_2263                                                                      |     0.009 |
|       grp_Comp_rgn_et_fu_2286                                                                      |     0.008 |
|       grp_p_hls_fptosi_double_s_fu_2233                                                            |     0.010 |
|       grp_p_hls_fptosi_double_s_fu_2238                                                            |     0.010 |
|       grp_p_hls_fptosi_double_s_fu_2243                                                            |     0.010 |
|       grp_p_hls_fptosi_double_s_fu_2248                                                            |     0.009 |
|       grp_p_hls_fptosi_double_s_fu_2253                                                            |     0.010 |
|       grp_p_hls_fptosi_double_s_fu_2258                                                            |     0.010 |
|       grp_sin_cos_range_redux_s_fu_2212                                                            |     2.502 |
|         grp_range_redux_payne_ha_fu_548                                                            |     0.275 |
|           Make_LUT_MET_mul_cud_U15                                                                 |     0.006 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.006 |
|           Make_LUT_MET_mul_cud_U16                                                                 |     0.005 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.005 |
|           Make_LUT_MET_mul_cud_U17                                                                 |     0.006 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.006 |
|           Make_LUT_MET_mul_cud_U18                                                                 |     0.005 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.005 |
|           Make_LUT_MET_mul_cud_U19                                                                 |     0.005 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.005 |
|           Make_LUT_MET_mul_cud_U20                                                                 |     0.005 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.005 |
|           Make_LUT_MET_mul_cud_U21                                                                 |    <0.001 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |    <0.001 |
|           Make_LUT_MET_mul_dEe_U22                                                                 |     0.000 |
|             Make_LUT_MET_mul_dEe_MulnS_1_U                                                         |     0.000 |
|           Make_LUT_MET_mul_eOg_U24                                                                 |     0.003 |
|             Make_LUT_MET_mul_eOg_DSP48_0_U                                                         |     0.003 |
|           hls_ref_4oPi_table_s_U                                                                   |     0.013 |
|             range_redux_paynebkb_rom_U                                                             |     0.013 |
|         op_V_assign_0_16_addsub_1_fu_670                                                           |     0.006 |
|         op_V_assign_0_17_addsub_1_fu_677                                                           |     0.006 |
|         op_V_assign_0_18_addsub_1_fu_684                                                           |     0.005 |
|         op_V_assign_0_19_addsub_1_fu_691                                                           |     0.005 |
|         op_V_assign_0_20_addsub_1_fu_698                                                           |     0.007 |
|         op_V_assign_0_21_addsub_1_fu_705                                                           |     0.005 |
|         op_V_assign_0_22_addsub_1_fu_712                                                           |     0.005 |
|         op_V_assign_0_23_addsub_1_fu_719                                                           |     0.005 |
|         op_V_assign_0_24_addsub_1_fu_726                                                           |     0.006 |
|         op_V_assign_0_25_addsub_1_fu_733                                                           |     0.005 |
|         op_V_assign_0_26_addsub_1_fu_740                                                           |     0.005 |
|         op_V_assign_0_27_addsub_1_fu_747                                                           |     0.005 |
|         op_V_assign_0_28_addsub_1_fu_754                                                           |     0.006 |
|         op_V_assign_0_29_addsub_1_fu_761                                                           |     0.006 |
|         op_V_assign_0_70_addsub_1_fu_1048                                                          |     0.006 |
|         op_V_assign_0_71_addsub_1_fu_1055                                                          |     0.005 |
|         op_V_assign_0_72_addsub_1_fu_1062                                                          |     0.005 |
|         op_V_assign_0_73_addsub_1_fu_1069                                                          |     0.006 |
|         op_V_assign_0_74_addsub_1_fu_1076                                                          |     0.006 |
|         op_V_assign_0_75_addsub_1_fu_1083                                                          |     0.005 |
|         op_V_assign_0_76_addsub_1_fu_1090                                                          |     0.005 |
|         op_V_assign_1_0_16_addsub_fu_1211                                                          |     0.008 |
|         op_V_assign_1_0_17_addsub_fu_1218                                                          |     0.006 |
|         op_V_assign_1_0_18_addsub_fu_1225                                                          |     0.005 |
|         op_V_assign_1_0_19_addsub_fu_1232                                                          |     0.005 |
|         op_V_assign_1_0_20_addsub_fu_1239                                                          |     0.006 |
|         op_V_assign_1_0_21_addsub_fu_1246                                                          |     0.006 |
|         op_V_assign_1_0_22_addsub_fu_1253                                                          |     0.006 |
|         op_V_assign_1_0_23_addsub_fu_1260                                                          |     0.005 |
|         op_V_assign_1_0_24_addsub_fu_1267                                                          |     0.005 |
|         op_V_assign_1_0_25_addsub_fu_1274                                                          |     0.005 |
|         op_V_assign_1_0_26_addsub_fu_1281                                                          |     0.006 |
|         op_V_assign_1_0_27_addsub_fu_1288                                                          |     0.005 |
|         op_V_assign_1_0_28_addsub_fu_1295                                                          |     0.005 |
|         op_V_assign_1_0_29_addsub_fu_1302                                                          |     0.005 |
|         op_V_assign_1_0_70_addsub_fu_1589                                                          |     0.005 |
|         op_V_assign_1_0_71_addsub_fu_1596                                                          |     0.007 |
|         op_V_assign_1_0_72_addsub_fu_1603                                                          |     0.005 |
|         op_V_assign_1_0_73_addsub_fu_1610                                                          |     0.006 |
|         op_V_assign_1_0_74_addsub_fu_1617                                                          |     0.005 |
|         op_V_assign_1_0_75_addsub_fu_1624                                                          |     0.005 |
|         op_V_assign_1_0_76_addsub_fu_1631                                                          |     0.006 |
|         op_V_assign_2_0_10_addsub_2_fu_1727                                                        |     0.001 |
|         op_V_assign_2_0_11_addsub_2_fu_1735                                                        |     0.001 |
|         op_V_assign_2_0_12_addsub_2_fu_1743                                                        |     0.001 |
|         op_V_assign_2_0_13_addsub_2_fu_1751                                                        |     0.001 |
|         op_V_assign_2_0_14_addsub_2_fu_1759                                                        |     0.002 |
|         op_V_assign_2_0_15_addsub_2_fu_1767                                                        |     0.001 |
|         op_V_assign_2_0_16_addsub_2_fu_1775                                                        |     0.002 |
|         op_V_assign_2_0_17_addsub_2_fu_1783                                                        |     0.002 |
|         op_V_assign_2_0_18_addsub_2_fu_1791                                                        |     0.001 |
|         op_V_assign_2_0_19_addsub_2_fu_1799                                                        |     0.002 |
|         op_V_assign_2_0_1_addsub_2_fu_1647                                                         |     0.001 |
|         op_V_assign_2_0_20_addsub_2_fu_1807                                                        |     0.002 |
|         op_V_assign_2_0_21_addsub_2_fu_1815                                                        |     0.002 |
|         op_V_assign_2_0_22_addsub_2_fu_1823                                                        |     0.002 |
|         op_V_assign_2_0_23_addsub_2_fu_1831                                                        |     0.002 |
|         op_V_assign_2_0_24_addsub_2_fu_1839                                                        |     0.002 |
|         op_V_assign_2_0_25_addsub_2_fu_1847                                                        |    <0.001 |
|         op_V_assign_2_0_26_addsub_2_fu_1855                                                        |    <0.001 |
|         op_V_assign_2_0_27_addsub_2_fu_1863                                                        |    <0.001 |
|         op_V_assign_2_0_28_addsub_2_fu_1871                                                        |    <0.001 |
|         op_V_assign_2_0_29_addsub_2_fu_1879                                                        |    <0.001 |
|         op_V_assign_2_0_2_addsub_2_fu_1655                                                         |     0.001 |
|         op_V_assign_2_0_30_addsub_2_fu_1887                                                        |    <0.001 |
|         op_V_assign_2_0_31_addsub_2_fu_1895                                                        |    <0.001 |
|         op_V_assign_2_0_32_addsub_2_fu_1903                                                        |    <0.001 |
|         op_V_assign_2_0_33_addsub_2_fu_1911                                                        |    <0.001 |
|         op_V_assign_2_0_34_addsub_2_fu_1919                                                        |    <0.001 |
|         op_V_assign_2_0_35_addsub_2_fu_1927                                                        |    <0.001 |
|         op_V_assign_2_0_36_addsub_2_fu_1935                                                        |    <0.001 |
|         op_V_assign_2_0_37_addsub_2_fu_1943                                                        |    <0.001 |
|         op_V_assign_2_0_38_addsub_2_fu_1951                                                        |    <0.001 |
|         op_V_assign_2_0_39_addsub_2_fu_1959                                                        |    <0.001 |
|         op_V_assign_2_0_3_addsub_2_fu_1663                                                         |     0.001 |
|         op_V_assign_2_0_40_addsub_2_fu_1967                                                        |    <0.001 |
|         op_V_assign_2_0_41_addsub_2_fu_1975                                                        |    <0.001 |
|         op_V_assign_2_0_42_addsub_2_fu_1983                                                        |    <0.001 |
|         op_V_assign_2_0_43_addsub_2_fu_1991                                                        |    <0.001 |
|         op_V_assign_2_0_44_addsub_2_fu_1999                                                        |    <0.001 |
|         op_V_assign_2_0_45_addsub_2_fu_2007                                                        |    <0.001 |
|         op_V_assign_2_0_46_addsub_2_fu_2015                                                        |    <0.001 |
|         op_V_assign_2_0_47_addsub_2_fu_2023                                                        |    <0.001 |
|         op_V_assign_2_0_48_addsub_2_fu_2031                                                        |    <0.001 |
|         op_V_assign_2_0_49_addsub_2_fu_2039                                                        |    <0.001 |
|         op_V_assign_2_0_4_addsub_2_fu_1671                                                         |     0.002 |
|         op_V_assign_2_0_50_addsub_2_fu_2047                                                        |    <0.001 |
|         op_V_assign_2_0_51_addsub_2_fu_2055                                                        |    <0.001 |
|         op_V_assign_2_0_52_addsub_2_fu_2063                                                        |    <0.001 |
|         op_V_assign_2_0_53_addsub_2_fu_2071                                                        |    <0.001 |
|         op_V_assign_2_0_54_addsub_2_fu_2079                                                        |    <0.001 |
|         op_V_assign_2_0_55_addsub_2_fu_2087                                                        |    <0.001 |
|         op_V_assign_2_0_56_addsub_2_fu_2095                                                        |    <0.001 |
|         op_V_assign_2_0_57_addsub_2_fu_2103                                                        |    <0.001 |
|         op_V_assign_2_0_58_addsub_2_fu_2111                                                        |    <0.001 |
|         op_V_assign_2_0_59_addsub_2_fu_2119                                                        |    <0.001 |
|         op_V_assign_2_0_5_addsub_2_fu_1679                                                         |     0.001 |
|         op_V_assign_2_0_60_addsub_2_fu_2127                                                        |    <0.001 |
|         op_V_assign_2_0_61_addsub_2_fu_2135                                                        |    <0.001 |
|         op_V_assign_2_0_62_addsub_2_fu_2143                                                        |    <0.001 |
|         op_V_assign_2_0_63_addsub_2_fu_2151                                                        |    <0.001 |
|         op_V_assign_2_0_64_addsub_2_fu_2159                                                        |    <0.001 |
|         op_V_assign_2_0_65_addsub_2_fu_2167                                                        |    <0.001 |
|         op_V_assign_2_0_66_addsub_2_fu_2175                                                        |    <0.001 |
|         op_V_assign_2_0_67_addsub_2_fu_2183                                                        |    <0.001 |
|         op_V_assign_2_0_68_addsub_2_fu_2191                                                        |    <0.001 |
|         op_V_assign_2_0_69_addsub_2_fu_2199                                                        |    <0.001 |
|         op_V_assign_2_0_6_addsub_2_fu_1687                                                         |     0.002 |
|         op_V_assign_2_0_70_addsub_2_fu_2207                                                        |    <0.001 |
|         op_V_assign_2_0_71_addsub_2_fu_2215                                                        |    <0.001 |
|         op_V_assign_2_0_72_addsub_2_fu_2223                                                        |    <0.001 |
|         op_V_assign_2_0_73_addsub_2_fu_2231                                                        |    <0.001 |
|         op_V_assign_2_0_74_addsub_2_fu_2239                                                        |    <0.001 |
|         op_V_assign_2_0_75_addsub_2_fu_2247                                                        |    <0.001 |
|         op_V_assign_2_0_7_addsub_2_fu_1695                                                         |     0.001 |
|         op_V_assign_2_0_8_addsub_2_fu_1703                                                         |     0.002 |
|         op_V_assign_2_0_9_addsub_2_fu_1711                                                         |     0.002 |
|         op_V_assign_2_0_s_addsub_2_fu_1719                                                         |     0.001 |
|         op_V_assign_2_addsub_2_fu_1638                                                             |    <0.001 |
|       grp_sin_cos_range_redux_s_fu_2219                                                            |     2.457 |
|         grp_range_redux_payne_ha_fu_548                                                            |     0.261 |
|           Make_LUT_MET_mul_cud_U15                                                                 |     0.006 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.006 |
|           Make_LUT_MET_mul_cud_U16                                                                 |     0.006 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.006 |
|           Make_LUT_MET_mul_cud_U17                                                                 |     0.006 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.006 |
|           Make_LUT_MET_mul_cud_U18                                                                 |     0.006 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.006 |
|           Make_LUT_MET_mul_cud_U19                                                                 |     0.005 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.005 |
|           Make_LUT_MET_mul_cud_U20                                                                 |     0.005 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.005 |
|           Make_LUT_MET_mul_cud_U21                                                                 |    <0.001 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |    <0.001 |
|           Make_LUT_MET_mul_dEe_U22                                                                 |     0.000 |
|             Make_LUT_MET_mul_dEe_MulnS_1_U                                                         |     0.000 |
|           Make_LUT_MET_mul_eOg_U24                                                                 |     0.003 |
|             Make_LUT_MET_mul_eOg_DSP48_0_U                                                         |     0.003 |
|           hls_ref_4oPi_table_s_U                                                                   |     0.012 |
|             range_redux_paynebkb_rom_U                                                             |     0.012 |
|         op_V_assign_0_16_addsub_1_fu_670                                                           |     0.005 |
|         op_V_assign_0_17_addsub_1_fu_677                                                           |     0.005 |
|         op_V_assign_0_18_addsub_1_fu_684                                                           |     0.005 |
|         op_V_assign_0_19_addsub_1_fu_691                                                           |     0.006 |
|         op_V_assign_0_20_addsub_1_fu_698                                                           |     0.006 |
|         op_V_assign_0_21_addsub_1_fu_705                                                           |     0.005 |
|         op_V_assign_0_22_addsub_1_fu_712                                                           |     0.005 |
|         op_V_assign_0_23_addsub_1_fu_719                                                           |     0.006 |
|         op_V_assign_0_24_addsub_1_fu_726                                                           |     0.005 |
|         op_V_assign_0_25_addsub_1_fu_733                                                           |     0.006 |
|         op_V_assign_0_26_addsub_1_fu_740                                                           |     0.005 |
|         op_V_assign_0_27_addsub_1_fu_747                                                           |     0.005 |
|         op_V_assign_0_28_addsub_1_fu_754                                                           |     0.006 |
|         op_V_assign_0_29_addsub_1_fu_761                                                           |     0.005 |
|         op_V_assign_0_70_addsub_1_fu_1048                                                          |     0.006 |
|         op_V_assign_0_71_addsub_1_fu_1055                                                          |     0.006 |
|         op_V_assign_0_72_addsub_1_fu_1062                                                          |     0.006 |
|         op_V_assign_0_73_addsub_1_fu_1069                                                          |     0.006 |
|         op_V_assign_0_74_addsub_1_fu_1076                                                          |     0.006 |
|         op_V_assign_0_75_addsub_1_fu_1083                                                          |     0.006 |
|         op_V_assign_0_76_addsub_1_fu_1090                                                          |     0.006 |
|         op_V_assign_1_0_16_addsub_fu_1211                                                          |     0.005 |
|         op_V_assign_1_0_17_addsub_fu_1218                                                          |     0.006 |
|         op_V_assign_1_0_18_addsub_fu_1225                                                          |     0.006 |
|         op_V_assign_1_0_19_addsub_fu_1232                                                          |     0.005 |
|         op_V_assign_1_0_20_addsub_fu_1239                                                          |     0.006 |
|         op_V_assign_1_0_21_addsub_fu_1246                                                          |     0.005 |
|         op_V_assign_1_0_22_addsub_fu_1253                                                          |     0.005 |
|         op_V_assign_1_0_23_addsub_fu_1260                                                          |     0.005 |
|         op_V_assign_1_0_24_addsub_fu_1267                                                          |     0.006 |
|         op_V_assign_1_0_25_addsub_fu_1274                                                          |     0.005 |
|         op_V_assign_1_0_26_addsub_fu_1281                                                          |     0.006 |
|         op_V_assign_1_0_27_addsub_fu_1288                                                          |     0.006 |
|         op_V_assign_1_0_28_addsub_fu_1295                                                          |     0.005 |
|         op_V_assign_1_0_29_addsub_fu_1302                                                          |     0.005 |
|         op_V_assign_1_0_70_addsub_fu_1589                                                          |     0.005 |
|         op_V_assign_1_0_71_addsub_fu_1596                                                          |     0.006 |
|         op_V_assign_1_0_72_addsub_fu_1603                                                          |     0.006 |
|         op_V_assign_1_0_73_addsub_fu_1610                                                          |     0.005 |
|         op_V_assign_1_0_74_addsub_fu_1617                                                          |     0.006 |
|         op_V_assign_1_0_75_addsub_fu_1624                                                          |     0.007 |
|         op_V_assign_1_0_76_addsub_fu_1631                                                          |     0.005 |
|         op_V_assign_2_0_10_addsub_2_fu_1727                                                        |     0.002 |
|         op_V_assign_2_0_11_addsub_2_fu_1735                                                        |     0.002 |
|         op_V_assign_2_0_12_addsub_2_fu_1743                                                        |     0.002 |
|         op_V_assign_2_0_13_addsub_2_fu_1751                                                        |     0.001 |
|         op_V_assign_2_0_14_addsub_2_fu_1759                                                        |     0.002 |
|         op_V_assign_2_0_15_addsub_2_fu_1767                                                        |     0.002 |
|         op_V_assign_2_0_16_addsub_2_fu_1775                                                        |     0.001 |
|         op_V_assign_2_0_17_addsub_2_fu_1783                                                        |     0.002 |
|         op_V_assign_2_0_18_addsub_2_fu_1791                                                        |     0.002 |
|         op_V_assign_2_0_19_addsub_2_fu_1799                                                        |     0.002 |
|         op_V_assign_2_0_1_addsub_2_fu_1647                                                         |     0.001 |
|         op_V_assign_2_0_20_addsub_2_fu_1807                                                        |     0.002 |
|         op_V_assign_2_0_21_addsub_2_fu_1815                                                        |     0.002 |
|         op_V_assign_2_0_22_addsub_2_fu_1823                                                        |     0.002 |
|         op_V_assign_2_0_23_addsub_2_fu_1831                                                        |     0.002 |
|         op_V_assign_2_0_24_addsub_2_fu_1839                                                        |     0.002 |
|         op_V_assign_2_0_25_addsub_2_fu_1847                                                        |    <0.001 |
|         op_V_assign_2_0_26_addsub_2_fu_1855                                                        |    <0.001 |
|         op_V_assign_2_0_27_addsub_2_fu_1863                                                        |    <0.001 |
|         op_V_assign_2_0_28_addsub_2_fu_1871                                                        |    <0.001 |
|         op_V_assign_2_0_29_addsub_2_fu_1879                                                        |    <0.001 |
|         op_V_assign_2_0_2_addsub_2_fu_1655                                                         |     0.001 |
|         op_V_assign_2_0_30_addsub_2_fu_1887                                                        |    <0.001 |
|         op_V_assign_2_0_31_addsub_2_fu_1895                                                        |    <0.001 |
|         op_V_assign_2_0_32_addsub_2_fu_1903                                                        |    <0.001 |
|         op_V_assign_2_0_33_addsub_2_fu_1911                                                        |    <0.001 |
|         op_V_assign_2_0_34_addsub_2_fu_1919                                                        |    <0.001 |
|         op_V_assign_2_0_35_addsub_2_fu_1927                                                        |    <0.001 |
|         op_V_assign_2_0_36_addsub_2_fu_1935                                                        |    <0.001 |
|         op_V_assign_2_0_37_addsub_2_fu_1943                                                        |    <0.001 |
|         op_V_assign_2_0_38_addsub_2_fu_1951                                                        |    <0.001 |
|         op_V_assign_2_0_39_addsub_2_fu_1959                                                        |    <0.001 |
|         op_V_assign_2_0_3_addsub_2_fu_1663                                                         |     0.001 |
|         op_V_assign_2_0_40_addsub_2_fu_1967                                                        |    <0.001 |
|         op_V_assign_2_0_41_addsub_2_fu_1975                                                        |    <0.001 |
|         op_V_assign_2_0_42_addsub_2_fu_1983                                                        |    <0.001 |
|         op_V_assign_2_0_43_addsub_2_fu_1991                                                        |    <0.001 |
|         op_V_assign_2_0_44_addsub_2_fu_1999                                                        |    <0.001 |
|         op_V_assign_2_0_45_addsub_2_fu_2007                                                        |    <0.001 |
|         op_V_assign_2_0_46_addsub_2_fu_2015                                                        |    <0.001 |
|         op_V_assign_2_0_47_addsub_2_fu_2023                                                        |    <0.001 |
|         op_V_assign_2_0_48_addsub_2_fu_2031                                                        |    <0.001 |
|         op_V_assign_2_0_49_addsub_2_fu_2039                                                        |    <0.001 |
|         op_V_assign_2_0_4_addsub_2_fu_1671                                                         |     0.001 |
|         op_V_assign_2_0_50_addsub_2_fu_2047                                                        |    <0.001 |
|         op_V_assign_2_0_51_addsub_2_fu_2055                                                        |    <0.001 |
|         op_V_assign_2_0_52_addsub_2_fu_2063                                                        |    <0.001 |
|         op_V_assign_2_0_53_addsub_2_fu_2071                                                        |    <0.001 |
|         op_V_assign_2_0_54_addsub_2_fu_2079                                                        |    <0.001 |
|         op_V_assign_2_0_55_addsub_2_fu_2087                                                        |    <0.001 |
|         op_V_assign_2_0_56_addsub_2_fu_2095                                                        |    <0.001 |
|         op_V_assign_2_0_57_addsub_2_fu_2103                                                        |    <0.001 |
|         op_V_assign_2_0_58_addsub_2_fu_2111                                                        |    <0.001 |
|         op_V_assign_2_0_59_addsub_2_fu_2119                                                        |    <0.001 |
|         op_V_assign_2_0_5_addsub_2_fu_1679                                                         |     0.001 |
|         op_V_assign_2_0_60_addsub_2_fu_2127                                                        |    <0.001 |
|         op_V_assign_2_0_61_addsub_2_fu_2135                                                        |    <0.001 |
|         op_V_assign_2_0_62_addsub_2_fu_2143                                                        |    <0.001 |
|         op_V_assign_2_0_63_addsub_2_fu_2151                                                        |    <0.001 |
|         op_V_assign_2_0_64_addsub_2_fu_2159                                                        |    <0.001 |
|         op_V_assign_2_0_65_addsub_2_fu_2167                                                        |    <0.001 |
|         op_V_assign_2_0_66_addsub_2_fu_2175                                                        |    <0.001 |
|         op_V_assign_2_0_67_addsub_2_fu_2183                                                        |    <0.001 |
|         op_V_assign_2_0_68_addsub_2_fu_2191                                                        |    <0.001 |
|         op_V_assign_2_0_69_addsub_2_fu_2199                                                        |    <0.001 |
|         op_V_assign_2_0_6_addsub_2_fu_1687                                                         |     0.002 |
|         op_V_assign_2_0_70_addsub_2_fu_2207                                                        |    <0.001 |
|         op_V_assign_2_0_71_addsub_2_fu_2215                                                        |    <0.001 |
|         op_V_assign_2_0_72_addsub_2_fu_2223                                                        |    <0.001 |
|         op_V_assign_2_0_73_addsub_2_fu_2231                                                        |    <0.001 |
|         op_V_assign_2_0_74_addsub_2_fu_2239                                                        |    <0.001 |
|         op_V_assign_2_0_75_addsub_2_fu_2247                                                        |    <0.001 |
|         op_V_assign_2_0_7_addsub_2_fu_1695                                                         |     0.001 |
|         op_V_assign_2_0_8_addsub_2_fu_1703                                                         |     0.001 |
|         op_V_assign_2_0_9_addsub_2_fu_1711                                                         |     0.001 |
|         op_V_assign_2_0_s_addsub_2_fu_1719                                                         |     0.002 |
|         op_V_assign_2_addsub_2_fu_1638                                                             |    <0.001 |
|       grp_sin_cos_range_redux_s_fu_2226                                                            |     2.427 |
|         grp_range_redux_payne_ha_fu_548                                                            |     0.275 |
|           Make_LUT_MET_mac_jbC_U33                                                                 |    <0.001 |
|             Make_LUT_MET_mac_jbC_DSP48_5_U                                                         |    <0.001 |
|           Make_LUT_MET_mul_cud_U15                                                                 |     0.005 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.005 |
|           Make_LUT_MET_mul_cud_U16                                                                 |     0.006 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.006 |
|           Make_LUT_MET_mul_cud_U17                                                                 |     0.005 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.005 |
|           Make_LUT_MET_mul_cud_U18                                                                 |     0.006 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.006 |
|           Make_LUT_MET_mul_cud_U19                                                                 |     0.005 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.005 |
|           Make_LUT_MET_mul_cud_U20                                                                 |     0.005 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |     0.005 |
|           Make_LUT_MET_mul_cud_U21                                                                 |    <0.001 |
|             Make_LUT_MET_mul_cud_MulnS_0_U                                                         |    <0.001 |
|           Make_LUT_MET_mul_dEe_U22                                                                 |     0.000 |
|             Make_LUT_MET_mul_dEe_MulnS_1_U                                                         |     0.000 |
|           Make_LUT_MET_mul_eOg_U24                                                                 |     0.003 |
|             Make_LUT_MET_mul_eOg_DSP48_0_U                                                         |     0.003 |
|           hls_ref_4oPi_table_s_U                                                                   |     0.012 |
|             range_redux_paynebkb_rom_U                                                             |     0.012 |
|         op_V_assign_0_16_addsub_1_fu_670                                                           |     0.005 |
|         op_V_assign_0_17_addsub_1_fu_677                                                           |     0.007 |
|         op_V_assign_0_18_addsub_1_fu_684                                                           |     0.005 |
|         op_V_assign_0_19_addsub_1_fu_691                                                           |     0.005 |
|         op_V_assign_0_20_addsub_1_fu_698                                                           |     0.005 |
|         op_V_assign_0_21_addsub_1_fu_705                                                           |     0.005 |
|         op_V_assign_0_22_addsub_1_fu_712                                                           |     0.005 |
|         op_V_assign_0_23_addsub_1_fu_719                                                           |     0.005 |
|         op_V_assign_0_24_addsub_1_fu_726                                                           |     0.005 |
|         op_V_assign_0_25_addsub_1_fu_733                                                           |     0.005 |
|         op_V_assign_0_26_addsub_1_fu_740                                                           |     0.005 |
|         op_V_assign_0_27_addsub_1_fu_747                                                           |     0.005 |
|         op_V_assign_0_28_addsub_1_fu_754                                                           |     0.005 |
|         op_V_assign_0_29_addsub_1_fu_761                                                           |     0.005 |
|         op_V_assign_0_70_addsub_1_fu_1048                                                          |     0.005 |
|         op_V_assign_0_71_addsub_1_fu_1055                                                          |     0.005 |
|         op_V_assign_0_72_addsub_1_fu_1062                                                          |     0.007 |
|         op_V_assign_0_73_addsub_1_fu_1069                                                          |     0.007 |
|         op_V_assign_0_74_addsub_1_fu_1076                                                          |     0.005 |
|         op_V_assign_0_75_addsub_1_fu_1083                                                          |     0.005 |
|         op_V_assign_0_76_addsub_1_fu_1090                                                          |     0.007 |
|         op_V_assign_1_0_16_addsub_fu_1211                                                          |     0.005 |
|         op_V_assign_1_0_17_addsub_fu_1218                                                          |     0.005 |
|         op_V_assign_1_0_18_addsub_fu_1225                                                          |     0.006 |
|         op_V_assign_1_0_19_addsub_fu_1232                                                          |     0.005 |
|         op_V_assign_1_0_20_addsub_fu_1239                                                          |     0.005 |
|         op_V_assign_1_0_21_addsub_fu_1246                                                          |     0.005 |
|         op_V_assign_1_0_22_addsub_fu_1253                                                          |     0.005 |
|         op_V_assign_1_0_23_addsub_fu_1260                                                          |     0.005 |
|         op_V_assign_1_0_24_addsub_fu_1267                                                          |     0.005 |
|         op_V_assign_1_0_25_addsub_fu_1274                                                          |     0.005 |
|         op_V_assign_1_0_26_addsub_fu_1281                                                          |     0.006 |
|         op_V_assign_1_0_27_addsub_fu_1288                                                          |     0.005 |
|         op_V_assign_1_0_28_addsub_fu_1295                                                          |     0.005 |
|         op_V_assign_1_0_29_addsub_fu_1302                                                          |     0.005 |
|         op_V_assign_1_0_70_addsub_fu_1589                                                          |     0.008 |
|         op_V_assign_1_0_71_addsub_fu_1596                                                          |     0.007 |
|         op_V_assign_1_0_72_addsub_fu_1603                                                          |     0.005 |
|         op_V_assign_1_0_73_addsub_fu_1610                                                          |     0.008 |
|         op_V_assign_1_0_74_addsub_fu_1617                                                          |     0.006 |
|         op_V_assign_1_0_75_addsub_fu_1624                                                          |     0.005 |
|         op_V_assign_1_0_76_addsub_fu_1631                                                          |     0.005 |
|         op_V_assign_2_0_10_addsub_2_fu_1727                                                        |     0.001 |
|         op_V_assign_2_0_11_addsub_2_fu_1735                                                        |     0.001 |
|         op_V_assign_2_0_12_addsub_2_fu_1743                                                        |     0.001 |
|         op_V_assign_2_0_13_addsub_2_fu_1751                                                        |     0.001 |
|         op_V_assign_2_0_14_addsub_2_fu_1759                                                        |     0.001 |
|         op_V_assign_2_0_15_addsub_2_fu_1767                                                        |     0.002 |
|         op_V_assign_2_0_16_addsub_2_fu_1775                                                        |     0.001 |
|         op_V_assign_2_0_17_addsub_2_fu_1783                                                        |     0.002 |
|         op_V_assign_2_0_18_addsub_2_fu_1791                                                        |     0.001 |
|         op_V_assign_2_0_19_addsub_2_fu_1799                                                        |     0.001 |
|         op_V_assign_2_0_1_addsub_2_fu_1647                                                         |     0.001 |
|         op_V_assign_2_0_20_addsub_2_fu_1807                                                        |     0.002 |
|         op_V_assign_2_0_21_addsub_2_fu_1815                                                        |     0.002 |
|         op_V_assign_2_0_22_addsub_2_fu_1823                                                        |     0.001 |
|         op_V_assign_2_0_23_addsub_2_fu_1831                                                        |     0.002 |
|         op_V_assign_2_0_24_addsub_2_fu_1839                                                        |     0.002 |
|         op_V_assign_2_0_25_addsub_2_fu_1847                                                        |    <0.001 |
|         op_V_assign_2_0_26_addsub_2_fu_1855                                                        |    <0.001 |
|         op_V_assign_2_0_27_addsub_2_fu_1863                                                        |    <0.001 |
|         op_V_assign_2_0_28_addsub_2_fu_1871                                                        |    <0.001 |
|         op_V_assign_2_0_29_addsub_2_fu_1879                                                        |    <0.001 |
|         op_V_assign_2_0_2_addsub_2_fu_1655                                                         |     0.001 |
|         op_V_assign_2_0_30_addsub_2_fu_1887                                                        |    <0.001 |
|         op_V_assign_2_0_31_addsub_2_fu_1895                                                        |    <0.001 |
|         op_V_assign_2_0_32_addsub_2_fu_1903                                                        |    <0.001 |
|         op_V_assign_2_0_33_addsub_2_fu_1911                                                        |    <0.001 |
|         op_V_assign_2_0_34_addsub_2_fu_1919                                                        |    <0.001 |
|         op_V_assign_2_0_35_addsub_2_fu_1927                                                        |    <0.001 |
|         op_V_assign_2_0_36_addsub_2_fu_1935                                                        |    <0.001 |
|         op_V_assign_2_0_37_addsub_2_fu_1943                                                        |    <0.001 |
|         op_V_assign_2_0_38_addsub_2_fu_1951                                                        |    <0.001 |
|         op_V_assign_2_0_39_addsub_2_fu_1959                                                        |    <0.001 |
|         op_V_assign_2_0_3_addsub_2_fu_1663                                                         |     0.001 |
|         op_V_assign_2_0_40_addsub_2_fu_1967                                                        |    <0.001 |
|         op_V_assign_2_0_41_addsub_2_fu_1975                                                        |    <0.001 |
|         op_V_assign_2_0_42_addsub_2_fu_1983                                                        |    <0.001 |
|         op_V_assign_2_0_43_addsub_2_fu_1991                                                        |    <0.001 |
|         op_V_assign_2_0_44_addsub_2_fu_1999                                                        |    <0.001 |
|         op_V_assign_2_0_45_addsub_2_fu_2007                                                        |    <0.001 |
|         op_V_assign_2_0_46_addsub_2_fu_2015                                                        |    <0.001 |
|         op_V_assign_2_0_47_addsub_2_fu_2023                                                        |    <0.001 |
|         op_V_assign_2_0_48_addsub_2_fu_2031                                                        |    <0.001 |
|         op_V_assign_2_0_49_addsub_2_fu_2039                                                        |    <0.001 |
|         op_V_assign_2_0_4_addsub_2_fu_1671                                                         |     0.001 |
|         op_V_assign_2_0_50_addsub_2_fu_2047                                                        |    <0.001 |
|         op_V_assign_2_0_51_addsub_2_fu_2055                                                        |    <0.001 |
|         op_V_assign_2_0_52_addsub_2_fu_2063                                                        |    <0.001 |
|         op_V_assign_2_0_53_addsub_2_fu_2071                                                        |    <0.001 |
|         op_V_assign_2_0_54_addsub_2_fu_2079                                                        |    <0.001 |
|         op_V_assign_2_0_55_addsub_2_fu_2087                                                        |    <0.001 |
|         op_V_assign_2_0_56_addsub_2_fu_2095                                                        |    <0.001 |
|         op_V_assign_2_0_57_addsub_2_fu_2103                                                        |    <0.001 |
|         op_V_assign_2_0_58_addsub_2_fu_2111                                                        |    <0.001 |
|         op_V_assign_2_0_59_addsub_2_fu_2119                                                        |    <0.001 |
|         op_V_assign_2_0_5_addsub_2_fu_1679                                                         |     0.001 |
|         op_V_assign_2_0_60_addsub_2_fu_2127                                                        |    <0.001 |
|         op_V_assign_2_0_61_addsub_2_fu_2135                                                        |    <0.001 |
|         op_V_assign_2_0_62_addsub_2_fu_2143                                                        |    <0.001 |
|         op_V_assign_2_0_63_addsub_2_fu_2151                                                        |    <0.001 |
|         op_V_assign_2_0_64_addsub_2_fu_2159                                                        |    <0.001 |
|         op_V_assign_2_0_65_addsub_2_fu_2167                                                        |    <0.001 |
|         op_V_assign_2_0_66_addsub_2_fu_2175                                                        |    <0.001 |
|         op_V_assign_2_0_67_addsub_2_fu_2183                                                        |    <0.001 |
|         op_V_assign_2_0_68_addsub_2_fu_2191                                                        |    <0.001 |
|         op_V_assign_2_0_69_addsub_2_fu_2199                                                        |    <0.001 |
|         op_V_assign_2_0_6_addsub_2_fu_1687                                                         |     0.001 |
|         op_V_assign_2_0_70_addsub_2_fu_2207                                                        |    <0.001 |
|         op_V_assign_2_0_71_addsub_2_fu_2215                                                        |    <0.001 |
|         op_V_assign_2_0_72_addsub_2_fu_2223                                                        |    <0.001 |
|         op_V_assign_2_0_73_addsub_2_fu_2231                                                        |    <0.001 |
|         op_V_assign_2_0_74_addsub_2_fu_2239                                                        |    <0.001 |
|         op_V_assign_2_0_75_addsub_2_fu_2247                                                        |    <0.001 |
|         op_V_assign_2_0_7_addsub_2_fu_1695                                                         |     0.001 |
|         op_V_assign_2_0_8_addsub_2_fu_1703                                                         |     0.001 |
|         op_V_assign_2_0_9_addsub_2_fu_1711                                                         |     0.002 |
|         op_V_assign_2_0_s_addsub_2_fu_1719                                                         |     0.002 |
|         op_V_assign_2_addsub_2_fu_1638                                                             |    <0.001 |
|   i_ila_hls                                                                                        |     0.085 |
|     U0                                                                                             |     0.085 |
|       ila_core_inst                                                                                |     0.076 |
|         ila_trace_memory_inst                                                                      |     0.035 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                 |     0.035 |
|             inst_blk_mem_gen                                                                       |     0.035 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                 |     0.035 |
|                 valid.cstr                                                                         |     0.035 |
|                   ramloop[0].ram.r                                                                 |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[10].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[11].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[12].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[13].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[14].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[15].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[16].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[17].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[18].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[19].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[1].ram.r                                                                 |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[20].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[21].ram.r                                                                |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[2].ram.r                                                                 |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[3].ram.r                                                                 |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[4].ram.r                                                                 |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[5].ram.r                                                                 |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[6].ram.r                                                                 |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[7].ram.r                                                                 |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[8].ram.r                                                                 |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|                   ramloop[9].ram.r                                                                 |     0.002 |
|                     prim_noinit.ram                                                                |     0.002 |
|         u_ila_cap_ctrl                                                                             |     0.003 |
|           U_CDONE                                                                                  |    <0.001 |
|           U_NS0                                                                                    |    <0.001 |
|           U_NS1                                                                                    |    <0.001 |
|           u_cap_addrgen                                                                            |     0.002 |
|             U_CMPRESET                                                                             |    <0.001 |
|             u_cap_sample_counter                                                                   |    <0.001 |
|               U_SCE                                                                                |    <0.001 |
|               U_SCMPCE                                                                             |    <0.001 |
|               U_SCRST                                                                              |    <0.001 |
|               u_scnt_cmp                                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|             u_cap_window_counter                                                                   |    <0.001 |
|               U_WCE                                                                                |    <0.001 |
|               U_WHCMPCE                                                                            |    <0.001 |
|               U_WLCMPCE                                                                            |    <0.001 |
|               u_wcnt_hcmp                                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               u_wcnt_lcmp                                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|         u_ila_regs                                                                                 |     0.010 |
|           MU_SRL[0].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                     |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                     |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                                             |     0.001 |
|           reg_15                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_16                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_17                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_18                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_19                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_1a                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_6                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_7                                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_8                                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                   |    <0.001 |
|           reg_80                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_81                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_82                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_83                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_84                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_85                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_887                                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                   |    <0.001 |
|           reg_88d                                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                   |    <0.001 |
|           reg_890                                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                   |    <0.001 |
|           reg_9                                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                   |    <0.001 |
|           reg_srl_fff                                                                              |    <0.001 |
|           reg_stream_ffd                                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                     |    <0.001 |
|           reg_stream_ffe                                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                                           |    <0.001 |
|           arm_detection_inst                                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                             |    <0.001 |
|           halt_detection_inst                                                                      |    <0.001 |
|         u_trig                                                                                     |     0.014 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                |    <0.001 |
|               DUT                                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                       |    <0.001 |
|                   u_srlA                                                                           |    <0.001 |
|                   u_srlB                                                                           |    <0.001 |
|                   u_srlC                                                                           |    <0.001 |
|                   u_srlD                                                                           |    <0.001 |
|           U_TM                                                                                     |     0.014 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |    <0.001 |
|                 DUT                                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |    <0.001 |
|                 DUT                                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |    <0.001 |
|                 DUT                                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |    <0.001 |
|                 DUT                                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |    <0.001 |
|                 DUT                                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |    <0.001 |
|                 DUT                                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                                |     0.006 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |     0.006 |
|                 DUT                                                                                |     0.002 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                                |     0.007 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |     0.007 |
|                 DUT                                                                                |     0.002 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                                      |     0.005 |
|   i_pattern_io_engine                                                                              |     0.787 |
|     gen_OUTPUT_bRAM_1[0].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[10].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[11].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[12].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[13].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[14].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[15].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[1].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[2].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[3].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[4].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[5].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[6].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[7].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[8].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bRAM_1[9].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[0].OUTPUT_bram                                                               |     0.005 |
|       U0                                                                                           |     0.005 |
|         inst_blk_mem_gen                                                                           |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.005 |
|             valid.cstr                                                                             |     0.005 |
|               ramloop[0].ram.r                                                                     |     0.005 |
|                 prim_noinit.ram                                                                    |     0.005 |
|     gen_OUTPUT_bram_0[10].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[11].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[12].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[13].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[14].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[15].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[16].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[17].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[18].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[19].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[1].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[20].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[21].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[22].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[23].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[24].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[25].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[26].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[27].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[28].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[29].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[2].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[30].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[31].OUTPUT_bram                                                              |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[3].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[4].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[5].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[6].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[7].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[8].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_OUTPUT_bram_0[9].OUTPUT_bram                                                               |     0.004 |
|       U0                                                                                           |     0.004 |
|         inst_blk_mem_gen                                                                           |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.004 |
|             valid.cstr                                                                             |     0.004 |
|               ramloop[0].ram.r                                                                     |     0.004 |
|                 prim_noinit.ram                                                                    |     0.004 |
|     gen_input_bRAM_1[0].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[10].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[11].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[12].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[13].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[14].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[15].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[16].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[17].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[18].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[19].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[1].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[20].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[21].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[22].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[23].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[24].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[25].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[26].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[27].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[28].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[29].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[2].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[30].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[31].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[3].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[4].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[5].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[6].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[7].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[8].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_1[9].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_2[0].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_2[1].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bRAM_2[2].input_bram                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bram_0[0].input_bram                                                                 |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[10].input_bram                                                                |     0.009 |
|       U0                                                                                           |     0.009 |
|         inst_blk_mem_gen                                                                           |     0.009 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.009 |
|             valid.cstr                                                                             |     0.009 |
|               ramloop[0].ram.r                                                                     |     0.009 |
|                 prim_noinit.ram                                                                    |     0.009 |
|     gen_input_bram_0[11].input_bram                                                                |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[12].input_bram                                                                |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[13].input_bram                                                                |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[14].input_bram                                                                |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[15].input_bram                                                                |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[16].input_bram                                                                |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[17].input_bram                                                                |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[18].input_bram                                                                |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[19].input_bram                                                                |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[1].input_bram                                                                 |     0.009 |
|       U0                                                                                           |     0.009 |
|         inst_blk_mem_gen                                                                           |     0.009 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.009 |
|             valid.cstr                                                                             |     0.009 |
|               ramloop[0].ram.r                                                                     |     0.009 |
|                 prim_noinit.ram                                                                    |     0.009 |
|     gen_input_bram_0[20].input_bram                                                                |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[21].input_bram                                                                |     0.007 |
|       U0                                                                                           |     0.007 |
|         inst_blk_mem_gen                                                                           |     0.007 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.007 |
|             valid.cstr                                                                             |     0.007 |
|               ramloop[0].ram.r                                                                     |     0.007 |
|                 prim_noinit.ram                                                                    |     0.007 |
|     gen_input_bram_0[22].input_bram                                                                |     0.003 |
|       U0                                                                                           |     0.003 |
|         inst_blk_mem_gen                                                                           |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.003 |
|             valid.cstr                                                                             |     0.003 |
|               ramloop[0].ram.r                                                                     |     0.003 |
|                 prim_noinit.ram                                                                    |     0.003 |
|     gen_input_bram_0[23].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bram_0[24].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bram_0[25].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bram_0[26].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bram_0[27].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bram_0[28].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bram_0[29].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bram_0[2].input_bram                                                                 |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[30].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bram_0[31].input_bram                                                                |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     gen_input_bram_0[3].input_bram                                                                 |     0.009 |
|       U0                                                                                           |     0.009 |
|         inst_blk_mem_gen                                                                           |     0.009 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.009 |
|             valid.cstr                                                                             |     0.009 |
|               ramloop[0].ram.r                                                                     |     0.009 |
|                 prim_noinit.ram                                                                    |     0.009 |
|     gen_input_bram_0[4].input_bram                                                                 |     0.009 |
|       U0                                                                                           |     0.009 |
|         inst_blk_mem_gen                                                                           |     0.009 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.009 |
|             valid.cstr                                                                             |     0.009 |
|               ramloop[0].ram.r                                                                     |     0.009 |
|                 prim_noinit.ram                                                                    |     0.009 |
|     gen_input_bram_0[5].input_bram                                                                 |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[6].input_bram                                                                 |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[7].input_bram                                                                 |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[8].input_bram                                                                 |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     gen_input_bram_0[9].input_bram                                                                 |     0.008 |
|       U0                                                                                           |     0.008 |
|         inst_blk_mem_gen                                                                           |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|             valid.cstr                                                                             |     0.008 |
|               ramloop[0].ram.r                                                                     |     0.008 |
|                 prim_noinit.ram                                                                    |     0.008 |
|     i_ila_pattern_engine                                                                           |     0.129 |
|       U0                                                                                           |     0.129 |
|         ila_core_inst                                                                              |     0.113 |
|           ila_trace_memory_inst                                                                    |     0.044 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                               |     0.044 |
|               inst_blk_mem_gen                                                                     |     0.044 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                               |     0.044 |
|                   valid.cstr                                                                       |     0.044 |
|                     ramloop[0].ram.r                                                               |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[10].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[11].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[12].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[13].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[14].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[15].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[16].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[17].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[18].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[19].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[1].ram.r                                                               |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[20].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[21].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[22].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[23].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[24].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[25].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[26].ram.r                                                              |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[2].ram.r                                                               |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[3].ram.r                                                               |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[4].ram.r                                                               |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[5].ram.r                                                               |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[6].ram.r                                                               |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[7].ram.r                                                               |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[8].ram.r                                                               |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|                     ramloop[9].ram.r                                                               |     0.002 |
|                       prim_noinit.ram                                                              |     0.002 |
|           u_ila_cap_ctrl                                                                           |     0.003 |
|             U_CDONE                                                                                |    <0.001 |
|             U_NS0                                                                                  |    <0.001 |
|             U_NS1                                                                                  |    <0.001 |
|             u_cap_addrgen                                                                          |     0.003 |
|               U_CMPRESET                                                                           |    <0.001 |
|               u_cap_sample_counter                                                                 |    <0.001 |
|                 U_SCE                                                                              |    <0.001 |
|                 U_SCMPCE                                                                           |    <0.001 |
|                 U_SCRST                                                                            |    <0.001 |
|                 u_scnt_cmp                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|               u_cap_window_counter                                                                 |    <0.001 |
|                 U_WCE                                                                              |    <0.001 |
|                 U_WHCMPCE                                                                          |    <0.001 |
|                 U_WLCMPCE                                                                          |    <0.001 |
|                 u_wcnt_hcmp                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 u_wcnt_lcmp                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|           u_ila_regs                                                                               |     0.017 |
|             MU_SRL[0].mu_srl_reg                                                                   |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                   |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                   |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                   |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                   |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                   |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                   |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                                   |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                                   |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                                   |    <0.001 |
|             STRG_QUAL.qual_strg_srl_reg                                                            |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                   |    <0.001 |
|             U_XSDB_SLAVE                                                                           |     0.002 |
|             reg_15                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_16                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_17                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_18                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_19                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1a                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_6                                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_7                                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_8                                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_80                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_81                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_82                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_83                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_84                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_85                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_887                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_88d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_890                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_9                                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_srl_fff                                                                            |    <0.001 |
|             reg_stream_ffd                                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_stream_ffe                                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|           u_ila_reset_ctrl                                                                         |    <0.001 |
|             arm_detection_inst                                                                     |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                             |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                            |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                            |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                           |    <0.001 |
|             halt_detection_inst                                                                    |    <0.001 |
|           u_trig                                                                                   |     0.027 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |    <0.001 |
|                 DUT                                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|             STRG_QUAL.U_STRG_QUAL                                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                              |    <0.001 |
|                 DUT                                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                     |    <0.001 |
|                     u_srlA                                                                         |    <0.001 |
|                     u_srlB                                                                         |    <0.001 |
|                     u_srlC                                                                         |    <0.001 |
|                     u_srlD                                                                         |    <0.001 |
|             U_TM                                                                                   |     0.026 |
|               N_DDR_MODE.G_NMU[0].U_M                                                              |     0.003 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |     0.003 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                                             |     0.005 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |     0.005 |
|                   DUT                                                                              |     0.002 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                                             |     0.005 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |     0.005 |
|                   DUT                                                                              |     0.002 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                                             |     0.004 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |     0.004 |
|                   DUT                                                                              |     0.002 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                                             |     0.004 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |     0.004 |
|                   DUT                                                                              |     0.002 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                              |     0.002 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |     0.002 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|           xsdb_memory_read_inst                                                                    |     0.008 |
|   i_register_file                                                                                  |     0.004 |
|   i_v7_bd                                                                                          |     0.821 |
|     axi_bram_ctrl_input_ram_0                                                                      |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                 |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                  |    <0.001 |
|     axi_bram_ctrl_input_ram_1                                                                      |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                 |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                  |    <0.001 |
|     axi_bram_ctrl_input_ram_2                                                                      |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                 |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                  |    <0.001 |
|     axi_bram_ctrl_output_ram_0                                                                     |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                 |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                  |    <0.001 |
|     axi_bram_ctrl_output_ram_1                                                                     |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                 |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                  |    <0.001 |
|     axi_bram_ctrl_reg_file                                                                         |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                 |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                  |    <0.001 |
|     axi_chip2chip_0                                                                                |     0.688 |
|       inst                                                                                         |     0.688 |
|         axi_lite_slave_gen.axi_chip2chip_lite_slave_inst                                           |     0.006 |
|           arch_reg_slice_inst                                                                      |    <0.001 |
|           awch_reg_slice_inst                                                                      |    <0.001 |
|           axi_chip2chip_lite_decoder_inst                                                          |    <0.001 |
|           axi_chip2chip_lite_slave_rx_fifo                                                         |     0.002 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.002 |
|               U0                                                                                   |     0.002 |
|                 inst_fifo_gen                                                                      |     0.002 |
|                   gconvfifo.rf                                                                     |     0.002 |
|                     grf.rf                                                                         |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                         |    <0.001 |
|                           RAM_reg_0_15_12_17                                                       |    <0.001 |
|                           RAM_reg_0_15_18_19                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                        |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|           axi_chip2chip_lite_slave_tx_fifo                                                         |     0.003 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.003 |
|               U0                                                                                   |     0.003 |
|                 inst_fifo_gen                                                                      |     0.003 |
|                   gconvfifo.rf                                                                     |     0.003 |
|                     grf.rf                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.gpf.wrpf                                                              |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |     0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                         |    <0.001 |
|                           RAM_reg_0_15_12_17                                                       |    <0.001 |
|                           RAM_reg_0_15_18_19                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                        |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|           axi_chip2chip_lite_tx_tdm_inst                                                           |    <0.001 |
|           wch_reg_slice_inst                                                                       |    <0.001 |
|         axi_lite_slave_gen.reset_sync_lite_slv                                                     |    <0.001 |
|         slave_fpga_gen.axi_chip2chip_slave_inst                                                    |     0.027 |
|           axi_chip2chip_ar_fifo_inst                                                               |     0.003 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.003 |
|               U0                                                                                   |     0.003 |
|                 inst_fifo_gen                                                                      |     0.003 |
|                   gconvfifo.rf                                                                     |     0.003 |
|                     grf.rf                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |     0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.gpf.wrpf                                                              |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[7].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst                   |    <0.001 |
|             axi_chip2chip_packer_inst                                                              |    <0.001 |
|           axi_chip2chip_aw_fifo_inst                                                               |     0.003 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.003 |
|               U0                                                                                   |     0.003 |
|                 inst_fifo_gen                                                                      |     0.003 |
|                   gconvfifo.rf                                                                     |     0.003 |
|                     grf.rf                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |     0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.gpf.wrpf                                                              |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[7].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst                   |    <0.001 |
|             axi_chip2chip_packer_inst                                                              |    <0.001 |
|           axi_chip2chip_b_fifo_inst                                                                |     0.003 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.003 |
|               U0                                                                                   |     0.003 |
|                 inst_fifo_gen                                                                      |     0.003 |
|                   gconvfifo.rf                                                                     |     0.003 |
|                     grf.rf                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |     0.002 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_63_0_2                                                         |    <0.001 |
|                           RAM_reg_0_63_3_5                                                         |    <0.001 |
|                           RAM_reg_0_63_6_8                                                         |    <0.001 |
|                           RAM_reg_0_63_9_9                                                         |    <0.001 |
|                           RAM_reg_128_191_0_2                                                      |    <0.001 |
|                           RAM_reg_128_191_3_5                                                      |    <0.001 |
|                           RAM_reg_128_191_6_8                                                      |    <0.001 |
|                           RAM_reg_128_191_9_9                                                      |    <0.001 |
|                           RAM_reg_192_255_0_2                                                      |    <0.001 |
|                           RAM_reg_192_255_3_5                                                      |    <0.001 |
|                           RAM_reg_192_255_6_8                                                      |    <0.001 |
|                           RAM_reg_192_255_9_9                                                      |    <0.001 |
|                           RAM_reg_64_127_0_2                                                       |    <0.001 |
|                           RAM_reg_64_127_3_5                                                       |    <0.001 |
|                           RAM_reg_64_127_6_8                                                       |    <0.001 |
|                           RAM_reg_64_127_9_9                                                       |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|           axi_chip2chip_ch0_ctrl_inst                                                              |     0.001 |
|             axi_chip2chip_sync_cell_intr_in_inst                                                   |    <0.001 |
|           axi_chip2chip_decoder_inst                                                               |    <0.001 |
|           axi_chip2chip_r_fifo_inst                                                                |     0.010 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.010 |
|               U0                                                                                   |     0.010 |
|                 inst_fifo_gen                                                                      |     0.010 |
|                   gconvfifo.rf                                                                     |     0.010 |
|                     grf.rf                                                                         |     0.010 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                           c0                                                                       |    <0.001 |
|                           c1                                                                       |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                           c1                                                                       |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |     0.009 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                   |     0.008 |
|                           inst_blk_mem_gen                                                         |     0.008 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                   |     0.008 |
|                               valid.cstr                                                           |     0.008 |
|                                 ramloop[0].ram.r                                                   |     0.008 |
|                                   prim_noinit.ram                                                  |     0.008 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[7].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst                   |    <0.001 |
|             axi_chip2chip_unpacker_inst                                                            |    <0.001 |
|           axi_chip2chip_tdm_inst                                                                   |    <0.001 |
|           axi_chip2chip_w_fifo_inst                                                                |     0.003 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.003 |
|               U0                                                                                   |     0.003 |
|                 inst_fifo_gen                                                                      |     0.003 |
|                   gconvfifo.rf                                                                     |     0.003 |
|                     grf.rf                                                                         |     0.003 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |     0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[5].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                           c0                                                                       |    <0.001 |
|                           c1                                                                       |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.gpf.wrpf                                                              |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                           c1                                                                       |    <0.001 |
|                           c2                                                                       |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[6].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[7].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[7].wrst_inst                   |    <0.001 |
|             axi_chip2chip_packer_inst                                                              |    <0.001 |
|         slave_fpga_gen.axi_chip2chip_slave_phy_inst                                                |     0.655 |
|           axi_chip2chip_phy_init_inst                                                              |    <0.001 |
|             axi_chip2chip_sync_cell_inst                                                           |    <0.001 |
|           slave_sio_phy.axi_chip2chip_phy_calib_inst                                               |     0.008 |
|           slave_sio_phy.axi_chip2chip_sio_input_inst                                               |     0.551 |
|             axi_chip2chip_clk_gen_inst                                                             |     0.127 |
|           slave_sio_phy.axi_chip2chip_sio_output_inst                                              |     0.095 |
|           slave_sio_phy.rx_reset_sync_inst                                                         |    <0.001 |
|     axi_interconnect_0                                                                             |     0.004 |
|       m02_couplers                                                                                 |     0.001 |
|         m02_regslice                                                                               |     0.001 |
|           inst                                                                                     |     0.001 |
|             ar_pipe                                                                                |    <0.001 |
|             aw_pipe                                                                                |    <0.001 |
|             b_pipe                                                                                 |    <0.001 |
|             r_pipe                                                                                 |    <0.001 |
|             w_pipe                                                                                 |    <0.001 |
|       s00_couplers                                                                                 |    <0.001 |
|         s00_data_fifo                                                                              |     0.000 |
|         s00_regslice                                                                               |    <0.001 |
|           inst                                                                                     |    <0.001 |
|             ar_pipe                                                                                |    <0.001 |
|             aw_pipe                                                                                |    <0.001 |
|             b_pipe                                                                                 |    <0.001 |
|             r_pipe                                                                                 |    <0.001 |
|             w_pipe                                                                                 |    <0.001 |
|       xbar                                                                                         |     0.001 |
|         inst                                                                                       |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                 |     0.001 |
|             addr_arbiter_inst                                                                      |     0.001 |
|             gen_decerr.decerr_slave_inst                                                           |    <0.001 |
|             reg_slice_r                                                                            |    <0.001 |
|             splitter_ar                                                                            |    <0.001 |
|             splitter_aw                                                                            |    <0.001 |
|     clk_wiz_0                                                                                      |     0.126 |
|       inst                                                                                         |     0.126 |
|     proc_sys_reset_0                                                                               |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         EXT_LPF                                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |    <0.001 |
|         SEQ                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                              |    <0.001 |
|     xadc_wiz_0                                                                                     |     0.002 |
|       U0                                                                                           |     0.002 |
|         AXI_LITE_IPIF_I                                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                       |    <0.001 |
|             I_DECODER                                                                              |    <0.001 |
|         AXI_XADC_CORE_I                                                                            |     0.001 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                       |    <0.001 |
|         SOFT_RESET_I                                                                               |    <0.001 |
+----------------------------------------------------------------------------------------------------+-----------+


