<stg><name>mmult_hw</name>


<trans_list>

<trans id="649" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="2" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="43" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_6), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_5), !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_4), !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_3), !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_2), !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_1), !map !38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %out_0), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_6), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_5), !map !54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_4), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_3), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_2), !map !66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_1), !map !70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([7 x half]* %a_0), !map !74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="784">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i784* %b), !map !78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mmult_hw_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %ia = phi i3 [ 0, %0 ], [ %ia_1, %2 ]

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond2 = icmp eq i3 %ia, -1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %ia_1 = add i3 %ia, 1

]]></Node>
<StgValue><ssdm name="ia_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="3">
<![CDATA[
:3  %tmp = zext i3 %ia to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a_0_addr = getelementptr [7 x half]* %a_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="3">
<![CDATA[
:5  %a_0_load = load half* %a_0_addr, align 2

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="784" op_0_bw="784" op_1_bw="784">
<![CDATA[
:6  %b_read = call i784 @_ssdm_op_Read.ap_auto.i784P(i784* %b)

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="784">
<![CDATA[
:7  %tmp_2 = trunc i784 %b_read to i16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_s = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %tmp_11 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_15 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:53  %tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 128, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 160, i32 175)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65  %tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 176, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 192, i32 207)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73  %tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 208, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:79  %tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 224, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 240, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:87  %tmp_33 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 256, i32 271)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91  %tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 272, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:95  %tmp_37 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 288, i32 303)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:99  %tmp_39 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 304, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:103  %tmp_41 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 320, i32 335)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:109  %tmp_43 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 336, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:113  %tmp_45 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 352, i32 367)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:117  %tmp_47 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 368, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:121  %tmp_49 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 384, i32 399)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:125  %tmp_51 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 400, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:129  %tmp_53 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 416, i32 431)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:133  %tmp_55 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 432, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:139  %tmp_57 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 448, i32 463)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:143  %tmp_59 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 464, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:147  %tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 480, i32 495)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:151  %tmp_63 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 496, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:155  %tmp_65 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 512, i32 527)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:159  %tmp_67 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 528, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:163  %tmp_69 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 544, i32 559)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:169  %tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 560, i32 575)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:173  %tmp_73 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 576, i32 591)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:177  %tmp_75 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 592, i32 607)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:181  %tmp_77 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 608, i32 623)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:185  %tmp_79 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 624, i32 639)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:189  %tmp_81 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 640, i32 655)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:193  %tmp_83 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 656, i32 671)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:199  %tmp_85 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 672, i32 687)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:203  %tmp_87 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 688, i32 703)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:207  %tmp_89 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 704, i32 719)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:211  %tmp_91 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 720, i32 735)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:215  %tmp_93 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 736, i32 751)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:219  %tmp_95 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 752, i32 767)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="784" op_2_bw="32" op_3_bw="32">
<![CDATA[
:223  %tmp_97 = call i16 @_ssdm_op_PartSelect.i16.i784.i32.i32(i784 %b_read, i32 768, i32 783)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="3">
<![CDATA[
:5  %a_0_load = load half* %a_0_addr, align 2

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16">
<![CDATA[
:8  %tmp_3 = bitcast i16 %tmp_2 to half

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_99 = fmul half %a_0_load, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16">
<![CDATA[
:50  %tmp_16 = bitcast i16 %tmp_15 to half

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp_5_1 = fmul half %a_0_load, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16">
<![CDATA[
:80  %tmp_30 = bitcast i16 %tmp_29 to half

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %tmp_5_2 = fmul half %a_0_load, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
:110  %tmp_44 = bitcast i16 %tmp_43 to half

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:111  %tmp_5_3 = fmul half %a_0_load, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16">
<![CDATA[
:140  %tmp_58 = bitcast i16 %tmp_57 to half

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %tmp_5_4 = fmul half %a_0_load, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16">
<![CDATA[
:170  %tmp_72 = bitcast i16 %tmp_71 to half

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  %tmp_5_5 = fmul half %a_0_load, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16">
<![CDATA[
:200  %tmp_86 = bitcast i16 %tmp_85 to half

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:201  %tmp_5_6 = fmul half %a_0_load, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_99 = fmul half %a_0_load, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp_5_1 = fmul half %a_0_load, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %tmp_5_2 = fmul half %a_0_load, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:111  %tmp_5_3 = fmul half %a_0_load, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %tmp_5_4 = fmul half %a_0_load, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  %tmp_5_5 = fmul half %a_0_load, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:201  %tmp_5_6 = fmul half %a_0_load, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_99 = fmul half %a_0_load, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp_5_1 = fmul half %a_0_load, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %tmp_5_2 = fmul half %a_0_load, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:111  %tmp_5_3 = fmul half %a_0_load, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %tmp_5_4 = fmul half %a_0_load, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  %tmp_5_5 = fmul half %a_0_load, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:201  %tmp_5_6 = fmul half %a_0_load, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_99 = fmul half %a_0_load, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %a_1_addr = getelementptr [7 x half]* %a_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="3">
<![CDATA[
:12  %a_1_load = load half* %a_1_addr, align 2

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp_5_1 = fmul half %a_0_load, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %tmp_5_2 = fmul half %a_0_load, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:111  %tmp_5_3 = fmul half %a_0_load, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %tmp_5_4 = fmul half %a_0_load, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  %tmp_5_5 = fmul half %a_0_load, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:201  %tmp_5_6 = fmul half %a_0_load, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="158" st_id="8" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_1 = fadd half %tmp_99, 0x0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="3">
<![CDATA[
:12  %a_1_load = load half* %a_1_addr, align 2

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %sum_1_1 = fadd half %tmp_5_1, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %sum_1_2 = fadd half %tmp_5_2, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %sum_1_3 = fadd half %tmp_5_3, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %sum_1_4 = fadd half %tmp_5_4, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %sum_1_5 = fadd half %tmp_5_5, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %sum_1_6 = fadd half %tmp_5_6, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="166" st_id="9" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_1 = fadd half %tmp_99, 0x0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16">
<![CDATA[
:14  %tmp_5 = bitcast i16 %tmp_4 to half

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_5_0_1 = fmul half %a_1_load, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %sum_1_1 = fadd half %tmp_5_1, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16">
<![CDATA[
:54  %tmp_18 = bitcast i16 %tmp_17 to half

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %tmp_5_1_1 = fmul half %a_1_load, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %sum_1_2 = fadd half %tmp_5_2, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16">
<![CDATA[
:84  %tmp_32 = bitcast i16 %tmp_31 to half

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:85  %tmp_5_2_1 = fmul half %a_1_load, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %sum_1_3 = fadd half %tmp_5_3, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
:114  %tmp_46 = bitcast i16 %tmp_45 to half

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %tmp_5_3_1 = fmul half %a_1_load, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %sum_1_4 = fadd half %tmp_5_4, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16">
<![CDATA[
:144  %tmp_60 = bitcast i16 %tmp_59 to half

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:145  %tmp_5_4_1 = fmul half %a_1_load, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %sum_1_5 = fadd half %tmp_5_5, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16">
<![CDATA[
:174  %tmp_74 = bitcast i16 %tmp_73 to half

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %tmp_5_5_1 = fmul half %a_1_load, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %sum_1_6 = fadd half %tmp_5_6, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16">
<![CDATA[
:204  %tmp_88 = bitcast i16 %tmp_87 to half

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:205  %tmp_5_6_1 = fmul half %a_1_load, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="187" st_id="10" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_1 = fadd half %tmp_99, 0x0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_5_0_1 = fmul half %a_1_load, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %sum_1_1 = fadd half %tmp_5_1, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %tmp_5_1_1 = fmul half %a_1_load, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %sum_1_2 = fadd half %tmp_5_2, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:85  %tmp_5_2_1 = fmul half %a_1_load, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %sum_1_3 = fadd half %tmp_5_3, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %tmp_5_3_1 = fmul half %a_1_load, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %sum_1_4 = fadd half %tmp_5_4, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:145  %tmp_5_4_1 = fmul half %a_1_load, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %sum_1_5 = fadd half %tmp_5_5, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %tmp_5_5_1 = fmul half %a_1_load, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %sum_1_6 = fadd half %tmp_5_6, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:205  %tmp_5_6_1 = fmul half %a_1_load, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="201" st_id="11" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_1 = fadd half %tmp_99, 0x0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_5_0_1 = fmul half %a_1_load, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %sum_1_1 = fadd half %tmp_5_1, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %tmp_5_1_1 = fmul half %a_1_load, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %sum_1_2 = fadd half %tmp_5_2, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:85  %tmp_5_2_1 = fmul half %a_1_load, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %sum_1_3 = fadd half %tmp_5_3, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %tmp_5_3_1 = fmul half %a_1_load, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %sum_1_4 = fadd half %tmp_5_4, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:145  %tmp_5_4_1 = fmul half %a_1_load, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %sum_1_5 = fadd half %tmp_5_5, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %tmp_5_5_1 = fmul half %a_1_load, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %sum_1_6 = fadd half %tmp_5_6, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:205  %tmp_5_6_1 = fmul half %a_1_load, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="215" st_id="12" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sum_1 = fadd half %tmp_99, 0x0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_5_0_1 = fmul half %a_1_load, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a_2_addr = getelementptr [7 x half]* %a_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="3">
<![CDATA[
:18  %a_2_load = load half* %a_2_addr, align 2

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %sum_1_1 = fadd half %tmp_5_1, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %tmp_5_1_1 = fmul half %a_1_load, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %sum_1_2 = fadd half %tmp_5_2, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:85  %tmp_5_2_1 = fmul half %a_1_load, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %sum_1_3 = fadd half %tmp_5_3, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %tmp_5_3_1 = fmul half %a_1_load, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %sum_1_4 = fadd half %tmp_5_4, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:145  %tmp_5_4_1 = fmul half %a_1_load, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %sum_1_5 = fadd half %tmp_5_5, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %tmp_5_5_1 = fmul half %a_1_load, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %sum_1_6 = fadd half %tmp_5_6, 0x0

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:205  %tmp_5_6_1 = fmul half %a_1_load, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_5_6_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="231" st_id="13" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %sum_1_0_1 = fadd half %sum_1, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="3">
<![CDATA[
:18  %a_2_load = load half* %a_2_addr, align 2

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %sum_1_1_1 = fadd half %sum_1_1, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %sum_1_2_1 = fadd half %sum_1_2, %tmp_5_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %sum_1_3_1 = fadd half %sum_1_3, %tmp_5_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %sum_1_4_1 = fadd half %sum_1_4, %tmp_5_4_1

]]></Node>
<StgValue><ssdm name="sum_1_4_1"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %sum_1_5_1 = fadd half %sum_1_5, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="sum_1_5_1"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %sum_1_6_1 = fadd half %sum_1_6, %tmp_5_6_1

]]></Node>
<StgValue><ssdm name="sum_1_6_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="239" st_id="14" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %sum_1_0_1 = fadd half %sum_1, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16">
<![CDATA[
:20  %tmp_7 = bitcast i16 %tmp_6 to half

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %tmp_5_0_2 = fmul half %a_2_load, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %sum_1_1_1 = fadd half %sum_1_1, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
:58  %tmp_20 = bitcast i16 %tmp_19 to half

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59  %tmp_5_1_2 = fmul half %a_2_load, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %sum_1_2_1 = fadd half %sum_1_2, %tmp_5_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
:88  %tmp_34 = bitcast i16 %tmp_33 to half

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89  %tmp_5_2_2 = fmul half %a_2_load, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %sum_1_3_1 = fadd half %sum_1_3, %tmp_5_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
:118  %tmp_48 = bitcast i16 %tmp_47 to half

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:119  %tmp_5_3_2 = fmul half %a_2_load, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %sum_1_4_1 = fadd half %sum_1_4, %tmp_5_4_1

]]></Node>
<StgValue><ssdm name="sum_1_4_1"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16">
<![CDATA[
:148  %tmp_62 = bitcast i16 %tmp_61 to half

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:149  %tmp_5_4_2 = fmul half %a_2_load, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %sum_1_5_1 = fadd half %sum_1_5, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="sum_1_5_1"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16">
<![CDATA[
:178  %tmp_76 = bitcast i16 %tmp_75 to half

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:179  %tmp_5_5_2 = fmul half %a_2_load, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %sum_1_6_1 = fadd half %sum_1_6, %tmp_5_6_1

]]></Node>
<StgValue><ssdm name="sum_1_6_1"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16">
<![CDATA[
:208  %tmp_90 = bitcast i16 %tmp_89 to half

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:209  %tmp_5_6_2 = fmul half %a_2_load, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="260" st_id="15" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %sum_1_0_1 = fadd half %sum_1, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %tmp_5_0_2 = fmul half %a_2_load, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %sum_1_1_1 = fadd half %sum_1_1, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59  %tmp_5_1_2 = fmul half %a_2_load, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %sum_1_2_1 = fadd half %sum_1_2, %tmp_5_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89  %tmp_5_2_2 = fmul half %a_2_load, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %sum_1_3_1 = fadd half %sum_1_3, %tmp_5_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:119  %tmp_5_3_2 = fmul half %a_2_load, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %sum_1_4_1 = fadd half %sum_1_4, %tmp_5_4_1

]]></Node>
<StgValue><ssdm name="sum_1_4_1"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:149  %tmp_5_4_2 = fmul half %a_2_load, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %sum_1_5_1 = fadd half %sum_1_5, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="sum_1_5_1"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:179  %tmp_5_5_2 = fmul half %a_2_load, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %sum_1_6_1 = fadd half %sum_1_6, %tmp_5_6_1

]]></Node>
<StgValue><ssdm name="sum_1_6_1"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:209  %tmp_5_6_2 = fmul half %a_2_load, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="274" st_id="16" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %sum_1_0_1 = fadd half %sum_1, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %tmp_5_0_2 = fmul half %a_2_load, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %sum_1_1_1 = fadd half %sum_1_1, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59  %tmp_5_1_2 = fmul half %a_2_load, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %sum_1_2_1 = fadd half %sum_1_2, %tmp_5_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89  %tmp_5_2_2 = fmul half %a_2_load, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %sum_1_3_1 = fadd half %sum_1_3, %tmp_5_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:119  %tmp_5_3_2 = fmul half %a_2_load, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %sum_1_4_1 = fadd half %sum_1_4, %tmp_5_4_1

]]></Node>
<StgValue><ssdm name="sum_1_4_1"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:149  %tmp_5_4_2 = fmul half %a_2_load, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %sum_1_5_1 = fadd half %sum_1_5, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="sum_1_5_1"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:179  %tmp_5_5_2 = fmul half %a_2_load, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %sum_1_6_1 = fadd half %sum_1_6, %tmp_5_6_1

]]></Node>
<StgValue><ssdm name="sum_1_6_1"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:209  %tmp_5_6_2 = fmul half %a_2_load, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="288" st_id="17" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %sum_1_0_1 = fadd half %sum_1, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %tmp_5_0_2 = fmul half %a_2_load, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a_3_addr = getelementptr [7 x half]* %a_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="3">
<![CDATA[
:24  %a_3_load = load half* %a_3_addr, align 2

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %sum_1_1_1 = fadd half %sum_1_1, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59  %tmp_5_1_2 = fmul half %a_2_load, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %sum_1_2_1 = fadd half %sum_1_2, %tmp_5_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89  %tmp_5_2_2 = fmul half %a_2_load, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %sum_1_3_1 = fadd half %sum_1_3, %tmp_5_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:119  %tmp_5_3_2 = fmul half %a_2_load, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %sum_1_4_1 = fadd half %sum_1_4, %tmp_5_4_1

]]></Node>
<StgValue><ssdm name="sum_1_4_1"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:149  %tmp_5_4_2 = fmul half %a_2_load, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %sum_1_5_1 = fadd half %sum_1_5, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="sum_1_5_1"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:179  %tmp_5_5_2 = fmul half %a_2_load, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %sum_1_6_1 = fadd half %sum_1_6, %tmp_5_6_1

]]></Node>
<StgValue><ssdm name="sum_1_6_1"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:209  %tmp_5_6_2 = fmul half %a_2_load, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_5_6_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="304" st_id="18" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %sum_1_0_2 = fadd half %sum_1_0_1, %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="3">
<![CDATA[
:24  %a_3_load = load half* %a_3_addr, align 2

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %sum_1_1_2 = fadd half %sum_1_1_1, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %sum_1_2_2 = fadd half %sum_1_2_1, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %sum_1_3_2 = fadd half %sum_1_3_1, %tmp_5_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %sum_1_4_2 = fadd half %sum_1_4_1, %tmp_5_4_2

]]></Node>
<StgValue><ssdm name="sum_1_4_2"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %sum_1_5_2 = fadd half %sum_1_5_1, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="sum_1_5_2"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %sum_1_6_2 = fadd half %sum_1_6_1, %tmp_5_6_2

]]></Node>
<StgValue><ssdm name="sum_1_6_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="312" st_id="19" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %sum_1_0_2 = fadd half %sum_1_0_1, %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
:26  %tmp_9 = bitcast i16 %tmp_8 to half

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_5_0_3 = fmul half %a_3_load, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %sum_1_1_2 = fadd half %sum_1_1_1, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16">
<![CDATA[
:62  %tmp_22 = bitcast i16 %tmp_21 to half

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %tmp_5_1_3 = fmul half %a_3_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %sum_1_2_2 = fadd half %sum_1_2_1, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
:92  %tmp_36 = bitcast i16 %tmp_35 to half

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  %tmp_5_2_3 = fmul half %a_3_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %sum_1_3_2 = fadd half %sum_1_3_1, %tmp_5_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16">
<![CDATA[
:122  %tmp_50 = bitcast i16 %tmp_49 to half

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:123  %tmp_5_3_3 = fmul half %a_3_load, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_5_3_3"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %sum_1_4_2 = fadd half %sum_1_4_1, %tmp_5_4_2

]]></Node>
<StgValue><ssdm name="sum_1_4_2"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16">
<![CDATA[
:152  %tmp_64 = bitcast i16 %tmp_63 to half

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %tmp_5_4_3 = fmul half %a_3_load, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %sum_1_5_2 = fadd half %sum_1_5_1, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="sum_1_5_2"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16">
<![CDATA[
:182  %tmp_78 = bitcast i16 %tmp_77 to half

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:183  %tmp_5_5_3 = fmul half %a_3_load, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %sum_1_6_2 = fadd half %sum_1_6_1, %tmp_5_6_2

]]></Node>
<StgValue><ssdm name="sum_1_6_2"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16">
<![CDATA[
:212  %tmp_92 = bitcast i16 %tmp_91 to half

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:213  %tmp_5_6_3 = fmul half %a_3_load, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="333" st_id="20" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %sum_1_0_2 = fadd half %sum_1_0_1, %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_5_0_3 = fmul half %a_3_load, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %sum_1_1_2 = fadd half %sum_1_1_1, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %tmp_5_1_3 = fmul half %a_3_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %sum_1_2_2 = fadd half %sum_1_2_1, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  %tmp_5_2_3 = fmul half %a_3_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %sum_1_3_2 = fadd half %sum_1_3_1, %tmp_5_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:123  %tmp_5_3_3 = fmul half %a_3_load, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_5_3_3"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %sum_1_4_2 = fadd half %sum_1_4_1, %tmp_5_4_2

]]></Node>
<StgValue><ssdm name="sum_1_4_2"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %tmp_5_4_3 = fmul half %a_3_load, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %sum_1_5_2 = fadd half %sum_1_5_1, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="sum_1_5_2"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:183  %tmp_5_5_3 = fmul half %a_3_load, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %sum_1_6_2 = fadd half %sum_1_6_1, %tmp_5_6_2

]]></Node>
<StgValue><ssdm name="sum_1_6_2"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:213  %tmp_5_6_3 = fmul half %a_3_load, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="347" st_id="21" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %sum_1_0_2 = fadd half %sum_1_0_1, %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_5_0_3 = fmul half %a_3_load, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %sum_1_1_2 = fadd half %sum_1_1_1, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %tmp_5_1_3 = fmul half %a_3_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %sum_1_2_2 = fadd half %sum_1_2_1, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  %tmp_5_2_3 = fmul half %a_3_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %sum_1_3_2 = fadd half %sum_1_3_1, %tmp_5_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:123  %tmp_5_3_3 = fmul half %a_3_load, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_5_3_3"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %sum_1_4_2 = fadd half %sum_1_4_1, %tmp_5_4_2

]]></Node>
<StgValue><ssdm name="sum_1_4_2"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %tmp_5_4_3 = fmul half %a_3_load, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %sum_1_5_2 = fadd half %sum_1_5_1, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="sum_1_5_2"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:183  %tmp_5_5_3 = fmul half %a_3_load, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %sum_1_6_2 = fadd half %sum_1_6_1, %tmp_5_6_2

]]></Node>
<StgValue><ssdm name="sum_1_6_2"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:213  %tmp_5_6_3 = fmul half %a_3_load, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="361" st_id="22" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %sum_1_0_2 = fadd half %sum_1_0_1, %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_5_0_3 = fmul half %a_3_load, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %a_4_addr = getelementptr [7 x half]* %a_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="3">
<![CDATA[
:30  %a_4_load = load half* %a_4_addr, align 2

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %sum_1_1_2 = fadd half %sum_1_1_1, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %tmp_5_1_3 = fmul half %a_3_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %sum_1_2_2 = fadd half %sum_1_2_1, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  %tmp_5_2_3 = fmul half %a_3_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %sum_1_3_2 = fadd half %sum_1_3_1, %tmp_5_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:123  %tmp_5_3_3 = fmul half %a_3_load, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_5_3_3"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %sum_1_4_2 = fadd half %sum_1_4_1, %tmp_5_4_2

]]></Node>
<StgValue><ssdm name="sum_1_4_2"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %tmp_5_4_3 = fmul half %a_3_load, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %sum_1_5_2 = fadd half %sum_1_5_1, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="sum_1_5_2"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:183  %tmp_5_5_3 = fmul half %a_3_load, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %sum_1_6_2 = fadd half %sum_1_6_1, %tmp_5_6_2

]]></Node>
<StgValue><ssdm name="sum_1_6_2"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:213  %tmp_5_6_3 = fmul half %a_3_load, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_5_6_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="377" st_id="23" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %sum_1_0_3 = fadd half %sum_1_0_2, %tmp_5_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="3">
<![CDATA[
:30  %a_4_load = load half* %a_4_addr, align 2

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %sum_1_1_3 = fadd half %sum_1_1_2, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94  %sum_1_2_3 = fadd half %sum_1_2_2, %tmp_5_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %sum_1_3_3 = fadd half %sum_1_3_2, %tmp_5_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:154  %sum_1_4_3 = fadd half %sum_1_4_2, %tmp_5_4_3

]]></Node>
<StgValue><ssdm name="sum_1_4_3"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %sum_1_5_3 = fadd half %sum_1_5_2, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="sum_1_5_3"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:214  %sum_1_6_3 = fadd half %sum_1_6_2, %tmp_5_6_3

]]></Node>
<StgValue><ssdm name="sum_1_6_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="385" st_id="24" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %sum_1_0_3 = fadd half %sum_1_0_2, %tmp_5_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
:32  %tmp_10 = bitcast i16 %tmp_s to half

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_5_0_4 = fmul half %a_4_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %sum_1_1_3 = fadd half %sum_1_1_2, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16">
<![CDATA[
:66  %tmp_24 = bitcast i16 %tmp_23 to half

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %tmp_5_1_4 = fmul half %a_4_load, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94  %sum_1_2_3 = fadd half %sum_1_2_2, %tmp_5_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16">
<![CDATA[
:96  %tmp_38 = bitcast i16 %tmp_37 to half

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:97  %tmp_5_2_4 = fmul half %a_4_load, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %sum_1_3_3 = fadd half %sum_1_3_2, %tmp_5_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
:126  %tmp_52 = bitcast i16 %tmp_51 to half

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:127  %tmp_5_3_4 = fmul half %a_4_load, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:154  %sum_1_4_3 = fadd half %sum_1_4_2, %tmp_5_4_3

]]></Node>
<StgValue><ssdm name="sum_1_4_3"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16">
<![CDATA[
:156  %tmp_66 = bitcast i16 %tmp_65 to half

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:157  %tmp_5_4_4 = fmul half %a_4_load, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_5_4_4"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %sum_1_5_3 = fadd half %sum_1_5_2, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="sum_1_5_3"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16">
<![CDATA[
:186  %tmp_80 = bitcast i16 %tmp_79 to half

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187  %tmp_5_5_4 = fmul half %a_4_load, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:214  %sum_1_6_3 = fadd half %sum_1_6_2, %tmp_5_6_3

]]></Node>
<StgValue><ssdm name="sum_1_6_3"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16">
<![CDATA[
:216  %tmp_94 = bitcast i16 %tmp_93 to half

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:217  %tmp_5_6_4 = fmul half %a_4_load, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="406" st_id="25" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %sum_1_0_3 = fadd half %sum_1_0_2, %tmp_5_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_5_0_4 = fmul half %a_4_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %sum_1_1_3 = fadd half %sum_1_1_2, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %tmp_5_1_4 = fmul half %a_4_load, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94  %sum_1_2_3 = fadd half %sum_1_2_2, %tmp_5_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="411" st_id="25" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:97  %tmp_5_2_4 = fmul half %a_4_load, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="412" st_id="25" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %sum_1_3_3 = fadd half %sum_1_3_2, %tmp_5_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:127  %tmp_5_3_4 = fmul half %a_4_load, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:154  %sum_1_4_3 = fadd half %sum_1_4_2, %tmp_5_4_3

]]></Node>
<StgValue><ssdm name="sum_1_4_3"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:157  %tmp_5_4_4 = fmul half %a_4_load, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_5_4_4"/></StgValue>
</operation>

<operation id="416" st_id="25" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %sum_1_5_3 = fadd half %sum_1_5_2, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="sum_1_5_3"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187  %tmp_5_5_4 = fmul half %a_4_load, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:214  %sum_1_6_3 = fadd half %sum_1_6_2, %tmp_5_6_3

]]></Node>
<StgValue><ssdm name="sum_1_6_3"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:217  %tmp_5_6_4 = fmul half %a_4_load, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="420" st_id="26" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %sum_1_0_3 = fadd half %sum_1_0_2, %tmp_5_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="421" st_id="26" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_5_0_4 = fmul half %a_4_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="422" st_id="26" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %sum_1_1_3 = fadd half %sum_1_1_2, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="423" st_id="26" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %tmp_5_1_4 = fmul half %a_4_load, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="424" st_id="26" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94  %sum_1_2_3 = fadd half %sum_1_2_2, %tmp_5_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="425" st_id="26" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:97  %tmp_5_2_4 = fmul half %a_4_load, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="426" st_id="26" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %sum_1_3_3 = fadd half %sum_1_3_2, %tmp_5_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="427" st_id="26" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:127  %tmp_5_3_4 = fmul half %a_4_load, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="428" st_id="26" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:154  %sum_1_4_3 = fadd half %sum_1_4_2, %tmp_5_4_3

]]></Node>
<StgValue><ssdm name="sum_1_4_3"/></StgValue>
</operation>

<operation id="429" st_id="26" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:157  %tmp_5_4_4 = fmul half %a_4_load, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_5_4_4"/></StgValue>
</operation>

<operation id="430" st_id="26" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %sum_1_5_3 = fadd half %sum_1_5_2, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="sum_1_5_3"/></StgValue>
</operation>

<operation id="431" st_id="26" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187  %tmp_5_5_4 = fmul half %a_4_load, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="432" st_id="26" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:214  %sum_1_6_3 = fadd half %sum_1_6_2, %tmp_5_6_3

]]></Node>
<StgValue><ssdm name="sum_1_6_3"/></StgValue>
</operation>

<operation id="433" st_id="26" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:217  %tmp_5_6_4 = fmul half %a_4_load, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="434" st_id="27" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %sum_1_0_3 = fadd half %sum_1_0_2, %tmp_5_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="435" st_id="27" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_5_0_4 = fmul half %a_4_load, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="436" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %a_5_addr = getelementptr [7 x half]* %a_5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_5_addr"/></StgValue>
</operation>

<operation id="437" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="3">
<![CDATA[
:36  %a_5_load = load half* %a_5_addr, align 2

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="438" st_id="27" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %sum_1_1_3 = fadd half %sum_1_1_2, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="439" st_id="27" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %tmp_5_1_4 = fmul half %a_4_load, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="440" st_id="27" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:94  %sum_1_2_3 = fadd half %sum_1_2_2, %tmp_5_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="441" st_id="27" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:97  %tmp_5_2_4 = fmul half %a_4_load, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="442" st_id="27" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %sum_1_3_3 = fadd half %sum_1_3_2, %tmp_5_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="443" st_id="27" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:127  %tmp_5_3_4 = fmul half %a_4_load, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:154  %sum_1_4_3 = fadd half %sum_1_4_2, %tmp_5_4_3

]]></Node>
<StgValue><ssdm name="sum_1_4_3"/></StgValue>
</operation>

<operation id="445" st_id="27" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:157  %tmp_5_4_4 = fmul half %a_4_load, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_5_4_4"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:184  %sum_1_5_3 = fadd half %sum_1_5_2, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="sum_1_5_3"/></StgValue>
</operation>

<operation id="447" st_id="27" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187  %tmp_5_5_4 = fmul half %a_4_load, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>

<operation id="448" st_id="27" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:214  %sum_1_6_3 = fadd half %sum_1_6_2, %tmp_5_6_3

]]></Node>
<StgValue><ssdm name="sum_1_6_3"/></StgValue>
</operation>

<operation id="449" st_id="27" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:217  %tmp_5_6_4 = fmul half %a_4_load, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_5_6_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="450" st_id="28" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %sum_1_0_4 = fadd half %sum_1_0_3, %tmp_5_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="3">
<![CDATA[
:36  %a_5_load = load half* %a_5_addr, align 2

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %sum_1_1_4 = fadd half %sum_1_1_3, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %sum_1_2_4 = fadd half %sum_1_2_3, %tmp_5_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %sum_1_3_4 = fadd half %sum_1_3_3, %tmp_5_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158  %sum_1_4_4 = fadd half %sum_1_4_3, %tmp_5_4_4

]]></Node>
<StgValue><ssdm name="sum_1_4_4"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:188  %sum_1_5_4 = fadd half %sum_1_5_3, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="sum_1_5_4"/></StgValue>
</operation>

<operation id="457" st_id="28" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:218  %sum_1_6_4 = fadd half %sum_1_6_3, %tmp_5_6_4

]]></Node>
<StgValue><ssdm name="sum_1_6_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="458" st_id="29" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %sum_1_0_4 = fadd half %sum_1_0_3, %tmp_5_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="459" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
:38  %tmp_12 = bitcast i16 %tmp_11 to half

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="460" st_id="29" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %tmp_5_0_5 = fmul half %a_5_load, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="461" st_id="29" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %sum_1_1_4 = fadd half %sum_1_1_3, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="462" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
:70  %tmp_26 = bitcast i16 %tmp_25 to half

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %tmp_5_1_5 = fmul half %a_5_load, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="464" st_id="29" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %sum_1_2_4 = fadd half %sum_1_2_3, %tmp_5_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="465" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
:100  %tmp_40 = bitcast i16 %tmp_39 to half

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="466" st_id="29" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %tmp_5_2_5 = fmul half %a_5_load, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="467" st_id="29" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %sum_1_3_4 = fadd half %sum_1_3_3, %tmp_5_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="468" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
:130  %tmp_54 = bitcast i16 %tmp_53 to half

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="469" st_id="29" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131  %tmp_5_3_5 = fmul half %a_5_load, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="470" st_id="29" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158  %sum_1_4_4 = fadd half %sum_1_4_3, %tmp_5_4_4

]]></Node>
<StgValue><ssdm name="sum_1_4_4"/></StgValue>
</operation>

<operation id="471" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16">
<![CDATA[
:160  %tmp_68 = bitcast i16 %tmp_67 to half

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="472" st_id="29" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:161  %tmp_5_4_5 = fmul half %a_5_load, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="473" st_id="29" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:188  %sum_1_5_4 = fadd half %sum_1_5_3, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="sum_1_5_4"/></StgValue>
</operation>

<operation id="474" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16">
<![CDATA[
:190  %tmp_82 = bitcast i16 %tmp_81 to half

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="475" st_id="29" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:191  %tmp_5_5_5 = fmul half %a_5_load, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_5_5_5"/></StgValue>
</operation>

<operation id="476" st_id="29" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:218  %sum_1_6_4 = fadd half %sum_1_6_3, %tmp_5_6_4

]]></Node>
<StgValue><ssdm name="sum_1_6_4"/></StgValue>
</operation>

<operation id="477" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16">
<![CDATA[
:220  %tmp_96 = bitcast i16 %tmp_95 to half

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="478" st_id="29" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:221  %tmp_5_6_5 = fmul half %a_5_load, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="479" st_id="30" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %sum_1_0_4 = fadd half %sum_1_0_3, %tmp_5_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %tmp_5_0_5 = fmul half %a_5_load, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %sum_1_1_4 = fadd half %sum_1_1_3, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %tmp_5_1_5 = fmul half %a_5_load, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %sum_1_2_4 = fadd half %sum_1_2_3, %tmp_5_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %tmp_5_2_5 = fmul half %a_5_load, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="485" st_id="30" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %sum_1_3_4 = fadd half %sum_1_3_3, %tmp_5_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131  %tmp_5_3_5 = fmul half %a_5_load, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158  %sum_1_4_4 = fadd half %sum_1_4_3, %tmp_5_4_4

]]></Node>
<StgValue><ssdm name="sum_1_4_4"/></StgValue>
</operation>

<operation id="488" st_id="30" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:161  %tmp_5_4_5 = fmul half %a_5_load, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="489" st_id="30" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:188  %sum_1_5_4 = fadd half %sum_1_5_3, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="sum_1_5_4"/></StgValue>
</operation>

<operation id="490" st_id="30" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:191  %tmp_5_5_5 = fmul half %a_5_load, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_5_5_5"/></StgValue>
</operation>

<operation id="491" st_id="30" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:218  %sum_1_6_4 = fadd half %sum_1_6_3, %tmp_5_6_4

]]></Node>
<StgValue><ssdm name="sum_1_6_4"/></StgValue>
</operation>

<operation id="492" st_id="30" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:221  %tmp_5_6_5 = fmul half %a_5_load, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="493" st_id="31" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %sum_1_0_4 = fadd half %sum_1_0_3, %tmp_5_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %tmp_5_0_5 = fmul half %a_5_load, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %sum_1_1_4 = fadd half %sum_1_1_3, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %tmp_5_1_5 = fmul half %a_5_load, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="497" st_id="31" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %sum_1_2_4 = fadd half %sum_1_2_3, %tmp_5_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="498" st_id="31" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %tmp_5_2_5 = fmul half %a_5_load, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="499" st_id="31" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %sum_1_3_4 = fadd half %sum_1_3_3, %tmp_5_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="500" st_id="31" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131  %tmp_5_3_5 = fmul half %a_5_load, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="501" st_id="31" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158  %sum_1_4_4 = fadd half %sum_1_4_3, %tmp_5_4_4

]]></Node>
<StgValue><ssdm name="sum_1_4_4"/></StgValue>
</operation>

<operation id="502" st_id="31" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:161  %tmp_5_4_5 = fmul half %a_5_load, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="503" st_id="31" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:188  %sum_1_5_4 = fadd half %sum_1_5_3, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="sum_1_5_4"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:191  %tmp_5_5_5 = fmul half %a_5_load, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_5_5_5"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:218  %sum_1_6_4 = fadd half %sum_1_6_3, %tmp_5_6_4

]]></Node>
<StgValue><ssdm name="sum_1_6_4"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:221  %tmp_5_6_5 = fmul half %a_5_load, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="507" st_id="32" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %sum_1_0_4 = fadd half %sum_1_0_3, %tmp_5_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="508" st_id="32" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %tmp_5_0_5 = fmul half %a_5_load, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="509" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %a_6_addr = getelementptr [7 x half]* %a_6, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_6_addr"/></StgValue>
</operation>

<operation id="510" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="3">
<![CDATA[
:42  %a_6_load = load half* %a_6_addr, align 2

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="511" st_id="32" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %sum_1_1_4 = fadd half %sum_1_1_3, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="512" st_id="32" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %tmp_5_1_5 = fmul half %a_5_load, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="513" st_id="32" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %sum_1_2_4 = fadd half %sum_1_2_3, %tmp_5_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="514" st_id="32" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %tmp_5_2_5 = fmul half %a_5_load, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="515" st_id="32" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:128  %sum_1_3_4 = fadd half %sum_1_3_3, %tmp_5_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="516" st_id="32" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131  %tmp_5_3_5 = fmul half %a_5_load, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="517" st_id="32" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158  %sum_1_4_4 = fadd half %sum_1_4_3, %tmp_5_4_4

]]></Node>
<StgValue><ssdm name="sum_1_4_4"/></StgValue>
</operation>

<operation id="518" st_id="32" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:161  %tmp_5_4_5 = fmul half %a_5_load, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="519" st_id="32" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:188  %sum_1_5_4 = fadd half %sum_1_5_3, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="sum_1_5_4"/></StgValue>
</operation>

<operation id="520" st_id="32" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:191  %tmp_5_5_5 = fmul half %a_5_load, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_5_5_5"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:218  %sum_1_6_4 = fadd half %sum_1_6_3, %tmp_5_6_4

]]></Node>
<StgValue><ssdm name="sum_1_6_4"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:221  %tmp_5_6_5 = fmul half %a_5_load, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_5_6_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="523" st_id="33" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %sum_1_0_5 = fadd half %sum_1_0_4, %tmp_5_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="524" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="3">
<![CDATA[
:42  %a_6_load = load half* %a_6_addr, align 2

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="525" st_id="33" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %sum_1_1_5 = fadd half %sum_1_1_4, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="526" st_id="33" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %sum_1_2_5 = fadd half %sum_1_2_4, %tmp_5_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="527" st_id="33" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  %sum_1_3_5 = fadd half %sum_1_3_4, %tmp_5_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="528" st_id="33" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %sum_1_4_5 = fadd half %sum_1_4_4, %tmp_5_4_5

]]></Node>
<StgValue><ssdm name="sum_1_4_5"/></StgValue>
</operation>

<operation id="529" st_id="33" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %sum_1_5_5 = fadd half %sum_1_5_4, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5_5"/></StgValue>
</operation>

<operation id="530" st_id="33" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:222  %sum_1_6_5 = fadd half %sum_1_6_4, %tmp_5_6_5

]]></Node>
<StgValue><ssdm name="sum_1_6_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="531" st_id="34" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %sum_1_0_5 = fadd half %sum_1_0_4, %tmp_5_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="532" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16">
<![CDATA[
:44  %tmp_14 = bitcast i16 %tmp_13 to half

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="533" st_id="34" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45  %tmp_5_0_6 = fmul half %a_6_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="534" st_id="34" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %sum_1_1_5 = fadd half %sum_1_1_4, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="535" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
:74  %tmp_28 = bitcast i16 %tmp_27 to half

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="536" st_id="34" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:75  %tmp_5_1_6 = fmul half %a_6_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="537" st_id="34" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %sum_1_2_5 = fadd half %sum_1_2_4, %tmp_5_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="538" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16">
<![CDATA[
:104  %tmp_42 = bitcast i16 %tmp_41 to half

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="539" st_id="34" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %tmp_5_2_6 = fmul half %a_6_load, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="540" st_id="34" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  %sum_1_3_5 = fadd half %sum_1_3_4, %tmp_5_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="541" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16">
<![CDATA[
:134  %tmp_56 = bitcast i16 %tmp_55 to half

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="542" st_id="34" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %tmp_5_3_6 = fmul half %a_6_load, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="543" st_id="34" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %sum_1_4_5 = fadd half %sum_1_4_4, %tmp_5_4_5

]]></Node>
<StgValue><ssdm name="sum_1_4_5"/></StgValue>
</operation>

<operation id="544" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16">
<![CDATA[
:164  %tmp_70 = bitcast i16 %tmp_69 to half

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="545" st_id="34" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %tmp_5_4_6 = fmul half %a_6_load, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="546" st_id="34" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %sum_1_5_5 = fadd half %sum_1_5_4, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5_5"/></StgValue>
</operation>

<operation id="547" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16">
<![CDATA[
:194  %tmp_84 = bitcast i16 %tmp_83 to half

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="548" st_id="34" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:195  %tmp_5_5_6 = fmul half %a_6_load, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="549" st_id="34" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:222  %sum_1_6_5 = fadd half %sum_1_6_4, %tmp_5_6_5

]]></Node>
<StgValue><ssdm name="sum_1_6_5"/></StgValue>
</operation>

<operation id="550" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16">
<![CDATA[
:224  %tmp_98 = bitcast i16 %tmp_97 to half

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="551" st_id="34" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:225  %tmp_5_6_6 = fmul half %a_6_load, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_5_6_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="552" st_id="35" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %sum_1_0_5 = fadd half %sum_1_0_4, %tmp_5_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="553" st_id="35" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45  %tmp_5_0_6 = fmul half %a_6_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="554" st_id="35" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %sum_1_1_5 = fadd half %sum_1_1_4, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="555" st_id="35" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:75  %tmp_5_1_6 = fmul half %a_6_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="556" st_id="35" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %sum_1_2_5 = fadd half %sum_1_2_4, %tmp_5_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="557" st_id="35" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %tmp_5_2_6 = fmul half %a_6_load, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="558" st_id="35" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  %sum_1_3_5 = fadd half %sum_1_3_4, %tmp_5_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="559" st_id="35" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %tmp_5_3_6 = fmul half %a_6_load, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="560" st_id="35" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %sum_1_4_5 = fadd half %sum_1_4_4, %tmp_5_4_5

]]></Node>
<StgValue><ssdm name="sum_1_4_5"/></StgValue>
</operation>

<operation id="561" st_id="35" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %tmp_5_4_6 = fmul half %a_6_load, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="562" st_id="35" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %sum_1_5_5 = fadd half %sum_1_5_4, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5_5"/></StgValue>
</operation>

<operation id="563" st_id="35" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:195  %tmp_5_5_6 = fmul half %a_6_load, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="564" st_id="35" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:222  %sum_1_6_5 = fadd half %sum_1_6_4, %tmp_5_6_5

]]></Node>
<StgValue><ssdm name="sum_1_6_5"/></StgValue>
</operation>

<operation id="565" st_id="35" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:225  %tmp_5_6_6 = fmul half %a_6_load, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_5_6_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="566" st_id="36" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %sum_1_0_5 = fadd half %sum_1_0_4, %tmp_5_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="567" st_id="36" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45  %tmp_5_0_6 = fmul half %a_6_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="568" st_id="36" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %sum_1_1_5 = fadd half %sum_1_1_4, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="569" st_id="36" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:75  %tmp_5_1_6 = fmul half %a_6_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="570" st_id="36" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %sum_1_2_5 = fadd half %sum_1_2_4, %tmp_5_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="571" st_id="36" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %tmp_5_2_6 = fmul half %a_6_load, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="572" st_id="36" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  %sum_1_3_5 = fadd half %sum_1_3_4, %tmp_5_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="573" st_id="36" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %tmp_5_3_6 = fmul half %a_6_load, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="574" st_id="36" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %sum_1_4_5 = fadd half %sum_1_4_4, %tmp_5_4_5

]]></Node>
<StgValue><ssdm name="sum_1_4_5"/></StgValue>
</operation>

<operation id="575" st_id="36" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %tmp_5_4_6 = fmul half %a_6_load, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="576" st_id="36" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %sum_1_5_5 = fadd half %sum_1_5_4, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5_5"/></StgValue>
</operation>

<operation id="577" st_id="36" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:195  %tmp_5_5_6 = fmul half %a_6_load, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="578" st_id="36" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:222  %sum_1_6_5 = fadd half %sum_1_6_4, %tmp_5_6_5

]]></Node>
<StgValue><ssdm name="sum_1_6_5"/></StgValue>
</operation>

<operation id="579" st_id="36" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:225  %tmp_5_6_6 = fmul half %a_6_load, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_5_6_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="580" st_id="37" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %sum_1_0_5 = fadd half %sum_1_0_4, %tmp_5_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="581" st_id="37" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45  %tmp_5_0_6 = fmul half %a_6_load, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_5_0_6"/></StgValue>
</operation>

<operation id="582" st_id="37" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %sum_1_1_5 = fadd half %sum_1_1_4, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="583" st_id="37" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:75  %tmp_5_1_6 = fmul half %a_6_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_5_1_6"/></StgValue>
</operation>

<operation id="584" st_id="37" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %sum_1_2_5 = fadd half %sum_1_2_4, %tmp_5_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="585" st_id="37" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %tmp_5_2_6 = fmul half %a_6_load, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_5_2_6"/></StgValue>
</operation>

<operation id="586" st_id="37" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  %sum_1_3_5 = fadd half %sum_1_3_4, %tmp_5_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="587" st_id="37" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %tmp_5_3_6 = fmul half %a_6_load, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_5_3_6"/></StgValue>
</operation>

<operation id="588" st_id="37" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %sum_1_4_5 = fadd half %sum_1_4_4, %tmp_5_4_5

]]></Node>
<StgValue><ssdm name="sum_1_4_5"/></StgValue>
</operation>

<operation id="589" st_id="37" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %tmp_5_4_6 = fmul half %a_6_load, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_5_4_6"/></StgValue>
</operation>

<operation id="590" st_id="37" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %sum_1_5_5 = fadd half %sum_1_5_4, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5_5"/></StgValue>
</operation>

<operation id="591" st_id="37" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:195  %tmp_5_5_6 = fmul half %a_6_load, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_5_5_6"/></StgValue>
</operation>

<operation id="592" st_id="37" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:222  %sum_1_6_5 = fadd half %sum_1_6_4, %tmp_5_6_5

]]></Node>
<StgValue><ssdm name="sum_1_6_5"/></StgValue>
</operation>

<operation id="593" st_id="37" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:225  %tmp_5_6_6 = fmul half %a_6_load, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_5_6_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="594" st_id="38" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %sum_1_0_6 = fadd half %sum_1_0_5, %tmp_5_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>

<operation id="595" st_id="38" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %sum_1_1_6 = fadd half %sum_1_1_5, %tmp_5_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>

<operation id="596" st_id="38" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %sum_1_2_6 = fadd half %sum_1_2_5, %tmp_5_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>

<operation id="597" st_id="38" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %sum_1_3_6 = fadd half %sum_1_3_5, %tmp_5_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>

<operation id="598" st_id="38" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %sum_1_4_6 = fadd half %sum_1_4_5, %tmp_5_4_6

]]></Node>
<StgValue><ssdm name="sum_1_4_6"/></StgValue>
</operation>

<operation id="599" st_id="38" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %sum_1_5_6 = fadd half %sum_1_5_5, %tmp_5_5_6

]]></Node>
<StgValue><ssdm name="sum_1_5_6"/></StgValue>
</operation>

<operation id="600" st_id="38" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:226  %sum_1_6_6 = fadd half %sum_1_6_5, %tmp_5_6_6

]]></Node>
<StgValue><ssdm name="sum_1_6_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="601" st_id="39" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %sum_1_0_6 = fadd half %sum_1_0_5, %tmp_5_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>

<operation id="602" st_id="39" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %sum_1_1_6 = fadd half %sum_1_1_5, %tmp_5_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>

<operation id="603" st_id="39" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %sum_1_2_6 = fadd half %sum_1_2_5, %tmp_5_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>

<operation id="604" st_id="39" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %sum_1_3_6 = fadd half %sum_1_3_5, %tmp_5_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>

<operation id="605" st_id="39" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %sum_1_4_6 = fadd half %sum_1_4_5, %tmp_5_4_6

]]></Node>
<StgValue><ssdm name="sum_1_4_6"/></StgValue>
</operation>

<operation id="606" st_id="39" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %sum_1_5_6 = fadd half %sum_1_5_5, %tmp_5_5_6

]]></Node>
<StgValue><ssdm name="sum_1_5_6"/></StgValue>
</operation>

<operation id="607" st_id="39" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:226  %sum_1_6_6 = fadd half %sum_1_6_5, %tmp_5_6_6

]]></Node>
<StgValue><ssdm name="sum_1_6_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="608" st_id="40" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %sum_1_0_6 = fadd half %sum_1_0_5, %tmp_5_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>

<operation id="609" st_id="40" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %sum_1_1_6 = fadd half %sum_1_1_5, %tmp_5_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>

<operation id="610" st_id="40" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %sum_1_2_6 = fadd half %sum_1_2_5, %tmp_5_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>

<operation id="611" st_id="40" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %sum_1_3_6 = fadd half %sum_1_3_5, %tmp_5_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>

<operation id="612" st_id="40" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %sum_1_4_6 = fadd half %sum_1_4_5, %tmp_5_4_6

]]></Node>
<StgValue><ssdm name="sum_1_4_6"/></StgValue>
</operation>

<operation id="613" st_id="40" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %sum_1_5_6 = fadd half %sum_1_5_5, %tmp_5_5_6

]]></Node>
<StgValue><ssdm name="sum_1_5_6"/></StgValue>
</operation>

<operation id="614" st_id="40" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:226  %sum_1_6_6 = fadd half %sum_1_6_5, %tmp_5_6_6

]]></Node>
<StgValue><ssdm name="sum_1_6_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="615" st_id="41" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %sum_1_0_6 = fadd half %sum_1_0_5, %tmp_5_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>

<operation id="616" st_id="41" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %sum_1_1_6 = fadd half %sum_1_1_5, %tmp_5_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>

<operation id="617" st_id="41" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %sum_1_2_6 = fadd half %sum_1_2_5, %tmp_5_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>

<operation id="618" st_id="41" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %sum_1_3_6 = fadd half %sum_1_3_5, %tmp_5_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>

<operation id="619" st_id="41" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %sum_1_4_6 = fadd half %sum_1_4_5, %tmp_5_4_6

]]></Node>
<StgValue><ssdm name="sum_1_4_6"/></StgValue>
</operation>

<operation id="620" st_id="41" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %sum_1_5_6 = fadd half %sum_1_5_5, %tmp_5_5_6

]]></Node>
<StgValue><ssdm name="sum_1_5_6"/></StgValue>
</operation>

<operation id="621" st_id="41" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:226  %sum_1_6_6 = fadd half %sum_1_6_5, %tmp_5_6_6

]]></Node>
<StgValue><ssdm name="sum_1_6_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="622" st_id="42" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %sum_1_0_6 = fadd half %sum_1_0_5, %tmp_5_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>

<operation id="623" st_id="42" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %sum_1_1_6 = fadd half %sum_1_1_5, %tmp_5_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>

<operation id="624" st_id="42" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %sum_1_2_6 = fadd half %sum_1_2_5, %tmp_5_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>

<operation id="625" st_id="42" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %sum_1_3_6 = fadd half %sum_1_3_5, %tmp_5_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>

<operation id="626" st_id="42" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %sum_1_4_6 = fadd half %sum_1_4_5, %tmp_5_4_6

]]></Node>
<StgValue><ssdm name="sum_1_4_6"/></StgValue>
</operation>

<operation id="627" st_id="42" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %sum_1_5_6 = fadd half %sum_1_5_5, %tmp_5_5_6

]]></Node>
<StgValue><ssdm name="sum_1_5_6"/></StgValue>
</operation>

<operation id="628" st_id="42" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:226  %sum_1_6_6 = fadd half %sum_1_6_5, %tmp_5_6_6

]]></Node>
<StgValue><ssdm name="sum_1_6_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="629" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="631" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %out_0_addr = getelementptr [7 x half]* %out_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="633" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:48  store half %sum_1_0_6, half* %out_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %out_1_addr = getelementptr [7 x half]* %out_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_1_addr"/></StgValue>
</operation>

<operation id="635" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:78  store half %sum_1_1_6, half* %out_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %out_2_addr = getelementptr [7 x half]* %out_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_2_addr"/></StgValue>
</operation>

<operation id="637" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:108  store half %sum_1_2_6, half* %out_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %out_3_addr = getelementptr [7 x half]* %out_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_3_addr"/></StgValue>
</operation>

<operation id="639" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:138  store half %sum_1_3_6, half* %out_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %out_4_addr = getelementptr [7 x half]* %out_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_4_addr"/></StgValue>
</operation>

<operation id="641" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:168  store half %sum_1_4_6, half* %out_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %out_5_addr = getelementptr [7 x half]* %out_5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_5_addr"/></StgValue>
</operation>

<operation id="643" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:198  store half %sum_1_5_6, half* %out_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %out_6_addr = getelementptr [7 x half]* %out_6, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_6_addr"/></StgValue>
</operation>

<operation id="645" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:228  store half %sum_1_6_6, half* %out_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:229  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="647" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:230  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="648" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
