{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 20 15:25:23 2014 " "Info: Processing started: Sun Apr 20 15:25:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2bot -c DE2bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2bot -c DE2bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 664 -160 8 680 "SW\[15..0\]" "" } { 488 -160 8 504 "SW\[17..16\]" "" } { 624 192 288 640 "SW\[15..0\]" "" } { 864 -56 125 880 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 480 8 63 496 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 2160 0 168 2176 "AUD_DACLR" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 2176 0 168 2192 "AUD_BCLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "68 " "Warning: Found 68 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 776 768 832 824 "inst70" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 872 768 832 920 "inst71" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal21~1 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal21~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 77 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal21~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 1312 760 824 1360 "inst68" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 992 776 840 1040 "inst73" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 1120 776 840 1168 "inst74" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst5 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst5\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/UART_INTERFACE.bdf" { { -24 368 432 24 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal8~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal8~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal8 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal8\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~0 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~0\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\] " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\]\" as buffer" {  } { { "i2c_ctrl.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/i2c_ctrl.vhd" 66 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|inst12~0 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|inst12~0\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_INTERFACE.bdf" { { 216 288 352 264 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|inst12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst24 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst24\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_master.bdf" { { -424 184 248 -344 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_INTERFACE.bdf" { { 216 288 352 264 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_INTERFACE.bdf" { { 280 288 352 328 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst7 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst7\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_master.bdf" { { -200 24 88 -120 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst25 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst25\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_master.bdf" { { -200 104 168 -120 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst10 " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst10\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_master.bdf" { { -408 -16 48 -328 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_INTERFACE.bdf" { { 344 288 352 392 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal11~2 " "Info: Detected gated clock \"SONAR:inst54\|Equal11~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal11~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|inst21 " "Info: Detected gated clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst21\" as buffer" {  } { { "I2C_master.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_master.bdf" { { -352 672 736 -304 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_200Khz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_200Khz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_200Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Mux15~0 " "Info: Detected gated clock \"SONAR:inst54\|Mux15~0\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SONAR.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10hz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10hz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|inst80~0 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|inst80~0\" as buffer" {  } { { "OPTICAL_ENCODER.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/OPTICAL_ENCODER.bdf" { { 736 -392 -328 784 "inst80" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|inst80~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100hz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100hz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100hz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 600 112 176 648 "inst77" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 784 128 192 832 "inst76" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal18~2 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal18~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\" as buffer" {  } { { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 320 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\] " "Info: Detected ripple clock \"I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\]\" as buffer" {  } { { "i2c_ctrl.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/i2c_ctrl.vhd" 66 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|latch_outdata\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal16~2 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal16~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 71 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal16~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal16~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal16~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 71 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal16~1 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal16~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 71 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 57 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 57 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_IN " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_IN\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_IN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst12 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst12\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/UART_INTERFACE.bdf" { { 416 1016 1080 464 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal18~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal18~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 72 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal19~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal19~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SCOMP:inst8\|WideNor0 " "Info: Detected gated clock \"SCOMP:inst8\|WideNor0\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 130 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|WideNor0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|Equal22~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|Equal22~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|Equal22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 67 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst46\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst46\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst46\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst46\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SONAR.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Khz_int " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Khz_int\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Khz_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[14\] register SCOMP:inst8\|AC\[14\] 11.895 ns " "Info: Slack time is 11.895 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[14\]\" and destination register \"SCOMP:inst8\|AC\[14\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "17.200 ns + Largest register register " "Info: + Largest register to register requirement is 17.200 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 40.000 ns inverted 50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.586 ns + Largest " "Info: + Largest clock skew is -2.586 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 0.304 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 0.304 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 236 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 236; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 0.304 ns SCOMP:inst8\|AC\[14\] 3 REG LCFF_X25_Y21_N27 10 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 0.304 ns; Loc. = LCFF_X25_Y21_N27; Fanout = 10; REG Node = 'SCOMP:inst8\|AC\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[14] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.304 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[14] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.890 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.890 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.787 ns) 0.564 ns ACC_CLK_GEN:inst60\|clock_10hz_int 3 REG LCFF_X31_Y34_N17 3 " "Info: 3: + IC(1.044 ns) + CELL(0.787 ns) = 0.564 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60\|clock_10hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.000 ns) 1.333 ns ACC_CLK_GEN:inst60\|clock_10hz_int~clkctrl 4 COMB CLKCTRL_G9 124 " "Info: 4: + IC(0.769 ns) + CELL(0.000 ns) = 1.333 ns; Loc. = CLKCTRL_G9; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.890 ns TIMER:inst20\|COUNT\[14\] 5 REG LCFF_X42_Y19_N27 3 " "Info: 5: + IC(1.020 ns) + CELL(0.537 ns) = 2.890 ns; Loc. = LCFF_X42_Y19_N27; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[14] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.23 % ) " "Info: Total cell delay = 1.324 ns ( 25.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.924 ns ( 74.77 % ) " "Info: Total interconnect delay = 3.924 ns ( 74.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[14] {} } { 0.000ns 1.091ns 1.044ns 0.769ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.304 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[14] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[14] {} } { 0.000ns 1.091ns 1.044ns 0.769ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.304 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[14] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[14] {} } { 0.000ns 1.091ns 1.044ns 0.769ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.305 ns - Longest register register " "Info: - Longest register to register delay is 5.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[14\] 1 REG LCFF_X42_Y19_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y19_N27; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[14] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.275 ns) 0.787 ns I2C_INTERFACE:inst43\|inst8\[14\]~107 2 COMB LCCOMB_X41_Y19_N10 1 " "Info: 2: + IC(0.512 ns) + CELL(0.275 ns) = 0.787 ns; Loc. = LCCOMB_X41_Y19_N10; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[14\]~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { TIMER:inst20|COUNT[14] I2C_INTERFACE:inst43|inst8[14]~107 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.150 ns) 1.910 ns I2C_INTERFACE:inst43\|inst8\[14\]~109 3 COMB LCCOMB_X36_Y20_N2 1 " "Info: 3: + IC(0.973 ns) + CELL(0.150 ns) = 1.910 ns; Loc. = LCCOMB_X36_Y20_N2; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[14\]~109'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { I2C_INTERFACE:inst43|inst8[14]~107 I2C_INTERFACE:inst43|inst8[14]~109 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.275 ns) 2.907 ns I2C_INTERFACE:inst43\|inst8\[14\]~114 4 COMB LCCOMB_X36_Y21_N8 10 " "Info: 4: + IC(0.722 ns) + CELL(0.275 ns) = 2.907 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 10; COMB Node = 'I2C_INTERFACE:inst43\|inst8\[14\]~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { I2C_INTERFACE:inst43|inst8[14]~109 I2C_INTERFACE:inst43|inst8[14]~114 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_INTERFACE.bdf" { { 512 560 608 544 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.438 ns) 4.820 ns SCOMP:inst8\|Selector12~4 5 COMB LCCOMB_X25_Y21_N12 1 " "Info: 5: + IC(1.475 ns) + CELL(0.438 ns) = 4.820 ns; Loc. = LCCOMB_X25_Y21_N12; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector12~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { I2C_INTERFACE:inst43|inst8[14]~114 SCOMP:inst8|Selector12~4 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.149 ns) 5.221 ns SCOMP:inst8\|Selector12~5 6 COMB LCCOMB_X25_Y21_N26 1 " "Info: 6: + IC(0.252 ns) + CELL(0.149 ns) = 5.221 ns; Loc. = LCCOMB_X25_Y21_N26; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector12~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { SCOMP:inst8|Selector12~4 SCOMP:inst8|Selector12~5 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.305 ns SCOMP:inst8\|AC\[14\] 7 REG LCFF_X25_Y21_N27 10 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.305 ns; Loc. = LCFF_X25_Y21_N27; Fanout = 10; REG Node = 'SCOMP:inst8\|AC\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector12~5 SCOMP:inst8|AC[14] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.371 ns ( 25.84 % ) " "Info: Total cell delay = 1.371 ns ( 25.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 74.16 % ) " "Info: Total interconnect delay = 3.934 ns ( 74.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { TIMER:inst20|COUNT[14] I2C_INTERFACE:inst43|inst8[14]~107 I2C_INTERFACE:inst43|inst8[14]~109 I2C_INTERFACE:inst43|inst8[14]~114 SCOMP:inst8|Selector12~4 SCOMP:inst8|Selector12~5 SCOMP:inst8|AC[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { TIMER:inst20|COUNT[14] {} I2C_INTERFACE:inst43|inst8[14]~107 {} I2C_INTERFACE:inst43|inst8[14]~109 {} I2C_INTERFACE:inst43|inst8[14]~114 {} SCOMP:inst8|Selector12~4 {} SCOMP:inst8|Selector12~5 {} SCOMP:inst8|AC[14] {} } { 0.000ns 0.512ns 0.973ns 0.722ns 1.475ns 0.252ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.275ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.304 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[14] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10hz_int ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl TIMER:inst20|COUNT[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10hz_int {} ACC_CLK_GEN:inst60|clock_10hz_int~clkctrl {} TIMER:inst20|COUNT[14] {} } { 0.000ns 1.091ns 1.044ns 0.769ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { TIMER:inst20|COUNT[14] I2C_INTERFACE:inst43|inst8[14]~107 I2C_INTERFACE:inst43|inst8[14]~109 I2C_INTERFACE:inst43|inst8[14]~114 SCOMP:inst8|Selector12~4 SCOMP:inst8|Selector12~5 SCOMP:inst8|AC[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { TIMER:inst20|COUNT[14] {} I2C_INTERFACE:inst43|inst8[14]~107 {} I2C_INTERFACE:inst43|inst8[14]~109 {} I2C_INTERFACE:inst43|inst8[14]~114 {} SCOMP:inst8|Selector12~4 {} SCOMP:inst8|Selector12~5 {} SCOMP:inst8|AC[14] {} } { 0.000ns 0.512ns 0.973ns 0.722ns 1.475ns 0.252ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.275ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register ODOMETRY:inst53\|RPOS\[0\] register ODOMETRY:inst53\|THETA\[15\] 6.081 ns " "Info: Slack time is 6.081 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"ODOMETRY:inst53\|RPOS\[0\]\" and destination register \"ODOMETRY:inst53\|THETA\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "29.48 MHz 33.919 ns " "Info: Fmax is 29.48 MHz (period= 33.919 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.793 ns + Largest register register " "Info: + Largest register to register requirement is 39.793 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns + Largest " "Info: + Largest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 5.437 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 5.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 2.923 ns ACC_CLK_GEN:inst60\|clock_100hz_int 3 REG LCFF_X30_Y35_N11 2 " "Info: 3: + IC(1.045 ns) + CELL(0.787 ns) = 2.923 ns; Loc. = LCFF_X30_Y35_N11; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.000 ns) 3.889 ns ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl 4 COMB CLKCTRL_G8 510 " "Info: 4: + IC(0.966 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G8; Fanout = 510; COMB Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 5.437 ns ODOMETRY:inst53\|THETA\[15\] 5 REG LCFF_X48_Y23_N31 1 " "Info: 5: + IC(1.011 ns) + CELL(0.537 ns) = 5.437 ns; Loc. = LCFF_X48_Y23_N31; Fanout = 1; REG Node = 'ODOMETRY:inst53\|THETA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.35 % ) " "Info: Total cell delay = 1.324 ns ( 24.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.113 ns ( 75.65 % ) " "Info: Total interconnect delay = 4.113 ns ( 75.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.437 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 1.011ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 5.430 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 5.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 2.923 ns ACC_CLK_GEN:inst60\|clock_100hz_int 3 REG LCFF_X30_Y35_N11 2 " "Info: 3: + IC(1.045 ns) + CELL(0.787 ns) = 2.923 ns; Loc. = LCFF_X30_Y35_N11; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.000 ns) 3.889 ns ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl 4 COMB CLKCTRL_G8 510 " "Info: 4: + IC(0.966 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G8; Fanout = 510; COMB Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 5.430 ns ODOMETRY:inst53\|RPOS\[0\] 5 REG LCFF_X45_Y24_N9 4 " "Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 5.430 ns; Loc. = LCFF_X45_Y24_N9; Fanout = 4; REG Node = 'ODOMETRY:inst53\|RPOS\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|RPOS[0] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.38 % ) " "Info: Total cell delay = 1.324 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.106 ns ( 75.62 % ) " "Info: Total interconnect delay = 4.106 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.430 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|RPOS[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.430 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|RPOS[0] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.437 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 1.011ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.430 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|RPOS[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.430 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|RPOS[0] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.437 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 1.011ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.430 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|RPOS[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.430 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|RPOS[0] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.712 ns - Longest register register " "Info: - Longest register to register delay is 33.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ODOMETRY:inst53\|RPOS\[0\] 1 REG LCFF_X45_Y24_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y24_N9; Fanout = 4; REG Node = 'ODOMETRY:inst53\|RPOS\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ODOMETRY:inst53|RPOS[0] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.393 ns) 0.898 ns ODOMETRY:inst53\|Add0~1 2 COMB LCCOMB_X44_Y24_N0 2 " "Info: 2: + IC(0.505 ns) + CELL(0.393 ns) = 0.898 ns; Loc. = LCCOMB_X44_Y24_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { ODOMETRY:inst53|RPOS[0] ODOMETRY:inst53|Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.969 ns ODOMETRY:inst53\|Add0~3 3 COMB LCCOMB_X44_Y24_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.969 ns; Loc. = LCCOMB_X44_Y24_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~1 ODOMETRY:inst53|Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.040 ns ODOMETRY:inst53\|Add0~5 4 COMB LCCOMB_X44_Y24_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.040 ns; Loc. = LCCOMB_X44_Y24_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~3 ODOMETRY:inst53|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.111 ns ODOMETRY:inst53\|Add0~7 5 COMB LCCOMB_X44_Y24_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.111 ns; Loc. = LCCOMB_X44_Y24_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~5 ODOMETRY:inst53|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.182 ns ODOMETRY:inst53\|Add0~9 6 COMB LCCOMB_X44_Y24_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.182 ns; Loc. = LCCOMB_X44_Y24_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~7 ODOMETRY:inst53|Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.253 ns ODOMETRY:inst53\|Add0~11 7 COMB LCCOMB_X44_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.253 ns; Loc. = LCCOMB_X44_Y24_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~9 ODOMETRY:inst53|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.324 ns ODOMETRY:inst53\|Add0~13 8 COMB LCCOMB_X44_Y24_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.324 ns; Loc. = LCCOMB_X44_Y24_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~11 ODOMETRY:inst53|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.483 ns ODOMETRY:inst53\|Add0~15 9 COMB LCCOMB_X44_Y24_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.483 ns; Loc. = LCCOMB_X44_Y24_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|Add0~13 ODOMETRY:inst53|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.554 ns ODOMETRY:inst53\|Add0~17 10 COMB LCCOMB_X44_Y24_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.554 ns; Loc. = LCCOMB_X44_Y24_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~15 ODOMETRY:inst53|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.625 ns ODOMETRY:inst53\|Add0~19 11 COMB LCCOMB_X44_Y24_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.625 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~17 ODOMETRY:inst53|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.696 ns ODOMETRY:inst53\|Add0~21 12 COMB LCCOMB_X44_Y24_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.696 ns; Loc. = LCCOMB_X44_Y24_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~19 ODOMETRY:inst53|Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.767 ns ODOMETRY:inst53\|Add0~23 13 COMB LCCOMB_X44_Y24_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.767 ns; Loc. = LCCOMB_X44_Y24_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~21 ODOMETRY:inst53|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.838 ns ODOMETRY:inst53\|Add0~25 14 COMB LCCOMB_X44_Y24_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.838 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~23 ODOMETRY:inst53|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.909 ns ODOMETRY:inst53\|Add0~27 15 COMB LCCOMB_X44_Y24_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.909 ns; Loc. = LCCOMB_X44_Y24_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~25 ODOMETRY:inst53|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.980 ns ODOMETRY:inst53\|Add0~29 16 COMB LCCOMB_X44_Y24_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.980 ns; Loc. = LCCOMB_X44_Y24_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|Add0~27 ODOMETRY:inst53|Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.390 ns ODOMETRY:inst53\|Add0~30 17 COMB LCCOMB_X44_Y24_N30 77 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 2.390 ns; Loc. = LCCOMB_X44_Y24_N30; Fanout = 77; COMB Node = 'ODOMETRY:inst53\|Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|Add0~29 ODOMETRY:inst53|Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.414 ns) 3.535 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~1 18 COMB LCCOMB_X43_Y24_N0 2 " "Info: 18: + IC(0.731 ns) + CELL(0.414 ns) = 3.535 ns; Loc. = LCCOMB_X43_Y24_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { ODOMETRY:inst53|Add0~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.606 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~3 19 COMB LCCOMB_X43_Y24_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.606 ns; Loc. = LCCOMB_X43_Y24_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.677 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~5 20 COMB LCCOMB_X43_Y24_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.677 ns; Loc. = LCCOMB_X43_Y24_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.748 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~7 21 COMB LCCOMB_X43_Y24_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.748 ns; Loc. = LCCOMB_X43_Y24_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.819 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~9 22 COMB LCCOMB_X43_Y24_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.819 ns; Loc. = LCCOMB_X43_Y24_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.890 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~11 23 COMB LCCOMB_X43_Y24_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.890 ns; Loc. = LCCOMB_X43_Y24_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.961 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~13 24 COMB LCCOMB_X43_Y24_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.961 ns; Loc. = LCCOMB_X43_Y24_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.120 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~15 25 COMB LCCOMB_X43_Y24_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 4.120 ns; Loc. = LCCOMB_X43_Y24_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.191 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~17 26 COMB LCCOMB_X43_Y24_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.191 ns; Loc. = LCCOMB_X43_Y24_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.262 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~19 27 COMB LCCOMB_X43_Y24_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.262 ns; Loc. = LCCOMB_X43_Y24_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.333 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~21 28 COMB LCCOMB_X43_Y24_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.333 ns; Loc. = LCCOMB_X43_Y24_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.743 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~22 29 COMB LCCOMB_X43_Y24_N22 4 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 4.743 ns; Loc. = LCCOMB_X43_Y24_N22; Fanout = 4; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|lpm_abs_2s9:my_abs_num\|cs1a\[1\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~22 } "NODE_NAME" } } { "db/lpm_abs_2s9.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/lpm_abs_2s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.504 ns) 5.935 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[5\]~9 30 COMB LCCOMB_X42_Y24_N14 2 " "Info: 30: + IC(0.688 ns) + CELL(0.504 ns) = 5.935 ns; Loc. = LCCOMB_X42_Y24_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.006 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~11 31 COMB LCCOMB_X42_Y24_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.006 ns; Loc. = LCCOMB_X42_Y24_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.077 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~13 32 COMB LCCOMB_X42_Y24_N18 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.077 ns; Loc. = LCCOMB_X42_Y24_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.148 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~15 33 COMB LCCOMB_X42_Y24_N20 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.148 ns; Loc. = LCCOMB_X42_Y24_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.219 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~17 34 COMB LCCOMB_X42_Y24_N22 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.219 ns; Loc. = LCCOMB_X42_Y24_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.629 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~18 35 COMB LCCOMB_X42_Y24_N24 29 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 6.629 ns; Loc. = LCCOMB_X42_Y24_N24; Fanout = 29; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[10\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 7.629 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[144\]~241 36 COMB LCCOMB_X40_Y24_N0 2 " "Info: 36: + IC(0.725 ns) + CELL(0.275 ns) = 7.629 ns; Loc. = LCCOMB_X40_Y24_N0; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[144\]~241'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.393 ns) 8.684 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[1\]~1 37 COMB LCCOMB_X41_Y24_N4 2 " "Info: 37: + IC(0.662 ns) + CELL(0.393 ns) = 8.684 ns; Loc. = LCCOMB_X41_Y24_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.755 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[2\]~3 38 COMB LCCOMB_X41_Y24_N6 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.755 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.826 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[3\]~5 39 COMB LCCOMB_X41_Y24_N8 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.826 ns; Loc. = LCCOMB_X41_Y24_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.897 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~7 40 COMB LCCOMB_X41_Y24_N10 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.897 ns; Loc. = LCCOMB_X41_Y24_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.968 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~9 41 COMB LCCOMB_X41_Y24_N12 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 8.968 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.127 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~11 42 COMB LCCOMB_X41_Y24_N14 2 " "Info: 42: + IC(0.000 ns) + CELL(0.159 ns) = 9.127 ns; Loc. = LCCOMB_X41_Y24_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.198 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~13 43 COMB LCCOMB_X41_Y24_N16 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 9.198 ns; Loc. = LCCOMB_X41_Y24_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.269 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~15 44 COMB LCCOMB_X41_Y24_N18 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 9.269 ns; Loc. = LCCOMB_X41_Y24_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.340 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~17 45 COMB LCCOMB_X41_Y24_N20 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 9.340 ns; Loc. = LCCOMB_X41_Y24_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.411 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~19 46 COMB LCCOMB_X41_Y24_N22 1 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 9.411 ns; Loc. = LCCOMB_X41_Y24_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.821 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~20 47 COMB LCCOMB_X41_Y24_N24 32 " "Info: 47: + IC(0.000 ns) + CELL(0.410 ns) = 9.821 ns; Loc. = LCCOMB_X41_Y24_N24; Fanout = 32; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[11\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.275 ns) 11.119 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[162\]~398 48 COMB LCCOMB_X43_Y23_N26 3 " "Info: 48: + IC(1.023 ns) + CELL(0.275 ns) = 11.119 ns; Loc. = LCCOMB_X43_Y23_N26; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[162\]~398'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.414 ns) 12.286 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[3\]~5 49 COMB LCCOMB_X42_Y25_N8 2 " "Info: 49: + IC(0.753 ns) + CELL(0.414 ns) = 12.286 ns; Loc. = LCCOMB_X42_Y25_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.357 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[4\]~7 50 COMB LCCOMB_X42_Y25_N10 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 12.357 ns; Loc. = LCCOMB_X42_Y25_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.428 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~9 51 COMB LCCOMB_X42_Y25_N12 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 12.428 ns; Loc. = LCCOMB_X42_Y25_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 12.587 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~11 52 COMB LCCOMB_X42_Y25_N14 2 " "Info: 52: + IC(0.000 ns) + CELL(0.159 ns) = 12.587 ns; Loc. = LCCOMB_X42_Y25_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.658 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~13 53 COMB LCCOMB_X42_Y25_N16 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 12.658 ns; Loc. = LCCOMB_X42_Y25_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.729 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~15 54 COMB LCCOMB_X42_Y25_N18 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 12.729 ns; Loc. = LCCOMB_X42_Y25_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.800 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~17 55 COMB LCCOMB_X42_Y25_N20 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 12.800 ns; Loc. = LCCOMB_X42_Y25_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.871 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~19 56 COMB LCCOMB_X42_Y25_N22 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 12.871 ns; Loc. = LCCOMB_X42_Y25_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.942 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~21 57 COMB LCCOMB_X42_Y25_N24 1 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 12.942 ns; Loc. = LCCOMB_X42_Y25_N24; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.352 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~22 58 COMB LCCOMB_X42_Y25_N26 35 " "Info: 58: + IC(0.000 ns) + CELL(0.410 ns) = 13.352 ns; Loc. = LCCOMB_X42_Y25_N26; Fanout = 35; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[12\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.275 ns) 14.663 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[179\]~263 59 COMB LCCOMB_X43_Y23_N28 2 " "Info: 59: + IC(1.036 ns) + CELL(0.275 ns) = 14.663 ns; Loc. = LCCOMB_X43_Y23_N28; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[179\]~263'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~263 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.414 ns) 15.747 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[4\]~7 60 COMB LCCOMB_X42_Y23_N10 2 " "Info: 60: + IC(0.670 ns) + CELL(0.414 ns) = 15.747 ns; Loc. = LCCOMB_X42_Y23_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~263 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.818 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~9 61 COMB LCCOMB_X42_Y23_N12 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 15.818 ns; Loc. = LCCOMB_X42_Y23_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.977 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~11 62 COMB LCCOMB_X42_Y23_N14 2 " "Info: 62: + IC(0.000 ns) + CELL(0.159 ns) = 15.977 ns; Loc. = LCCOMB_X42_Y23_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.048 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~13 63 COMB LCCOMB_X42_Y23_N16 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 16.048 ns; Loc. = LCCOMB_X42_Y23_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.119 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~15 64 COMB LCCOMB_X42_Y23_N18 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 16.119 ns; Loc. = LCCOMB_X42_Y23_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.190 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~17 65 COMB LCCOMB_X42_Y23_N20 2 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 16.190 ns; Loc. = LCCOMB_X42_Y23_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.261 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~19 66 COMB LCCOMB_X42_Y23_N22 2 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 16.261 ns; Loc. = LCCOMB_X42_Y23_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.332 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~21 67 COMB LCCOMB_X42_Y23_N24 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 16.332 ns; Loc. = LCCOMB_X42_Y23_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.403 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~23 68 COMB LCCOMB_X42_Y23_N26 1 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 16.403 ns; Loc. = LCCOMB_X42_Y23_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[12\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.813 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~24 69 COMB LCCOMB_X42_Y23_N28 38 " "Info: 69: + IC(0.000 ns) + CELL(0.410 ns) = 16.813 ns; Loc. = LCCOMB_X42_Y23_N28; Fanout = 38; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[13\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.275 ns) 17.985 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[192\]~283 70 COMB LCCOMB_X41_Y22_N24 2 " "Info: 70: + IC(0.897 ns) + CELL(0.275 ns) = 17.985 ns; Loc. = LCCOMB_X41_Y22_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[192\]~283'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.393 ns) 18.815 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[1\]~1 71 COMB LCCOMB_X42_Y22_N2 2 " "Info: 71: + IC(0.437 ns) + CELL(0.393 ns) = 18.815 ns; Loc. = LCCOMB_X42_Y22_N2; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.886 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[2\]~3 72 COMB LCCOMB_X42_Y22_N4 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 18.886 ns; Loc. = LCCOMB_X42_Y22_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.957 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[3\]~5 73 COMB LCCOMB_X42_Y22_N6 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 18.957 ns; Loc. = LCCOMB_X42_Y22_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.028 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[4\]~7 74 COMB LCCOMB_X42_Y22_N8 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 19.028 ns; Loc. = LCCOMB_X42_Y22_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.099 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~9 75 COMB LCCOMB_X42_Y22_N10 2 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 19.099 ns; Loc. = LCCOMB_X42_Y22_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.170 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~11 76 COMB LCCOMB_X42_Y22_N12 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 19.170 ns; Loc. = LCCOMB_X42_Y22_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.329 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~13 77 COMB LCCOMB_X42_Y22_N14 2 " "Info: 77: + IC(0.000 ns) + CELL(0.159 ns) = 19.329 ns; Loc. = LCCOMB_X42_Y22_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.400 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~15 78 COMB LCCOMB_X42_Y22_N16 2 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 19.400 ns; Loc. = LCCOMB_X42_Y22_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.471 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~17 79 COMB LCCOMB_X42_Y22_N18 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 19.471 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.542 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~19 80 COMB LCCOMB_X42_Y22_N20 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 19.542 ns; Loc. = LCCOMB_X42_Y22_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.613 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~21 81 COMB LCCOMB_X42_Y22_N22 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 19.613 ns; Loc. = LCCOMB_X42_Y22_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.684 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~23 82 COMB LCCOMB_X42_Y22_N24 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 19.684 ns; Loc. = LCCOMB_X42_Y22_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[12\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.755 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~25 83 COMB LCCOMB_X42_Y22_N26 1 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 19.755 ns; Loc. = LCCOMB_X42_Y22_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[13\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.165 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~26 84 COMB LCCOMB_X42_Y22_N28 41 " "Info: 84: + IC(0.000 ns) + CELL(0.410 ns) = 20.165 ns; Loc. = LCCOMB_X42_Y22_N28; Fanout = 41; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[14\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.150 ns) 21.055 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[209\]~296 85 COMB LCCOMB_X46_Y22_N6 2 " "Info: 85: + IC(0.740 ns) + CELL(0.150 ns) = 21.055 ns; Loc. = LCCOMB_X46_Y22_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[209\]~296'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~296 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.414 ns) 22.141 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[2\]~3 86 COMB LCCOMB_X44_Y22_N4 2 " "Info: 86: + IC(0.672 ns) + CELL(0.414 ns) = 22.141 ns; Loc. = LCCOMB_X44_Y22_N4; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~296 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.212 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[3\]~5 87 COMB LCCOMB_X44_Y22_N6 2 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 22.212 ns; Loc. = LCCOMB_X44_Y22_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.283 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[4\]~7 88 COMB LCCOMB_X44_Y22_N8 2 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 22.283 ns; Loc. = LCCOMB_X44_Y22_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.354 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[5\]~9 89 COMB LCCOMB_X44_Y22_N10 2 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 22.354 ns; Loc. = LCCOMB_X44_Y22_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.425 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[6\]~11 90 COMB LCCOMB_X44_Y22_N12 2 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 22.425 ns; Loc. = LCCOMB_X44_Y22_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 22.584 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~13 91 COMB LCCOMB_X44_Y22_N14 2 " "Info: 91: + IC(0.000 ns) + CELL(0.159 ns) = 22.584 ns; Loc. = LCCOMB_X44_Y22_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.655 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~15 92 COMB LCCOMB_X44_Y22_N16 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 22.655 ns; Loc. = LCCOMB_X44_Y22_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.726 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~17 93 COMB LCCOMB_X44_Y22_N18 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 22.726 ns; Loc. = LCCOMB_X44_Y22_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.797 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~19 94 COMB LCCOMB_X44_Y22_N20 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 22.797 ns; Loc. = LCCOMB_X44_Y22_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.868 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~21 95 COMB LCCOMB_X44_Y22_N22 2 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 22.868 ns; Loc. = LCCOMB_X44_Y22_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.939 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~23 96 COMB LCCOMB_X44_Y22_N24 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 22.939 ns; Loc. = LCCOMB_X44_Y22_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[12\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.010 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~25 97 COMB LCCOMB_X44_Y22_N26 2 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 23.010 ns; Loc. = LCCOMB_X44_Y22_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[13\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.081 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~27 98 COMB LCCOMB_X44_Y22_N28 1 " "Info: 98: + IC(0.000 ns) + CELL(0.071 ns) = 23.081 ns; Loc. = LCCOMB_X44_Y22_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[14\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.491 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~28 99 COMB LCCOMB_X44_Y22_N30 44 " "Info: 99: + IC(0.000 ns) + CELL(0.410 ns) = 23.491 ns; Loc. = LCCOMB_X44_Y22_N30; Fanout = 44; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[15\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.271 ns) 24.786 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[228\]~375 100 COMB LCCOMB_X47_Y23_N30 3 " "Info: 100: + IC(1.024 ns) + CELL(0.271 ns) = 24.786 ns; Loc. = LCCOMB_X47_Y23_N30; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[228\]~375'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[228]~375 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.414 ns) 25.955 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~9 101 COMB LCCOMB_X48_Y22_N8 2 " "Info: 101: + IC(0.755 ns) + CELL(0.414 ns) = 25.955 ns; Loc. = LCCOMB_X48_Y22_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[228]~375 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.026 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~11 102 COMB LCCOMB_X48_Y22_N10 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 26.026 ns; Loc. = LCCOMB_X48_Y22_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.097 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~13 103 COMB LCCOMB_X48_Y22_N12 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 26.097 ns; Loc. = LCCOMB_X48_Y22_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 26.256 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~15 104 COMB LCCOMB_X48_Y22_N14 2 " "Info: 104: + IC(0.000 ns) + CELL(0.159 ns) = 26.256 ns; Loc. = LCCOMB_X48_Y22_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[8\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.327 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~17 105 COMB LCCOMB_X48_Y22_N16 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 26.327 ns; Loc. = LCCOMB_X48_Y22_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[9\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.398 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~19 106 COMB LCCOMB_X48_Y22_N18 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 26.398 ns; Loc. = LCCOMB_X48_Y22_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[10\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.469 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~21 107 COMB LCCOMB_X48_Y22_N20 2 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 26.469 ns; Loc. = LCCOMB_X48_Y22_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[11\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.540 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~23 108 COMB LCCOMB_X48_Y22_N22 2 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 26.540 ns; Loc. = LCCOMB_X48_Y22_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[12\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.611 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~25 109 COMB LCCOMB_X48_Y22_N24 2 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 26.611 ns; Loc. = LCCOMB_X48_Y22_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[13\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.682 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~27 110 COMB LCCOMB_X48_Y22_N26 2 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 26.682 ns; Loc. = LCCOMB_X48_Y22_N26; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[14\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.753 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~29 111 COMB LCCOMB_X48_Y22_N28 1 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 26.753 ns; Loc. = LCCOMB_X48_Y22_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[15\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 27.163 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~30 112 COMB LCCOMB_X48_Y22_N30 32 " "Info: 112: + IC(0.000 ns) + CELL(0.410 ns) = 27.163 ns; Loc. = LCCOMB_X48_Y22_N30; Fanout = 32; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[16\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 28.061 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[243\]~377 113 COMB LCCOMB_X49_Y22_N22 3 " "Info: 113: + IC(0.460 ns) + CELL(0.438 ns) = 28.061 ns; Loc. = LCCOMB_X49_Y22_N22; Fanout = 3; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|alt_u_div_s5f:divider\|StageOut\[243\]~377'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[243]~377 } "NODE_NAME" } } { "db/alt_u_div_s5f.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/alt_u_div_s5f.tdf" 118 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.393 ns) 29.434 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~7 114 COMB LCCOMB_X46_Y23_N6 2 " "Info: 114: + IC(0.980 ns) + CELL(0.393 ns) = 29.434 ns; Loc. = LCCOMB_X46_Y23_N6; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[243]~377 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.505 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~9 115 COMB LCCOMB_X46_Y23_N8 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 29.505 ns; Loc. = LCCOMB_X46_Y23_N8; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.576 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~11 116 COMB LCCOMB_X46_Y23_N10 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 29.576 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.647 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~13 117 COMB LCCOMB_X46_Y23_N12 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 29.647 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 29.806 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~15 118 COMB LCCOMB_X46_Y23_N14 2 " "Info: 118: + IC(0.000 ns) + CELL(0.159 ns) = 29.806 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.877 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~17 119 COMB LCCOMB_X46_Y23_N16 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 29.877 ns; Loc. = LCCOMB_X46_Y23_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.948 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~19 120 COMB LCCOMB_X46_Y23_N18 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 29.948 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.019 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~21 121 COMB LCCOMB_X46_Y23_N20 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 30.019 ns; Loc. = LCCOMB_X46_Y23_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 30.429 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~22 122 COMB LCCOMB_X46_Y23_N22 1 " "Info: 122: + IC(0.000 ns) + CELL(0.410 ns) = 30.429 ns; Loc. = LCCOMB_X46_Y23_N22; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|op_2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.438 ns) 31.594 ns ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|remainder\[11\]~11 123 COMB LCCOMB_X45_Y22_N16 2 " "Info: 123: + IC(0.727 ns) + CELL(0.438 ns) = 31.594 ns; Loc. = LCCOMB_X45_Y22_N16; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|lpm_divide:Mod0\|lpm_divide_ulo:auto_generated\|abs_divider_8dg:divider\|remainder\[11\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 } "NODE_NAME" } } { "db/abs_divider_8dg.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/abs_divider_8dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.393 ns) 32.934 ns ODOMETRY:inst53\|THETA\[11\]~38 124 COMB LCCOMB_X48_Y23_N20 2 " "Info: 124: + IC(0.947 ns) + CELL(0.393 ns) = 32.934 ns; Loc. = LCCOMB_X48_Y23_N20; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[11\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 ODOMETRY:inst53|THETA[11]~38 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.005 ns ODOMETRY:inst53\|THETA\[12\]~40 125 COMB LCCOMB_X48_Y23_N22 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 33.005 ns; Loc. = LCCOMB_X48_Y23_N22; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[12\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[11]~38 ODOMETRY:inst53|THETA[12]~40 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.076 ns ODOMETRY:inst53\|THETA\[13\]~42 126 COMB LCCOMB_X48_Y23_N24 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 33.076 ns; Loc. = LCCOMB_X48_Y23_N24; Fanout = 2; COMB Node = 'ODOMETRY:inst53\|THETA\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[12]~40 ODOMETRY:inst53|THETA[13]~42 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.147 ns ODOMETRY:inst53\|THETA\[14\]~44 127 COMB LCCOMB_X48_Y23_N26 1 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 33.147 ns; Loc. = LCCOMB_X48_Y23_N26; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|THETA\[14\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[13]~42 ODOMETRY:inst53|THETA[14]~44 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.218 ns ODOMETRY:inst53\|THETA\[1\]~46 128 COMB LCCOMB_X48_Y23_N28 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 33.218 ns; Loc. = LCCOMB_X48_Y23_N28; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|THETA\[1\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ODOMETRY:inst53|THETA[14]~44 ODOMETRY:inst53|THETA[1]~46 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 33.628 ns ODOMETRY:inst53\|THETA\[15\]~47 129 COMB LCCOMB_X48_Y23_N30 1 " "Info: 129: + IC(0.000 ns) + CELL(0.410 ns) = 33.628 ns; Loc. = LCCOMB_X48_Y23_N30; Fanout = 1; COMB Node = 'ODOMETRY:inst53\|THETA\[15\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ODOMETRY:inst53|THETA[1]~46 ODOMETRY:inst53|THETA[15]~47 } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 33.712 ns ODOMETRY:inst53\|THETA\[15\] 130 REG LCFF_X48_Y23_N31 1 " "Info: 130: + IC(0.000 ns) + CELL(0.084 ns) = 33.712 ns; Loc. = LCFF_X48_Y23_N31; Fanout = 1; REG Node = 'ODOMETRY:inst53\|THETA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ODOMETRY:inst53|THETA[15]~47 ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "ODOMETRY.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ODOMETRY.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.280 ns ( 57.19 % ) " "Info: Total cell delay = 19.280 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.432 ns ( 42.81 % ) " "Info: Total interconnect delay = 14.432 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.712 ns" { ODOMETRY:inst53|RPOS[0] ODOMETRY:inst53|Add0~1 ODOMETRY:inst53|Add0~3 ODOMETRY:inst53|Add0~5 ODOMETRY:inst53|Add0~7 ODOMETRY:inst53|Add0~9 ODOMETRY:inst53|Add0~11 ODOMETRY:inst53|Add0~13 ODOMETRY:inst53|Add0~15 ODOMETRY:inst53|Add0~17 ODOMETRY:inst53|Add0~19 ODOMETRY:inst53|Add0~21 ODOMETRY:inst53|Add0~23 ODOMETRY:inst53|Add0~25 ODOMETRY:inst53|Add0~27 ODOMETRY:inst53|Add0~29 ODOMETRY:inst53|Add0~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~263 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~296 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[228]~375 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[243]~377 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 ODOMETRY:inst53|THETA[11]~38 ODOMETRY:inst53|THETA[12]~40 ODOMETRY:inst53|THETA[13]~42 ODOMETRY:inst53|THETA[14]~44 ODOMETRY:inst53|THETA[1]~46 ODOMETRY:inst53|THETA[15]~47 ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "33.712 ns" { ODOMETRY:inst53|RPOS[0] {} ODOMETRY:inst53|Add0~1 {} ODOMETRY:inst53|Add0~3 {} ODOMETRY:inst53|Add0~5 {} ODOMETRY:inst53|Add0~7 {} ODOMETRY:inst53|Add0~9 {} ODOMETRY:inst53|Add0~11 {} ODOMETRY:inst53|Add0~13 {} ODOMETRY:inst53|Add0~15 {} ODOMETRY:inst53|Add0~17 {} ODOMETRY:inst53|Add0~19 {} ODOMETRY:inst53|Add0~21 {} ODOMETRY:inst53|Add0~23 {} ODOMETRY:inst53|Add0~25 {} ODOMETRY:inst53|Add0~27 {} ODOMETRY:inst53|Add0~29 {} ODOMETRY:inst53|Add0~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~263 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~296 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[228]~375 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[243]~377 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 {} ODOMETRY:inst53|THETA[11]~38 {} ODOMETRY:inst53|THETA[12]~40 {} ODOMETRY:inst53|THETA[13]~42 {} ODOMETRY:inst53|THETA[14]~44 {} ODOMETRY:inst53|THETA[1]~46 {} ODOMETRY:inst53|THETA[15]~47 {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 0.505ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.731ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.688ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.725ns 0.662ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.023ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.036ns 0.670ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.897ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.740ns 0.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.024ns 0.755ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.460ns 0.980ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.727ns 0.947ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.437 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 1.011ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.430 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl ODOMETRY:inst53|RPOS[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.430 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} ODOMETRY:inst53|RPOS[0] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 1.004ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.712 ns" { ODOMETRY:inst53|RPOS[0] ODOMETRY:inst53|Add0~1 ODOMETRY:inst53|Add0~3 ODOMETRY:inst53|Add0~5 ODOMETRY:inst53|Add0~7 ODOMETRY:inst53|Add0~9 ODOMETRY:inst53|Add0~11 ODOMETRY:inst53|Add0~13 ODOMETRY:inst53|Add0~15 ODOMETRY:inst53|Add0~17 ODOMETRY:inst53|Add0~19 ODOMETRY:inst53|Add0~21 ODOMETRY:inst53|Add0~23 ODOMETRY:inst53|Add0~25 ODOMETRY:inst53|Add0~27 ODOMETRY:inst53|Add0~29 ODOMETRY:inst53|Add0~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~263 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~296 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[228]~375 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[243]~377 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 ODOMETRY:inst53|THETA[11]~38 ODOMETRY:inst53|THETA[12]~40 ODOMETRY:inst53|THETA[13]~42 ODOMETRY:inst53|THETA[14]~44 ODOMETRY:inst53|THETA[1]~46 ODOMETRY:inst53|THETA[15]~47 ODOMETRY:inst53|THETA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "33.712 ns" { ODOMETRY:inst53|RPOS[0] {} ODOMETRY:inst53|Add0~1 {} ODOMETRY:inst53|Add0~3 {} ODOMETRY:inst53|Add0~5 {} ODOMETRY:inst53|Add0~7 {} ODOMETRY:inst53|Add0~9 {} ODOMETRY:inst53|Add0~11 {} ODOMETRY:inst53|Add0~13 {} ODOMETRY:inst53|Add0~15 {} ODOMETRY:inst53|Add0~17 {} ODOMETRY:inst53|Add0~19 {} ODOMETRY:inst53|Add0~21 {} ODOMETRY:inst53|Add0~23 {} ODOMETRY:inst53|Add0~25 {} ODOMETRY:inst53|Add0~27 {} ODOMETRY:inst53|Add0~29 {} ODOMETRY:inst53|Add0~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num|cs1a[1]~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~18 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[144]~241 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~20 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[162]~398 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[179]~263 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~24 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[192]~283 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[1]~1 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~26 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[209]~296 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~3 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~5 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~28 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[228]~375 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[5]~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[6]~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[7]~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~23 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~25 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~27 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~29 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~30 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|StageOut[243]~377 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~7 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~9 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~11 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~13 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~15 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~17 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~19 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~21 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|op_2~22 {} ODOMETRY:inst53|lpm_divide:Mod0|lpm_divide_ulo:auto_generated|abs_divider_8dg:divider|remainder[11]~11 {} ODOMETRY:inst53|THETA[11]~38 {} ODOMETRY:inst53|THETA[12]~40 {} ODOMETRY:inst53|THETA[13]~42 {} ODOMETRY:inst53|THETA[14]~44 {} ODOMETRY:inst53|THETA[1]~46 {} ODOMETRY:inst53|THETA[15]~47 {} ODOMETRY:inst53|THETA[15] {} } { 0.000ns 0.505ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.731ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.688ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.725ns 0.662ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.023ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.036ns 0.670ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.897ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.740ns 0.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.024ns 0.755ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.460ns 0.980ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.727ns 0.947ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|MOTOR_CMD\[10\] register VEL_CONTROL:inst51\|MOTOR_PHASE 853 ps " "Info: Slack time is 853 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|MOTOR_CMD\[10\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.999 ns + Largest register register " "Info: + Largest register to register requirement is 6.999 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.787 ns + Largest " "Info: + Largest clock skew is -2.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.280 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.280 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 0.280 ns VEL_CONTROL:inst51\|MOTOR_PHASE 3 REG LCFF_X45_Y29_N1 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 0.280 ns; Loc. = LCFF_X45_Y29_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 3.067 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 3.067 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 0.565 ns ACC_CLK_GEN:inst60\|clock_100hz_int 3 REG LCFF_X30_Y35_N11 2 " "Info: 3: + IC(1.045 ns) + CELL(0.787 ns) = 0.565 ns; Loc. = LCFF_X30_Y35_N11; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.000 ns) 1.531 ns ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl 4 COMB CLKCTRL_G8 510 " "Info: 4: + IC(0.966 ns) + CELL(0.000 ns) = 1.531 ns; Loc. = CLKCTRL_G8; Fanout = 510; COMB Node = 'ACC_CLK_GEN:inst60\|clock_100hz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 3.067 ns VEL_CONTROL:inst51\|MOTOR_CMD\[10\] 5 REG LCFF_X43_Y29_N19 1 " "Info: 5: + IC(0.999 ns) + CELL(0.537 ns) = 3.067 ns; Loc. = LCFF_X43_Y29_N19; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.41 % ) " "Info: Total cell delay = 1.324 ns ( 24.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.101 ns ( 75.59 % ) " "Info: Total interconnect delay = 4.101 ns ( 75.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.067 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 0.999ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.067 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 0.999ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 123 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.067 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 0.999ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.146 ns - Longest register register " "Info: - Longest register to register delay is 6.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|MOTOR_CMD\[10\] 1 REG LCFF_X43_Y29_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y29_N19; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.438 ns) 1.162 ns VEL_CONTROL:inst51\|WideOr0~0 2 COMB LCCOMB_X44_Y29_N4 1 " "Info: 2: + IC(0.724 ns) + CELL(0.438 ns) = 1.162 ns; Loc. = LCCOMB_X44_Y29_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { VEL_CONTROL:inst51|MOTOR_CMD[10] VEL_CONTROL:inst51|WideOr0~0 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.438 ns) 2.048 ns VEL_CONTROL:inst51\|WideOr0~3 3 COMB LCCOMB_X44_Y29_N2 1 " "Info: 3: + IC(0.448 ns) + CELL(0.438 ns) = 2.048 ns; Loc. = LCCOMB_X44_Y29_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|WideOr0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { VEL_CONTROL:inst51|WideOr0~0 VEL_CONTROL:inst51|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.393 ns) 2.684 ns VEL_CONTROL:inst51\|Add7~1 4 COMB LCCOMB_X44_Y29_N6 2 " "Info: 4: + IC(0.243 ns) + CELL(0.393 ns) = 2.684 ns; Loc. = LCCOMB_X44_Y29_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add7~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.755 ns VEL_CONTROL:inst51\|Add7~3 5 COMB LCCOMB_X44_Y29_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.755 ns; Loc. = LCCOMB_X44_Y29_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add7~1 VEL_CONTROL:inst51|Add7~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.165 ns VEL_CONTROL:inst51\|Add7~4 6 COMB LCCOMB_X44_Y29_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 3.165 ns; Loc. = LCCOMB_X44_Y29_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add7~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add7~3 VEL_CONTROL:inst51|Add7~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.393 ns) 4.254 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~3 7 COMB LCCOMB_X45_Y29_N8 1 " "Info: 7: + IC(0.696 ns) + CELL(0.393 ns) = 4.254 ns; Loc. = LCCOMB_X45_Y29_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { VEL_CONTROL:inst51|Add7~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.325 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~5 8 COMB LCCOMB_X45_Y29_N10 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.325 ns; Loc. = LCCOMB_X45_Y29_N10; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~3 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.396 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~7 9 COMB LCCOMB_X45_Y29_N12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.396 ns; Loc. = LCCOMB_X45_Y29_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~5 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.555 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~9 10 COMB LCCOMB_X45_Y29_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 4.555 ns; Loc. = LCCOMB_X45_Y29_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~7 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.626 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~11 11 COMB LCCOMB_X45_Y29_N16 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.626 ns; Loc. = LCCOMB_X45_Y29_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~9 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.697 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~13 12 COMB LCCOMB_X45_Y29_N18 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.697 ns; Loc. = LCCOMB_X45_Y29_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~11 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.768 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~15 13 COMB LCCOMB_X45_Y29_N20 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.768 ns; Loc. = LCCOMB_X45_Y29_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.839 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~17 14 COMB LCCOMB_X45_Y29_N22 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.839 ns; Loc. = LCCOMB_X45_Y29_N22; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.910 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~19 15 COMB LCCOMB_X45_Y29_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.910 ns; Loc. = LCCOMB_X45_Y29_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.981 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~21 16 COMB LCCOMB_X45_Y29_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.981 ns; Loc. = LCCOMB_X45_Y29_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.391 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~22 17 COMB LCCOMB_X45_Y29_N28 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.391 ns; Loc. = LCCOMB_X45_Y29_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|op_1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 6.062 ns VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 18 COMB LCCOMB_X45_Y29_N0 1 " "Info: 18: + IC(0.251 ns) + CELL(0.420 ns) = 6.062 ns; Loc. = LCCOMB_X45_Y29_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.146 ns VEL_CONTROL:inst51\|MOTOR_PHASE 19 REG LCFF_X45_Y29_N1 1 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 6.146 ns; Loc. = LCFF_X45_Y29_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51\|MOTOR_PHASE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.784 ns ( 61.57 % ) " "Info: Total cell delay = 3.784 ns ( 61.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.362 ns ( 38.43 % ) " "Info: Total interconnect delay = 2.362 ns ( 38.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { VEL_CONTROL:inst51|MOTOR_CMD[10] VEL_CONTROL:inst51|WideOr0~0 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add7~1 VEL_CONTROL:inst51|Add7~3 VEL_CONTROL:inst51|Add7~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~3 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~5 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~7 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~9 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~11 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.146 ns" { VEL_CONTROL:inst51|MOTOR_CMD[10] {} VEL_CONTROL:inst51|WideOr0~0 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add7~1 {} VEL_CONTROL:inst51|Add7~3 {} VEL_CONTROL:inst51|Add7~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~3 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~5 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~7 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~9 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~11 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.724ns 0.448ns 0.243ns 0.000ns 0.000ns 0.696ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.393ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.280 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_100hz_int ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.067 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_100hz_int {} ACC_CLK_GEN:inst60|clock_100hz_int~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[10] {} } { 0.000ns 1.091ns 1.045ns 0.966ns 0.999ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { VEL_CONTROL:inst51|MOTOR_CMD[10] VEL_CONTROL:inst51|WideOr0~0 VEL_CONTROL:inst51|WideOr0~3 VEL_CONTROL:inst51|Add7~1 VEL_CONTROL:inst51|Add7~3 VEL_CONTROL:inst51|Add7~4 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~3 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~5 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~7 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~9 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~11 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst51|MOTOR_PHASE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.146 ns" { VEL_CONTROL:inst51|MOTOR_CMD[10] {} VEL_CONTROL:inst51|WideOr0~0 {} VEL_CONTROL:inst51|WideOr0~3 {} VEL_CONTROL:inst51|Add7~1 {} VEL_CONTROL:inst51|Add7~3 {} VEL_CONTROL:inst51|Add7~4 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~3 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~5 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~7 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~9 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~11 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~13 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~15 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~17 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~19 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~21 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|op_1~22 {} VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst51|MOTOR_PHASE {} } { 0.000ns 0.724ns 0.448ns 0.243ns 0.000ns 0.000ns 0.696ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.251ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.393ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[2\] register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_state.rx_get_stop_bit 63.998 ns " "Info: Slack time is 63.998 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[2\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_state.rx_get_stop_bit\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "256.21 MHz 3.903 ns " "Info: Fmax is 256.21 MHz (period= 3.903 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.687 ns + Largest register register " "Info: + Largest register to register requirement is 67.687 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.636 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 53 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 53; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_state.rx_get_stop_bit 3 REG LCFF_X31_Y23_N31 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X31_Y23_N31; Fanout = 3; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_state.rx_get_stop_bit'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.636 ns - Longest register " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 53 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 53; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[2\] 3 REG LCFF_X30_Y23_N11 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 320 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 133 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.689 ns - Longest register register " "Info: - Longest register to register delay is 3.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[2\] 1 REG LCFF_X30_Y23_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sync_clock\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.438 ns) 0.762 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~4 2 COMB LCCOMB_X30_Y23_N22 3 " "Info: 2: + IC(0.324 ns) + CELL(0.438 ns) = 0.762 ns; Loc. = LCCOMB_X30_Y23_N22; Fanout = 3; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~4 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.393 ns) 1.416 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~5 3 COMB LCCOMB_X30_Y23_N14 5 " "Info: 3: + IC(0.261 ns) + CELL(0.393 ns) = 1.416 ns; Loc. = LCCOMB_X30_Y23_N14; Fanout = 5; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_sample_tick~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~4 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~5 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.410 ns) 2.526 ns UART_INTERFACE:inst1\|UART:inst2\|Selector17~0 4 COMB LCCOMB_X27_Y23_N12 2 " "Info: 4: + IC(0.700 ns) + CELL(0.410 ns) = 2.526 ns; Loc. = LCCOMB_X27_Y23_N12; Fanout = 2; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|Selector17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~5 UART_INTERFACE:inst1|UART:inst2|Selector17~0 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.415 ns) 3.605 ns UART_INTERFACE:inst1\|UART:inst2\|Selector17~1 5 COMB LCCOMB_X31_Y23_N30 1 " "Info: 5: + IC(0.664 ns) + CELL(0.415 ns) = 3.605 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|Selector17~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { UART_INTERFACE:inst1|UART:inst2|Selector17~0 UART_INTERFACE:inst1|UART:inst2|Selector17~1 } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.689 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_state.rx_get_stop_bit 6 REG LCFF_X31_Y23_N31 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.689 ns; Loc. = LCFF_X31_Y23_N31; Fanout = 3; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_state.rx_get_stop_bit'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|Selector17~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.740 ns ( 47.17 % ) " "Info: Total cell delay = 1.740 ns ( 47.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.949 ns ( 52.83 % ) " "Info: Total interconnect delay = 1.949 ns ( 52.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~4 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~5 UART_INTERFACE:inst1|UART:inst2|Selector17~0 UART_INTERFACE:inst1|UART:inst2|Selector17~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.689 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~4 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~5 {} UART_INTERFACE:inst1|UART:inst2|Selector17~0 {} UART_INTERFACE:inst1|UART:inst2|Selector17~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit {} } { 0.000ns 0.324ns 0.261ns 0.700ns 0.664ns 0.000ns } { 0.000ns 0.438ns 0.393ns 0.410ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~4 UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~5 UART_INTERFACE:inst1|UART:inst2|Selector17~0 UART_INTERFACE:inst1|UART:inst2|Selector17~1 UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.689 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2] {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~4 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~5 {} UART_INTERFACE:inst1|UART:inst2|Selector17~0 {} UART_INTERFACE:inst1|UART:inst2|Selector17~1 {} UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit {} } { 0.000ns 0.324ns 0.261ns 0.700ns 0.664ns 0.000ns } { 0.000ns 0.438ns 0.393ns 0.410ns 0.415ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_DACLR register memory DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg4 260.01 MHz Internal " "Info: Clock \"AUD_DACLR\" Internal fmax is restricted to 260.01 MHz between source register \"DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination memory \"DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg4\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.983 ns + Longest register memory " "Info: + Longest register to memory delay is 1.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LCFF_X1_Y35_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y35_N15; Fanout = 4; REG Node = 'DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.142 ns) 1.983 ns DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg4 2 MEM M4K_X13_Y34 9 " "Info: 2: + IC(1.841 ns) + CELL(0.142 ns) = 1.983 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 7.16 % ) " "Info: Total cell delay = 0.142 ns ( 7.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.841 ns ( 92.84 % ) " "Info: Total interconnect delay = 1.841 ns ( 92.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.983 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 {} } { 0.000ns 1.841ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.941 ns - Smallest " "Info: - Smallest clock skew is 0.941 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 3.296 ns + Shortest memory " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination memory is 3.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 57 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 2160 0 168 2176 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.661 ns) 3.296 ns DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg4 2 MEM M4K_X13_Y34 9 " "Info: 2: + IC(1.775 ns) + CELL(0.661 ns) = 3.296 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45\|altsyncram_db0:inst8\|altsyncram:altsyncram_component\|altsyncram_koa1:auto_generated\|ram_block1a7~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 46.15 % ) " "Info: Total cell delay = 1.521 ns ( 46.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.775 ns ( 53.85 % ) " "Info: Total interconnect delay = 1.775 ns ( 53.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 {} } { 0.000ns 0.000ns 1.775ns } { 0.000ns 0.860ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.355 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 57 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 2160 0 168 2176 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.537 ns) 2.355 ns DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LCFF_X1_Y35_N15 4 " "Info: 2: + IC(0.958 ns) + CELL(0.537 ns) = 2.355 ns; Loc. = LCFF_X1_Y35_N15; Fanout = 4; REG Node = 'DAC_BEEP:inst45\|lpm_dff_db0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 59.32 % ) " "Info: Total cell delay = 1.397 ns ( 59.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 40.68 % ) " "Info: Total interconnect delay = 0.958 ns ( 40.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.958ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 {} } { 0.000ns 0.000ns 1.775ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.958ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_koa1.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_koa1.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.983 ns" { DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 {} } { 0.000ns 1.841ns } { 0.000ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.296 ns" { AUD_DACLR DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.296 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 {} } { 0.000ns 0.000ns 1.775ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { AUD_DACLR DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.958ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 {} } {  } {  } "" } } { "db/altsyncram_koa1.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_koa1.tdf" 181 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_BCLK register register DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 450.05 MHz Internal " "Info: Clock \"AUD_BCLK\" Internal fmax is restricted to 450.05 MHz between source register \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]\" and destination register \"DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.861 ns + Longest register register " "Info: + Longest register to register delay is 1.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] 1 REG LCFF_X2_Y35_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N19; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.438 ns) 1.231 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|_~22 2 COMB LCCOMB_X3_Y34_N30 1 " "Info: 2: + IC(0.793 ns) + CELL(0.438 ns) = 1.231 ns; Loc. = LCCOMB_X3_Y34_N30; Fanout = 1; COMB Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|_~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~22 } "NODE_NAME" } } { "lpm_shiftreg_db0.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/lpm_shiftreg_db0.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.149 ns) 1.777 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]~feeder 3 COMB LCCOMB_X2_Y34_N18 1 " "Info: 3: + IC(0.397 ns) + CELL(0.149 ns) = 1.777 ns; Loc. = LCCOMB_X2_Y34_N18; Fanout = 1; COMB Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~22 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.861 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 4 REG LCFF_X2_Y34_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.861 ns; Loc. = LCFF_X2_Y34_N19; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.671 ns ( 36.06 % ) " "Info: Total cell delay = 0.671 ns ( 36.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.190 ns ( 63.94 % ) " "Info: Total interconnect delay = 1.190 ns ( 63.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~22 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.861 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~22 {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~feeder {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.793ns 0.397ns 0.000ns } { 0.000ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.018 ns - Smallest " "Info: - Smallest clock skew is 0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 2.387 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 2.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 64 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 2176 0 168 2192 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.537 ns) 2.387 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 2 REG LCFF_X2_Y34_N19 1 " "Info: 2: + IC(0.980 ns) + CELL(0.537 ns) = 2.387 ns; Loc. = LCFF_X2_Y34_N19; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 58.94 % ) " "Info: Total cell delay = 1.407 ns ( 58.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 41.06 % ) " "Info: Total interconnect delay = 0.980 ns ( 41.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.387 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.387 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.980ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 2.369 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 2.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 64 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 2176 0 168 2192 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.537 ns) 2.369 ns DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] 2 REG LCFF_X2_Y35_N19 1 " "Info: 2: + IC(0.962 ns) + CELL(0.537 ns) = 2.369 ns; Loc. = LCFF_X2_Y35_N19; Fanout = 1; REG Node = 'DAC_BEEP:inst45\|lpm_shiftreg_db0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.39 % ) " "Info: Total cell delay = 1.407 ns ( 59.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 40.61 % ) " "Info: Total interconnect delay = 0.962 ns ( 40.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.369 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.387 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.387 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.980ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.369 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~22 DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~feeder DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.861 ns" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~22 {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~feeder {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.793ns 0.397ns 0.000ns } { 0.000ns 0.438ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.387 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.387 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 0.980ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { AUD_BCLK DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.369 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8] {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|cntr_lkf:cntr1\|safe_q\[0\] memory UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~portb_address_reg0 -606 ps " "Info: Minimum slack time is -606 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|cntr_lkf:cntr1\|safe_q\[0\]\" and destination memory \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~portb_address_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.215 ns + Shortest register memory " "Info: + Shortest register to memory delay is 1.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|cntr_lkf:cntr1\|safe_q\[0\] 1 REG LCFF_X31_Y22_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y22_N25; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|cntr_lkf:cntr1\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] } "NODE_NAME" } } { "db/cntr_lkf.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cntr_lkf.tdf" 51 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.142 ns) 1.215 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~portb_address_reg0 2 MEM M4K_X26_Y22 8 " "Info: 2: + IC(1.073 ns) + CELL(0.142 ns) = 1.215 ns; Loc. = M4K_X26_Y22; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k681.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_k681.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 11.69 % ) " "Info: Total cell delay = 0.142 ns ( 11.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 88.31 % ) " "Info: Total interconnect delay = 1.073 ns ( 88.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 1.073ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.821 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 1.821 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.837 ns + Smallest " "Info: + Smallest clock skew is 1.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 7.025 ns + Longest memory " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination memory is 7.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 236 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 236; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.892 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X33_Y19_N13 8 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.892 ns; Loc. = LCFF_X33_Y19_N13; Fanout = 8; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.398 ns) 3.622 ns IO_DECODER:inst46\|Equal2~0 4 COMB LCCOMB_X33_Y19_N14 5 " "Info: 4: + IC(0.332 ns) + CELL(0.398 ns) = 3.622 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 5; COMB Node = 'IO_DECODER:inst46\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 4.169 ns IO_DECODER:inst46\|Equal18~0 5 COMB LCCOMB_X33_Y19_N10 6 " "Info: 5: + IC(0.272 ns) + CELL(0.275 ns) = 4.169 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 6; COMB Node = 'IO_DECODER:inst46\|Equal18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal18~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.150 ns) 5.330 ns UART_INTERFACE:inst1\|inst12 6 COMB LCCOMB_X31_Y22_N8 30 " "Info: 6: + IC(1.011 ns) + CELL(0.150 ns) = 5.330 ns; Loc. = LCCOMB_X31_Y22_N8; Fanout = 30; COMB Node = 'UART_INTERFACE:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { IO_DECODER:inst46|Equal18~0 UART_INTERFACE:inst1|inst12 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/UART_INTERFACE.bdf" { { 416 1016 1080 464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.689 ns) 7.025 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~portb_address_reg0 7 MEM M4K_X26_Y22 8 " "Info: 7: + IC(1.006 ns) + CELL(0.689 ns) = 7.025 ns; Loc. = M4K_X26_Y22; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k681.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_k681.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.299 ns ( 32.73 % ) " "Info: Total cell delay = 2.299 ns ( 32.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.726 ns ( 67.27 % ) " "Info: Total interconnect delay = 4.726 ns ( 67.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal18~0 UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal18~0 {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 1.091ns 1.014ns 0.332ns 0.272ns 1.011ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.150ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 5.188 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 5.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 236 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 236; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.892 ns SCOMP:inst8\|IO_WRITE_INT 3 REG LCFF_X34_Y19_N1 48 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.892 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 48; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.420 ns) 4.419 ns UART_INTERFACE:inst1\|inst12 4 COMB LCCOMB_X31_Y22_N8 30 " "Info: 4: + IC(1.107 ns) + CELL(0.420 ns) = 4.419 ns; Loc. = LCCOMB_X31_Y22_N8; Fanout = 30; COMB Node = 'UART_INTERFACE:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { SCOMP:inst8|IO_WRITE_INT UART_INTERFACE:inst1|inst12 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/UART_INTERFACE.bdf" { { 416 1016 1080 464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.537 ns) 5.188 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|cntr_lkf:cntr1\|safe_q\[0\] 5 REG LCFF_X31_Y22_N25 4 " "Info: 5: + IC(0.232 ns) + CELL(0.537 ns) = 5.188 ns; Loc. = LCFF_X31_Y22_N25; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|cntr_lkf:cntr1\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] } "NODE_NAME" } } { "db/cntr_lkf.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cntr_lkf.tdf" 51 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 33.62 % ) " "Info: Total cell delay = 1.744 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.444 ns ( 66.38 % ) " "Info: Total interconnect delay = 3.444 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] {} } { 0.000ns 1.091ns 1.014ns 1.107ns 0.232ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal18~0 UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal18~0 {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 1.091ns 1.014ns 0.332ns 0.272ns 1.011ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.150ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] {} } { 0.000ns 1.091ns 1.014ns 1.107ns 0.232ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_lkf.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cntr_lkf.tdf" 51 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_k681.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_k681.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal18~0 UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal18~0 {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 1.091ns 1.014ns 0.332ns 0.272ns 1.011ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.150ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] {} } { 0.000ns 1.091ns 1.014ns 1.107ns 0.232ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 1.073ns } { 0.000ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal18~0 UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal18~0 {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 1.091ns 1.014ns 0.332ns 0.272ns 1.011ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.150ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0] {} } { 0.000ns 1.091ns 1.014ns 1.107ns 0.232ns } { 0.000ns 0.000ns 0.787ns 0.420ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 35 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 35 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register I2C_INTERFACE:inst43\|I2C_master:inst\|inst7 register I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|running -1.93 ns " "Info: Minimum slack time is -1.93 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"I2C_INTERFACE:inst43\|I2C_master:inst\|inst7\" and destination register \"I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|running\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.589 ns + Shortest register register " "Info: + Shortest register to register delay is 1.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_INTERFACE:inst43\|I2C_master:inst\|inst7 1 REG LCFF_X34_Y24_N15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y24_N15; Fanout = 7; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "I2C_master.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_master.bdf" { { -200 24 88 -120 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.150 ns) 0.641 ns I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|running~0 2 COMB LCCOMB_X35_Y24_N12 1 " "Info: 2: + IC(0.491 ns) + CELL(0.150 ns) = 0.641 ns; Loc. = LCCOMB_X35_Y24_N12; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|running~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~0 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/i2c_ctrl.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.149 ns) 1.505 ns I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|running~1 3 COMB LCCOMB_X35_Y23_N0 1 " "Info: 3: + IC(0.715 ns) + CELL(0.149 ns) = 1.505 ns; Loc. = LCCOMB_X35_Y23_N0; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|running~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~0 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~1 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/i2c_ctrl.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.589 ns I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|running 4 REG LCFF_X35_Y23_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.589 ns; Loc. = LCFF_X35_Y23_N1; Fanout = 4; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|running'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~1 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/i2c_ctrl.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 24.10 % ) " "Info: Total cell delay = 0.383 ns ( 24.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 75.90 % ) " "Info: Total interconnect delay = 1.206 ns ( 75.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~0 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~1 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.589 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~0 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~1 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running {} } { 0.000ns 0.491ns 0.715ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.519 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.519 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.503 ns + Smallest " "Info: + Smallest clock skew is 3.503 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.130 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.787 ns) 2.882 ns ACC_CLK_GEN:inst60\|clock_200Khz_int 3 REG LCFF_X33_Y23_N1 6 " "Info: 3: + IC(1.004 ns) + CELL(0.787 ns) = 2.882 ns; Loc. = LCFF_X33_Y23_N1; Fanout = 6; REG Node = 'ACC_CLK_GEN:inst60\|clock_200Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.000 ns) 4.597 ns ACC_CLK_GEN:inst60\|clock_200Khz_int~clkctrl 4 COMB CLKCTRL_G10 54 " "Info: 4: + IC(1.715 ns) + CELL(0.000 ns) = 4.597 ns; Loc. = CLKCTRL_G10; Fanout = 54; COMB Node = 'ACC_CLK_GEN:inst60\|clock_200Khz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 6.130 ns I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|running 5 REG LCFF_X35_Y23_N1 4 " "Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 6.130 ns; Loc. = LCFF_X35_Y23_N1; Fanout = 4; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|i2c_ctrl:inst2\|running'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/i2c_ctrl.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.60 % ) " "Info: Total cell delay = 1.324 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.806 ns ( 78.40 % ) " "Info: Total interconnect delay = 4.806 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.130 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.130 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running {} } { 0.000ns 1.091ns 1.004ns 1.715ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 2.627 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.627 ns I2C_INTERFACE:inst43\|I2C_master:inst\|inst7 3 REG LCFF_X34_Y24_N15 7 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X34_Y24_N15; Fanout = 7; REG Node = 'I2C_INTERFACE:inst43\|I2C_master:inst\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "I2C_master.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_master.bdf" { { -200 24 88 -120 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.44 % ) " "Info: Total cell delay = 0.537 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.090 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.090 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} } { 0.000ns 1.091ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.130 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.130 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running {} } { 0.000ns 1.091ns 1.004ns 1.715ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} } { 0.000ns 1.091ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "I2C_master.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/I2C_master.bdf" { { -200 24 88 -120 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c_ctrl.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/i2c_ctrl.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.130 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.130 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running {} } { 0.000ns 1.091ns 1.004ns 1.715ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} } { 0.000ns 1.091ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~0 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~1 I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.589 ns" { I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~0 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running~1 {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running {} } { 0.000ns 0.491ns 0.715ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.130 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_200Khz_int ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.130 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_200Khz_int {} ACC_CLK_GEN:inst60|clock_200Khz_int~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running {} } { 0.000ns 1.091ns 1.004ns 1.715ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl I2C_INTERFACE:inst43|I2C_master:inst|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} I2C_INTERFACE:inst43|I2C_master:inst|inst7 {} } { 0.000ns 1.091ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 26 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 26 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 529 ps " "Info: Minimum slack time is 529 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns + Shortest register register " "Info: + Shortest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X46_Y29_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y29_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 0.461 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X46_Y29_N26 1 " "Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X46_Y29_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y29_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X46_Y29_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.94 % ) " "Info: Total cell delay = 0.234 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 57.06 % ) " "Info: Total interconnect delay = 0.311 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.638 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.638 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y29_N27 3 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X46_Y29_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.638 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.638 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y29_N27 3 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X46_Y29_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_block\[3\] memory UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~porta_datain_reg0 -1.912 ns " "Info: Minimum slack time is -1.912 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_block\[3\]\" and destination memory \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_block\[3\] 1 REG LCFF_X27_Y23_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y23_N17; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_block\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.106 ns) 0.934 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~porta_datain_reg0 2 MEM M4K_X26_Y22 1 " "Info: 2: + IC(0.828 ns) + CELL(0.106 ns) = 0.934 ns; Loc. = M4K_X26_Y22; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_k681.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_k681.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 11.35 % ) " "Info: Total cell delay = 0.106 ns ( 11.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.828 ns ( 88.65 % ) " "Info: Total interconnect delay = 0.828 ns ( 88.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.828ns } { 0.000ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.846 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 2.846 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.862 ns + Smallest " "Info: + Smallest clock skew is 2.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 5.497 ns + Longest memory " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination memory is 5.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 53 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 53; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 2.886 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb 3 REG LCFF_X31_Y23_N17 4 " "Info: 3: + IC(1.024 ns) + CELL(0.787 ns) = 2.886 ns; Loc. = LCFF_X31_Y23_N17; Fanout = 4; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.438 ns) 3.831 ns UART_INTERFACE:inst1\|inst12 4 COMB LCCOMB_X31_Y22_N8 30 " "Info: 4: + IC(0.507 ns) + CELL(0.438 ns) = 3.831 ns; Loc. = LCCOMB_X31_Y22_N8; Fanout = 30; COMB Node = 'UART_INTERFACE:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb UART_INTERFACE:inst1|inst12 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/UART_INTERFACE.bdf" { { 416 1016 1080 464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.660 ns) 5.497 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~porta_datain_reg0 5 MEM M4K_X26_Y22 1 " "Info: 5: + IC(1.006 ns) + CELL(0.660 ns) = 5.497 ns; Loc. = M4K_X26_Y22; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst3\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_e0m:auto_generated\|altsyncram_k681:altsyncram2\|ram_block3a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_k681.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_k681.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.885 ns ( 34.29 % ) " "Info: Total cell delay = 1.885 ns ( 34.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.612 ns ( 65.71 % ) " "Info: Total interconnect delay = 3.612 ns ( 65.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.497 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.497 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 1.075ns 1.024ns 0.507ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.635 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 53 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 53; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.635 ns UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_block\[3\] 3 REG LCFF_X27_Y23_N17 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X27_Y23_N17; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_block\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] } "NODE_NAME" } } { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.497 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.497 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 1.075ns 1.024ns 0.507ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/uart.vhd" 320 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_k681.tdf" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/db/altsyncram_k681.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.497 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.497 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 1.075ns 1.024ns 0.507ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 0.828ns } { 0.000ns 0.106ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.497 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb UART_INTERFACE:inst1|inst12 UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.497 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb {} UART_INTERFACE:inst1|inst12 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 {} } { 0.000ns 1.075ns 1.024ns 0.507ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3] {} } { 0.000ns 1.075ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll1:inst11\|altpll:altpll_component\|_clk0 8 " "Warning: Can't achieve minimum setup and hold requirement altpll1:inst11\|altpll:altpll_component\|_clk0 along 8 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SONAR:inst54\|SONAR_RESULT\[2\]\[14\] SONAR_ECHO CLOCK_50 7.393 ns register " "Info: tsu for register \"SONAR:inst54\|SONAR_RESULT\[2\]\[14\]\" (data pin = \"SONAR_ECHO\", clock pin = \"CLOCK_50\") is 7.393 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.336 ns + Longest pin register " "Info: + Longest pin to register delay is 10.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SONAR_ECHO 1 PIN PIN_V24 10 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V24; Fanout = 10; PIN Node = 'SONAR_ECHO'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SONAR_ECHO } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 1608 680 848 1624 "SONAR_ECHO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.604 ns) + CELL(0.275 ns) 6.721 ns SONAR:inst54\|SONAR_RESULT\[2\]\[0\]~35 2 COMB LCCOMB_X36_Y13_N6 2 " "Info: 2: + IC(5.604 ns) + CELL(0.275 ns) = 6.721 ns; Loc. = LCCOMB_X36_Y13_N6; Fanout = 2; COMB Node = 'SONAR:inst54\|SONAR_RESULT\[2\]\[0\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.879 ns" { SONAR_ECHO SONAR:inst54|SONAR_RESULT[2][0]~35 } "NODE_NAME" } } { "SONAR.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SONAR.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.438 ns) 8.429 ns SONAR:inst54\|SONAR_RESULT\[2\]\[0\]~307 3 COMB LCCOMB_X36_Y14_N8 16 " "Info: 3: + IC(1.270 ns) + CELL(0.438 ns) = 8.429 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 16; COMB Node = 'SONAR:inst54\|SONAR_RESULT\[2\]\[0\]~307'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { SONAR:inst54|SONAR_RESULT[2][0]~35 SONAR:inst54|SONAR_RESULT[2][0]~307 } "NODE_NAME" } } { "SONAR.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SONAR.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.660 ns) 10.336 ns SONAR:inst54\|SONAR_RESULT\[2\]\[14\] 4 REG LCFF_X31_Y15_N23 1 " "Info: 4: + IC(1.247 ns) + CELL(0.660 ns) = 10.336 ns; Loc. = LCFF_X31_Y15_N23; Fanout = 1; REG Node = 'SONAR:inst54\|SONAR_RESULT\[2\]\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { SONAR:inst54|SONAR_RESULT[2][0]~307 SONAR:inst54|SONAR_RESULT[2][14] } "NODE_NAME" } } { "SONAR.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SONAR.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.215 ns ( 21.43 % ) " "Info: Total cell delay = 2.215 ns ( 21.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.121 ns ( 78.57 % ) " "Info: Total interconnect delay = 8.121 ns ( 78.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.336 ns" { SONAR_ECHO SONAR:inst54|SONAR_RESULT[2][0]~35 SONAR:inst54|SONAR_RESULT[2][0]~307 SONAR:inst54|SONAR_RESULT[2][14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.336 ns" { SONAR_ECHO {} SONAR_ECHO~combout {} SONAR:inst54|SONAR_RESULT[2][0]~35 {} SONAR:inst54|SONAR_RESULT[2][0]~307 {} SONAR:inst54|SONAR_RESULT[2][14] {} } { 0.000ns 0.000ns 5.604ns 1.270ns 1.247ns } { 0.000ns 0.842ns 0.275ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SONAR.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SONAR.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 5.265 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 5.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.787 ns) 2.904 ns ACC_CLK_GEN:inst60\|clock_10Khz_int 3 REG LCFF_X33_Y2_N17 2 " "Info: 3: + IC(1.026 ns) + CELL(0.787 ns) = 2.904 ns; Loc. = LCFF_X33_Y2_N17; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_10Khz_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Khz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.000 ns) 3.684 ns ACC_CLK_GEN:inst60\|clock_10Khz_int~clkctrl 4 COMB CLKCTRL_G13 344 " "Info: 4: + IC(0.780 ns) + CELL(0.000 ns) = 3.684 ns; Loc. = CLKCTRL_G13; Fanout = 344; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10Khz_int~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { ACC_CLK_GEN:inst60|clock_10Khz_int ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/ACC_CLK_GEN.VHD" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 5.265 ns SONAR:inst54\|SONAR_RESULT\[2\]\[14\] 5 REG LCFF_X31_Y15_N23 1 " "Info: 5: + IC(1.044 ns) + CELL(0.537 ns) = 5.265 ns; Loc. = LCFF_X31_Y15_N23; Fanout = 1; REG Node = 'SONAR:inst54\|SONAR_RESULT\[2\]\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl SONAR:inst54|SONAR_RESULT[2][14] } "NODE_NAME" } } { "SONAR.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SONAR.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.15 % ) " "Info: Total cell delay = 1.324 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.941 ns ( 74.85 % ) " "Info: Total interconnect delay = 3.941 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.265 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Khz_int ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl SONAR:inst54|SONAR_RESULT[2][14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.265 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Khz_int {} ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl {} SONAR:inst54|SONAR_RESULT[2][14] {} } { 0.000ns 1.091ns 1.026ns 0.780ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.336 ns" { SONAR_ECHO SONAR:inst54|SONAR_RESULT[2][0]~35 SONAR:inst54|SONAR_RESULT[2][0]~307 SONAR:inst54|SONAR_RESULT[2][14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.336 ns" { SONAR_ECHO {} SONAR_ECHO~combout {} SONAR:inst54|SONAR_RESULT[2][0]~35 {} SONAR:inst54|SONAR_RESULT[2][0]~307 {} SONAR:inst54|SONAR_RESULT[2][14] {} } { 0.000ns 0.000ns 5.604ns 1.270ns 1.247ns } { 0.000ns 0.842ns 0.275ns 0.438ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.265 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Khz_int ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl SONAR:inst54|SONAR_RESULT[2][14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.265 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Khz_int {} ACC_CLK_GEN:inst60|clock_10Khz_int~clkctrl {} SONAR:inst54|SONAR_RESULT[2][14] {} } { 0.000ns 1.091ns 1.026ns 0.780ns 1.044ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[2\] LEDS:inst59\|BLED\[2\] 13.847 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[2\]\" through register \"LEDS:inst59\|BLED\[2\]\" is 13.847 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 8.585 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 8.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 236 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 236; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.892 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X33_Y19_N13 8 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.892 ns; Loc. = LCFF_X33_Y19_N13; Fanout = 8; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.398 ns) 3.622 ns IO_DECODER:inst46\|Equal2~0 4 COMB LCCOMB_X33_Y19_N14 5 " "Info: 4: + IC(0.332 ns) + CELL(0.398 ns) = 3.622 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 5; COMB Node = 'IO_DECODER:inst46\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.416 ns) 4.310 ns IO_DECODER:inst46\|Equal2~1 5 COMB LCCOMB_X33_Y19_N18 11 " "Info: 5: + IC(0.272 ns) + CELL(0.416 ns) = 4.310 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 11; COMB Node = 'IO_DECODER:inst46\|Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal2~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.393 ns) 5.858 ns inst71 6 COMB LCCOMB_X33_Y19_N4 10 " "Info: 6: + IC(1.155 ns) + CELL(0.393 ns) = 5.858 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 10; COMB Node = 'inst71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { IO_DECODER:inst46|Equal2~1 inst71 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 872 768 832 920 "inst71" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.537 ns) 8.585 ns LEDS:inst59\|BLED\[2\] 7 REG LCFF_X32_Y19_N29 1 " "Info: 7: + IC(2.190 ns) + CELL(0.537 ns) = 8.585 ns; Loc. = LCFF_X32_Y19_N29; Fanout = 1; REG Node = 'LEDS:inst59\|BLED\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { inst71 LEDS:inst59|BLED[2] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.531 ns ( 29.48 % ) " "Info: Total cell delay = 2.531 ns ( 29.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.054 ns ( 70.52 % ) " "Info: Total interconnect delay = 6.054 ns ( 70.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.585 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal2~1 inst71 LEDS:inst59|BLED[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.585 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal2~1 {} inst71 {} LEDS:inst59|BLED[2] {} } { 0.000ns 1.091ns 1.014ns 0.332ns 0.272ns 1.155ns 2.190ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.416ns 0.393ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LEDS.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/LEDS.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.370 ns + Longest register pin " "Info: + Longest register to pin delay is 7.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDS:inst59\|BLED\[2\] 1 REG LCFF_X32_Y19_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y19_N29; Fanout = 1; REG Node = 'LEDS:inst59\|BLED\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDS:inst59|BLED[2] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.582 ns) + CELL(2.788 ns) 7.370 ns LEDG\[2\] 2 PIN PIN_W19 0 " "Info: 2: + IC(4.582 ns) + CELL(2.788 ns) = 7.370 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'LEDG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.370 ns" { LEDS:inst59|BLED[2] LEDG[2] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 896 1184 1360 912 "LEDG\[7..0\]" "" } { 280 176 352 296 "LEDG\[8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 37.83 % ) " "Info: Total cell delay = 2.788 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.582 ns ( 62.17 % ) " "Info: Total interconnect delay = 4.582 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.370 ns" { LEDS:inst59|BLED[2] LEDG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.370 ns" { LEDS:inst59|BLED[2] {} LEDG[2] {} } { 0.000ns 4.582ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.585 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal2~1 inst71 LEDS:inst59|BLED[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.585 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal2~1 {} inst71 {} LEDS:inst59|BLED[2] {} } { 0.000ns 1.091ns 1.014ns 0.332ns 0.272ns 1.155ns 2.190ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.416ns 0.393ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.370 ns" { LEDS:inst59|BLED[2] LEDG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.370 ns" { LEDS:inst59|BLED[2] {} LEDG[2] {} } { 0.000ns 4.582ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "PWR_FAIL LEDG\[8\] 12.761 ns Longest " "Info: Longest tpd from source pin \"PWR_FAIL\" to destination pin \"LEDG\[8\]\" is 12.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns PWR_FAIL 1 PIN PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_M20; Fanout = 1; PIN Node = 'PWR_FAIL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PWR_FAIL } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 312 -160 8 328 "PWR_FAIL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.755 ns) + CELL(0.438 ns) 7.055 ns inst40 2 COMB LCCOMB_X38_Y26_N16 1 " "Info: 2: + IC(5.755 ns) + CELL(0.438 ns) = 7.055 ns; Loc. = LCCOMB_X38_Y26_N16; Fanout = 1; COMB Node = 'inst40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { PWR_FAIL inst40 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 264 104 168 312 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.948 ns) + CELL(2.758 ns) 12.761 ns LEDG\[8\] 3 PIN PIN_Y12 0 " "Info: 3: + IC(2.948 ns) + CELL(2.758 ns) = 12.761 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.706 ns" { inst40 LEDG[8] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 896 1184 1360 912 "LEDG\[7..0\]" "" } { 280 176 352 296 "LEDG\[8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.058 ns ( 31.80 % ) " "Info: Total cell delay = 4.058 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.703 ns ( 68.20 % ) " "Info: Total interconnect delay = 8.703 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.761 ns" { PWR_FAIL inst40 LEDG[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.761 ns" { PWR_FAIL {} PWR_FAIL~combout {} inst40 {} LEDG[8] {} } { 0.000ns 0.000ns 5.755ns 2.948ns } { 0.000ns 0.862ns 0.438ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[5\] SW\[5\] CLOCK_50 2.064 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[5\]\" (data pin = \"SW\[5\]\", clock pin = \"CLOCK_50\") is 2.064 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.651 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 236 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 236; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.787 ns) 2.892 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X33_Y19_N13 8 " "Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 2.892 ns; Loc. = LCFF_X33_Y19_N13; Fanout = 8; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/SCOMP.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.398 ns) 3.622 ns IO_DECODER:inst46\|Equal2~0 4 COMB LCCOMB_X33_Y19_N14 5 " "Info: 4: + IC(0.332 ns) + CELL(0.398 ns) = 3.622 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 5; COMB Node = 'IO_DECODER:inst46\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.416 ns) 4.310 ns IO_DECODER:inst46\|Equal2~1 5 COMB LCCOMB_X33_Y19_N18 11 " "Info: 5: + IC(0.272 ns) + CELL(0.416 ns) = 4.310 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 11; COMB Node = 'IO_DECODER:inst46\|Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal2~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/IO_DECODER.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.275 ns) 5.371 ns inst77 6 COMB LCCOMB_X34_Y20_N18 33 " "Info: 6: + IC(0.786 ns) + CELL(0.275 ns) = 5.371 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { IO_DECODER:inst46|Equal2~1 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 600 112 176 648 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.537 ns) 6.651 ns DIG_IN:inst5\|B_DI\[5\] 7 REG LCFF_X34_Y18_N27 1 " "Info: 7: + IC(0.743 ns) + CELL(0.537 ns) = 6.651 ns; Loc. = LCFF_X34_Y18_N27; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { inst77 DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.413 ns ( 36.28 % ) " "Info: Total cell delay = 2.413 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.238 ns ( 63.72 % ) " "Info: Total interconnect delay = 4.238 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal2~1 inst77 DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.651 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal2~1 {} inst77 {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 1.091ns 1.014ns 0.332ns 0.272ns 0.786ns 0.743ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.416ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.495 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 PIN PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'SW\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DE2bot.bdf" { { 664 -160 8 680 "SW\[15..0\]" "" } { 488 -160 8 504 "SW\[17..16\]" "" } { 624 192 288 640 "SW\[15..0\]" "" } { 864 -56 125 880 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 480 8 63 496 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.366 ns) 2.495 ns DIG_IN:inst5\|B_DI\[5\] 2 REG LCFF_X34_Y18_N27 1 " "Info: 2: + IC(1.140 ns) + CELL(0.366 ns) = 2.495 ns; Loc. = LCFF_X34_Y18_N27; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SW[5] DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "C:/ECE 2031/DDL_Project_final/Project 4-20-2014/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 54.31 % ) " "Info: Total cell delay = 1.355 ns ( 54.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 45.69 % ) " "Info: Total interconnect delay = 1.140 ns ( 45.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { SW[5] DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { SW[5] {} SW[5]~combout {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 0.000ns 1.140ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] IO_DECODER:inst46|Equal2~0 IO_DECODER:inst46|Equal2~1 inst77 DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.651 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} IO_DECODER:inst46|Equal2~0 {} IO_DECODER:inst46|Equal2~1 {} inst77 {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 1.091ns 1.014ns 0.332ns 0.272ns 0.786ns 0.743ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.416ns 0.275ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { SW[5] DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { SW[5] {} SW[5]~combout {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 0.000ns 1.140ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 20 15:25:25 2014 " "Info: Processing ended: Sun Apr 20 15:25:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
