Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 16 16:02:49 2019
| Host         : DESKTOP-M6LB547 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    83 |
|    Minimum number of control sets                        |    83 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   310 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    83 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           12 |
| No           | No                    | Yes                    |            1241 |          455 |
| No           | Yes                   | No                     |              56 |           34 |
| Yes          | No                    | No                     |              33 |           19 |
| Yes          | No                    | Yes                    |            1115 |          468 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------+-------------------------------+------------------+----------------+
|          Clock Signal          |       Enable Signal       |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------+---------------------------+-------------------------------+------------------+----------------+
|  MEM/DM_reg[0][10]_LDC_i_1_n_0 |                           | MEM/DM_reg[0][10]_LDC_i_2_n_0 |                1 |              1 |
|  MEM/DM_reg[0][0]_LDC_i_1_n_0  |                           | MEM/DM_reg[0][0]_LDC_i_2_n_0  |                1 |              1 |
|  MEM/DM_reg[0][4]_LDC_i_1_n_0  |                           | MEM/DM_reg[0][4]_LDC_i_2_n_0  |                1 |              1 |
|  MEM/DM_reg[0][12]_LDC_i_1_n_0 |                           | MEM/DM_reg[0][12]_LDC_i_2_n_0 |                1 |              1 |
|  MEM/DM_reg[0][6]_LDC_i_1_n_0  |                           | MEM/DM_reg[0][6]_LDC_i_2_n_0  |                1 |              1 |
|  MEM/DM_reg[0][5]_LDC_i_1_n_0  |                           | MEM/DM_reg[0][5]_LDC_i_2_n_0  |                1 |              1 |
|  MEM/DM_reg[0][2]_LDC_i_1_n_0  |                           | MEM/DM_reg[0][2]_LDC_i_2_n_0  |                1 |              1 |
|  MEM/DM_reg[0][9]_LDC_i_1_n_0  |                           | MEM/DM_reg[0][9]_LDC_i_2_n_0  |                1 |              1 |
|  MEM/DM_reg[0][8]_LDC_i_1_n_0  |                           | MEM/DM_reg[0][8]_LDC_i_2_n_0  |                1 |              1 |
|  MEM/DM_reg[0][3]_LDC_i_1_n_0  |                           | MEM/DM_reg[0][3]_LDC_i_2_n_0  |                1 |              1 |
|  MEM/DM_reg[0][7]_LDC_i_1_n_0  |                           | MEM/DM_reg[0][7]_LDC_i_2_n_0  |                1 |              1 |
|  MEM/DM_reg[0][1]_LDC_i_1_n_0  |                           | MEM/DM_reg[0][1]_LDC_i_2_n_0  |                1 |              1 |
|  MEM/DM_reg[0][11]_LDC_i_1_n_0 |                           | MEM/DM_reg[0][11]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                 | TOP/seg_data[4]_i_1_n_0   |                               |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][10]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][10]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][4]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][4]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][12]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][6]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][8]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][9]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][9]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][12]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][11]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][8]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][7]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                 |                           | MEM/DM_reg[0][11]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                 | IF/IR_reg[29]_0           | rst_IBUF                      |                1 |              4 |
|  clk_IBUF_BUFG                 | IF/IR_reg[28]_0[0]        | rst_IBUF                      |                3 |              5 |
|  clk_IBUF_BUFG                 | TOP/seg_data[4]_i_1_n_0   | TOP/seg_data[6]_i_1_n_0       |                1 |              6 |
|  clk_IBUF_BUFG                 | EXE/ALUout_reg[1]_0       | rst_IBUF                      |                6 |              8 |
|  clk_IBUF_BUFG                 | IF/p_0_in                 | rst_IBUF                      |                3 |             10 |
|  clk_IBUF_BUFG                 |                           |                               |               12 |             15 |
|  clk_IBUF_BUFG                 |                           | TOP/clear                     |                5 |             17 |
|  clk_IBUF_BUFG                 | IF/IR_reg[26]_0[0]        | rst_IBUF                      |                7 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_17[0] | rst_IBUF                      |               10 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_1[0]  | rst_IBUF                      |               12 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_10[0] | rst_IBUF                      |               15 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_14[0] | rst_IBUF                      |               11 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_18[0] | rst_IBUF                      |                8 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_21[0] | rst_IBUF                      |                9 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_24[0] | rst_IBUF                      |                9 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_3[0]  | rst_IBUF                      |                8 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_11[0] | rst_IBUF                      |               16 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_16[0] | rst_IBUF                      |               11 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_0[0]  | rst_IBUF                      |                9 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_12[0] | rst_IBUF                      |               15 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_29[0] | rst_IBUF                      |               14 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_28[0] | rst_IBUF                      |               11 |             32 |
|  clk_IBUF_BUFG                 | IF/IR[31]_i_1_n_0         |                               |               18 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_2[0]  | rst_IBUF                      |               14 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_4[0]  | rst_IBUF                      |               13 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_6[0]  | rst_IBUF                      |               16 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_27[0] | rst_IBUF                      |               13 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_30[0] | rst_IBUF                      |               18 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_8[0]  | rst_IBUF                      |               18 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_13[0] | rst_IBUF                      |               11 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_15[0] | rst_IBUF                      |               11 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_7[0]  | rst_IBUF                      |               20 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_5[0]  | rst_IBUF                      |               10 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_31[0] | rst_IBUF                      |               18 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_22[0] | rst_IBUF                      |               18 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_19[0] | rst_IBUF                      |               11 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_20[0] | rst_IBUF                      |                9 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_23[0] | rst_IBUF                      |               21 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_25[0] | rst_IBUF                      |               12 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_26[0] | rst_IBUF                      |               11 |             32 |
|  clk_IBUF_BUFG                 | MEM/MW_RegWrite_reg_9[0]  | rst_IBUF                      |               21 |             32 |
|  clk_IBUF_BUFG                 | EXE/E[0]                  | rst_IBUF                      |               25 |             32 |
|  clk_IBUF_BUFG                 |                           | rst_IBUF                      |              445 |           1241 |
+--------------------------------+---------------------------+-------------------------------+------------------+----------------+


