Timing Analyzer report for project_3
Mon Nov 09 20:32:46 2020
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+-------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                                                                         ; To                                                                                                           ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.572 ns    ; a[0]                                                                                                         ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; pin_name1 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.064 ns   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; o[1]                                                                                                         ; pin_name1  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.905 ns   ; a[1]                                                                                                         ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; --         ; pin_name1 ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                                                                              ;                                                                                                              ;            ;           ; 0            ;
+------------------------------+-------+---------------+-------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C20Q240C8       ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; pin_name1       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                 ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                           ; To Clock  ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 5.572 ns   ; a[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; pin_name1 ;
; N/A   ; None         ; 5.218 ns   ; a[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; pin_name1 ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                         ; To   ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 12.064 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; o[1] ; pin_name1  ;
; N/A   ; None         ; 12.064 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; o[1] ; pin_name1  ;
; N/A   ; None         ; 12.046 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; o[0] ; pin_name1  ;
; N/A   ; None         ; 12.046 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; o[0] ; pin_name1  ;
; N/A   ; None         ; 11.619 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; o[2] ; pin_name1  ;
; N/A   ; None         ; 11.619 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; o[2] ; pin_name1  ;
; N/A   ; None         ; 11.585 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; o[3] ; pin_name1  ;
; N/A   ; None         ; 11.585 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; o[3] ; pin_name1  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------+------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                        ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                           ; To Clock  ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; -4.905 ns ; a[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 ; pin_name1 ;
; N/A           ; None        ; -5.259 ns ; a[0] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 ; pin_name1 ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Mon Nov 09 20:32:46 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project_3 -c project_3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "pin_name1" is an undefined clock
Info: No valid register-to-register data paths exist for clock "pin_name1"
Info: tsu for memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "a[0]", clock pin = "pin_name1") is 5.572 ns
    Info: + Longest pin to memory delay is 8.517 ns
        Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_14; Fanout = 1; PIN Node = 'a[0]'
        Info: 2: + IC(7.486 ns) + CELL(0.176 ns) = 8.517 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.031 ns ( 12.11 % )
        Info: Total interconnect delay = 7.486 ns ( 87.89 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "pin_name1" to destination memory is 2.991 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'pin_name1'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'pin_name1~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.835 ns) = 2.991 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.855 ns ( 62.02 % )
        Info: Total interconnect delay = 1.136 ns ( 37.98 % )
Info: tco from clock "pin_name1" to destination pin "o[1]" through memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0" is 12.064 ns
    Info: + Longest clock path from clock "pin_name1" to source memory is 2.991 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'pin_name1'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'pin_name1~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.835 ns) = 2.991 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.855 ns ( 62.02 % )
        Info: Total interconnect delay = 1.136 ns ( 37.98 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 8.813 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y17; Fanout = 1; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|q_a[1]'
        Info: 3: + IC(2.086 ns) + CELL(2.966 ns) = 8.813 ns; Loc. = PIN_162; Fanout = 0; PIN Node = 'o[1]'
        Info: Total cell delay = 6.727 ns ( 76.33 % )
        Info: Total interconnect delay = 2.086 ns ( 23.67 % )
Info: th for memory "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1" (data pin = "a[1]", clock pin = "pin_name1") is -4.905 ns
    Info: + Longest clock path from clock "pin_name1" to destination memory is 2.991 ns
        Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'pin_name1'
        Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'pin_name1~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.835 ns) = 2.991 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 1.855 ns ( 62.02 % )
        Info: Total interconnect delay = 1.136 ns ( 37.98 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 8.163 ns
        Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_13; Fanout = 1; PIN Node = 'a[1]'
        Info: 2: + IC(7.132 ns) + CELL(0.176 ns) = 8.163 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1'
        Info: Total cell delay = 1.031 ns ( 12.63 % )
        Info: Total interconnect delay = 7.132 ns ( 87.37 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Mon Nov 09 20:32:46 2020
    Info: Elapsed time: 00:00:00


