# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do rom_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on May 27,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_port_rom
# -- Compiling architecture rtl of single_port_rom
# End time: 10:53:11 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on May 27,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_port_rom_tb
# -- Compiling architecture tb of single_port_rom_tb
# End time: 10:53:11 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  single_port_rom_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" single_port_rom_tb 
# Start time: 10:53:12 on May 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.single_port_rom_tb(tb)
# ** Warning: (vsim-3473) Component instance "mapping1 : single_port_ram" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /single_port_rom_tb File: C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom_tb.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3421) Value 16 is out of range 0 to 15.
#    Time: 750 ms  Iteration: 0  Process: /single_port_rom_tb/line__50 File: C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom_tb.vhd
# Fatal error in Architecture tb at C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom_tb.vhd line 50
# 
# HDL call sequence:
# Stopped at C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom_tb.vhd 50 Architecture tb
# 
# End time: 10:53:23 on May 27,2020, Elapsed time: 0:00:11
# Errors: 2, Warnings: 1
