# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_CLA_Adder_func_impl.v" \
"../../../../../CLA_Adder.srcs/sources_1/new/tb_CLA_Adder.v" \

# Do not sort compile order
nosort
