    Lattice Mapping Report File for Design Module 'Addatone_ICE40_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2.0.1.281.2
Mapped on: Tue Mar 24 18:30:59 2020

Design Information
------------------

Command line:   map Addatone_ICE40_impl_1_syn.udb
     D:/Eurorack/Addatone/Addatone_ICE40/src/constraints.pdc -o
     Addatone_ICE40_impl_1_map.udb -mp Addatone_ICE40_impl_1.mrp -hierrpt -gui
     -msgset D:/Eurorack/Addatone/Addatone_ICE40/promote.xml

Design Summary
--------------

   Number of slice registers: 465 out of  5280 (9%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           919 out of  5280 (17%)
      Number of logic LUT4s:             520
      Number of inserted feedthru LUT4s: 213
      Number of replicated LUT4s:          2
      Number of ripple logic:             92 (184 LUT4s)
   Number of IO sites used:   10 out of 39 (26%)
      Number of IO sites used for general PIOs: 10
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 10 out of 36 (28%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             1 out of 8 (12%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             9 out of 30 (30%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net ADC_Data_Received: 59 loads, 59 rising, 0 falling (Driver: Pin
     adc.o_Data_Received/Q)
      Net Main_Clock: 323 loads, 323 rising, 0 falling (Driver: Pin
     pll_48.lscc_pll_inst.u_PLL_B/OUTCORE)
      Net i_Clock_c: 1 loads, 1 rising, 0 falling (Driver: Port i_Clock)
      Net adc.Clock_Stable: 68 loads, 68 rising, 0 falling (Driver: Pin
     adc.Clock_Stable_c/Q)
   Number of Clock Enables:  106
      Net VCC_net: 26 loads, 0 SLICEs
      Net n6833: 8 loads, 8 SLICEs
      Net n6824: 11 loads, 11 SLICEs
      Net n9630: 1 loads, 1 SLICEs
      Net n7_adj_1210: 1 loads, 1 SLICEs
      Net sample_position.Sample_Pos_WE: 1 loads, 0 SLICEs
      Net sample_position.n6110: 16 loads, 16 SLICEs
      Net n6849: 9 loads, 9 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Pin reset_n: 3 loads, 3 SLICEs (Net: reset_n_c)
      Net sample_position.n6288: 1 loads, 1 SLICEs
      Net sample_position.n6257: 11 loads, 11 SLICEs
      Net sample_position.n6330: 9 loads, 9 SLICEs
      Net sample_position.n6125: 1 loads, 1 SLICEs
      Net sample_position.n5888: 1 loads, 1 SLICEs
      Net sample_position.sp_ram.lscc_ram_dq_inst.inst0.PRIM_MODE.xADDR[0].xDATA
     [0].mem_file.mem0.wr_en_i_N_372: 1 loads, 0 SLICEs
      Net n6071: 17 loads, 17 SLICEs
      Net n6910: 3 loads, 3 SLICEs
      Net n2981: 24 loads, 24 SLICEs
      Net sample_output.dac.n2946: 20 loads, 20 SLICEs
      Net sample_output.dac.n6321: 5 loads, 5 SLICEs
      Net n6888: 1 loads, 1 SLICEs
      Net n2976: 19 loads, 19 SLICEs
      Net n2971: 19 loads, 19 SLICEs
      Net n2078: 2 loads, 2 SLICEs
      Net sample_output.dac.n6165: 1 loads, 1 SLICEs
      Net sample_output.dac.n6348: 1 loads, 1 SLICEs
      Net n13_adj_1216: 1 loads, 1 SLICEs
      Net n21_adj_1207: 1 loads, 1 SLICEs
      Net n10291: 1 loads, 1 SLICEs
      Net n9800: 1 loads, 1 SLICEs
      Net n9876: 1 loads, 1 SLICEs
      Net n6387: 32 loads, 32 SLICEs
      Net n6204: 1 loads, 1 SLICEs
      Net n9877: 1 loads, 1 SLICEs
      Net n6875: 8 loads, 8 SLICEs
      Net n9911: 1 loads, 1 SLICEs
      Net n9656: 1 loads, 1 SLICEs
      Net n6353: 1 loads, 1 SLICEs
      Net mult.n6380: 9 loads, 9 SLICEs
      Net mult.n6258: 2 loads, 2 SLICEs
      Net mult.n6121: 1 loads, 1 SLICEs
      Net adc.n6047: 1 loads, 1 SLICEs
      Net adc.n6016: 1 loads, 1 SLICEs
      Net adc.n6030: 1 loads, 1 SLICEs
      Net adc.n6048: 1 loads, 1 SLICEs
      Net adc.n6015: 1 loads, 1 SLICEs
      Net adc.n6028: 1 loads, 1 SLICEs
      Net adc.n3663: 1 loads, 1 SLICEs
      Net n6299: 3 loads, 3 SLICEs
      Net adc.n6024: 1 loads, 1 SLICEs
      Net adc.n6031: 1 loads, 1 SLICEs
      Net adc.n5924: 1 loads, 1 SLICEs
      Net adc.n9550: 1 loads, 1 SLICEs
      Net adc.n9549: 1 loads, 1 SLICEs
      Net adc.n6056: 1 loads, 1 SLICEs
      Net adc.n6055: 1 loads, 1 SLICEs
      Net adc.n6054: 1 loads, 1 SLICEs
      Net adc.n6053: 1 loads, 1 SLICEs
      Net adc.n6004: 1 loads, 1 SLICEs
      Net adc.n6052: 1 loads, 1 SLICEs
      Net adc.n6032: 1 loads, 1 SLICEs
      Net adc.n5928: 1 loads, 1 SLICEs
      Net adc.n6038: 1 loads, 1 SLICEs
      Net adc.n6037: 1 loads, 1 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net adc.n6036: 1 loads, 1 SLICEs
      Net adc.n6035: 1 loads, 1 SLICEs
      Net adc.n6034: 1 loads, 1 SLICEs
      Net adc.n6050: 1 loads, 1 SLICEs
      Net adc.n6049: 1 loads, 1 SLICEs
      Net adc.n6003: 1 loads, 1 SLICEs
      Net adc.n6046: 1 loads, 1 SLICEs
      Net adc.n6023: 1 loads, 1 SLICEs
      Net adc.n5927: 1 loads, 1 SLICEs
      Net adc.n6044: 1 loads, 1 SLICEs
      Net adc.n6025: 1 loads, 1 SLICEs
      Net adc.n6043: 1 loads, 1 SLICEs
      Net adc.n3661: 1 loads, 1 SLICEs
      Net adc.n3659: 1 loads, 1 SLICEs
      Net adc.n9895: 1 loads, 1 SLICEs
      Net adc.n6042: 1 loads, 1 SLICEs
      Net adc.n6022: 1 loads, 1 SLICEs
      Net adc.n6041: 1 loads, 1 SLICEs
      Net adc.n5998: 1 loads, 1 SLICEs
      Net adc.n6020: 1 loads, 1 SLICEs
      Net adc.n6040: 1 loads, 1 SLICEs
      Net adc.n5923: 1 loads, 1 SLICEs
      Net adc.n5925: 1 loads, 1 SLICEs
      Net adc.n6018: 1 loads, 1 SLICEs
      Net adc.n2963: 4 loads, 4 SLICEs
      Net adc.n5926: 1 loads, 1 SLICEs
      Net adc.n6011: 1 loads, 1 SLICEs
      Net adc.n6010: 1 loads, 1 SLICEs
      Net adc.n10229: 1 loads, 1 SLICEs
      Net adc.n6009: 1 loads, 1 SLICEs
      Net adc.n6014: 1 loads, 1 SLICEs
      Net adc.n6006: 1 loads, 1 SLICEs
      Net adc.n6002: 1 loads, 1 SLICEs
      Net adc.n5999: 1 loads, 1 SLICEs
      Net adc.n6007: 1 loads, 1 SLICEs
      Net adc.n6008: 1 loads, 1 SLICEs
      Net adc.n4663: 1 loads, 1 SLICEs
      Net adc.n6013: 1 loads, 1 SLICEs
      Net adc.n6021: 1 loads, 1 SLICEs
      Net adc.n6000: 1 loads, 1 SLICEs
      Net adc.n6017: 1 loads, 1 SLICEs
      Net adc.n6001: 1 loads, 1 SLICEs
   Number of LSRs:  20
      Net reset_n_N_191: 70 loads, 70 SLICEs
      Net sample_position.n6587: 16 loads, 16 SLICEs
      Net sample_position.n7_adj_1095: 1 loads, 1 SLICEs
      Net sample_position.n9842: 1 loads, 1 SLICEs
      Net sample_position.n6569: 11 loads, 11 SLICEs
      Net sample_position.n9784: 1 loads, 1 SLICEs
      Net sample_output.n6550: 1 loads, 1 SLICEs
      Net sample_output.dac.n6602: 5 loads, 5 SLICEs
      Net sample_output.dac.n7584: 1 loads, 1 SLICEs
      Net sample_output.dac.n6538: 1 loads, 1 SLICEs
      Net n6597: 9 loads, 9 SLICEs
      Net CS_Stable: 1 loads, 1 SLICEs
      Net Reset_Mult_Scaler: 9 loads, 9 SLICEs
      Net n9910: 1 loads, 1 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
      Net o_Mult_Ready_N_783: 2 loads, 2 SLICEs
      Net Adder_Clear: 40 loads, 40 SLICEs
      Net n6588: 3 loads, 3 SLICEs
      Net adc.n6674: 3 loads, 3 SLICEs
      Net adc.n6737: 3 loads, 3 SLICEs
      Net adc.n7552: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net reset_n_c: 99 loads
      Net reset_n_N_191: 70 loads
      Net adc.Data_State: 60 loads
      Net adc.Receive_Bit[0]: 52 loads
      Net adc.n5932: 46 loads
      Net Adder_Clear: 42 loads
      Net VCC_net: 37 loads
      Net n6387: 32 loads
      Net SM_Sample_Position[2]: 32 loads
      Net SM_Sample_Output[0]: 30 loads




   Number of warnings:  1
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: The clock port [i_ADC_CS] is assigned to a non clock dedicated
     pin [10], which might affect the clock performance. Use dedicated clock
     resources for the port.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset_n             | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_ADC_CS            | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_DAC_SCK           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_DAC_MOSI          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| test                | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| debug               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_ADC_Clock         | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_ADC_Data          | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_Clock             | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_DAC_CS            | OUTPUT    | LVCMOS33  |       |       |           |

                                    Page 4





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Signal GND_net undriven or does not drive anything - clipped.
Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_48.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               PIN      i_Clock_c
  Output Clock(CoreA):                 NODE     Main_Clock
  Output Clock(GlobalA):                        NONE
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll_48.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     pll_48.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             0
  VCO Divider:                                  1
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          SHIFTREG_0deg
  PLLOUT_SELECT_PORTB:                          SHIFTREG_0deg
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 0
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: sample_position.sp_ram.lscc_ram_dq_inst.inst0.PRIM_MODE.xADDR[0].
     xDATA[0].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[7].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[6].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[5].mem_file.mem0.iCE40UP.sp4k
         Type: EBR

                                    Page 5





ASIC Components (cont)
----------------------
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[4].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[3].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[2].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[1].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: sample_position.sin_lut.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xD
     ATA[0].mem_file.mem0.iCE40UP.sp4k
         Type: EBR
Instance Name: pll_48.lscc_pll_inst.u_PLL_B
         Type: PLL
Instance Name: genadder[0].adder.mult_3
         Type: DSP

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 75 MB
































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor
     Corporation,  All rights reserved.
