FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright © 2016 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
/* bench 19323.1.0 bfe952a1293f */
/* bench 19323.1.1 803f020c095e */
/* bench 19323.1.2 003a1a762927 */
/* bench 19323.1.3 5bd368a0a02b */
/* bench 19323.1.4 541e9ca375d3 */
/* bench 19323.1.5 77694df70736 */
/* bench 19323.1.6 aae26f5c75d9 */
/* bench 19323.1.7 11cef4ecc6bc */
/* bench 19323.1.8 b1896af6c10c */
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
/* bench 193.1.0 d16374313f3d */
/* bench 193.1.1 1b110120d437 */
/* bench 193.1.2 13876cb67b80 */
/* bench 193.1.3 3d31339514ce */
/* bench 193.1.4 59df916fe632 */
/* bench 193.1.5 7dd5d22dbf76 */
/* bench 193.1.6 25e174ff103f */
/* bench 193.1.7 f145e3872630 */
/* bench 193.1.8 a2cec824914f */
/* bench 193.1.9 abbbb70a9a2a */
/* bench 193.1.10 a8bb2a6603da */
/* bench 193.1.11 e2c15e59ac5e */
/* bench 193.1.12 f8e31464a0ec */
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 */

#ifndef __INTEL_GGTT_FENCING_H__
#define __INTEL_GGTT_FENCING_H__

#include <linux/list.h>
#include <linux/types.h>

#include "i915_active.h"

struct drm_i915_gem_object;
struct i915_ggtt;
struct i915_vma;
struct intel_gt;
struct sg_table;

#define I965_FENCE_PAGE 4096UL

struct i915_fence_reg {
/* bench 28045.0.0 009560718878 */
/* bench 28045.0.1 18dd343c20d8 */
/* bench 28045.0.2 d923d4db4f80 */
/* bench 28045.0.3 35dbbd0b2b96 */
/* bench 28045.0.4 ea9076ee92d4 */
/* bench 28045.0.5 ebdbd5e433af */
/* bench 28045.0.6 7a25480eb966 */
/* bench 28045.0.7 cb5941dcd2fa */
/* bench 28045.0.8 fad1ff98ac6d */
/* bench 28045.0.9 f5727a40b8e1 */
/* bench 28045.0.10 1c13c4b0c147 */
	struct list_head link;
	struct i915_ggtt *ggtt;
	struct i915_vma *vma;
	atomic_t pin_count;
	struct i915_active active;
	int id;
	/**
	 * Whether the tiling parameters for the currently
	 * associated fence register have changed. Note that
	 * for the purposes of tracking tiling changes we also
	 * treat the unfenced register, the register slot that
	 * the object occupies whilst it executes a fenced
	 * command (such as BLT on gen2/3), as a "fence".
	 */
	bool dirty;
	u32 start;
	u32 size;
	u32 tiling;
	u32 stride;
};

struct i915_fence_reg *i915_reserve_fence(struct i915_ggtt *ggtt);
void i915_unreserve_fence(struct i915_fence_reg *fence);

void intel_ggtt_restore_fences(struct i915_ggtt *ggtt);

void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj,
				       struct sg_table *pages);
void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj,
					 struct sg_table *pages);

void intel_ggtt_init_fences(struct i915_ggtt *ggtt);
void intel_ggtt_fini_fences(struct i915_ggtt *ggtt);

void intel_gt_init_swizzling(struct intel_gt *gt);

#endif
