{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    output logic [4:0] q\n);\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 5'b00001;\n        end else begin\n            q <= {q[0] ^ q[2], q[4:1]};\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}