INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 05:32:49 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 tehb2/fifo/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mc_load0/Buffer_2/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.617ns (15.260%)  route 3.426ns (84.740%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 7.093 - 6.000 ) 
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=577, unset)          1.222     1.222    tehb2/fifo/clk
    SLICE_X44Y118        FDRE                                         r  tehb2/fifo/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE (Prop_fdre_C_Q)         0.236     1.458 r  tehb2/fifo/Head_reg[1]/Q
                         net (fo=9, routed)           0.568     2.026    tehb2/fifo/Head[1]
    SLICE_X45Y118        LUT6 (Prop_lut6_I2_O)        0.123     2.149 f  tehb2/fifo/validArray[0]_i_8/O
                         net (fo=1, routed)           0.228     2.377    tehb2/fifo/validArray[0]_i_8_n_0
    SLICE_X45Y117        LUT5 (Prop_lut5_I2_O)        0.043     2.420 f  tehb2/fifo/validArray[0]_i_6/O
                         net (fo=2, routed)           0.343     2.763    tehb2/fifo/Head_reg[2]_0
    SLICE_X46Y116        LUT3 (Prop_lut3_I2_O)        0.043     2.806 f  tehb2/fifo/data_reg[31]_i_4/O
                         net (fo=2, routed)           0.352     3.158    tehb2/fifo/data_reg[31]_i_4_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I3_O)        0.043     3.201 f  tehb2/fifo/data_reg[31]_i_3/O
                         net (fo=69, routed)          0.525     3.726    oehb3/q0_reg_0
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.043     3.769 f  oehb3/validArray[0]_i_2__0/O
                         net (fo=55, routed)          0.578     4.347    tehb3/fifo/q1_reg
    SLICE_X55Y104        LUT6 (Prop_lut6_I4_O)        0.043     4.390 f  tehb3/fifo/q0_reg_i_1__0/O
                         net (fo=41, routed)          0.375     4.765    fork4/generateBlocks[2].regblock/oehb_ready
    SLICE_X55Y105        LUT6 (Prop_lut6_I3_O)        0.043     4.808 r  fork4/generateBlocks[2].regblock/data_reg[31]_i_1__1/O
                         net (fo=32, routed)          0.457     5.265    mc_load0/Buffer_2/E[0]
    SLICE_X57Y102        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=577, unset)          1.093     7.093    mc_load0/Buffer_2/clk
    SLICE_X57Y102        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[0]/C
                         clock pessimism              0.013     7.106    
                         clock uncertainty           -0.035     7.071    
    SLICE_X57Y102        FDCE (Setup_fdce_C_CE)      -0.201     6.870    mc_load0/Buffer_2/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.870    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  1.604    




