{
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"1.03",
   "Default View_TopLeft":"610,80",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:false|/jesd204_0_rx_core_clk_out:false|/wireoutbreakout_0_rx_reset:false|/okAXI4LiteInterface_0_m_axi_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Interfaces View_ScaleFactor":"0.909232",
   "Interfaces View_TopLeft":"-201,-236",
   "No Loops_ScaleFactor":"0.71946",
   "No Loops_TopLeft":"-202,-234",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:true|/jesd204_0_rx_core_clk_out:true|/wireoutbreakout_0_rx_reset:true|/okAXI4LiteInterface_0_m_axi_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -220 -y 120 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -220 -y 20 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -220 -y 400 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -220 -y 460 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -220 -y 480 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 4 -x 1400 -y 540 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -220 -y 420 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -220 -y 440 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 4 -x 1400 -y 60 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 4 -x 1400 -y 80 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 4 -x 1400 -y 460 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 4 -x 1400 -y 480 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 1 -x 0 -y 120 -swap {0 1 2 3 4 9 6 7 8 5 10 11 12 13 14} -defaultsOSRD -pinY host_interface 0L -pinY wirein00 200R -pinY wireout20 20R -pinY btpipein80 0R -pinY okClk 220R
preplace inst jesd204_0 -pg 1 -lvl 2 -x 580 -y -80 -swap {42 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 22 23 24 25 26 27 21 29 30 31 32 33 34 28 36 37 38 39 40 41 35 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 198 193 195 206 208 201 199 197 194 213 196 203 207 212 202 200 210 209 205 204 211} -defaultsOSRD -pinY s_axi 80L -pinY m_axis_rx 80R -pinY m_axis_rx.rx_tdata 100R -pinY m_axis_rx.rx_tvalid 120R -pinY gt_drp0 0L -pinY gt_drp1 20L -pinY gt_drp2 40L -pinY gt_drp3 60L -pinY transceiver_debug0 140R -pinY transceiver_debug1 160R -pinY transceiver_debug2 180R -pinY transceiver_debug3 200R -pinBusY loopback 180L -pinY refclk_p 100L -pinY refclk_n 140L -pinY rx_core_clk_out 320R -pinY s_axi_aclk 340L -pinY s_axi_aresetn 260L -pinY rx_reset 200L -pinBusY rxp 160L -pinBusY rxn 120L -pinY rx_aresetn 440R -pinBusY rx_start_of_frame 220R -pinBusY rx_end_of_frame 260R -pinBusY rx_start_of_multiframe 340R -pinBusY rx_end_of_multiframe 420R -pinBusY rx_frame_error 240R -pinY rx_sysref 240L -pinY rx_sync 380R -pinBusY gt_rxdata 360R -pinBusY gt_rxcharisk 300R -pinBusY gt_rxdisperr 280R -pinBusY gt_rxnotintable 400R
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 2 -x 580 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 25 27} -defaultsOSRD -pinY btpipein_DATA 40L -pinY wireout_READDATA 60L -pinY m_axi 0R -pinY okClkIn 80L -pinY m_axi_aclk 60R -pinY m_axi_aresetn 40R -pinY activity_mon 80R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 580 -y 860 -defaultsOSRD -pinY CLK_IN_D 20L -pinY CLK_IN_D.IBUF_DS_P 40L -pinY CLK_IN_D.IBUF_DS_N 60L -pinBusY IBUF_OUT 0R
preplace inst ila_0 -pg 1 -lvl 3 -x 1240 -y 180 -swap {3 1 0 6 5 2 4} -defaultsOSRD -pinY clk 60L -pinBusY probe0 20L -pinBusY probe1 0L -pinBusY probe2 180L -pinBusY probe3 160L -pinBusY probe4 40L -pinBusY probe5 120L
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 580 -y 760 -defaultsOSRD -pinY wirein_READDATA 0L -pinY rx_reset 0R
preplace inst util_ds_buf_1 -pg 1 -lvl 3 -x 1240 -y 60 -defaultsOSRD -pinBusY OBUF_IN 20L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst util_ds_buf_2 -pg 1 -lvl 3 -x 1240 -y 460 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace netloc frontpanel_0_okClk 1 1 1 160 340n
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 1 2 300 440 800
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 1 2 320 420 840
preplace netloc rxp_1 1 0 2 -160J 60 160J
preplace netloc rxn_1 1 0 2 -180J 40 NJ
preplace netloc FPGA_JESD_CLKP_1 1 0 2 NJ 20 NJ
preplace netloc FPGA_JESD_CLKM_1 1 0 2 -200J 0 220J
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 2 280 480 820
preplace netloc FPGA_JESD_SYSREFP_1 1 0 2 -160J 900 NJ
preplace netloc FPGA_JESD_SYSREFM_1 1 0 2 -200J 920 NJ
preplace netloc jesd204_0_rx_sync 1 2 2 860 540 NJ
preplace netloc jesd204_0_rx_core_clk_out 1 2 1 N 240
preplace netloc jesd204_0_rx_tvalid 1 2 1 760 40n
preplace netloc wireoutbreakout_0_rx_reset 1 1 2 240 500 780
preplace netloc jesd204_0_rx_tdata 1 2 1 880 20n
preplace netloc jesd204_0_rx_aresetn 1 2 1 N 360
preplace netloc util_ds_buf_1_OBUF_DS_P 1 3 1 NJ 60
preplace netloc util_ds_buf_1_OBUF_DS_N 1 3 1 NJ 80
preplace netloc util_ds_buf_2_OBUF_DS_P 1 3 1 NJ 460
preplace netloc util_ds_buf_2_OBUF_DS_N 1 3 1 NJ 480
preplace netloc jesd204_0_gt_rxdata 1 2 1 880 280n
preplace netloc jesd204_0_gt_rxcharisk 1 2 1 N 220
preplace netloc frontpanel_0_btpipein80 1 1 1 220 120n
preplace netloc host_interface_1 1 0 1 NJ 120
preplace netloc okAXI4LiteInterface_0_m_axi 1 1 2 260 460 760
preplace netloc frontpanel_0_wireout20 1 1 1 200 140n
preplace netloc frontpanel_0_wirein00 1 1 1 180J 320n
levelinfo -pg 1 -220 0 580 1240 1400
pagesize -pg 1 -db -bbox -sgen -430 -140 1570 980
",
   "Reduced Jogs_ScaleFactor":"0.900283",
   "Reduced Jogs_TopLeft":"-201,-130",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -10 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -10 -y 290 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -10 -y 310 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -10 -y 620 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -10 -y 640 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 1620 -y 430 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -10 -y 390 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -10 -y 410 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 2 -x 480 -y 340 -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 4 -x 1220 -y 370 -defaultsOSRD
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 3 -x 840 -y 340 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 620 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1500 -y 170 -defaultsOSRD
preplace netloc frontpanel_0_okClk 1 2 1 N 360
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 3 1 1020 350n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 3 1 1030 330n
preplace netloc rxp_1 1 0 4 NJ 390 320 430 NJ 430 1020
preplace netloc rxn_1 1 0 4 NJ 410 310 440 NJ 440 1040
preplace netloc FPGA_JESD_CLKP_1 1 0 4 NJ 290 320 250 NJ 250 1030
preplace netloc FPGA_JESD_CLKM_1 1 0 4 10J 240 N 240 NJ 240 1040
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 3 NJ 620 NJ 620 1030
preplace netloc FPGA_JESD_SYSREFP_1 1 0 1 N 620
preplace netloc FPGA_JESD_SYSREFM_1 1 0 1 N 640
preplace netloc jesd204_0_rx_sync 1 4 2 1400 430 N
preplace netloc jesd204_0_rx_core_clk_out 1 4 1 1390 160n
preplace netloc jesd204_0_rx_tvalid 1 4 1 1400 180n
preplace netloc host_interface_1 1 0 2 N 340 N
preplace netloc frontpanel_0_wireout20 1 2 1 640 320n
preplace netloc frontpanel_0_btpipein80 1 2 1 650 320n
preplace netloc okAXI4LiteInterface_0_m_axi 1 3 1 1020 290n
levelinfo -pg 1 -10 160 480 840 1220 1500 1620
pagesize -pg 1 -db -bbox -sgen -220 -40 1750 700
"
}
0
