/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  reg [7:0] _05_;
  wire [9:0] _06_;
  reg [13:0] _07_;
  wire [21:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [14:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [35:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire [23:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[27] ? in_data[58] : in_data[62];
  assign celloutsig_1_15z = in_data[167] ? celloutsig_1_0z : celloutsig_1_12z;
  assign celloutsig_0_1z = celloutsig_0_0z[7] ? celloutsig_0_0z[9] : celloutsig_0_0z[18];
  assign celloutsig_0_26z = celloutsig_0_16z ? celloutsig_0_6z[8] : celloutsig_0_23z;
  assign celloutsig_0_29z = _00_ ? celloutsig_0_5z : celloutsig_0_22z;
  assign celloutsig_0_16z = ~(celloutsig_0_5z & celloutsig_0_13z[1]);
  assign celloutsig_0_31z = ~celloutsig_0_1z;
  assign celloutsig_1_13z = ~in_data[191];
  assign celloutsig_0_27z = ~celloutsig_0_24z;
  assign celloutsig_0_44z = ~((_01_ | celloutsig_0_40z) & _02_);
  assign celloutsig_0_10z = ~((celloutsig_0_8z | celloutsig_0_5z) & celloutsig_0_4z);
  assign celloutsig_0_12z = ~((_03_ | celloutsig_0_8z) & celloutsig_0_10z);
  assign celloutsig_1_0z = in_data[174] | in_data[162];
  assign celloutsig_1_12z = celloutsig_1_3z | celloutsig_1_4z;
  assign celloutsig_0_17z = celloutsig_0_7z[5] | celloutsig_0_7z[7];
  assign celloutsig_1_4z = ~(celloutsig_1_3z ^ celloutsig_1_0z);
  assign celloutsig_1_9z = ~(celloutsig_1_3z ^ celloutsig_1_6z);
  reg [8:0] _25_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _25_ <= 9'h000;
    else _25_ <= { celloutsig_0_13z[5:1], celloutsig_0_28z, celloutsig_0_40z };
  assign out_data[40:32] = _25_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _05_ <= 8'h00;
    else _05_ <= celloutsig_1_8z[9:2];
  reg [9:0] _27_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _27_ <= 10'h000;
    else _27_ <= { _03_, _04_[1:0], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_14z };
  assign { _06_[9:8], _02_, _06_[6], _00_, _06_[4:1], _01_ } = _27_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 14'h0000;
    else _07_ <= { _00_, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, _03_, _04_[1:0], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_17z };
  reg [2:0] _29_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _29_ <= 3'h0;
    else _29_ <= in_data[11:9];
  assign { _03_, _04_[1:0] } = _29_;
  assign celloutsig_0_32z = celloutsig_0_13z[6:3] / { 1'h1, celloutsig_0_28z };
  assign celloutsig_0_34z = { _07_[13:12], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_22z } / { 1'h1, celloutsig_0_13z[5:0], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_27z };
  assign celloutsig_1_1z = in_data[169:167] / { 1'h1, in_data[144], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[128:103], celloutsig_1_0z } <= { in_data[183:166], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_22z = { celloutsig_0_6z[10:9], celloutsig_0_13z } <= { celloutsig_0_0z[11:4], celloutsig_0_16z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z } && in_data[146:143];
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_3z, _03_, _04_[1:0] } && { celloutsig_0_7z[4:1], celloutsig_0_5z };
  assign celloutsig_0_23z = { _07_[3:0], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_22z } && { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_16z, _03_, _04_[1:0] };
  assign celloutsig_0_5z = { in_data[63:61], celloutsig_0_4z, celloutsig_0_4z } || celloutsig_0_0z[5:1];
  assign celloutsig_0_20z = celloutsig_0_0z[7:2] || { in_data[19:15], celloutsig_0_9z };
  assign celloutsig_0_24z = { in_data[86], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_8z } || celloutsig_0_7z[6:2];
  assign celloutsig_0_8z = in_data[93] & ~(celloutsig_0_1z);
  assign celloutsig_0_11z = celloutsig_0_0z[13] & ~(celloutsig_0_1z);
  assign celloutsig_0_15z = celloutsig_0_1z & ~(_04_[0]);
  assign celloutsig_1_19z = { celloutsig_1_1z[2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z } % { 1'h1, celloutsig_1_8z[2:1], 1'h1, _05_, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_7z = { celloutsig_0_6z[17:12], celloutsig_0_3z, celloutsig_0_1z } % { 1'h1, celloutsig_0_6z[28:22] };
  assign celloutsig_0_28z = { _06_[6], _00_, celloutsig_0_27z } % { 1'h1, _04_[1:0] };
  assign celloutsig_0_0z = in_data[47:26] % { 1'h1, in_data[72:52] };
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_0z, in_data[161:158] };
  assign celloutsig_0_14z = & celloutsig_0_7z[7:4];
  assign celloutsig_0_40z = celloutsig_0_32z[1] & celloutsig_0_36z[0];
  assign celloutsig_0_35z = | { celloutsig_0_22z, _03_, _04_[1:0], in_data[80:75] };
  assign celloutsig_0_6z = { in_data[65:59], celloutsig_0_5z, _03_, _04_[1:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } >>> { in_data[45:17], celloutsig_0_5z, _03_, _04_[1:0], _03_, _04_[1:0] };
  assign celloutsig_0_13z = { celloutsig_0_0z[9:5], celloutsig_0_12z, celloutsig_0_11z } >>> { celloutsig_0_8z, _03_, _04_[1:0], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_36z = { _06_[8], _02_, celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_31z } - celloutsig_0_34z[5:0];
  assign celloutsig_1_5z = { in_data[139:138], celloutsig_1_0z, celloutsig_1_2z } - { celloutsig_1_1z[1], celloutsig_1_1z };
  assign celloutsig_1_17z = { _05_[5:4], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_10z } - { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z & in_data[62]) | in_data[43]);
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_5z[3]) | celloutsig_1_3z);
  assign celloutsig_1_10z = ~((celloutsig_1_5z[1] & celloutsig_1_7z) | celloutsig_1_9z);
  assign celloutsig_0_53z = ~((out_data[34] & celloutsig_0_44z) | (celloutsig_0_20z & celloutsig_0_11z));
  assign { celloutsig_1_8z[4], celloutsig_1_8z[8:5], celloutsig_1_8z[3:2], celloutsig_1_8z[12], celloutsig_1_8z[1], celloutsig_1_8z[11:9] } = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z[2:1], celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ~^ { celloutsig_1_1z[2], in_data[182], celloutsig_1_1z, celloutsig_1_1z[1:0], in_data[186], celloutsig_1_4z, in_data[185:183] };
  assign _04_[2] = _03_;
  assign { _06_[7], _06_[5], _06_[0] } = { _02_, _00_, _01_ };
  assign celloutsig_1_8z[0] = 1'h1;
  assign { out_data[128], out_data[119:96], out_data[0] } = { celloutsig_1_0z, celloutsig_1_19z, celloutsig_0_53z };
endmodule
