{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704232767215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704232767216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  3 01:29:27 2024 " "Processing started: Wed Jan  3 01:29:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704232767216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704232767216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_transmitter_circuit -c serial_transmitter_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial_transmitter_circuit -c serial_transmitter_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704232767216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704232767381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704232767381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_transmitter_circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file serial_transmitter_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 serial_transmitter_circuit " "Found entity 1: serial_transmitter_circuit" {  } { { "serial_transmitter_circuit.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA_5/serial_transmitter_circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704232779228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704232779228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial_transmitter_circuit " "Elaborating entity \"serial_transmitter_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704232779299 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transmitter.bdf 1 1 " "Using design file transmitter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA_5/transmitter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704232779313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704232779313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:inst2 " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:inst2\"" {  } { { "serial_transmitter_circuit.bdf" "inst2" { Schematic "C:/Users/Asus/Desktop/CA_5/serial_transmitter_circuit.bdf" { { 504 288 496 664 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779314 ""}
{ "Warning" "WSGN_SEARCH_FILE" "downcounter.v 1 1 " "Using design file downcounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 downCounter " "Found entity 1: downCounter" {  } { { "downcounter.v" "" { Text "C:/Users/Asus/Desktop/CA_5/downcounter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704232779329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704232779329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downCounter transmitter:inst2\|downCounter:inst " "Elaborating entity \"downCounter\" for hierarchy \"transmitter:inst2\|downCounter:inst\"" {  } { { "transmitter.bdf" "inst" { Schematic "C:/Users/Asus/Desktop/CA_5/transmitter.bdf" { { 208 520 664 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter transmitter:inst2\|downCounter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"transmitter:inst2\|downCounter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "downcounter.v" "LPM_COUNTER_component" { Text "C:/Users/Asus/Desktop/CA_5/downcounter.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "transmitter:inst2\|downCounter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"transmitter:inst2\|downCounter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "downcounter.v" "" { Text "C:/Users/Asus/Desktop/CA_5/downcounter.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "transmitter:inst2\|downCounter:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"transmitter:inst2\|downCounter:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779375 ""}  } { { "downcounter.v" "" { Text "C:/Users/Asus/Desktop/CA_5/downcounter.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704232779375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skk " "Found entity 1: cntr_skk" {  } { { "db/cntr_skk.tdf" "" { Text "C:/Users/Asus/Desktop/CA_5/db/cntr_skk.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704232779460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704232779460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skk transmitter:inst2\|downCounter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_skk:auto_generated " "Elaborating entity \"cntr_skk\" for hierarchy \"transmitter:inst2\|downCounter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_skk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA_5/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704232779476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704232779476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "serial_transmitter_circuit.bdf" "inst" { Schematic "C:/Users/Asus/Desktop/CA_5/serial_transmitter_circuit.bdf" { { 736 304 480 880 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(11) " "Verilog HDL assignment warning at controller.v(11): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA_5/controller.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704232779478 "|serial_transmitter_circuit|controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(14) " "Verilog HDL assignment warning at controller.v(14): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "C:/Users/Asus/Desktop/CA_5/controller.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704232779478 "|serial_transmitter_circuit|controller:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "d_detector.v 1 1 " "Using design file d_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_Detector " "Found entity 1: d_Detector" {  } { { "d_detector.v" "" { Text "C:/Users/Asus/Desktop/CA_5/d_detector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704232779491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704232779491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_Detector d_Detector:instt " "Elaborating entity \"d_Detector\" for hierarchy \"d_Detector:instt\"" {  } { { "serial_transmitter_circuit.bdf" "instt" { Schematic "C:/Users/Asus/Desktop/CA_5/serial_transmitter_circuit.bdf" { { 160 320 440 272 "instt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counterreg.bdf 1 1 " "Using design file counterreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counterReg " "Found entity 1: counterReg" {  } { { "counterreg.bdf" "" { Schematic "C:/Users/Asus/Desktop/CA_5/counterreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704232779503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704232779503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterReg counterReg:inst1 " "Elaborating entity \"counterReg\" for hierarchy \"counterReg:inst1\"" {  } { { "serial_transmitter_circuit.bdf" "inst1" { Schematic "C:/Users/Asus/Desktop/CA_5/serial_transmitter_circuit.bdf" { { 320 288 520 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779504 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bitcounter.v 1 1 " "Using design file bitcounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bitCounter " "Found entity 1: bitCounter" {  } { { "bitcounter.v" "" { Text "C:/Users/Asus/Desktop/CA_5/bitcounter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704232779516 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704232779516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitCounter counterReg:inst1\|bitCounter:inst " "Elaborating entity \"bitCounter\" for hierarchy \"counterReg:inst1\|bitCounter:inst\"" {  } { { "counterreg.bdf" "inst" { Schematic "C:/Users/Asus/Desktop/CA_5/counterreg.bdf" { { 96 728 872 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counterReg:inst1\|bitCounter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counterReg:inst1\|bitCounter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "bitcounter.v" "LPM_COUNTER_component" { Text "C:/Users/Asus/Desktop/CA_5/bitcounter.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counterReg:inst1\|bitCounter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counterReg:inst1\|bitCounter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "bitcounter.v" "" { Text "C:/Users/Asus/Desktop/CA_5/bitcounter.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counterReg:inst1\|bitCounter:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counterReg:inst1\|bitCounter:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779528 ""}  } { { "bitcounter.v" "" { Text "C:/Users/Asus/Desktop/CA_5/bitcounter.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704232779528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r3l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r3l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r3l " "Found entity 1: cntr_r3l" {  } { { "db/cntr_r3l.tdf" "" { Text "C:/Users/Asus/Desktop/CA_5/db/cntr_r3l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704232779607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704232779607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r3l counterReg:inst1\|bitCounter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_r3l:auto_generated " "Elaborating entity \"cntr_r3l\" for hierarchy \"counterReg:inst1\|bitCounter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_r3l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftregister.v 1 1 " "Using design file shiftregister.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRegister " "Found entity 1: shiftRegister" {  } { { "shiftregister.v" "" { Text "C:/Users/Asus/Desktop/CA_5/shiftregister.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704232779621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704232779621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister counterReg:inst1\|shiftRegister:inst1 " "Elaborating entity \"shiftRegister\" for hierarchy \"counterReg:inst1\|shiftRegister:inst1\"" {  } { { "counterreg.bdf" "inst1" { Schematic "C:/Users/Asus/Desktop/CA_5/counterreg.bdf" { { 336 712 856 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "shiftregister.v" "LPM_SHIFTREG_component" { Text "C:/Users/Asus/Desktop/CA_5/shiftregister.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "shiftregister.v" "" { Text "C:/Users/Asus/Desktop/CA_5/shiftregister.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704232779643 ""}  } { { "shiftregister.v" "" { Text "C:/Users/Asus/Desktop/CA_5/shiftregister.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704232779643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\|lpm_constant:sc " "Elaborating entity \"lpm_constant\" for hierarchy \"counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\|lpm_constant:sc\"" {  } { { "lpm_shiftreg.tdf" "sc" { Text "e:/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 65 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\|lpm_constant:sc counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\|lpm_constant:sc\", which is child of megafunction instantiation \"counterReg:inst1\|shiftRegister:inst1\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 65 3 0 } } { "shiftregister.v" "" { Text "C:/Users/Asus/Desktop/CA_5/shiftregister.v" 71 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232779659 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704232780666 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704232781480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704232781843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704232781843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704232781954 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704232781954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704232781954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704232781954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704232782001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  3 01:29:41 2024 " "Processing ended: Wed Jan  3 01:29:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704232782001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704232782001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704232782001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704232782001 ""}
