                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            i_clock                               3.873 (258.198 MHz)  

Setup Slack Path Summary

               Data                                                                                             Data
       Setup   Path   Source    Dest.                                                                           End 
Index  Slack   Delay   Clock    Clock             Data Start Pin                       Data End Pin             Edge
-----  ------  -----  -------  -------  ----------------------------------  ----------------------------------  ----
  1    -1.873  2.873  i_clock  i_clock  modgen_counter_column/reg_q(4)/clk  modgen_counter_column/reg_q(7)/ena  Rise
  2    -1.873  2.873  i_clock  i_clock  modgen_counter_column/reg_q(5)/clk  modgen_counter_column/reg_q(7)/ena  Rise
  3    -1.715  2.715  i_clock  i_clock  modgen_counter_column/reg_q(6)/clk  modgen_counter_column/reg_q(7)/ena  Rise
  4    -1.580  2.580  i_clock  i_clock  modgen_counter_column/reg_q(7)/clk  modgen_counter_column/reg_q(7)/ena  Rise
  5    -1.306  2.138  i_clock  i_clock  reg_buffer2(0)(0)/clk               o_image2(0)(0)                      Rise

-- Device: Altera - Stratix II : EP2S15F484C : 5
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
