
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6456 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 363.043 ; gain = 100.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:38]
WARNING: [Synth 8-614] signal 'i_clk' is read in the process but is not in the sensitivity list [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:48]
WARNING: [Synth 8-614] signal 'i_clk' is read in the process but is not in the sensitivity list [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:61]
WARNING: [Synth 8-614] signal 'i_clk' is read in the process but is not in the sensitivity list [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:77]
WARNING: [Synth 8-614] signal 'i_clk' is read in the process but is not in the sensitivity list [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element NS_reg was removed.  [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element NS_reg was removed.  [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element CS_reg was removed.  [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:89]
WARNING: [Synth 8-3848] Net o_address in module/entity project_reti_logiche does not have driver. [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:30]
WARNING: [Synth 8-3848] Net o_en in module/entity project_reti_logiche does not have driver. [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:32]
WARNING: [Synth 8-3848] Net o_we in module/entity project_reti_logiche does not have driver. [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:33]
WARNING: [Synth 8-3848] Net o_data in module/entity project_reti_logiche does not have driver. [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.srcs/sources_1/new/project_reti_logiche.vhd:38]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[15]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[14]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[13]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[12]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[11]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[10]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[9]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[8]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[7]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[6]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[5]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[4]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[3]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[2]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[1]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[0]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_en
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_we
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[7]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[6]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[5]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[4]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[3]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[2]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[1]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[0]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_start
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_rst
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[7]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[6]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[5]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[4]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[3]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[2]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[1]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.734 ; gain = 157.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.734 ; gain = 157.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.734 ; gain = 157.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.734 ; gain = 157.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[15]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[14]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[13]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[12]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[11]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[10]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[9]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[8]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[7]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[6]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[5]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[4]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[3]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[2]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[1]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_address[0]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_en
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_we
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[7]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[6]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[5]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[4]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[3]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[2]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[1]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[0]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_start
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_rst
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[7]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[6]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[5]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[4]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[3]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[2]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[1]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_data[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_done_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 573.086 ; gain = 310.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 573.086 ; gain = 310.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 581.758 ; gain = 319.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 581.758 ; gain = 319.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 581.758 ; gain = 319.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 581.758 ; gain = 319.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 581.758 ; gain = 319.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 581.758 ; gain = 319.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 581.758 ; gain = 319.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |     1|
|2     |OBUFT |    26|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    27|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 581.758 ; gain = 319.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 581.758 ; gain = 319.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 581.758 ; gain = 319.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 695.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 695.094 ; gain = 445.758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 695.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alex/OneDrive - Politecnico di Milano/project/project.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  2 12:56:40 2020...
