{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632862178182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632862178198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 22:49:37 2021 " "Processing started: Tue Sep 28 22:49:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632862178198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632862178198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DCMotor_control -c DCMotor_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off DCMotor_control -c DCMotor_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632862178199 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632862180303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparatorArch " "Found design unit 1: comparator-comparatorArch" {  } { { "comparator.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/comparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632862209002 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632862209002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632862209002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcmotor_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcmotor_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCMotor_control-DCMotor_controlArch " "Found design unit 1: DCMotor_control-DCMotor_controlArch" {  } { { "DCMotor_control.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/DCMotor_control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632862209008 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCMotor_control " "Found entity 1: DCMotor_control" {  } { { "DCMotor_control.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/DCMotor_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632862209008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632862209008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangsignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangsignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangSignal-triangSignalArch " "Found design unit 1: triangSignal-triangSignalArch" {  } { { "triangSignal.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/triangSignal.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632862209020 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangSignal " "Found entity 1: triangSignal" {  } { { "triangSignal.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/triangSignal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632862209020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632862209020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkGen-clkGenArch " "Found design unit 1: ClkGen-clkGenArch" {  } { { "clkGen.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/clkGen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632862209033 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkGen " "Found entity 1: clkGen" {  } { { "clkGen.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/clkGen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632862209033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632862209033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmddcm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmddcm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmdDCM-cmdDCMArch " "Found design unit 1: cmdDCM-cmdDCMArch" {  } { { "cmdDCM.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/cmdDCM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632862209048 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmdDCM " "Found entity 1: cmdDCM" {  } { { "cmdDCM.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/cmdDCM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632862209048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632862209048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCMotor_control " "Elaborating entity \"DCMotor_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1632862209221 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Clk_out DCMotor_control.vhd(11) " "VHDL Signal Declaration warning at DCMotor_control.vhd(11): used implicit default value for signal \"Clk_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DCMotor_control.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/DCMotor_control.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632862209251 "|DCMotor_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ClkOut_1 DCMotor_control.vhd(28) " "Verilog HDL or VHDL warning at DCMotor_control.vhd(28): object \"ClkOut_1\" assigned a value but never read" {  } { { "DCMotor_control.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/DCMotor_control.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632862209251 "|DCMotor_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ClkOut_2 DCMotor_control.vhd(29) " "Verilog HDL or VHDL warning at DCMotor_control.vhd(29): object \"ClkOut_2\" assigned a value but never read" {  } { { "DCMotor_control.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/DCMotor_control.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632862209251 "|DCMotor_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmdDCM cmdDCM:C1 " "Elaborating entity \"cmdDCM\" for hierarchy \"cmdDCM:C1\"" {  } { { "DCMotor_control.vhd" "C1" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/DCMotor_control.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632862209251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangSignal cmdDCM:C1\|triangSignal:C1 " "Elaborating entity \"triangSignal\" for hierarchy \"cmdDCM:C1\|triangSignal:C1\"" {  } { { "cmdDCM.vhd" "C1" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/cmdDCM.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632862209301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkGen cmdDCM:C1\|clkGen:C2 " "Elaborating entity \"clkGen\" for hierarchy \"cmdDCM:C1\|clkGen:C2\"" {  } { { "cmdDCM.vhd" "C2" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/cmdDCM.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632862209331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator cmdDCM:C1\|comparator:C3 " "Elaborating entity \"comparator\" for hierarchy \"cmdDCM:C1\|comparator:C3\"" {  } { { "cmdDCM.vhd" "C3" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/cmdDCM.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632862209361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Clk_out GND " "Pin \"Clk_out\" is stuck at GND" {  } { { "DCMotor_control.vhd" "" { Text "C:/Users/DELL/Desktop/Portfolio/DCMotor_control/DCMotor_control.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632862211042 "|DCMotor_control|Clk_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1632862211042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1632862211224 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1632862212155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632862212155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1632862212546 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1632862212546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1632862212546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1632862212546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632862212603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 28 22:50:12 2021 " "Processing ended: Tue Sep 28 22:50:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632862212603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632862212603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632862212603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632862212603 ""}
