{
    "code": "module TopModule(\n    input logic clk,\n    input logic reset,\n    output logic [31:0] q\n);\n\n    logic [31:0] lfsr;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            lfsr <= 32'h1;\n        end else begin\n            lfsr <= {lfsr[30:0], lfsr[31] ^ lfsr[21] ^ lfsr[1] ^ lfsr[0]};\n        end\n    end\n\n    assign q = lfsr;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "T"
    }
}