Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Wed Jul 04 17:51:25 2018
| Host         : Ykersatomi-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PHS_CTRL_timing_summary_routed.rpt -rpx PHS_CTRL_timing_summary_routed.rpx
| Design       : PHS_CTRL
| Device       : 7a100t-ftg256
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.824        0.000                      0                47475        0.063        0.000                      0                47475        9.230        0.000                       0                 21124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_freq              {0.000 20.000}     40.000          25.000          
  clk_clk_gen_1       {0.000 10.000}     20.000          50.000          
  clkfbout_clk_gen_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_freq                                                                                                                                                               15.000        0.000                       0                     1  
  clk_clk_gen_1             2.824        0.000                      0                47475        0.063        0.000                      0                47475        9.230        0.000                       0                 21120  
  clkfbout_clk_gen_1                                                                                                                                                   38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_freq
  To Clock:  sys_freq

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_freq
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_clk_gen_1
  To Clock:  clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        2.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[7].R_i2cSlaveInst/u_serialInterface/addr_byte_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_gen_1 rise@20.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.692ns  (logic 0.438ns (2.624%)  route 16.254ns (97.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 19.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.315    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.979 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.682    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.606 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.322    -0.285    clk
    SLICE_X81Y55         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     0.056 r  rst_reg/Q
                         net (fo=8650, routed)       15.727    15.783    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rst
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    15.880 r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15/O
                         net (fo=39, routed)          0.527    16.407    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15_n_0
    SLICE_X2Y176         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/addr_byte_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    21.274 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.190    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    16.800 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    18.035    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.107 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.328    19.435    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X2Y176         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/addr_byte_cnt_reg[0]/C
                         clock pessimism              0.287    19.722    
                         clock uncertainty           -0.118    19.604    
    SLICE_X2Y176         FDRE (Setup_fdre_C_R)       -0.373    19.231    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/addr_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -16.407    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[7].R_i2cSlaveInst/u_serialInterface/bitCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_gen_1 rise@20.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.692ns  (logic 0.438ns (2.624%)  route 16.254ns (97.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 19.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.315    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.979 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.682    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.606 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.322    -0.285    clk
    SLICE_X81Y55         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     0.056 r  rst_reg/Q
                         net (fo=8650, routed)       15.727    15.783    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rst
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    15.880 r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15/O
                         net (fo=39, routed)          0.527    16.407    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15_n_0
    SLICE_X2Y176         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/bitCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    21.274 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.190    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    16.800 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    18.035    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.107 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.328    19.435    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X2Y176         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/bitCnt_reg[0]/C
                         clock pessimism              0.287    19.722    
                         clock uncertainty           -0.118    19.604    
    SLICE_X2Y176         FDRE (Setup_fdre_C_R)       -0.373    19.231    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/bitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -16.407    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[7].R_i2cSlaveInst/u_serialInterface/bitCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_gen_1 rise@20.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.692ns  (logic 0.438ns (2.624%)  route 16.254ns (97.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 19.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.315    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.979 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.682    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.606 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.322    -0.285    clk
    SLICE_X81Y55         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     0.056 r  rst_reg/Q
                         net (fo=8650, routed)       15.727    15.783    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rst
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    15.880 r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15/O
                         net (fo=39, routed)          0.527    16.407    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15_n_0
    SLICE_X2Y176         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/bitCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    21.274 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.190    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    16.800 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    18.035    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.107 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.328    19.435    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X2Y176         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/bitCnt_reg[1]/C
                         clock pessimism              0.287    19.722    
                         clock uncertainty           -0.118    19.604    
    SLICE_X2Y176         FDRE (Setup_fdre_C_R)       -0.373    19.231    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/bitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -16.407    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_gen_1 rise@20.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.689ns  (logic 0.438ns (2.625%)  route 16.251ns (97.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 19.434 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.315    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.979 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.682    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.606 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.322    -0.285    clk
    SLICE_X81Y55         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     0.056 r  rst_reg/Q
                         net (fo=8650, routed)       15.727    15.783    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rst
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    15.880 r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15/O
                         net (fo=39, routed)          0.524    16.404    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15_n_0
    SLICE_X2Y175         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    21.274 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.190    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    16.800 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    18.035    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.107 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.327    19.434    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X2Y175         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt_reg[2]/C
                         clock pessimism              0.287    19.721    
                         clock uncertainty           -0.118    19.603    
    SLICE_X2Y175         FDRE (Setup_fdre_C_R)       -0.373    19.230    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -16.404    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_gen_1 rise@20.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.679ns  (logic 0.438ns (2.626%)  route 16.241ns (97.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 19.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.315    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.979 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.682    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.606 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.322    -0.285    clk
    SLICE_X81Y55         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     0.056 r  rst_reg/Q
                         net (fo=8650, routed)       15.727    15.783    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rst
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    15.880 r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15/O
                         net (fo=39, routed)          0.514    16.394    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15_n_0
    SLICE_X6Y174         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    21.274 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.190    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    16.800 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    18.035    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.107 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.326    19.433    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X6Y174         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[1]/C
                         clock pessimism              0.287    19.720    
                         clock uncertainty           -0.118    19.602    
    SLICE_X6Y174         FDRE (Setup_fdre_C_R)       -0.373    19.229    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[1]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -16.394    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_gen_1 rise@20.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.679ns  (logic 0.438ns (2.626%)  route 16.241ns (97.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 19.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.315    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.979 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.682    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.606 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.322    -0.285    clk
    SLICE_X81Y55         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     0.056 r  rst_reg/Q
                         net (fo=8650, routed)       15.727    15.783    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rst
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    15.880 r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15/O
                         net (fo=39, routed)          0.514    16.394    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15_n_0
    SLICE_X6Y174         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    21.274 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.190    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    16.800 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    18.035    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.107 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.326    19.433    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X6Y174         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[2]/C
                         clock pessimism              0.287    19.720    
                         clock uncertainty           -0.118    19.602    
    SLICE_X6Y174         FDRE (Setup_fdre_C_R)       -0.373    19.229    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[2]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -16.394    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_gen_1 rise@20.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.679ns  (logic 0.438ns (2.626%)  route 16.241ns (97.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 19.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.315    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.979 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.682    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.606 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.322    -0.285    clk
    SLICE_X81Y55         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     0.056 r  rst_reg/Q
                         net (fo=8650, routed)       15.727    15.783    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rst
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    15.880 r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15/O
                         net (fo=39, routed)          0.514    16.394    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15_n_0
    SLICE_X6Y174         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    21.274 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.190    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    16.800 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    18.035    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.107 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.326    19.433    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X6Y174         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[5]/C
                         clock pessimism              0.287    19.720    
                         clock uncertainty           -0.118    19.602    
    SLICE_X6Y174         FDRE (Setup_fdre_C_R)       -0.373    19.229    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rxData_reg[5]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -16.394    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_gen_1 rise@20.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.674ns  (logic 0.438ns (2.627%)  route 16.236ns (97.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 19.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.315    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.979 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.682    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.606 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.322    -0.285    clk
    SLICE_X81Y55         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     0.056 r  rst_reg/Q
                         net (fo=8650, routed)       15.727    15.783    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rst
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    15.880 r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15/O
                         net (fo=39, routed)          0.509    16.390    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15_n_0
    SLICE_X2Y173         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    21.274 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.190    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    16.800 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    18.035    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.107 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.328    19.435    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X2Y173         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[4]/C
                         clock pessimism              0.287    19.722    
                         clock uncertainty           -0.118    19.604    
    SLICE_X2Y173         FDRE (Setup_fdre_C_R)       -0.373    19.231    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -16.390    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_gen_1 rise@20.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.674ns  (logic 0.438ns (2.627%)  route 16.236ns (97.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 19.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.315    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.979 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.682    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.606 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.322    -0.285    clk
    SLICE_X81Y55         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     0.056 r  rst_reg/Q
                         net (fo=8650, routed)       15.727    15.783    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rst
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    15.880 r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15/O
                         net (fo=39, routed)          0.509    16.390    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15_n_0
    SLICE_X2Y173         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    21.274 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.190    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    16.800 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    18.035    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.107 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.328    19.435    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X2Y173         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[5]/C
                         clock pessimism              0.287    19.722    
                         clock uncertainty           -0.118    19.604    
    SLICE_X2Y173         FDRE (Setup_fdre_C_R)       -0.373    19.231    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -16.390    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_clk_gen_1 rise@20.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.674ns  (logic 0.438ns (2.627%)  route 16.236ns (97.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns = ( 19.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.285ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.315    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.979 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.682    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.606 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.322    -0.285    clk
    SLICE_X81Y55         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDRE (Prop_fdre_C_Q)         0.341     0.056 r  rst_reg/Q
                         net (fo=8650, routed)       15.727    15.783    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/rst
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    15.880 r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15/O
                         net (fo=39, routed)          0.509    16.390    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1__15_n_0
    SLICE_X2Y173         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                     20.000    20.000 r  
    D4                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         1.274    21.274 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.190    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    16.800 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    18.035    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    18.107 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       1.328    19.435    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X2Y173         FDRE                                         r  dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[6]/C
                         clock pessimism              0.287    19.722    
                         clock uncertainty           -0.118    19.604    
    SLICE_X2Y173         FDRE (Setup_fdre_C_R)       -0.373    19.231    dummy_inst[7].R_i2cSlaveInst/u_serialInterface/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -16.390    
  -------------------------------------------------------------------
                         slack                                  2.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dummy_inst[51].R_i2cSlaveInst/u_serialInterface/rxData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[51].R_i2cSlaveInst/u_serialInterface/dataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_gen_1 rise@0.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.861%)  route 0.129ns (38.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.678 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.153 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.642    -0.511    dummy_inst[51].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X50Y150        FDRE                                         r  dummy_inst[51].R_i2cSlaveInst/u_serialInterface/rxData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  dummy_inst[51].R_i2cSlaveInst/u_serialInterface/rxData_reg[4]/Q
                         net (fo=4, routed)           0.129    -0.218    dummy_inst[51].R_i2cSlaveInst/u_serialInterface/p_2_in[5]
    SLICE_X51Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.173 r  dummy_inst[51].R_i2cSlaveInst/u_serialInterface/dataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.173    dummy_inst[51].R_i2cSlaveInst/u_serialInterface/dataOut[4]_i_1__0_n_0
    SLICE_X51Y149        FDRE                                         r  dummy_inst[51].R_i2cSlaveInst/u_serialInterface/dataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.235 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.830    -0.833    dummy_inst[51].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X51Y149        FDRE                                         r  dummy_inst[51].R_i2cSlaveInst/u_serialInterface/dataOut_reg[4]/C
                         clock pessimism              0.504    -0.329    
    SLICE_X51Y149        FDRE (Hold_fdre_C_D)         0.092    -0.237    dummy_inst[51].R_i2cSlaveInst/u_serialInterface/dataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dummy_inst[25].rdDa_amp_R_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[25].R_i2cSlaveInst/u_serialInterface/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_gen_1 rise@0.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.471%)  route 0.136ns (35.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.678 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.153 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.656    -0.497    clk
    SLICE_X80Y49         FDRE                                         r  dummy_inst[25].rdDa_amp_R_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  dummy_inst[25].rdDa_amp_R_reg[206]/Q
                         net (fo=1, routed)           0.136    -0.213    dummy_inst[25].R_i2cSlaveInst/u_serialInterface/dummy_inst[25].rdDa_amp_R_reg[207][6]
    SLICE_X81Y50         LUT4 (Prop_lut4_I0_O)        0.098    -0.115 r  dummy_inst[25].R_i2cSlaveInst/u_serialInterface/txData[6]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.115    dummy_inst[25].R_i2cSlaveInst/u_serialInterface/txData[6]_i_1__52_n_0
    SLICE_X81Y50         FDRE                                         r  dummy_inst[25].R_i2cSlaveInst/u_serialInterface/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.235 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.875    -0.787    dummy_inst[25].R_i2cSlaveInst/u_serialInterface/clk
    SLICE_X81Y50         FDRE                                         r  dummy_inst[25].R_i2cSlaveInst/u_serialInterface/txData_reg[6]/C
                         clock pessimism              0.504    -0.284    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.092    -0.192    dummy_inst[25].R_i2cSlaveInst/u_serialInterface/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/restart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_gen_1 rise@0.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.212ns (48.181%)  route 0.228ns (51.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.678 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.153 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.570    -0.583    amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/clk
    SLICE_X12Y149        FDSE                                         r  amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDSE (Prop_fdse_C_Q)         0.164    -0.419 f  amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/STATE_reg[0]/Q
                         net (fo=14, routed)          0.114    -0.306    amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/sel0[15]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.048    -0.258 r  amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/restart_i_1__37/O
                         net (fo=1, routed)           0.114    -0.143    amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/restart_i_1__37_n_0
    SLICE_X13Y150        FDRE                                         r  amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.235 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.927    -0.735    amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/clk
    SLICE_X13Y150        FDRE                                         r  amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/restart_reg/C
                         clock pessimism              0.504    -0.231    
    SLICE_X13Y150        FDRE (Hold_fdre_C_D)         0.008    -0.223    amp_ctrl_inst[61].u_amp_ctrl/u_i2cm/restart_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 outlet2_i2cSlaveInst/u_serialInterface/clearStartStopDet_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            outlet2_i2cSlaveInst/startStopDetState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_gen_1 rise@0.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.965%)  route 0.186ns (50.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.678 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.153 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.670    -0.483    outlet2_i2cSlaveInst/u_serialInterface/clk
    SLICE_X5Y49          FDRE                                         r  outlet2_i2cSlaveInst/u_serialInterface/clearStartStopDet_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.342 f  outlet2_i2cSlaveInst/u_serialInterface/clearStartStopDet_reg/Q
                         net (fo=3, routed)           0.186    -0.156    outlet2_i2cSlaveInst/u_serialInterface/clearStartStopDet
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.045    -0.111 r  outlet2_i2cSlaveInst/u_serialInterface/startStopDetState[1]_i_1__17/O
                         net (fo=1, routed)           0.000    -0.111    outlet2_i2cSlaveInst/u_serialInterface_n_1
    SLICE_X5Y50          FDRE                                         r  outlet2_i2cSlaveInst/startStopDetState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.235 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.875    -0.787    outlet2_i2cSlaveInst/clk
    SLICE_X5Y50          FDRE                                         r  outlet2_i2cSlaveInst/startStopDetState_reg[1]/C
                         clock pessimism              0.504    -0.284    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.092    -0.192    outlet2_i2cSlaveInst/startStopDetState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/regAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/regAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_gen_1 rise@0.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.460%)  route 0.285ns (60.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.678 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.153 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.637    -0.516    dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/clk
    SLICE_X52Y162        FDRE                                         r  dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/regAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/regAddr_reg[0]/Q
                         net (fo=10, routed)          0.285    -0.090    dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/addr_amp_VI_408[0]
    SLICE_X50Y159        LUT6 (Prop_lut6_I1_O)        0.045    -0.045 r  dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/regAddr[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.045    dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/regAddr[3]_i_1__1_n_0
    SLICE_X50Y159        FDRE                                         r  dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/regAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.235 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.914    -0.748    dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/clk
    SLICE_X50Y159        FDRE                                         r  dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/regAddr_reg[3]/C
                         clock pessimism              0.500    -0.248    
    SLICE_X50Y159        FDRE (Hold_fdre_C_D)         0.121    -0.127    dummy_inst[51].VI_i2cSlaveInst/u_serialInterface/regAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_gen_1 rise@0.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.212ns (44.195%)  route 0.268ns (55.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.678 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.153 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.569    -0.585    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/clk
    SLICE_X70Y97         FDSE                                         r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDSE (Prop_fdse_C_Q)         0.164    -0.421 r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[0]/Q
                         net (fo=14, routed)          0.268    -0.153    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/sel0[15]
    SLICE_X70Y100        LUT3 (Prop_lut3_I2_O)        0.048    -0.105 r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE[1]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.105    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/nSTATE__0[1]
    SLICE_X70Y100        FDRE                                         r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.235 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.835    -0.828    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/clk
    SLICE_X70Y100        FDRE                                         r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[1]/C
                         clock pessimism              0.509    -0.319    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.131    -0.188    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_gen_1 rise@0.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.431ns (79.625%)  route 0.110ns (20.375%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.678 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.153 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.563    -0.590    amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clk
    SLICE_X43Y148        FDRE                                         r  amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.340    amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[4]
    SLICE_X43Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.143 r  amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[4]_i_1__40/CO[3]
                         net (fo=1, routed)           0.000    -0.143    amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[4]_i_1__40_n_0
    SLICE_X43Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.104 r  amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[8]_i_1__40/CO[3]
                         net (fo=1, routed)           0.001    -0.103    amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[8]_i_1__40_n_0
    SLICE_X43Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.049 r  amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[12]_i_1__40/O[0]
                         net (fo=1, routed)           0.000    -0.049    amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[12]_i_1__40_n_7
    SLICE_X43Y150        FDRE                                         r  amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.235 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.920    -0.742    amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clk
    SLICE_X43Y150        FDRE                                         r  amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[12]/C
                         clock pessimism              0.504    -0.238    
    SLICE_X43Y150        FDRE (Hold_fdre_C_D)         0.105    -0.133    amp_ctrl_inst[53].u_amp_ctrl/u_i2cm/clkCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_gen_1 rise@0.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.431ns (79.205%)  route 0.113ns (20.795%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.678 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.153 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.570    -0.583    amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clk
    SLICE_X15Y148        FDRE                                         r  amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[4]/Q
                         net (fo=2, routed)           0.112    -0.330    amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[4]
    SLICE_X15Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.133 r  amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[4]_i_1__63/CO[3]
                         net (fo=1, routed)           0.000    -0.133    amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[4]_i_1__63_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.094 r  amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[8]_i_1__63/CO[3]
                         net (fo=1, routed)           0.001    -0.093    amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[8]_i_1__63_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.039 r  amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[12]_i_1__63/O[0]
                         net (fo=1, routed)           0.000    -0.039    amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[12]_i_1__63_n_7
    SLICE_X15Y150        FDRE                                         r  amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.235 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.927    -0.735    amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clk
    SLICE_X15Y150        FDRE                                         r  amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[12]/C
                         clock pessimism              0.504    -0.231    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.105    -0.126    amp_ctrl_inst[57].u_amp_ctrl/u_i2cm/clkCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dummy_inst[17].R_i2cSlaveInst/sclDeb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dummy_inst[17].R_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_gen_1 rise@0.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.955%)  route 0.076ns (35.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.678 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.153 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.596    -0.558    dummy_inst[17].R_i2cSlaveInst/clk
    SLICE_X85Y72         FDRE                                         r  dummy_inst[17].R_i2cSlaveInst/sclDeb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  dummy_inst[17].R_i2cSlaveInst/sclDeb_reg/Q
                         net (fo=5, routed)           0.076    -0.340    dummy_inst[17].R_i2cSlaveInst/sclDeb
    SLICE_X84Y72         SRL16E                                       r  dummy_inst[17].R_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.235 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.865    -0.797    dummy_inst[17].R_i2cSlaveInst/clk
    SLICE_X84Y72         SRL16E                                       r  dummy_inst[17].R_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
                         clock pessimism              0.253    -0.545    
    SLICE_X84Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.428    dummy_inst[17].R_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_gen_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_gen_1 rise@0.000ns - clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.843%)  route 0.268ns (56.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.701    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.678 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.153 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.569    -0.585    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/clk
    SLICE_X70Y97         FDSE                                         r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y97         FDSE (Prop_fdse_C_Q)         0.164    -0.421 f  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[0]/Q
                         net (fo=14, routed)          0.268    -0.153    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/sel0[15]
    SLICE_X70Y100        LUT4 (Prop_lut4_I0_O)        0.045    -0.108 r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE[14]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.108    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/nSTATE__0[14]
    SLICE_X70Y100        FDRE                                         r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen/inst/CLK_IN
    D4                   IBUF (Prop_ibuf_I_O)         0.448     0.448 r  u_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    u_clk_gen/inst/CLK_IN_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.235 r  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    u_clk_gen/inst/clk_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u_clk_gen/inst/clkout1_buf/O
                         net (fo=21118, routed)       0.835    -0.828    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/clk
    SLICE_X70Y100        FDRE                                         r  amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[14]/C
                         clock pessimism              0.509    -0.319    
    SLICE_X70Y100        FDRE (Hold_fdre_C_D)         0.121    -0.198    amp_ctrl_inst[11].u_amp_ctrl/u_i2cm/STATE_reg[14]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_clk_gen_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DNA_PORT/CLK        n/a            10.000        20.000      10.000     DNA_PORT_X0Y0    u_dna/u_dna_port/CLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16   u_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y87     amp_ctrl_inst[16].u_amp_ctrl/i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y87     amp_ctrl_inst[16].u_amp_ctrl/i_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y88     amp_ctrl_inst[16].u_amp_ctrl/r_err_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y84     amp_ctrl_inst[16].u_amp_ctrl/r_rd_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y84     amp_ctrl_inst[16].u_amp_ctrl/r_rd_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y84     amp_ctrl_inst[16].u_amp_ctrl/r_rd_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y84     amp_ctrl_inst[16].u_amp_ctrl/r_rd_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X62Y55     dummy_inst[3].VI_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X78Y77     dummy_inst[27].VI_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X78Y77     amp_ctrl_inst[23].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]_srl4____amp_ctrl_inst_s_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X34Y58     dummy_inst[8].VI_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X30Y171    dummy_inst[40].VI_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X70Y53     dummy_inst[9].R_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X14Y59     amp_ctrl_inst[30].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]_srl4____amp_ctrl_inst_s_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X34Y58     amp_ctrl_inst[10].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]_srl4____amp_ctrl_inst_s_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X2Y108     i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X56Y138    amp_ctrl_inst[38].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]_srl4____amp_ctrl_inst_s_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X6Y61      amp_ctrl_inst[22].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]_srl4____amp_ctrl_inst_s_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X38Y51     dummy_inst[26].R_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X50Y158    dummy_inst[13].R_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X50Y158    dummy_inst[13].R_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X56Y156    dummy_inst[51].VI_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X56Y156    dummy_inst[51].VI_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X6Y118     amp_ctrl_inst[4].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]_srl4____amp_ctrl_inst_s_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X42Y174    dummy_inst[39].VI_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X70Y139    amp_ctrl_inst[63].u_amp_ctrl/u_i2cm/sdaOutDly_reg[3]_srl4____amp_ctrl_inst_s_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         10.000      9.230      SLICE_X6Y171     dummy_inst[7].R_i2cSlaveInst/sclDelayed_reg[2]_srl3____amp_ctrl_inst_s_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen_1
  To Clock:  clkfbout_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   u_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



