\hypertarget{knc_8hh_source}{}\doxysection{knc.\+hh}
\label{knc_8hh_source}\index{knc.hh@{knc.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::intel::knc\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} knc : uint64\_t \{}
\DoxyCodeLine{00005         BANK\_CONFLICTS = 0xa, \textcolor{comment}{// Number of actual bank conflicts}}
\DoxyCodeLine{00006         BRANCHES = 0x12, \textcolor{comment}{// Number of taken and not taken branches}}
\DoxyCodeLine{00007         BRANCHES\_MISPREDICTED = 0x2b, \textcolor{comment}{// Number of branch mispredictions that occurred on BTB hits. BTB misses are not considered branch mispredicts because no prediction exists for them yet.}}
\DoxyCodeLine{00008         CODE\_CACHE\_MISS = 0xe, \textcolor{comment}{// Number of instruction reads that miss the internal code cache; whether the read is cacheable or noncacheable}}
\DoxyCodeLine{00009         CODE\_PAGE\_WALK = 0xd, \textcolor{comment}{// Number of code page walks}}
\DoxyCodeLine{00010         CODE\_READ = 0xc, \textcolor{comment}{// Number of instruction reads; whether the read is cacheable or noncacheable}}
\DoxyCodeLine{00011         CPU\_CLK\_UNHALTED = 0x2a, \textcolor{comment}{// Number of cycles during which the processor is not halted.}}
\DoxyCodeLine{00012         DATA\_CACHE\_LINES\_WRITTEN\_BACK = 0x6, \textcolor{comment}{// Number of dirty lines (all) that are written back}}
\DoxyCodeLine{00013         DATA\_PAGE\_WALK = 0x2, \textcolor{comment}{// Number of data page walks}}
\DoxyCodeLine{00014         DATA\_READ = 0x0, \textcolor{comment}{// Number of successful memory data reads committed by the K-\/unit (L1). Cache accesses resulting from prefetch instructions are included for A0 stepping.}}
\DoxyCodeLine{00015         DATA\_READ\_MISS = 0x3, \textcolor{comment}{// Number of memory read accesses that miss the internal data cache whether or not the access is cacheable or noncacheable. Cache accesses resulting from prefetch instructions are not included.}}
\DoxyCodeLine{00016         DATA\_READ\_MISS\_OR\_WRITE\_MISS = 0x29, \textcolor{comment}{// Number of memory read and/or write accesses that miss the internal data cache}}
\DoxyCodeLine{00017         DATA\_READ\_OR\_WRITE = 0x28, \textcolor{comment}{// Number of memory data reads and/or writes (internal data cache hit and miss combined). Read cache accesses resulting from prefetch instructions are included for A0 stepping.}}
\DoxyCodeLine{00018         DATA\_WRITE = 0x1, \textcolor{comment}{// Number of successful memory data writes committed by the K-\/unit (L1). Streaming stores (hit/miss L1)}}
\DoxyCodeLine{00019         DATA\_WRITE\_MISS = 0x4, \textcolor{comment}{// Number of memory write accesses that miss the internal data cache whether or not the access is cacheable. Non-\/cacheable misses are not included.}}
\DoxyCodeLine{00020         EXEC\_STAGE\_CYCLES = 0x2e, \textcolor{comment}{// Number of E-\/stage cycles that were successfully completed. Includes cycles generated by multi-\/cycle E-\/stage instructions. For instructions destined for the FPU or VPU pipelines}}
\DoxyCodeLine{00021         FE\_STALLED = 0x2d, \textcolor{comment}{// Number of cycles where the front-\/end could not advance. Any multi-\/cycle instructions which delay pipeline advance and apply backpressure to the front-\/end will be included}}
\DoxyCodeLine{00022         INSTRUCTIONS\_EXECUTED = 0x16, \textcolor{comment}{// Number of instructions executed (up to two per clock)}}
\DoxyCodeLine{00023         INSTRUCTIONS\_EXECUTED\_V\_PIPE = 0x17, \textcolor{comment}{// Number of instructions executed in the V\_pipe. The event indicates the number of instructions that were paired.}}
\DoxyCodeLine{00024         L1\_DATA\_HIT\_INFLIGHT\_PF1 = 0x20, \textcolor{comment}{// Number of data requests which hit an in-\/flight vprefetch0. The in-\/flight vprefetch0 was not necessarily issued from the same thread as the data request.}}
\DoxyCodeLine{00025         L1\_DATA\_PF1 = 0x11, \textcolor{comment}{// Number of data vprefetch0 requests seen by the L1.}}
\DoxyCodeLine{00026         L1\_DATA\_PF1\_DROP = 0x1e, \textcolor{comment}{// Number of data vprefetch0 requests seen by the L1 which were dropped for any reason. A vprefetch0 can be dropped if the requested address matches another in-\/flight request or if it has a UC memtype.}}
\DoxyCodeLine{00027         L1\_DATA\_PF1\_MISS = 0x1c, \textcolor{comment}{// Number of data vprefetch0 requests seen by the L1 which missed L1. Does not include vprefetch1 requests which are counted in L1\_DATA\_PF1\_DROP.}}
\DoxyCodeLine{00028         L1\_DATA\_PF2 = 0x37, \textcolor{comment}{// Number of data vprefetch1 requests seen by the L1. This is not necessarily the same number as seen by the L2 because this count includes requests that are dropped by the core. A vprefetch1 can be dropped by the core if the requested address matches another in-\/flight request or if it has a UC memtype.}}
\DoxyCodeLine{00029         L2\_CODE\_READ\_MISS\_CACHE\_FILL = 0x10f0, \textcolor{comment}{// Number of code read accesses that missed the L2 cache and were satisfied by another L2 cache. Can include promoted read misses that started as DATA accesses.}}
\DoxyCodeLine{00030         L2\_CODE\_READ\_MISS\_MEM\_FILL = 0x10f5, \textcolor{comment}{// Number of code read accesses that missed the L2 cache and were satisfied by main memory. Can include promoted read misses that started as DATA accesses.}}
\DoxyCodeLine{00031         L2\_DATA\_HIT\_INFLIGHT\_PF2 = 0x10ff, \textcolor{comment}{// Number of data requests which hit an in-\/flight vprefetch1. The in-\/flight vprefetch1 was not necessarily issued from the same thread as the data request.}}
\DoxyCodeLine{00032         L2\_DATA\_PF1\_MISS = 0x38, \textcolor{comment}{// Number of data vprefetch0 requests seen by the L2 which missed L2.}}
\DoxyCodeLine{00033         L2\_DATA\_PF2 = 0x10fc, \textcolor{comment}{// Number of data vprefetch1 requests seen by the L2. Only counts vprefetch1 hits on A0 stepping.}}
\DoxyCodeLine{00034         L2\_DATA\_PF2\_DROP = 0x10fd, \textcolor{comment}{// Number of data vprefetch1 requests seen by the L2 which were dropped for any reason.}}
\DoxyCodeLine{00035         L2\_DATA\_PF2\_MISS = 0x10fe, \textcolor{comment}{// Number of data vprefetch1 requests seen by the L2 which missed L2. Does not include vprefetch2 requests which are counted in L2\_DATA\_PF2\_DROP.}}
\DoxyCodeLine{00036         L2\_DATA\_READ\_MISS\_CACHE\_FILL = 0x10f1, \textcolor{comment}{// Number of data read accesses that missed the L2 cache and were satisfied by another L2 cache. Can include promoted read misses that started as CODE accesses.}}
\DoxyCodeLine{00037         L2\_DATA\_READ\_MISS\_MEM\_FILL = 0x10f6, \textcolor{comment}{// Number of data read accesses that missed the L2 cache and were satisfied by main memory. Can include promoted read misses that started as CODE accesses.}}
\DoxyCodeLine{00038         L2\_DATA\_WRITE\_MISS\_CACHE\_FILL = 0x10f2, \textcolor{comment}{// Number of data write (RFO) accesses that missed the L2 cache and were satisfied by another L2 cache.}}
\DoxyCodeLine{00039         L2\_DATA\_WRITE\_MISS\_MEM\_FILL = 0x10f7, \textcolor{comment}{// Number of data write (RFO) accesses that missed the L2 cache and were satisfied by main memory.}}
\DoxyCodeLine{00040         L2\_READ\_HIT\_E = 0x10c8, \textcolor{comment}{// L2 Read Hit E State}}
\DoxyCodeLine{00041         L2\_READ\_HIT\_M = 0x10c9, \textcolor{comment}{// L2 Read Hit M State}}
\DoxyCodeLine{00042         L2\_READ\_HIT\_S = 0x10ca, \textcolor{comment}{// L2 Read Hit S State}}
\DoxyCodeLine{00043         L2\_READ\_MISS = 0x10cb, \textcolor{comment}{// L2 Read Misses. Prefetch and demand requests to the same address will produce double counting.}}
\DoxyCodeLine{00044         L2\_VICTIM\_REQ\_WITH\_DATA = 0x10d7, \textcolor{comment}{// L2 received a victim request and responded with data}}
\DoxyCodeLine{00045         L2\_WRITE\_HIT = 0x10cc, \textcolor{comment}{// L2 Write HIT}}
\DoxyCodeLine{00046         LONG\_CODE\_PAGE\_WALK = 0x3b, \textcolor{comment}{// Number of long code page walks}}
\DoxyCodeLine{00047         LONG\_DATA\_PAGE\_WALK = 0x3a, \textcolor{comment}{// Number of long data page walks}}
\DoxyCodeLine{00048         MEMORY\_ACCESSES\_IN\_BOTH\_PIPES = 0x9, \textcolor{comment}{// Number of data memory reads or writes that are paired in both pipes of the pipeline}}
\DoxyCodeLine{00049         MICROCODE\_CYCLES = 0x2c, \textcolor{comment}{// The number of cycles microcode is executing. While microcode is executing}}
\DoxyCodeLine{00050         PIPELINE\_AGI\_STALLS = 0x1f, \textcolor{comment}{// Number of address generation interlock (AGI) stalls. An AGI occurring in both the U-\/ and V-\/ pipelines in the same clock signals this event twice.}}
\DoxyCodeLine{00051         PIPELINE\_FLUSHES = 0x15, \textcolor{comment}{// Number of pipeline flushes that occur. Pipeline flushes are caused by BTB misses on taken branches}}
\DoxyCodeLine{00052         PIPELINE\_SG\_AGI\_STALLS = 0x21, \textcolor{comment}{// Number of address generation interlock (AGI) stalls due to vscatter* and vgather* instructions.}}
\DoxyCodeLine{00053         SNP\_HITM\_BUNIT = 0x10e3, \textcolor{comment}{// Snoop HITM in BUNIT}}
\DoxyCodeLine{00054         SNP\_HITM\_L2 = 0x10e7, \textcolor{comment}{// Snoop HITM in L2}}
\DoxyCodeLine{00055         SNP\_HIT\_L2 = 0x10e6, \textcolor{comment}{// Snoop HIT in L2}}
\DoxyCodeLine{00056         VPU\_DATA\_READ = 0x2000, \textcolor{comment}{// Number of read transactions that were issued. In general each read transaction will read 1 64B cacheline. If there are alignment issues}}
\DoxyCodeLine{00057         VPU\_DATA\_READ\_MISS = 0x2003, \textcolor{comment}{// VPU L1 data cache readmiss. Counts the number of occurrences.}}
\DoxyCodeLine{00058         VPU\_DATA\_WRITE = 0x2001, \textcolor{comment}{// Number of write transactions that were issued. . In general each write transaction will write 1 64B cacheline. If there are alignment issues}}
\DoxyCodeLine{00059         VPU\_DATA\_WRITE\_MISS = 0x2004, \textcolor{comment}{// VPU L1 data cache write miss. Counts the number of occurrences.}}
\DoxyCodeLine{00060         VPU\_ELEMENTS\_ACTIVE = 0x2018, \textcolor{comment}{// Counts the cumulative number of elements active (via mask) for VPU instructions issued.}}
\DoxyCodeLine{00061         VPU\_INSTRUCTIONS\_EXECUTED = 0x2016, \textcolor{comment}{// Counts the number of VPU instructions executed in both u-\/ and v-\/pipes.}}
\DoxyCodeLine{00062         VPU\_INSTRUCTIONS\_EXECUTED\_V\_PIPE = 0x2017, \textcolor{comment}{// Counts the number of VPU instructions that paired and executed in the v-\/pipe.}}
\DoxyCodeLine{00063         VPU\_STALL\_REG = 0x2005, \textcolor{comment}{// VPU stall on Register Dependency. Counts the number of occurrences. Dependencies will include RAW}}
\DoxyCodeLine{00064         }
\DoxyCodeLine{00065     \};}
\DoxyCodeLine{00066 \};}
\DoxyCodeLine{00067 }
\DoxyCodeLine{00068 \textcolor{keyword}{namespace }knc = optkit::intel::knc;}

\end{DoxyCode}
