# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do DebugDemo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/tomtom/.intel_fpga_lite/22.1.2/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/tomtom/Documents/UNI/LSD/P/Aula07/part4/CntUp.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:27:04 on Apr 27,2024
# vcom -reportprogress 300 -93 -work work /home/tomtom/Documents/UNI/LSD/P/Aula07/part4/CntUp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CntUp
# -- Compiling architecture Behavioral of CntUp
# End time: 13:27:04 on Apr 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomtom/Documents/UNI/LSD/P/Aula07/part4/DebugDemo.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:27:04 on Apr 27,2024
# vcom -reportprogress 300 -93 -work work /home/tomtom/Documents/UNI/LSD/P/Aula07/part4/DebugDemo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DebugDemo
# -- Compiling architecture Shell of DebugDemo
# -- Loading package NUMERIC_STD
# -- Loading entity CntUp
# ** Error: /home/tomtom/Documents/UNI/LSD/P/Aula07/part4/DebugDemo.vhd(16): (vcom-1193) Formal "cntVal" length is 30; number of individual associations is 18.
# ** Note: /home/tomtom/Documents/UNI/LSD/P/Aula07/part4/DebugDemo.vhd(17): VHDL Compiler exiting
# End time: 13:27:04 on Apr 27,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/tomtom/.intel_fpga_lite/22.1.2/questa_fse/linux_x86_64/vcom failed.
# Error in macro ./DebugDemo_run_msim_rtl_vhdl.do line 9
# /home/tomtom/.intel_fpga_lite/22.1.2/questa_fse/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work work {/home/tomtom/Documents/UNI/LSD/P/Aula07/part4/DebugDemo.vhd}"
# 
# stdin: <EOF>
vsim -i -l msim_transcript work.cntup(behavioral)
# vsim -i -l msim_transcript work.cntup(behavioral) 
# Start time: 13:27:22 on Apr 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cntup(behavioral)#1
# End time: 13:27:46 on Apr 27,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
