INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.srcs/sources_1/new/qstu_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qstu_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.srcs/sources_1/new/qstu_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qstu_compute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.srcs/sources_1/new/qstu_subsystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qstu_subsystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.srcs/sim_1/new/qstu_subsystem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qstu_subsystem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
