# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1.srcs/sources_1/imports/new/counter.vhdl" \
"../../../../lab1.srcs/sources_1/new/counterVert.vhd" \
"../../../../lab1.srcs/sources_1/new/scopeface.vhdl" \
"../../../../lab1.srcs/sources_1/new/vga.vhdl" \
"../../../../lab1.srcs/sources_1/imports/Lab 1/vga_tb.vhdl" \

# Do not sort compile order
nosort
