#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 14 16:55:35 2022
# Process ID: 13940
# Current directory: H:/EEEN402/lab 7/lab_7_noisy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12124 H:\EEEN402\lab 7\lab_7_noisy\lab_7_noisy.xpr
# Log file: H:/EEEN402/lab 7/lab_7_noisy/vivado.log
# Journal file: H:/EEEN402/lab 7/lab_7_noisy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/EEEN402/lab 7/lab_7_noisy/lab_7_noisy.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/EEEN402/lab 7'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'h:/EEEN402/lab 7' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'h:/EEEN402/lab 7/lab_7_noisy'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1060.648 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {H:/EEEN402/lab 7/lab_7_noisy/lab_7_noisy.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- Delta_securities:user:PWMAudio:1.0 - PWMAudio_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /PWMAudio_0/CLK100MHZ(undef)
Successfully read diagram <design_1> from BD file <H:/EEEN402/lab 7/lab_7_noisy/lab_7_noisy.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.316 ; gain = 57.668
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 16:56:20 2022...
