{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647446024892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647446024903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 09:53:44 2022 " "Processing started: Wed Mar 16 09:53:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647446024903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446024903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gumnut_with_mem -c gumnut_with_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off gumnut_with_mem -c gumnut_with_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446024903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647446026215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647446026215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_equipo9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_equipo9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_equipo9-behavior " "Found design unit 1: DECODER_equipo9-behavior" {  } { { "DECODER_equipo9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/DECODER_equipo9.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040098 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_equipo9 " "Found entity 1: DECODER_equipo9" {  } { { "DECODER_equipo9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/DECODER_equipo9.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10lite-behavior " "Found design unit 1: de10lite-behavior" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040104 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10lite " "Found entity 1: de10lite" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_interface-rtl " "Found design unit 1: vga_interface-rtl" {  } { { "vga_interface.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_interface.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040111 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut-rtl_unpipelined.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut-rtl_unpipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut-rtl_unpipelined " "Found design unit 1: gumnut-rtl_unpipelined" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut-rtl_unpipelined.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem-struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut_with_mem-struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_with_mem-struct " "Found design unit 1: gumnut_with_mem-struct" {  } { { "gumnut_with_mem-struct.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut_with_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut_with_mem " "Found entity 1: gumnut_with_mem" {  } { { "gumnut_with_mem.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_defs.vhd 2 0 " "Found 2 design units, including 0 entities, in source file gumnut_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_defs " "Found design unit 1: gumnut_defs" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_defs.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040145 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gumnut_defs-body " "Found design unit 2: gumnut_defs-body" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_defs.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut " "Found entity 1: gumnut" {  } { { "gumnut.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_9-rtl " "Found design unit 1: vga_9-rtl" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040163 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_9 " "Found entity 1: vga_9" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647446040163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10lite " "Elaborating entity \"de10lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647446040226 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_req de10lite.vhd(59) " "VHDL Signal Declaration warning at de10lite.vhd(59): used implicit default value for signal \"int_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647446040228 "|de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ack de10lite.vhd(62) " "Verilog HDL or VHDL warning at de10lite.vhd(62): object \"int_ack\" assigned a value but never read" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647446040228 "|de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BLANKn de10lite.vhd(67) " "Verilog HDL or VHDL warning at de10lite.vhd(67): object \"BLANKn\" assigned a value but never read" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647446040228 "|de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYNCn de10lite.vhd(67) " "Verilog HDL or VHDL warning at de10lite.vhd(67): object \"SYNCn\" assigned a value but never read" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647446040228 "|de10lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] de10lite.vhd(16) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at de10lite.vhd(16)" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040229 "|de10lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "port_dat_i\[7..2\] de10lite.vhd(63) " "Using initial value X (don't care) for net \"port_dat_i\[7..2\]\" at de10lite.vhd(63)" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040229 "|de10lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_with_mem gumnut_with_mem:gumnut " "Elaborating entity \"gumnut_with_mem\" for hierarchy \"gumnut_with_mem:gumnut\"" {  } { { "de10lite.vhd" "gumnut" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647446040246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut gumnut_with_mem:gumnut\|gumnut:core " "Elaborating entity \"gumnut\" for hierarchy \"gumnut_with_mem:gumnut\|gumnut:core\"" {  } { { "gumnut_with_mem-struct.vhd" "core" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647446040249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem gumnut_with_mem:gumnut\|inst_mem:core_inst_mem " "Elaborating entity \"inst_mem\" for hierarchy \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_inst_mem" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647446040256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(1) " "Verilog HDL assignment warning at gasm_text.dat(1): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040257 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(17) " "Verilog HDL assignment warning at gasm_text.dat(17): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040258 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(18) " "Verilog HDL assignment warning at gasm_text.dat(18): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040258 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(19) " "Verilog HDL assignment warning at gasm_text.dat(19): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040258 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(20) " "Verilog HDL assignment warning at gasm_text.dat(20): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040258 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(21) " "Verilog HDL assignment warning at gasm_text.dat(21): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040258 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(22) " "Verilog HDL assignment warning at gasm_text.dat(22): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040258 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(23) " "Verilog HDL assignment warning at gasm_text.dat(23): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040258 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(24) " "Verilog HDL assignment warning at gasm_text.dat(24): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040258 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(25) " "Verilog HDL assignment warning at gasm_text.dat(25): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040258 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(26) " "Verilog HDL assignment warning at gasm_text.dat(26): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040258 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(28) " "Verilog HDL assignment warning at gasm_text.dat(28): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(30) " "Verilog HDL assignment warning at gasm_text.dat(30): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(31) " "Verilog HDL assignment warning at gasm_text.dat(31): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(32) " "Verilog HDL assignment warning at gasm_text.dat(32): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(33) " "Verilog HDL assignment warning at gasm_text.dat(33): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(35) " "Verilog HDL assignment warning at gasm_text.dat(35): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(36) " "Verilog HDL assignment warning at gasm_text.dat(36): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(37) " "Verilog HDL assignment warning at gasm_text.dat(37): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(38) " "Verilog HDL assignment warning at gasm_text.dat(38): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(41) " "Verilog HDL assignment warning at gasm_text.dat(41): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(42) " "Verilog HDL assignment warning at gasm_text.dat(42): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(43) " "Verilog HDL assignment warning at gasm_text.dat(43): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(49) " "Verilog HDL assignment warning at gasm_text.dat(49): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(52) " "Verilog HDL assignment warning at gasm_text.dat(52): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(55) " "Verilog HDL assignment warning at gasm_text.dat(55): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040259 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(56) " "Verilog HDL assignment warning at gasm_text.dat(56): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647446040260 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.data_a 0 inst_mem.v(8) " "Net \"IMem.data_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647446040260 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.waddr_a 0 inst_mem.v(8) " "Net \"IMem.waddr_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647446040260 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.we_a 0 inst_mem.v(8) " "Net \"IMem.we_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647446040260 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem gumnut_with_mem:gumnut\|data_mem:core_data_mem " "Elaborating entity \"data_mem\" for hierarchy \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_data_mem" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647446040263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_9 vga_9:vga " "Elaborating entity \"vga_9\" for hierarchy \"vga_9:vga\"" {  } { { "de10lite.vhd" "vga" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647446040268 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont vga_9.vhd(194) " "VHDL Process Statement warning at vga_9.vhd(194): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040272 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "puntaje vga_9.vhd(194) " "VHDL Process Statement warning at vga_9.vhd(194): signal \"puntaje\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040272 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont vga_9.vhd(196) " "VHDL Process Statement warning at vga_9.vhd(196): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state_9 vga_9.vhd(181) " "VHDL Process Statement warning at vga_9.vhd(181): inferring latch(es) for signal or variable \"nx_state_9\", which holds its previous value in one or more paths through the process" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 181 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(291) " "VHDL Process Statement warning at vga_9.vhd(291): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(292) " "VHDL Process Statement warning at vga_9.vhd(292): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(293) " "VHDL Process Statement warning at vga_9.vhd(293): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(294) " "VHDL Process Statement warning at vga_9.vhd(294): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(295) " "VHDL Process Statement warning at vga_9.vhd(295): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(296) " "VHDL Process Statement warning at vga_9.vhd(296): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(297) " "VHDL Process Statement warning at vga_9.vhd(297): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(298) " "VHDL Process Statement warning at vga_9.vhd(298): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(299) " "VHDL Process Statement warning at vga_9.vhd(299): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(300) " "VHDL Process Statement warning at vga_9.vhd(300): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_vga vga_9.vhd(383) " "VHDL Process Statement warning at vga_9.vhd(383): signal \"clk_vga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(396) " "VHDL Process Statement warning at vga_9.vhd(396): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(401) " "VHDL Process Statement warning at vga_9.vhd(401): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(401) " "VHDL Process Statement warning at vga_9.vhd(401): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(406) " "VHDL Process Statement warning at vga_9.vhd(406): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040273 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(406) " "VHDL Process Statement warning at vga_9.vhd(406): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(418) " "VHDL Process Statement warning at vga_9.vhd(418): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(423) " "VHDL Process Statement warning at vga_9.vhd(423): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(423) " "VHDL Process Statement warning at vga_9.vhd(423): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(428) " "VHDL Process Statement warning at vga_9.vhd(428): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(428) " "VHDL Process Statement warning at vga_9.vhd(428): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(440) " "VHDL Process Statement warning at vga_9.vhd(440): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(445) " "VHDL Process Statement warning at vga_9.vhd(445): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(445) " "VHDL Process Statement warning at vga_9.vhd(445): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(450) " "VHDL Process Statement warning at vga_9.vhd(450): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(450) " "VHDL Process Statement warning at vga_9.vhd(450): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(462) " "VHDL Process Statement warning at vga_9.vhd(462): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(467) " "VHDL Process Statement warning at vga_9.vhd(467): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(467) " "VHDL Process Statement warning at vga_9.vhd(467): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(472) " "VHDL Process Statement warning at vga_9.vhd(472): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(472) " "VHDL Process Statement warning at vga_9.vhd(472): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(484) " "VHDL Process Statement warning at vga_9.vhd(484): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(489) " "VHDL Process Statement warning at vga_9.vhd(489): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(489) " "VHDL Process Statement warning at vga_9.vhd(489): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(494) " "VHDL Process Statement warning at vga_9.vhd(494): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040274 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(494) " "VHDL Process Statement warning at vga_9.vhd(494): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(506) " "VHDL Process Statement warning at vga_9.vhd(506): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(511) " "VHDL Process Statement warning at vga_9.vhd(511): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(511) " "VHDL Process Statement warning at vga_9.vhd(511): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(516) " "VHDL Process Statement warning at vga_9.vhd(516): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(516) " "VHDL Process Statement warning at vga_9.vhd(516): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(528) " "VHDL Process Statement warning at vga_9.vhd(528): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(533) " "VHDL Process Statement warning at vga_9.vhd(533): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(533) " "VHDL Process Statement warning at vga_9.vhd(533): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(538) " "VHDL Process Statement warning at vga_9.vhd(538): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(538) " "VHDL Process Statement warning at vga_9.vhd(538): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(550) " "VHDL Process Statement warning at vga_9.vhd(550): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(555) " "VHDL Process Statement warning at vga_9.vhd(555): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(555) " "VHDL Process Statement warning at vga_9.vhd(555): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(560) " "VHDL Process Statement warning at vga_9.vhd(560): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(560) " "VHDL Process Statement warning at vga_9.vhd(560): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(572) " "VHDL Process Statement warning at vga_9.vhd(572): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(577) " "VHDL Process Statement warning at vga_9.vhd(577): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(577) " "VHDL Process Statement warning at vga_9.vhd(577): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(582) " "VHDL Process Statement warning at vga_9.vhd(582): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(582) " "VHDL Process Statement warning at vga_9.vhd(582): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040275 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(594) " "VHDL Process Statement warning at vga_9.vhd(594): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(599) " "VHDL Process Statement warning at vga_9.vhd(599): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(599) " "VHDL Process Statement warning at vga_9.vhd(599): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(604) " "VHDL Process Statement warning at vga_9.vhd(604): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(604) " "VHDL Process Statement warning at vga_9.vhd(604): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R vga_9.vhd(282) " "VHDL Process Statement warning at vga_9.vhd(282): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G vga_9.vhd(282) " "VHDL Process Statement warning at vga_9.vhd(282): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B vga_9.vhd(282) " "VHDL Process Statement warning at vga_9.vhd(282): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] vga_9.vhd(282) " "Inferred latch for \"B\[0\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] vga_9.vhd(282) " "Inferred latch for \"B\[1\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] vga_9.vhd(282) " "Inferred latch for \"B\[2\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] vga_9.vhd(282) " "Inferred latch for \"B\[3\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] vga_9.vhd(282) " "Inferred latch for \"G\[0\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040276 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] vga_9.vhd(282) " "Inferred latch for \"G\[1\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040277 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] vga_9.vhd(282) " "Inferred latch for \"G\[2\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040277 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] vga_9.vhd(282) " "Inferred latch for \"G\[3\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040277 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] vga_9.vhd(282) " "Inferred latch for \"R\[0\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040277 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] vga_9.vhd(282) " "Inferred latch for \"R\[1\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040277 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] vga_9.vhd(282) " "Inferred latch for \"R\[2\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040277 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] vga_9.vhd(282) " "Inferred latch for \"R\[3\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040277 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state_9.state_3_9 vga_9.vhd(181) " "Inferred latch for \"nx_state_9.state_3_9\" at vga_9.vhd(181)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040277 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state_9.state_2_9 vga_9.vhd(181) " "Inferred latch for \"nx_state_9.state_2_9\" at vga_9.vhd(181)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040277 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state_9.state_1_9 vga_9.vhd(181) " "Inferred latch for \"nx_state_9.state_1_9\" at vga_9.vhd(181)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446040277 "|de10lite|vga_9:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_equipo9 DECODER_equipo9:hexa " "Elaborating entity \"DECODER_equipo9\" for hierarchy \"DECODER_equipo9:hexa\"" {  } { { "de10lite.vhd" "hexa" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647446040279 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem " "RAM logic \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem\" is uninferred because MIF is not supported for the selected family" {  } { { "inst_mem.v" "IMem" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1647446040726 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem " "RAM logic \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem\" is uninferred because MIF is not supported for the selected family" {  } { { "data_mem.v" "DMem" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/data_mem.v" 10 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1647446040726 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack " "RAM logic \"gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack\" is uninferred due to inappropriate RAM size" {  } {  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647446040726 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1647446040726 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647446043719 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_9:vga\|R\[3\] vga_9:vga\|R\[0\] " "Duplicate LATCH primitive \"vga_9:vga\|R\[3\]\" merged with LATCH primitive \"vga_9:vga\|R\[0\]\"" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647446043811 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_9:vga\|R\[2\] vga_9:vga\|R\[0\] " "Duplicate LATCH primitive \"vga_9:vga\|R\[2\]\" merged with LATCH primitive \"vga_9:vga\|R\[0\]\"" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647446043811 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_9:vga\|R\[1\] vga_9:vga\|R\[0\] " "Duplicate LATCH primitive \"vga_9:vga\|R\[1\]\" merged with LATCH primitive \"vga_9:vga\|R\[0\]\"" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647446043811 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_9:vga\|G\[3\] vga_9:vga\|G\[0\] " "Duplicate LATCH primitive \"vga_9:vga\|G\[3\]\" merged with LATCH primitive \"vga_9:vga\|G\[0\]\"" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647446043811 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_9:vga\|G\[2\] vga_9:vga\|G\[0\] " "Duplicate LATCH primitive \"vga_9:vga\|G\[2\]\" merged with LATCH primitive \"vga_9:vga\|G\[0\]\"" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647446043811 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_9:vga\|G\[1\] vga_9:vga\|G\[0\] " "Duplicate LATCH primitive \"vga_9:vga\|G\[1\]\" merged with LATCH primitive \"vga_9:vga\|G\[0\]\"" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647446043811 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_9:vga\|B\[3\] vga_9:vga\|B\[0\] " "Duplicate LATCH primitive \"vga_9:vga\|B\[3\]\" merged with LATCH primitive \"vga_9:vga\|B\[0\]\"" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647446043811 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_9:vga\|B\[2\] vga_9:vga\|B\[0\] " "Duplicate LATCH primitive \"vga_9:vga\|B\[2\]\" merged with LATCH primitive \"vga_9:vga\|B\[0\]\"" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647446043811 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_9:vga\|B\[1\] vga_9:vga\|B\[0\] " "Duplicate LATCH primitive \"vga_9:vga\|B\[1\]\" merged with LATCH primitive \"vga_9:vga\|B\[0\]\"" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647446043811 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1647446043811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_9:vga\|R\[0\] " "Latch vga_9:vga\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_9:vga\|line_count\[8\] " "Ports D and ENA on the latch are fed by the same signal vga_9:vga\|line_count\[8\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 374 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647446043813 ""}  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647446043813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_9:vga\|G\[0\] " "Latch vga_9:vga\|G\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_9:vga\|colum_count\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_9:vga\|colum_count\[9\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647446043813 ""}  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647446043813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_9:vga\|B\[0\] " "Latch vga_9:vga\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_9:vga\|colum_count\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_9:vga\|colum_count\[9\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647446043813 ""}  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647446043813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_9:vga\|nx_state_9.state_3_9_3782 " "Latch vga_9:vga\|nx_state_9.state_3_9_3782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_9:vga\|pr_state_9.state_3_9 " "Ports D and ENA on the latch are fed by the same signal vga_9:vga\|pr_state_9.state_3_9" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647446043813 ""}  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 181 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647446043813 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647446046883 "|de10lite|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647446046883 "|de10lite|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647446046883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647446047071 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647446051341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647446051855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647446051855 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647446052296 "|de10lite|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647446052296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5185 " "Implemented 5185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647446052297 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647446052297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5134 " "Implemented 5134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647446052297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647446052297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647446052324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 09:54:12 2022 " "Processing ended: Wed Mar 16 09:54:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647446052324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647446052324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647446052324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647446052324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1647446053696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647446053707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 09:54:13 2022 " "Processing started: Wed Mar 16 09:54:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647446053707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647446053707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off gumnut_with_mem -c gumnut_with_mem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off gumnut_with_mem -c gumnut_with_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647446053707 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647446053888 ""}
{ "Info" "0" "" "Project  = gumnut_with_mem" {  } {  } 0 0 "Project  = gumnut_with_mem" 0 0 "Fitter" 0 0 1647446053888 ""}
{ "Info" "0" "" "Revision = gumnut_with_mem" {  } {  } 0 0 "Revision = gumnut_with_mem" 0 0 "Fitter" 0 0 1647446053888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1647446054031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1647446054032 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "gumnut_with_mem 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"gumnut_with_mem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647446054070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647446054121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647446054121 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647446054388 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1647446054399 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647446054868 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1647446054868 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 5875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647446054881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 5877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647446054881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 5879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647446054881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 5881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647446054881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 5883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647446054881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 5885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647446054881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 5887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647446054881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 5889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647446054881 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1647446054881 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647446054883 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647446054883 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647446054883 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647446054883 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1647446054887 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1647446056399 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "gumnut_with_mem.sdc " "Synopsys Design Constraints File file not found: 'gumnut_with_mem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1647446056404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1647446056404 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1647446056457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1647446056458 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1647446056459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647446056755 ""}  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 5868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647446056755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_9:vga\|clk_fsm  " "Automatically promoted node vga_9:vga\|clk_fsm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|l\[5\] " "Destination node vga_9:vga\|l\[5\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|l\[6\] " "Destination node vga_9:vga\|l\[6\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|l\[7\] " "Destination node vga_9:vga\|l\[7\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|l\[8\] " "Destination node vga_9:vga\|l\[8\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|l\[9\] " "Destination node vga_9:vga\|l\[9\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|l\[10\] " "Destination node vga_9:vga\|l\[10\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|l\[11\] " "Destination node vga_9:vga\|l\[11\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|l\[12\] " "Destination node vga_9:vga\|l\[12\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|l\[13\] " "Destination node vga_9:vga\|l\[13\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|l\[14\] " "Destination node vga_9:vga\|l\[14\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 302 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1647446056755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647446056755 ""}  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647446056755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_9:vga\|clk_vga  " "Automatically promoted node vga_9:vga\|clk_vga " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|colum_count\[0\] " "Destination node vga_9:vga\|colum_count\[0\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|colum_count\[1\] " "Destination node vga_9:vga\|colum_count\[1\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|colum_count\[2\] " "Destination node vga_9:vga\|colum_count\[2\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|colum_count\[3\] " "Destination node vga_9:vga\|colum_count\[3\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|colum_count\[4\] " "Destination node vga_9:vga\|colum_count\[4\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|colum_count\[5\] " "Destination node vga_9:vga\|colum_count\[5\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|colum_count\[6\] " "Destination node vga_9:vga\|colum_count\[6\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|colum_count\[7\] " "Destination node vga_9:vga\|colum_count\[7\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|colum_count\[8\] " "Destination node vga_9:vga\|colum_count\[8\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|colum_count\[9\] " "Destination node vga_9:vga\|colum_count\[9\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056756 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1647446056756 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647446056756 ""}  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647446056756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_9:vga\|Hsync  " "Automatically promoted node vga_9:vga\|Hsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|line_count\[0\] " "Destination node vga_9:vga\|line_count\[0\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|line_count\[1\] " "Destination node vga_9:vga\|line_count\[1\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|line_count\[2\] " "Destination node vga_9:vga\|line_count\[2\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|line_count\[3\] " "Destination node vga_9:vga\|line_count\[3\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|line_count\[4\] " "Destination node vga_9:vga\|line_count\[4\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|line_count\[5\] " "Destination node vga_9:vga\|line_count\[5\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|line_count\[6\] " "Destination node vga_9:vga\|line_count\[6\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|line_count\[7\] " "Destination node vga_9:vga\|line_count\[7\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|line_count\[8\] " "Destination node vga_9:vga\|line_count\[8\]" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_9:vga\|Hsync~2 " "Destination node vga_9:vga\|Hsync~2" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 222 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 2800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647446056757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1647446056757 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647446056757 ""}  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 222 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647446056757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_9:vga\|R\[3\]~46  " "Automatically promoted node vga_9:vga\|R\[3\]~46 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647446056757 ""}  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 3010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647446056757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_9:vga\|nx_state_9.state_1_9~0  " "Automatically promoted node vga_9:vga\|nx_state_9.state_1_9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647446056758 ""}  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 0 { 0 ""} 0 3930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647446056758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1647446057607 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647446057612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647446057612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647446057619 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647446057628 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1647446057637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1647446057637 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1647446057642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1647446057840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1647446057845 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1647446057845 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647446058295 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647446058295 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1647446058295 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647446058295 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1647446058308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1647446060207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647446061420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1647446061463 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1647446070344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647446070344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1647446071347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1647446076810 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1647446076810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1647446139540 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1647446139540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:07 " "Fitter routing operations ending: elapsed time is 00:01:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647446139545 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.08 " "Total time spent on timing analysis during the Fitter is 4.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1647446139820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647446139851 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647446141864 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647446141867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647446144411 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647446145680 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1647446146369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/output_files/gumnut_with_mem.fit.smsg " "Generated suppressed messages file C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/output_files/gumnut_with_mem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1647446146645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5693 " "Peak virtual memory: 5693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647446147855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 09:55:47 2022 " "Processing ended: Wed Mar 16 09:55:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647446147855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647446147855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647446147855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647446147855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1647446150387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647446150398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 09:55:50 2022 " "Processing started: Wed Mar 16 09:55:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647446150398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1647446150398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off gumnut_with_mem -c gumnut_with_mem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off gumnut_with_mem -c gumnut_with_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1647446150398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1647446150963 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1647446153022 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1647446153157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647446154235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 09:55:54 2022 " "Processing ended: Wed Mar 16 09:55:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647446154235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647446154235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647446154235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1647446154235 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1647446154867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1647446155665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647446155674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 09:55:55 2022 " "Processing started: Wed Mar 16 09:55:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647446155674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647446155674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta gumnut_with_mem -c gumnut_with_mem " "Command: quartus_sta gumnut_with_mem -c gumnut_with_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647446155675 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1647446155858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647446156366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647446156366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446156413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446156413 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1647446156770 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "gumnut_with_mem.sdc " "Synopsys Design Constraints File file not found: 'gumnut_with_mem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1647446156878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446156879 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_9:vga\|clk_vga vga_9:vga\|clk_vga " "create_clock -period 1.000 -name vga_9:vga\|clk_vga vga_9:vga\|clk_vga" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1647446156895 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1647446156895 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_9:vga\|Hsync vga_9:vga\|Hsync " "create_clock -period 1.000 -name vga_9:vga\|Hsync vga_9:vga\|Hsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1647446156895 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_9:vga\|clk_fsm vga_9:vga\|clk_fsm " "create_clock -period 1.000 -name vga_9:vga\|clk_fsm vga_9:vga\|clk_fsm" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1647446156895 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_9:vga\|cont\[0\] vga_9:vga\|cont\[0\] " "create_clock -period 1.000 -name vga_9:vga\|cont\[0\] vga_9:vga\|cont\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1647446156895 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_9:vga\|c\[2\] vga_9:vga\|c\[2\] " "create_clock -period 1.000 -name vga_9:vga\|c\[2\] vga_9:vga\|c\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1647446156895 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647446156895 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1647446156923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647446156924 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647446156925 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647446158169 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1647446158249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1647446158277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.202 " "Worst-case setup slack is -14.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.202          -23888.429 CLOCK_50  " "  -14.202          -23888.429 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.363             -37.633 vga_9:vga\|c\[2\]  " "  -13.363             -37.633 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.338            -318.412 vga_9:vga\|clk_fsm  " "   -6.338            -318.412 vga_9:vga\|clk_fsm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.420             -60.990 vga_9:vga\|clk_vga  " "   -5.420             -60.990 vga_9:vga\|clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.392              -7.594 vga_9:vga\|cont\[0\]  " "   -5.392              -7.594 vga_9:vga\|cont\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.807             -59.720 vga_9:vga\|Hsync  " "   -3.807             -59.720 vga_9:vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446158309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.899 " "Worst-case hold slack is -2.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.899              -8.327 vga_9:vga\|c\[2\]  " "   -2.899              -8.327 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 vga_9:vga\|clk_fsm  " "    0.341               0.000 vga_9:vga\|clk_fsm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CLOCK_50  " "    0.342               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 vga_9:vga\|Hsync  " "    0.342               0.000 vga_9:vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 vga_9:vga\|clk_vga  " "    0.622               0.000 vga_9:vga\|clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.672               0.000 vga_9:vga\|cont\[0\]  " "    1.672               0.000 vga_9:vga\|cont\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446158338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.047 " "Worst-case recovery slack is -4.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.047              -7.945 vga_9:vga\|c\[2\]  " "   -4.047              -7.945 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446158344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.540 " "Worst-case removal slack is -4.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.540             -11.626 vga_9:vga\|c\[2\]  " "   -4.540             -11.626 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446158348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.419 " "Worst-case minimum pulse width slack is -5.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.419             -94.357 vga_9:vga\|c\[2\]  " "   -5.419             -94.357 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3305.662 CLOCK_50  " "   -3.000           -3305.662 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -103.822 vga_9:vga\|clk_fsm  " "   -1.403            -103.822 vga_9:vga\|clk_fsm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -30.866 vga_9:vga\|clk_vga  " "   -1.403             -30.866 vga_9:vga\|clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 vga_9:vga\|Hsync  " "   -1.403             -29.463 vga_9:vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 vga_9:vga\|cont\[0\]  " "    0.422               0.000 vga_9:vga\|cont\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446158352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446158352 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647446158386 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647446158386 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647446158392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647446158425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647446161064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647446161344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1647446161426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.057 " "Worst-case setup slack is -13.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.057          -21687.730 CLOCK_50  " "  -13.057          -21687.730 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.419             -34.953 vga_9:vga\|c\[2\]  " "  -12.419             -34.953 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.646            -285.717 vga_9:vga\|clk_fsm  " "   -5.646            -285.717 vga_9:vga\|clk_fsm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.012              -7.136 vga_9:vga\|cont\[0\]  " "   -5.012              -7.136 vga_9:vga\|cont\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.902             -54.069 vga_9:vga\|clk_vga  " "   -4.902             -54.069 vga_9:vga\|clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.404             -52.694 vga_9:vga\|Hsync  " "   -3.404             -52.694 vga_9:vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446161429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.563 " "Worst-case hold slack is -2.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.563              -7.352 vga_9:vga\|c\[2\]  " "   -2.563              -7.352 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 vga_9:vga\|Hsync  " "    0.306               0.000 vga_9:vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLOCK_50  " "    0.307               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 vga_9:vga\|clk_fsm  " "    0.307               0.000 vga_9:vga\|clk_fsm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 vga_9:vga\|clk_vga  " "    0.575               0.000 vga_9:vga\|clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.609               0.000 vga_9:vga\|cont\[0\]  " "    1.609               0.000 vga_9:vga\|cont\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446161465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.879 " "Worst-case recovery slack is -3.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.879              -7.670 vga_9:vga\|c\[2\]  " "   -3.879              -7.670 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446161470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.064 " "Worst-case removal slack is -4.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.064             -10.411 vga_9:vga\|c\[2\]  " "   -4.064             -10.411 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446161528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.077 " "Worst-case minimum pulse width slack is -5.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.077             -85.429 vga_9:vga\|c\[2\]  " "   -5.077             -85.429 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3305.662 CLOCK_50  " "   -3.000           -3305.662 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -103.822 vga_9:vga\|clk_fsm  " "   -1.403            -103.822 vga_9:vga\|clk_fsm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -30.866 vga_9:vga\|clk_vga  " "   -1.403             -30.866 vga_9:vga\|clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 vga_9:vga\|Hsync  " "   -1.403             -29.463 vga_9:vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 vga_9:vga\|cont\[0\]  " "    0.379               0.000 vga_9:vga\|cont\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446161532 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647446161575 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647446161575 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647446161579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647446161871 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1647446161901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.555 " "Worst-case setup slack is -5.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.555           -8900.910 CLOCK_50  " "   -5.555           -8900.910 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.912             -13.785 vga_9:vga\|c\[2\]  " "   -4.912             -13.785 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071             -96.896 vga_9:vga\|clk_fsm  " "   -2.071             -96.896 vga_9:vga\|clk_fsm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.730              -2.183 vga_9:vga\|cont\[0\]  " "   -1.730              -2.183 vga_9:vga\|cont\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.726             -16.317 vga_9:vga\|clk_vga  " "   -1.726             -16.317 vga_9:vga\|clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308             -15.965 vga_9:vga\|Hsync  " "   -1.308             -15.965 vga_9:vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446161936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.914 " "Worst-case hold slack is -1.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.914              -5.408 vga_9:vga\|c\[2\]  " "   -1.914              -5.408 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 vga_9:vga\|clk_fsm  " "    0.148               0.000 vga_9:vga\|clk_fsm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 CLOCK_50  " "    0.149               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 vga_9:vga\|Hsync  " "    0.149               0.000 vga_9:vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 vga_9:vga\|clk_vga  " "    0.239               0.000 vga_9:vga\|clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 vga_9:vga\|cont\[0\]  " "    0.621               0.000 vga_9:vga\|cont\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446161968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446161968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.348 " "Worst-case recovery slack is -1.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348              -1.960 vga_9:vga\|c\[2\]  " "   -1.348              -1.960 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446162037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.329 " "Worst-case removal slack is -2.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.329              -6.094 vga_9:vga\|c\[2\]  " "   -2.329              -6.094 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446162040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2436.932 CLOCK_50  " "   -3.000           -2436.932 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.247             -37.109 vga_9:vga\|c\[2\]  " "   -2.247             -37.109 vga_9:vga\|c\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -74.000 vga_9:vga\|clk_fsm  " "   -1.000             -74.000 vga_9:vga\|clk_fsm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 vga_9:vga\|clk_vga  " "   -1.000             -22.000 vga_9:vga\|clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 vga_9:vga\|Hsync  " "   -1.000             -21.000 vga_9:vga\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 vga_9:vga\|cont\[0\]  " "    0.283               0.000 vga_9:vga\|cont\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647446162045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647446162045 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647446162087 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647446162087 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647446163230 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647446163232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647446163334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 09:56:03 2022 " "Processing ended: Wed Mar 16 09:56:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647446163334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647446163334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647446163334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647446163334 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus Prime Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647446164015 ""}
