Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon May 23 12:41:52 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/TopSimple_timing_synth.rpt
| Design       : TopSimple
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 4.217ns (72.386%)  route 1.609ns (27.614%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.607 - 10.000 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.780     1.780    TopSimple_AXILiteS_s_axi_U/int_in1/ap_clk
                         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.234 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg/DOADO[0]
                         net (fo=3, unplaced)         0.800     5.034    TopSimple_AXILiteS_s_axi_U/int_in1/DOADO[0]
                         LUT3 (Prop_lut3_I0_O)        0.148     5.182 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_72/O
                         net (fo=1, unplaced)         0.000     5.182    TopSimple_AXILiteS_s_axi_U/int_in1/in1_q0[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     5.758 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.009     5.767    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.884 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     5.884    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     6.001    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.118 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.118    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.235 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.235    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.352 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     6.352    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.469 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.469    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.806 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_1/O[1]
                         net (fo=1, unplaced)         0.800     7.606    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[29]
                         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.607    11.607    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
                         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.000    11.607    
                         clock uncertainty           -0.035    11.572    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.420    11.152    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.152    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  3.546    




