## RTL design files
The top-level Verilog files for different blocks are shown in the following table.
|Verilog file|design block  |
|--|--|
| skivav.v | Skiva-V SoC |
|five_stage_core.v|Skiva-V processor|
|memory_interface.|processor and other blocks interface|
|aes_top.v|AES coprocessor|
|gpio_top.v|GPIO|
|timer_top.v|hardware timer|
|simpleuart.v|UART|
|dma_top.v|DMA|
|memory_arbiter.v|memory arbiter (processor and DMA connection to memory)|
