#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 27 11:58:00 2021
# Process ID: 9628
# Current directory: D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.runs/synth_1
# Command line: vivado.exe -log dig_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dig_clock.tcl
# Log file: D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.runs/synth_1/dig_clock.vds
# Journal file: D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dig_clock.tcl -notrace
Command: synth_design -top dig_clock -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 359.605 ; gain = 97.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dig_clock' [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:3]
INFO: [Synth 8-6157] synthesizing module 'timer' [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/timer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'enable_clock' [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/enable_clock.sv:23]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter TARGET_CLK_PREQ bound to: 10000000 - type: integer 
	Parameter N bound to: 3 - type: integer 
	Parameter CNT_MAX bound to: 24999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'enable_clock' (1#1) [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/enable_clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detection' [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/edge_detection.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'edge_detection' (2#1) [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/edge_detection.sv:23]
INFO: [Synth 8-6157] synthesizing module 'timer_function' [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/timer_function.sv:23]
	Parameter temp_MAX bound to: 25'b1011111010111100000111111 
INFO: [Synth 8-6155] done synthesizing module 'timer_function' (3#1) [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/timer_function.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (4#1) [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/timer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd_0' [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.runs/synth_1/.Xil/Vivado-9628-LAPTOP-CDUGBACH/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd_0' (5#1) [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.runs/synth_1/.Xil/Vivado-9628-LAPTOP-CDUGBACH/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bcd_scanner' [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/bcd_scanner.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/bcd_scanner.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bcd_scanner' (6#1) [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/bcd_scanner.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dig_clock' (7#1) [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:3]
WARNING: [Synth 8-3331] design timer_function has unconnected port i_start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 413.746 ; gain = 151.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 413.746 ; gain = 151.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 413.746 ; gain = 151.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'bcd_sec'
Finished Parsing XDC File [d:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'bcd_sec'
Parsing XDC File [d:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'bcd_min'
Finished Parsing XDC File [d:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'bcd_min'
Parsing XDC File [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]
Finished Parsing XDC File [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dig_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dig_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 745.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 745.512 ; gain = 483.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 745.512 ; gain = 483.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bcd_min. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bcd_sec. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 745.512 ; gain = 483.730
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 745.512 ; gain = 483.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module enable_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module timer_function 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module bcd_scanner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "timer1/enable/clk_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer1/clock/sec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_scanner1/a_to_g_reg[7] )
WARNING: [Synth 8-3332] Sequential element (bcd_scanner1/a_to_g_reg[7]) is unused and will be removed from module dig_clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 745.512 ; gain = 483.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 745.512 ; gain = 483.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 758.305 ; gain = 496.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 759.098 ; gain = 497.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 759.098 ; gain = 497.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 759.098 ; gain = 497.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 759.098 ; gain = 497.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 759.098 ; gain = 497.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 759.098 ; gain = 497.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 759.098 ; gain = 497.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bin2bcd_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |bin2bcd_0    |     1|
|2     |bin2bcd_0__1 |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    11|
|5     |LUT1         |     6|
|6     |LUT2         |    21|
|7     |LUT3         |    10|
|8     |LUT4         |    21|
|9     |LUT5         |     8|
|10    |LUT6         |     8|
|11    |FDRE         |    72|
|12    |FDSE         |     5|
|13    |IBUF         |     3|
|14    |OBUF         |    12|
+------+-------------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               |   194|
|2     |  bcd_scanner1 |bcd_scanner    |    39|
|3     |  timer1       |timer          |   123|
|4     |    clock      |timer_function |    79|
|5     |    detect     |edge_detection |     3|
|6     |    enable     |enable_clock   |    41|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 759.098 ; gain = 497.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 759.098 ; gain = 165.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 759.098 ; gain = 497.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 759.098 ; gain = 508.797
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/DigitalLogic_Lab/dig_clock_stu/dig_clock/dig_clock.runs/synth_1/dig_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dig_clock_utilization_synth.rpt -pb dig_clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 759.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 27 11:58:31 2021...
