// Seed: 283573323
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input id_3
);
  assign id_1 = id_3;
  type_7(
      1, id_0, 1, 1'b0, id_1
  ); type_8(
      1, 1, 1'd0
  );
  logic id_4;
endmodule
