#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f7f19c023f0 .scope module, "branchaddrTest" "branchaddrTest" 2 3;
 .timescale 0 0;
v0x7f7f19c16f90_0 .net "branch_addr", 31 0, v0x7f7f19c02550_0;  1 drivers
v0x7f7f19c17050_0 .var "immediate", 15 0;
v0x7f7f19c17100_0 .var "new_address", 31 0;
S_0x7f7f19c06fa0 .scope module, "dut" "branchAddress" 2 8, 3 1 0, S_0x7f7f19c023f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "branch_addr"
    .port_info 1 /INPUT 16 "immediate"
v0x7f7f19c02550_0 .var "branch_addr", 31 0;
v0x7f7f19c16e10_0 .var "extension", 31 0;
v0x7f7f19c16eb0_0 .net "immediate", 15 0, v0x7f7f19c17050_0;  1 drivers
E_0x7f7f19c05930 .event edge, v0x7f7f19c16eb0_0, v0x7f7f19c16e10_0;
    .scope S_0x7f7f19c06fa0;
T_0 ;
    %wait E_0x7f7f19c05930;
    %load/vec4 v0x7f7f19c16eb0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %pad/u 32;
    %assign/vec4 v0x7f7f19c16e10_0, 0;
    %load/vec4 v0x7f7f19c16e10_0;
    %load/vec4 v0x7f7f19c16eb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x7f7f19c02550_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f7f19c023f0;
T_1 ;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x7f7f19c17050_0, 0, 16;
    %delay 1, 0;
    %pushi/vec4 131068, 0, 32;
    %store/vec4 v0x7f7f19c17100_0, 0, 32;
    %load/vec4 v0x7f7f19c16f90_0;
    %load/vec4 v0x7f7f19c17100_0;
    %cmp/ne;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 14 "$display", "Error" {0 0 0};
T_1.0 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Addresses_and_Immediates/branchaddr.t.v";
    "Addresses_and_Immediates/branchaddr.v";
