// Seed: 3455267135
module module_0 #(
    parameter id_13 = 32'd42
) (
    input supply1 id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    input wor id_4,
    output wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    output supply0 id_8,
    output supply0 id_9[id_13 : 1],
    output wor id_10,
    input wor id_11,
    output wire id_12,
    input supply0 _id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    output tri1 id_18,
    input uwire id_19,
    output wor id_20,
    output wor id_21,
    output tri1 id_22,
    output tri1 id_23,
    output supply1 id_24,
    output wire id_25,
    output wire id_26,
    input tri1 id_27
);
  wire id_29;
  localparam id_30 = 1;
  initial deassign id_20;
  wire id_31;
  assign id_12 = id_19;
  assign id_9  = (-1) - -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd70,
    parameter id_5 = 32'd21,
    parameter id_7 = 32'd67
) (
    input wor id_0,
    input supply1 _id_1,
    output wor id_2,
    output logic id_3
);
  logic _id_5, id_6 = 1;
  localparam id_7 = 1;
  assign id_6 = id_7;
  wire [id_7 : 1 'b0] id_8;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_7,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_20 = 0;
  logic id_9;
  always id_3 = 1;
  wire [{  -1  ,  id_1  } : id_5] id_10;
endmodule
