AIM:
 To implement 4-to-1 multiplexer and 1-to-4 demultiplexer using Verilog HDL
 APPARATUSREQUIRED:
 PCwith Windows, ModelSim software.
 PROCEDURE:
 • WriteanddrawtheDigital logic system.
 • WritetheVerilogcode for above system.
 • EntertheVerilogcode in Modelsim editor.
 • Checkthesyntaxand simulate the above verilog code and verify the output waveform
 as obtained.
 PROGRAM
 STRUCTURAL/GATELEVELMODELING:

 4:1 Multiplexer

 module multiplexer (Y, D, S);
 output Y;
 input [1:0]S;
 input [3:0]D;
 wire C1, C2, C3, C4, S0bar, S1bar;
 not g1(S1bar, S[1] );
 not g2(S0bar, S[0] );
 and g3(C1 S0bar, S1bar, D[0] );
 and g4 (C2, S[0] ,S1bar, D[1]);
 and g5(C3 S0bar, S[1], D[2]);
 and g6(C4,S[0] S[1], D[3]);
 or g7 (Y, C1, C2, C3, C4);
 endmodule

1 to 4 Demultiplexer
 module demultiplexer (Y, D, S);
 output [3:0] Y;
 input [1:0] S;
 input D;
 wire S1bar, S0bar;
 not g1( S0bar, S[0]);
 not g2 (S1bar, S[1] );
 and g3 (Y[0], S0bar, S1bar, D);
 and g4 (Y[1], S[0], S1bar, D);
 and g5 (Y[2], S0 bar, S[1], D);
 and g6 (Y[3], S[0], S[1], D);
 endmodule
Thus, the 4-to-1 multiplexer and 1-to-4 demultiplexer are simulated and synthesized using
 Verilog HDL
