5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd param10.4.vcd -o param10.4.cdd -v param10.4.v
3 0 main main param10.4.v 1 12
3 0 foo main.a param10.4.v 15 33
2 1 22 8000c 2 3d 2100a 0 0 1 0 2 foo_begin
2 2 29 c000c 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 3 29 80008 0 1 400 0 0 c
2 4 29 8000c 1 37 1006 2 3
2 5 30 c000e 1 32 8 0 0 bar
2 6 30 80008 0 1 400 0 0 c
2 7 30 8000e 1 37 a 5 6
1 bar 0 0 80000 32 0 4 0 0 0 0 0 0 0
1 b 0 19 30011 2 0 a
1 c 0 20 30011 32 16 2aa aa aa aa aa aa aa aa
4 1 0 0
4 7 0 0
4 4 7 7
3 1 foo.foo_begin main.a.foo_begin param10.4.v 22 26
2 8 25 50008 1 0 20004 0 0 1 1 0
2 9 25 10001 0 1 400 0 0 a
2 10 25 10008 1 37 11006 8 9
1 bar 0 0 80000 32 0 11 0 0 0 0 0 0 0
1 a 0 24 30011 5 16 aa 2
4 10 0 0
