-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlation is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    float_n : IN STD_LOGIC_VECTOR (63 downto 0);
    data_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    data_ce0 : OUT STD_LOGIC;
    data_we0 : OUT STD_LOGIC;
    data_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    data_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    data_ce1 : OUT STD_LOGIC;
    data_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    corr_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    corr_ce0 : OUT STD_LOGIC;
    corr_we0 : OUT STD_LOGIC;
    corr_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    corr_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    corr_ce1 : OUT STD_LOGIC;
    corr_we1 : OUT STD_LOGIC;
    corr_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    mean_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    mean_ce0 : OUT STD_LOGIC;
    mean_we0 : OUT STD_LOGIC;
    mean_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    mean_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    stddev_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    stddev_ce0 : OUT STD_LOGIC;
    stddev_we0 : OUT STD_LOGIC;
    stddev_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    stddev_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of correlation is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "correlation_correlation,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.625000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=13557,HLS_SYN_LUT=11474,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (67 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (67 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (67 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (67 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (67 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (67 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (67 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (67 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (67 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (67 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (67 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv64_18FF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000001100011111111";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_3FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3FB999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111110111001100110011001100110011001100110011001100110011010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv13_50 : STD_LOGIC_VECTOR (12 downto 0) := "0000001010000";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_301_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_310 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal j_1_reg_578 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln20_fu_336_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_586 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln20_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_63_fu_356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_63_reg_610 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_292_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal div1_reg_618 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal i_2_reg_623 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal add_ln51_fu_425_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln51_reg_631 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln49_fu_431_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln49_reg_636 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln48_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_fu_455_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln49_reg_641 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln49_1_fu_461_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln49_1_reg_646 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln48_fu_471_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal add_ln52_fu_481_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln52_reg_659 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal icmp_ln51_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln57_1_fu_504_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln57_1_reg_664 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln51_1_fu_509_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln51_1_reg_669 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_start : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_done : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_idle : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_ready : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_data_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_data_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_we0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_start : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_done : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_idle : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_ready : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_data_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_data_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_add311321_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_add311321_out_ap_vld : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_start : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_done : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_idle : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_ready : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_we0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_ce1 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_mean_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_mean_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_stddev_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_stddev_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_start : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_done : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_idle : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_ready : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_ce0 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_ce1 : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_p_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_p_out_ap_vld : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_ce : STD_LOGIC;
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_ce : STD_LOGIC;
    signal j_2_reg_218 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_start_reg : STD_LOGIC := '0';
    signal grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal zext_ln49_2_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_fu_530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_fu_534_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_124 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln20_fu_330_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal indvars_iv27_fu_136 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln48_fu_515_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_140 : STD_LOGIC_VECTOR (6 downto 0);
    signal bitcast_ln55_fu_541_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_292_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_292_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_fu_301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal bitcast_ln31_fu_365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_369_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln31_fu_379_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln31_1_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln31_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln31_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_443_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_fu_435_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln49_1_fu_451_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln57_fu_486_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln57_1_fu_492_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln57_fu_498_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_292_ce : STD_LOGIC;
    signal grp_fu_674_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_674_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_674_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_674_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_674_ce : STD_LOGIC;
    signal grp_fu_678_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_678_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_678_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_678_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (67 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component correlation_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        float_n : IN STD_LOGIC_VECTOR (63 downto 0);
        mean_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        mean_ce0 : OUT STD_LOGIC;
        mean_we0 : OUT STD_LOGIC;
        mean_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_674_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_ce : OUT STD_LOGIC;
        grp_fu_292_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_292_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_292_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_292_p_ce : OUT STD_LOGIC );
    end component;


    component correlation_correlation_Pipeline_VITIS_LOOP_23_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln20 : IN STD_LOGIC_VECTOR (6 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (63 downto 0);
        add311321_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add311321_out_ap_vld : OUT STD_LOGIC;
        grp_fu_674_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_674_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_ce : OUT STD_LOGIC );
    end component;


    component correlation_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        mean_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        mean_ce0 : OUT STD_LOGIC;
        mean_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        stddev_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        stddev_ce0 : OUT STD_LOGIC;
        stddev_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        tmp : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_674_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_ce : OUT STD_LOGIC;
        grp_fu_678_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_678_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_678_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_678_p_ce : OUT STD_LOGIC;
        grp_fu_292_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_292_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_292_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_292_p_ce : OUT STD_LOGIC );
    end component;


    component correlation_correlation_Pipeline_VITIS_LOOP_54_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln48 : IN STD_LOGIC_VECTOR (6 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        zext_ln51 : IN STD_LOGIC_VECTOR (12 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        grp_fu_674_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_674_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_674_p_ce : OUT STD_LOGIC;
        grp_fu_678_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_678_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_678_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_678_p_ce : OUT STD_LOGIC );
    end component;


    component correlation_ddiv_64ns_64ns_64_22_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component correlation_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component correlation_dsqrt_64ns_64ns_64_17_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component correlation_dadddsub_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component correlation_dmul_64ns_64ns_64_5_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228 : component correlation_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_start,
        ap_done => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_done,
        ap_idle => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_idle,
        ap_ready => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_ready,
        data_address0 => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_data_address0,
        data_ce0 => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_data_ce0,
        data_q0 => data_q0,
        float_n => float_n,
        mean_address0 => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_address0,
        mean_ce0 => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_ce0,
        mean_we0 => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_we0,
        mean_d0 => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_d0,
        grp_fu_674_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_din0,
        grp_fu_674_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_din1,
        grp_fu_674_p_opcode => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_opcode,
        grp_fu_674_p_dout0 => grp_fu_674_p2,
        grp_fu_674_p_ce => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_ce,
        grp_fu_292_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_din0,
        grp_fu_292_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_din1,
        grp_fu_292_p_dout0 => grp_fu_292_p2,
        grp_fu_292_p_ce => grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_ce);

    grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238 : component correlation_correlation_Pipeline_VITIS_LOOP_23_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_start,
        ap_done => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_done,
        ap_idle => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_idle,
        ap_ready => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_ready,
        zext_ln20 => j_1_reg_578,
        data_address0 => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_data_address0,
        data_ce0 => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_data_ce0,
        data_q0 => data_q0,
        empty => empty_63_reg_610,
        add311321_out => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_add311321_out,
        add311321_out_ap_vld => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_add311321_out_ap_vld,
        grp_fu_674_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_din0,
        grp_fu_674_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_din1,
        grp_fu_674_p_opcode => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_opcode,
        grp_fu_674_p_dout0 => grp_fu_674_p2,
        grp_fu_674_p_ce => grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_ce);

    grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271 : component correlation_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_start,
        ap_done => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_done,
        ap_idle => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_idle,
        ap_ready => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_ready,
        data_address0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_address0,
        data_ce0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_ce0,
        data_we0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_we0,
        data_d0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_d0,
        data_address1 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_address1,
        data_ce1 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_ce1,
        data_q1 => data_q1,
        mean_address0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_mean_address0,
        mean_ce0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_mean_ce0,
        mean_q0 => mean_q0,
        stddev_address0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_stddev_address0,
        stddev_ce0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_stddev_ce0,
        stddev_q0 => stddev_q0,
        tmp => reg_310,
        grp_fu_674_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_din0,
        grp_fu_674_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_din1,
        grp_fu_674_p_opcode => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_opcode,
        grp_fu_674_p_dout0 => grp_fu_674_p2,
        grp_fu_674_p_ce => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_ce,
        grp_fu_678_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_din0,
        grp_fu_678_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_din1,
        grp_fu_678_p_dout0 => grp_fu_678_p2,
        grp_fu_678_p_ce => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_ce,
        grp_fu_292_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_din0,
        grp_fu_292_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_din1,
        grp_fu_292_p_dout0 => grp_fu_292_p2,
        grp_fu_292_p_ce => grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_ce);

    grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282 : component correlation_correlation_Pipeline_VITIS_LOOP_54_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_start,
        ap_done => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_done,
        ap_idle => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_idle,
        ap_ready => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_ready,
        zext_ln48 => i_2_reg_623,
        data_address0 => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_address0,
        data_ce0 => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_ce0,
        data_q0 => data_q0,
        data_address1 => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_address1,
        data_ce1 => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_ce1,
        data_q1 => data_q1,
        zext_ln51 => j_2_reg_218,
        p_out => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_p_out,
        p_out_ap_vld => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_p_out_ap_vld,
        grp_fu_674_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_din0,
        grp_fu_674_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_din1,
        grp_fu_674_p_opcode => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_opcode,
        grp_fu_674_p_dout0 => grp_fu_674_p2,
        grp_fu_674_p_ce => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_ce,
        grp_fu_678_p_din0 => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_din0,
        grp_fu_678_p_din1 => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_din1,
        grp_fu_678_p_dout0 => grp_fu_678_p2,
        grp_fu_678_p_ce => grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_ce);

    ddiv_64ns_64ns_64_22_no_dsp_1_U67 : component correlation_ddiv_64ns_64ns_64_22_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 22,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_292_p0,
        din1 => grp_fu_292_p1,
        ce => grp_fu_292_ce,
        dout => grp_fu_292_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U68 : component correlation_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_310,
        din1 => ap_const_lv64_3FB999999999999A,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_5,
        dout => grp_fu_296_p2);

    dsqrt_64ns_64ns_64_17_no_dsp_1_U69 : component correlation_dsqrt_64ns_64ns_64_17_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_0,
        din1 => grp_fu_301_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_301_p2);

    dadddsub_64ns_64ns_64_5_full_dsp_1_U70 : component correlation_dadddsub_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_674_p0,
        din1 => grp_fu_674_p1,
        opcode => grp_fu_674_opcode,
        ce => grp_fu_674_ce,
        dout => grp_fu_674_p2);

    dmul_64ns_64ns_64_5_max_dsp_1_U71 : component correlation_dmul_64ns_64ns_64_5_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_678_p0,
        din1 => grp_fu_678_p1,
        ce => grp_fu_678_ce,
        dout => grp_fu_678_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_ready = ap_const_logic_1)) then 
                    grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_ready = ap_const_logic_1)) then 
                    grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
                    grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_ready = ap_const_logic_1)) then 
                    grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln51_fu_475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                    grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_ready = ap_const_logic_1)) then 
                    grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln20_fu_324_p2 = ap_const_lv1_1))) then 
                i_fu_140 <= ap_const_lv7_0;
            elsif (((icmp_ln51_fu_475_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                i_fu_140 <= add_ln51_reg_631;
            end if; 
        end if;
    end process;

    indvars_iv27_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln20_fu_324_p2 = ap_const_lv1_1))) then 
                indvars_iv27_fu_136 <= ap_const_lv7_1;
            elsif (((icmp_ln51_fu_475_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then 
                indvars_iv27_fu_136 <= add_ln48_fu_515_p2;
            end if; 
        end if;
    end process;

    j_2_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                j_2_reg_218 <= zext_ln48_fu_471_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
                j_2_reg_218 <= add_ln51_1_reg_669;
            end if; 
        end if;
    end process;

    j_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_fu_124 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln20_fu_324_p2 = ap_const_lv1_0))) then 
                j_fu_124 <= add_ln20_fu_330_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state64) and (icmp_ln48_fu_419_p2 = ap_const_lv1_0))) then
                add_ln49_1_reg_646 <= add_ln49_1_fu_461_p2;
                    add_ln49_reg_641(12 downto 4) <= add_ln49_fu_455_p2(12 downto 4);
                    zext_ln49_reg_636(6 downto 0) <= zext_ln49_fu_431_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln51_fu_475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                add_ln51_1_reg_669 <= add_ln51_1_fu_509_p2;
                add_ln52_reg_659 <= add_ln52_fu_481_p2;
                add_ln57_1_reg_664 <= add_ln57_1_fu_504_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                add_ln51_reg_631 <= add_ln51_fu_425_p2;
                i_2_reg_623 <= i_fu_140;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                div1_reg_618 <= grp_fu_292_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                empty_63_reg_610 <= empty_63_fu_356_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_1_reg_578 <= j_fu_124;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state44))) then
                reg_310 <= grp_fu_301_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln20_fu_324_p2 = ap_const_lv1_0))) then
                    zext_ln20_reg_586(6 downto 0) <= zext_ln20_fu_336_p1(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln20_reg_586(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln49_reg_636(12 downto 7) <= "000000";
    add_ln49_reg_641(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln20_fu_324_p2, ap_CS_fsm_state64, icmp_ln48_fu_419_p2, ap_CS_fsm_state66, icmp_ln51_fu_475_p2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_done, grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_done, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_done, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln20_fu_324_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                if (((grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state64) and (icmp_ln48_fu_419_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                if (((icmp_ln51_fu_475_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state67 => 
                if (((grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state67))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln20_fu_330_p2 <= std_logic_vector(unsigned(j_fu_124) + unsigned(ap_const_lv7_1));
    add_ln48_fu_515_p2 <= std_logic_vector(unsigned(indvars_iv27_fu_136) + unsigned(ap_const_lv7_1));
    add_ln49_1_fu_461_p2 <= std_logic_vector(unsigned(add_ln49_fu_455_p2) + unsigned(zext_ln49_fu_431_p1));
    add_ln49_fu_455_p2 <= std_logic_vector(unsigned(tmp_23_fu_435_p3) + unsigned(zext_ln49_1_fu_451_p1));
    add_ln51_1_fu_509_p2 <= std_logic_vector(unsigned(j_2_reg_218) + unsigned(ap_const_lv13_1));
    add_ln51_fu_425_p2 <= std_logic_vector(unsigned(i_fu_140) + unsigned(ap_const_lv7_1));
    add_ln52_fu_481_p2 <= std_logic_vector(unsigned(add_ln49_reg_641) + unsigned(j_2_reg_218));
    add_ln57_1_fu_504_p2 <= std_logic_vector(unsigned(add_ln57_fu_498_p2) + unsigned(zext_ln49_reg_636));
    add_ln57_fu_498_p2 <= std_logic_vector(unsigned(shl_ln57_fu_486_p2) + unsigned(shl_ln57_1_fu_492_p2));
    and_ln31_fu_401_p2 <= (or_ln31_fu_395_p2 and grp_fu_296_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_done)
    begin
        if ((grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_done)
    begin
        if ((grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;

    ap_ST_fsm_state63_blk_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_done)
    begin
        if ((grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state63_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state63_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;

    ap_ST_fsm_state67_blk_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_done)
    begin
        if ((grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state67_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state67_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state64, icmp_ln48_fu_419_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) and (icmp_ln48_fu_419_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state64, icmp_ln48_fu_419_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) and (icmp_ln48_fu_419_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln31_fu_365_p1 <= reg_310;
    bitcast_ln55_fu_541_p1 <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_p_out;

    corr_address0_assign_proc : process(ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state68, zext_ln49_2_fu_467_p1, zext_ln57_fu_534_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            corr_address0 <= zext_ln57_fu_534_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            corr_address0 <= zext_ln49_2_fu_467_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            corr_address0 <= ap_const_lv64_18FF(13 - 1 downto 0);
        else 
            corr_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    corr_address1 <= zext_ln52_fu_530_p1(13 - 1 downto 0);

    corr_ce0_assign_proc : process(ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state68)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            corr_ce0 <= ap_const_logic_1;
        else 
            corr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    corr_ce1_assign_proc : process(ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            corr_ce1 <= ap_const_logic_1;
        else 
            corr_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    corr_d0_assign_proc : process(ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state68, bitcast_ln55_fu_541_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            corr_d0 <= bitcast_ln55_fu_541_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            corr_d0 <= ap_const_lv64_3FF0000000000000;
        else 
            corr_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    corr_d1 <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_p_out;

    corr_we0_assign_proc : process(ap_CS_fsm_state64, icmp_ln48_fu_419_p2, ap_CS_fsm_state65, ap_CS_fsm_state68)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state65) or ((ap_const_logic_1 = ap_CS_fsm_state64) and (icmp_ln48_fu_419_p2 = ap_const_lv1_1)))) then 
            corr_we0 <= ap_const_logic_1;
        else 
            corr_we0 <= ap_const_logic_0;
        end if; 
    end process;


    corr_we1_assign_proc : process(ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            corr_we1 <= ap_const_logic_1;
        else 
            corr_we1 <= ap_const_logic_0;
        end if; 
    end process;


    data_address0_assign_proc : process(ap_CS_fsm_state2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_data_address0, grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_data_address0, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_address0, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_address0, ap_CS_fsm_state5, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            data_address0 <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            data_address0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_address0 <= grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_address0 <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_data_address0;
        else 
            data_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    data_address1_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_address1, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_address1, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            data_address1 <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            data_address1 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_address1;
        else 
            data_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    data_ce0_assign_proc : process(ap_CS_fsm_state2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_data_ce0, grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_data_ce0, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_ce0, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_ce0, ap_CS_fsm_state5, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            data_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            data_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_data_ce0;
        else 
            data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_ce1_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_ce1, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_ce1, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            data_ce1 <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_data_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            data_ce1 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_ce1;
        else 
            data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    data_d0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_d0;

    data_we0_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_we0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            data_we0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_data_we0;
        else 
            data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_63_fu_356_p1 <= mean_q0;
    grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_start <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_ap_start_reg;
    grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_start <= grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_ap_start_reg;
    grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_start <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_ap_start_reg;
    grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_start <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_ap_start_reg;

    grp_fu_292_ce_assign_proc : process(ap_CS_fsm_state2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_ce, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_ce, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_fu_292_ce <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_292_ce <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_ce;
        else 
            grp_fu_292_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_292_p0_assign_proc : process(ap_CS_fsm_state2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_din0, grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_add311321_out, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_din0, ap_CS_fsm_state63, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_fu_292_p0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_292_p0 <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_292_p0 <= grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_add311321_out;
        else 
            grp_fu_292_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_292_p1_assign_proc : process(float_n, ap_CS_fsm_state2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_din1, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_din1, ap_CS_fsm_state63, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_fu_292_p1 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_292_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_292_p1 <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_292_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_292_p1 <= float_n;
        else 
            grp_fu_292_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_301_p1_assign_proc : process(float_n, ap_CS_fsm_state3, div1_reg_618, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_fu_301_p1 <= div1_reg_618;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_301_p1 <= float_n;
        else 
            grp_fu_301_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_674_ce_assign_proc : process(ap_CS_fsm_state2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_ce, grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_ce, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_ce, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            grp_fu_674_ce <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_fu_674_ce <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_674_ce <= grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_674_ce <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_ce;
        else 
            grp_fu_674_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_674_opcode_assign_proc : process(ap_CS_fsm_state2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_opcode, grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_opcode, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_opcode, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_opcode, ap_CS_fsm_state5, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            grp_fu_674_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_fu_674_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_674_opcode <= grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_674_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_opcode),2));
        else 
            grp_fu_674_opcode <= "XX";
        end if; 
    end process;


    grp_fu_674_p0_assign_proc : process(ap_CS_fsm_state2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_din0, grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_din0, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_din0, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            grp_fu_674_p0 <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_fu_674_p0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_674_p0 <= grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_674_p0 <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_din0;
        else 
            grp_fu_674_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_674_p1_assign_proc : process(ap_CS_fsm_state2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_din1, grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_din1, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_din1, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            grp_fu_674_p1 <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_674_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_fu_674_p1 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_674_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_674_p1 <= grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238_grp_fu_674_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_674_p1 <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_grp_fu_674_p_din1;
        else 
            grp_fu_674_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_678_ce_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_ce, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_ce, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            grp_fu_678_ce <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_fu_678_ce <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_ce;
        else 
            grp_fu_678_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_678_p0_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_din0, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_din0, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            grp_fu_678_p0 <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_fu_678_p0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_din0;
        else 
            grp_fu_678_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_678_p1_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_din1, grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_din1, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            grp_fu_678_p1 <= grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282_grp_fu_678_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_fu_678_p1 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_grp_fu_678_p_din1;
        else 
            grp_fu_678_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln20_fu_324_p2 <= "1" when (j_fu_124 = ap_const_lv7_50) else "0";
    icmp_ln31_1_fu_389_p2 <= "1" when (trunc_ln31_fu_379_p1 = ap_const_lv52_0) else "0";
    icmp_ln31_fu_383_p2 <= "0" when (tmp_5_fu_369_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln48_fu_419_p2 <= "1" when (i_fu_140 = ap_const_lv7_4F) else "0";
    icmp_ln51_fu_475_p2 <= "1" when (j_2_reg_218 = ap_const_lv13_50) else "0";

    mean_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, zext_ln20_fu_336_p1, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_address0, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_mean_address0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            mean_address0 <= zext_ln20_fu_336_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            mean_address0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_mean_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mean_address0 <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_address0;
        else 
            mean_address0 <= "XXXXXXX";
        end if; 
    end process;


    mean_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_ce0, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_mean_ce0, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            mean_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            mean_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_mean_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mean_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_ce0;
        else 
            mean_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mean_d0 <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_d0;

    mean_we0_assign_proc : process(ap_CS_fsm_state2, grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mean_we0 <= grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228_mean_we0;
        else 
            mean_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln31_fu_395_p2 <= (icmp_ln31_fu_383_p2 or icmp_ln31_1_fu_389_p2);
    shl_ln57_1_fu_492_p2 <= std_logic_vector(shift_left(unsigned(j_2_reg_218),to_integer(unsigned('0' & ap_const_lv13_4(13-1 downto 0)))));
    shl_ln57_fu_486_p2 <= std_logic_vector(shift_left(unsigned(j_2_reg_218),to_integer(unsigned('0' & ap_const_lv13_6(13-1 downto 0)))));

    stddev_address0_assign_proc : process(zext_ln20_reg_586, grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_stddev_address0, ap_CS_fsm_state63, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            stddev_address0 <= zext_ln20_reg_586(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            stddev_address0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_stddev_address0;
        else 
            stddev_address0 <= "XXXXXXX";
        end if; 
    end process;


    stddev_ce0_assign_proc : process(grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_stddev_ce0, ap_CS_fsm_state63, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            stddev_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            stddev_ce0 <= grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271_stddev_ce0;
        else 
            stddev_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stddev_d0 <= 
        ap_const_lv64_3FF0000000000000 when (and_ln31_fu_401_p2(0) = '1') else 
        bitcast_ln31_fu_365_p1;

    stddev_we0_assign_proc : process(ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            stddev_we0 <= ap_const_logic_1;
        else 
            stddev_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_23_fu_435_p3 <= (i_fu_140 & ap_const_lv6_0);
    tmp_24_fu_443_p3 <= (i_fu_140 & ap_const_lv4_0);
    tmp_5_fu_369_p4 <= bitcast_ln31_fu_365_p1(62 downto 52);
    trunc_ln31_fu_379_p1 <= bitcast_ln31_fu_365_p1(52 - 1 downto 0);
    zext_ln20_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_124),64));
    zext_ln48_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv27_fu_136),13));
    zext_ln49_1_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_443_p3),13));
    zext_ln49_2_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_1_reg_646),64));
    zext_ln49_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_140),13));
    zext_ln52_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_reg_659),64));
    zext_ln57_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_1_reg_664),64));
end behav;
