Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 15:51:55 2018
| Host         : LAPTOP-QC2AS776 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Reaction_Time_Averager_wrapper_timing_summary_routed.rpt -pb Reaction_Time_Averager_wrapper_timing_summary_routed.pb -rpx Reaction_Time_Averager_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Reaction_Time_Averager_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 136 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/HZ_Counter_0/inst/o_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 273 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.320        0.000                      0                  174        0.122        0.000                      0                  174       11.520        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_CLK  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK               2.320        0.000                      0                  128        0.122        0.000                      0                  128       11.520        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_CLK              i_CLK                   21.064        0.000                      0                   46        0.582        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[2]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 4.459ns (61.218%)  route 2.825ns (38.782%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.726     5.360    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y71         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/Q
                         net (fo=9, routed)           0.798     6.677    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[0]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.150     6.827 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[2]_INST_0/O
                         net (fo=1, routed)           2.027     8.853    o_Anodes_0_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.791    12.645 r  o_Anodes_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.645    o_Anodes_0[2]
    M18                                                               r  o_Anodes_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.645    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[0]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 4.421ns (62.057%)  route 2.703ns (37.943%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.726     5.360    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y71         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.878 f  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           0.810     6.688    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.152     6.840 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[0]_INST_0/O
                         net (fo=1, routed)           1.893     8.733    o_Anodes_0_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.751    12.484 r  o_Anodes_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.484    o_Anodes_0[0]
    K19                                                               r  o_Anodes_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[3]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 4.188ns (61.250%)  route 2.650ns (38.750%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.726     5.360    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y71         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.878 r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           0.810     6.688    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.812 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[3]_INST_0/O
                         net (fo=1, routed)           1.839     8.652    o_Anodes_0_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    12.198 r  o_Anodes_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.198    o_Anodes_0[3]
    L16                                                               r  o_Anodes_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[1]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 4.155ns (62.754%)  route 2.466ns (37.246%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.726     5.360    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y71         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.878 r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/Q
                         net (fo=9, routed)           0.798     6.677    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[0]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.801 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[1]_INST_0/O
                         net (fo=1, routed)           1.668     8.469    o_Anodes_0_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513    11.982 r  o_Anodes_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.982    o_Anodes_0[1]
    H17                                                               r  o_Anodes_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[4]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 4.052ns (64.488%)  route 2.231ns (35.512%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.736     5.370    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X41Y62         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[4]/Q
                         net (fo=1, routed)           2.231     8.057    o_Cathodes_0_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    11.653 r  o_Cathodes_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.653    o_Cathodes_0[4]
    M17                                                               r  o_Cathodes_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[3]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 4.105ns (66.445%)  route 2.073ns (33.555%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.736     5.370    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X41Y62         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.419     5.789 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[3]/Q
                         net (fo=1, routed)           2.073     7.862    o_Cathodes_0_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.686    11.548 r  o_Cathodes_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.548    o_Cathodes_0[3]
    J15                                                               r  o_Cathodes_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[5]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 4.115ns (68.076%)  route 1.930ns (31.924%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.736     5.370    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X41Y62         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.419     5.789 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[5]/Q
                         net (fo=1, routed)           1.930     7.719    o_Cathodes_0_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.696    11.415 r  o_Cathodes_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.415    o_Cathodes_0[5]
    J16                                                               r  o_Cathodes_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[6]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 3.986ns (66.513%)  route 2.007ns (33.487%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.735     5.369    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X41Y63         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.456     5.825 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[6]/Q
                         net (fo=1, routed)           2.007     7.832    o_Cathodes_0_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    11.362 r  o_Cathodes_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.362    o_Cathodes_0[6]
    H18                                                               r  o_Cathodes_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[1]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 4.107ns (69.450%)  route 1.806ns (30.550%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.736     5.370    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X41Y62         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.419     5.789 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[1]/Q
                         net (fo=1, routed)           1.806     7.596    o_Cathodes_0_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.688    11.283 r  o_Cathodes_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.283    o_Cathodes_0[1]
    H15                                                               r  o_Cathodes_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[2]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 3.990ns (67.653%)  route 1.908ns (32.347%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.736     5.370    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X41Y62         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[2]/Q
                         net (fo=1, routed)           1.908     7.734    o_Cathodes_0_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    11.267 r  o_Cathodes_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.267    o_Cathodes_0[2]
    J18                                                               r  o_Cathodes_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  3.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.560     1.438    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.635    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X35Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.830     1.955    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.517     1.438    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.075     1.513    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.560     1.438    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X34Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.658    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X34Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.830     1.955    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X34Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.517     1.438    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.060     1.498    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.560     1.438    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.669    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X34Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.830     1.955    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.517     1.438    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.064     1.502    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.560     1.438    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.148     1.586 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057     1.644    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.098     1.742 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.742    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X34Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.830     1.955    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.517     1.438    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.121     1.559    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X33Y53         FDSE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDSE (Prop_fdse_C_Q)         0.141     1.578 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.140     1.718    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X32Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.763 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.763    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.828     1.953    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.503     1.450    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.120     1.570    Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X32Y54         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.095     1.696    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/seq_cnt[1]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.741 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.741    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X33Y54         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.828     1.953    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X33Y54         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.503     1.450    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.092     1.542    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.114     1.692    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.737 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.737    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X35Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.829     1.954    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.517     1.437    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.091     1.528    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.148ns (62.954%)  route 0.087ns (37.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.465    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.148     1.613 r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/Q
                         net (fo=3, routed)           0.087     1.700    Reaction_Time_Averager_i/LSFR_0/inst/o_OUT[10]
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.023     1.488    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.465    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]/Q
                         net (fo=2, routed)           0.125     1.754    Reaction_Time_Averager_i/LSFR_0/inst/o_OUT[1]
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.076     1.541    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.465    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.148     1.613 r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/Q
                         net (fo=3, routed)           0.089     1.702    Reaction_Time_Averager_i/LSFR_0/inst/o_OUT[10]
    SLICE_X38Y52         LUT4 (Prop_lut4_I0_O)        0.098     1.800 r  Reaction_Time_Averager_i/LSFR_0/inst/p_0_out/O
                         net (fo=1, routed)           0.000     1.800    Reaction_Time_Averager_i/LSFR_0/inst/p_0_out__0[0]
    SLICE_X38Y52         FDPE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDPE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X38Y52         FDPE (Hold_fdpe_C_D)         0.120     1.585    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X39Y62    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_3_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X39Y62    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_3_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X41Y63    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_3_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X41Y63    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_3_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X38Y62    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_4_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X38Y62    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_4_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X38Y62    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_4_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X38Y62    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_4_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         25.000      24.000     SLICE_X32Y60    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X34Y53    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X34Y53    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y69    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[8]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y69    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y69    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y69    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[9]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X32Y53    Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X33Y54    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X33Y54    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         12.500      12.000     SLICE_X33Y53    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X34Y53    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X34Y53    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X32Y57    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X32Y57    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[3]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X32Y57    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[4]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X32Y58    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[5]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y70    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y71    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y71    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X32Y58    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack       21.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.064ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.579%)  route 3.035ns (85.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 29.841 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.660     5.294    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     5.812 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          3.035     8.847    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X32Y62         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.483    29.841    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X32Y62         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]/C
                         clock pessimism              0.425    30.265    
                         clock uncertainty           -0.035    30.230    
    SLICE_X32Y62         FDCE (Recov_fdce_C_CLR)     -0.319    29.911    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]
  -------------------------------------------------------------------
                         required time                         29.911    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                 21.064    

Slack (MET) :             21.064ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[23]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.579%)  route 3.035ns (85.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 29.841 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.660     5.294    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     5.812 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          3.035     8.847    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X32Y62         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.483    29.841    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X32Y62         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[23]/C
                         clock pessimism              0.425    30.265    
                         clock uncertainty           -0.035    30.230    
    SLICE_X32Y62         FDCE (Recov_fdce_C_CLR)     -0.319    29.911    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[23]
  -------------------------------------------------------------------
                         required time                         29.911    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                 21.064    

Slack (MET) :             21.064ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[24]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.579%)  route 3.035ns (85.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 29.841 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.660     5.294    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     5.812 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          3.035     8.847    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X32Y62         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.483    29.841    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X32Y62         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[24]/C
                         clock pessimism              0.425    30.265    
                         clock uncertainty           -0.035    30.230    
    SLICE_X32Y62         FDCE (Recov_fdce_C_CLR)     -0.319    29.911    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[24]
  -------------------------------------------------------------------
                         required time                         29.911    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                 21.064    

Slack (MET) :             21.064ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.579%)  route 3.035ns (85.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 29.841 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.660     5.294    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     5.812 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          3.035     8.847    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X32Y62         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.483    29.841    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X32Y62         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism              0.425    30.265    
                         clock uncertainty           -0.035    30.230    
    SLICE_X32Y62         FDCE (Recov_fdce_C_CLR)     -0.319    29.911    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         29.911    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                 21.064    

Slack (MET) :             21.210ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.518ns (15.210%)  route 2.888ns (84.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 29.840 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.660     5.294    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     5.812 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.888     8.700    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X32Y63         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.482    29.840    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X32Y63         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]/C
                         clock pessimism              0.425    30.264    
                         clock uncertainty           -0.035    30.229    
    SLICE_X32Y63         FDCE (Recov_fdce_C_CLR)     -0.319    29.910    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         29.910    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 21.210    

Slack (MET) :             21.210ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.518ns (15.210%)  route 2.888ns (84.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 29.840 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.660     5.294    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     5.812 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.888     8.700    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X32Y63         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.482    29.840    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X32Y63         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism              0.425    30.264    
                         clock uncertainty           -0.035    30.229    
    SLICE_X32Y63         FDCE (Recov_fdce_C_CLR)     -0.319    29.910    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         29.910    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 21.210    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.518ns (15.951%)  route 2.730ns (84.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 29.840 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.660     5.294    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     5.812 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.730     8.542    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X34Y63         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.482    29.840    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X34Y63         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[25]/C
                         clock pessimism              0.391    30.230    
                         clock uncertainty           -0.035    30.195    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.319    29.876    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         29.876    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.518ns (15.951%)  route 2.730ns (84.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 29.840 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.660     5.294    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     5.812 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.730     8.542    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X34Y63         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.482    29.840    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X34Y63         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[26]/C
                         clock pessimism              0.391    30.230    
                         clock uncertainty           -0.035    30.195    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.319    29.876    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         29.876    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.518ns (15.951%)  route 2.730ns (84.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 29.840 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.660     5.294    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     5.812 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.730     8.542    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X34Y63         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.482    29.840    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X34Y63         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                         clock pessimism              0.391    30.230    
                         clock uncertainty           -0.035    30.195    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.319    29.876    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[28]
  -------------------------------------------------------------------
                         required time                         29.876    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.518ns (15.951%)  route 2.730ns (84.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 29.840 - 25.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.660     5.294    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.518     5.812 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.730     8.542    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X34Y63         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.482    29.840    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X34Y63         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.391    30.230    
                         clock uncertainty           -0.035    30.195    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.319    29.876    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         29.876    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 21.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.164ns (28.308%)  route 0.415ns (71.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.415     2.016    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y52         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.164ns (28.308%)  route 0.415ns (71.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.415     2.016    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y52         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.164ns (28.308%)  route 0.415ns (71.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.415     2.016    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y52         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.164ns (28.308%)  route 0.415ns (71.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.415     2.016    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y52         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.164ns (28.308%)  route 0.415ns (71.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.415     2.016    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y52         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[8]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.164ns (28.308%)  route 0.415ns (71.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.415     2.016    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y52         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[8]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[9]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.164ns (28.308%)  route 0.415ns (71.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.415     2.016    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y52         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y52         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[9]/C
                         clock pessimism             -0.481     1.501    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[4]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.601%)  route 0.390ns (70.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.390     1.991    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X37Y53         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.856     1.981    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X37Y53         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[4]/C
                         clock pessimism             -0.481     1.500    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[5]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.601%)  route 0.390ns (70.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.390     1.991    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X37Y53         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.856     1.981    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X37Y53         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[5]/C
                         clock pessimism             -0.481     1.500    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[6]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.601%)  route 0.390ns (70.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.559     1.437    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y53         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          0.390     1.991    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X37Y53         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.856     1.981    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X37Y53         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[6]/C
                         clock pessimism             -0.481     1.500    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.583    





