Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 18 14:51:21 2025
| Host         : J10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_nexys_control_sets_placed.rpt
| Design       : top_nexys
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |              17 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |               9 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------------+--------------------------+------------------+----------------+--------------+
|      Clock Signal     |                Enable Signal               |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+--------------------------------------------+--------------------------+------------------+----------------+--------------+
|  clk_div/CLK          | riscv_system/uart_unit/uart/tx_unit/s_next | db_reset/reset_debounced |                2 |              4 |         2.00 |
|  clk_div/CLK          | riscv_system/uart_unit/uart/tx_unit/E[0]   | db_reset/reset_debounced |                2 |              5 |         2.50 |
|  clk_100MHz_IBUF_BUFG |                                            |                          |                4 |             13 |         3.25 |
|  clk_div/CLK          |                                            | db_reset/reset_debounced |                7 |             17 |         2.43 |
|  clk_100MHz_IBUF_BUFG | db_reset/counter[19]_i_1_n_0               |                          |                6 |             20 |         3.33 |
+-----------------------+--------------------------------------------+--------------------------+------------------+----------------+--------------+


