// Seed: 855750114
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output id_3,
    output logic id_4
);
  assign id_4 = id_1;
  reg id_5;
  logic id_6, id_7;
  type_13 id_8 (
      .id_0(1),
      .id_1(1),
      .id_2(1'h0),
      .id_3(id_3 & 1),
      .id_4({1{1'h0}})
  );
  logic id_9 = 1;
  always @(posedge "")
    if (1 - 1) begin
      id_0 = 1;
      id_6 = id_9;
      SystemTFIdentifier;
      id_0 = 1;
      id_5 <= 1;
      if (id_1 - 1) id_0 = 1;
    end
  always @(posedge 1'd0) begin
    for (id_7 = id_5; id_6; id_7 = id_1) #1 id_6 = id_1;
  end
endmodule
