<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ProjektZaliczeniowy.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SchematGlowny.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CHK" xil_pn:name="SchematGlowny.chk"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SchematGlowny.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CXT" xil_pn:name="SchematGlowny.cxt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="SchematGlowny.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="SchematGlowny.jed"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="SchematGlowny.jhd"/>
    <file xil_pn:fileType="FILE_LFP" xil_pn:name="SchematGlowny.lfp"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="SchematGlowny.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SchematGlowny.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="SchematGlowny.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="SchematGlowny.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SchematGlowny.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SchematGlowny.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SchematGlowny.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SchematGlowny.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="SchematGlowny.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SchematGlowny.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SchematGlowny.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SchematGlowny.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SchematGlowny.syr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SchematGlowny.tim"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SchematGlowny.tspec"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SchematGlowny.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="SchematGlowny.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SchematGlowny.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SchematGlowny.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SchematGlowny_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SchematGlowny_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="SchematGlowny_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SchematGlowny_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SchematGlowny_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SchematGlowny_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SchematGlowny_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SchematGlowny_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SchematVHDL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SchematVHDL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SchematVHDL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SchematVHDL.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SchematVHDL.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SchematVHDL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SchematVHDL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SchematVHDL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SchematVHDL_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SchematVHDL_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SchematVHDL_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Schemat_VHDL.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CHK" xil_pn:name="Schemat_VHDL.chk"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Schemat_VHDL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CXT" xil_pn:name="Schemat_VHDL.cxt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="Schemat_VHDL.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="Schemat_VHDL.jed"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="Schemat_VHDL.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Schemat_VHDL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="Schemat_VHDL.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="Schemat_VHDL.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Schemat_VHDL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Schemat_VHDL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Schemat_VHDL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Schemat_VHDL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="Schemat_VHDL.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Schemat_VHDL.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Schemat_VHDL.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Schemat_VHDL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Schemat_VHDL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="Schemat_VHDL.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Schemat_VHDL.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Schemat_VHDL.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Schemat_VHDL_build.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="Schemat_VHDL_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Schemat_VHDL_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Schemat_VHDL_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Schemat_VHDL_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Schemat_VHDL_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Schemat_VHDL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aktywna_anoda.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="aktywna_anoda.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="aktywna_anoda.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="aktywna_anoda.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="aktywna_anoda.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="aktywna_anoda.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dzielnik_100kHz_na_400Hz.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="dzielnik_100kHz_na_400Hz.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dzielnik_100kHz_na_400Hz.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dzielnik_100kHz_na_400Hz.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="dzielnik_100kHz_na_400Hz.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dzielnik_100kHz_na_400Hz.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dzielnik_400Hz_na_10Hz.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="dzielnik_400Hz_na_10Hz.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dzielnik_400Hz_na_10Hz.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dzielnik_400Hz_na_10Hz.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="dzielnik_400Hz_na_10Hz.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dzielnik_400Hz_na_10Hz.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="licznik_cyfra.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="licznik_cyfra.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="licznik_cyfra.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="licznik_cyfra.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="licznik_cyfra.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="licznik_cyfra.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="moj_projekt.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="moj_projekt.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="moj_projekt.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="moj_projekt.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="moj_projekt.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="moj_projekt.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="moj_projekt_Diody.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="moj_projekt_Diody.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="moj_projekt_Diody.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="moj_projekt_Diody.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="moj_projekt_Diody.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="moj_projekt_Diody.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="moj_projekt_MUX.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="moj_projekt_MUX.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="moj_projekt_MUX.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="moj_projekt_MUX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="moj_projekt_MUX.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="moj_projekt_MUX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_vec1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mult_vec1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mult_vec1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mult_vec1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="mult_vec1.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mult_vec1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ster_kropka.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ster_kropka.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ster_kropka.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ster_kropka.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ster_kropka.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ster_kropka.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="transkoder_7s.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="transkoder_7s.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="transkoder_7s.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="transkoder_7s.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="transkoder_7s.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="transkoder_7s.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1620807079" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1620807079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634661142" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2292335456826916855" xil_pn:start_ts="1634661142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1634661148" xil_pn:in_ck="9169448919248643507" xil_pn:name="TRANEXT_xstsynthesize_xbr" xil_pn:prop_ck="-214010896686509205" xil_pn:start_ts="1634661142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="SchematGlowny.ngr"/>
      <outfile xil_pn:name="Schemat_VHDL.lso"/>
      <outfile xil_pn:name="Schemat_VHDL.ngc"/>
      <outfile xil_pn:name="Schemat_VHDL.ngr"/>
      <outfile xil_pn:name="Schemat_VHDL.prj"/>
      <outfile xil_pn:name="Schemat_VHDL.stx"/>
      <outfile xil_pn:name="Schemat_VHDL.syr"/>
      <outfile xil_pn:name="Schemat_VHDL.xst"/>
      <outfile xil_pn:name="Schemat_VHDL_vhdl.prj"/>
      <outfile xil_pn:name="Schemat_VHDL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1636726050" xil_pn:in_ck="-2526059170884974415" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5625726181967240342" xil_pn:start_ts="1636726049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636726055" xil_pn:in_ck="5117832434981477421" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="2820029809837737375" xil_pn:start_ts="1636726050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Schemat_VHDL.bld"/>
      <outfile xil_pn:name="Schemat_VHDL.ngd"/>
      <outfile xil_pn:name="Schemat_VHDL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1636726078" xil_pn:in_ck="2490143403793813125" xil_pn:name="TRANEXT_vm6File_xbr" xil_pn:prop_ck="-3314504327034379284" xil_pn:start_ts="1636726055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Schemat_VHDL.chk"/>
      <outfile xil_pn:name="Schemat_VHDL.cxt"/>
      <outfile xil_pn:name="Schemat_VHDL.gyd"/>
      <outfile xil_pn:name="Schemat_VHDL.log"/>
      <outfile xil_pn:name="Schemat_VHDL.mfd"/>
      <outfile xil_pn:name="Schemat_VHDL.nga"/>
      <outfile xil_pn:name="Schemat_VHDL.pad"/>
      <outfile xil_pn:name="Schemat_VHDL.pnx"/>
      <outfile xil_pn:name="Schemat_VHDL.rpt"/>
      <outfile xil_pn:name="Schemat_VHDL.vm6"/>
      <outfile xil_pn:name="Schemat_VHDL.xml"/>
      <outfile xil_pn:name="Schemat_VHDL_build.xml"/>
      <outfile xil_pn:name="Schemat_VHDL_html"/>
      <outfile xil_pn:name="Schemat_VHDL_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1636726079" xil_pn:in_ck="-111349087808580667" xil_pn:name="TRANEXT_crtProg_xbr" xil_pn:prop_ck="5245363024343" xil_pn:start_ts="1636726078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Schemat_VHDL.jed"/>
    </transform>
    <transform xil_pn:end_ts="1636726078" xil_pn:in_ck="-111349087808580667" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1636726074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
