

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Wed Jul  9 03:20:00 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.784 us|  0.784 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                      |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filtez_fu_317     |filtez  |       13|       13|  0.104 us|  0.104 us|   13|   13|       no|
        |grp_logscl_fu_327     |logscl  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |tmp_19_logsch_fu_335  |logsch  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_scalel_fu_341     |scalel  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |grp_upzero_fu_352     |upzero  |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
        |grp_uppol2_fu_363     |uppol2  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        |grp_filtep_fu_372     |filtep  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_uppol1_fu_380     |uppol1  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        +----------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decode_label2  |       20|       20|         2|          -|          -|    10|        no|
        |- decode_label3  |       20|       20|         2|          -|          -|    10|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     731|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    12|      158|     693|    -|
|Memory               |        0|     -|       16|      17|    -|
|Multiplexer          |        -|     -|        -|     831|    -|
|Register             |        -|     -|      659|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    12|      833|    2272|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+----+-----+-----+
    |grp_filtez_fu_317         |filtez               |        0|   2|  60|  216|    0|
    |mul_14s_15ns_29_1_1_U134  |mul_14s_15ns_29_1_1  |        0|   1|   0|    2|    0|
    |mul_15s_32s_47_1_1_U130   |mul_15s_32s_47_1_1   |        0|   2|   0|   20|    0|
    |mul_15s_32s_47_1_1_U131   |mul_15s_32s_47_1_1   |        0|   2|   0|   20|    0|
    |mul_16s_15ns_31_1_1_U135  |mul_16s_15ns_31_1_1  |        0|   1|   0|    5|    0|
    |mul_16s_15ns_31_1_1_U136  |mul_16s_15ns_31_1_1  |        0|   1|   0|    5|    0|
    |mul_32s_7s_39_1_1_U132    |mul_32s_7s_39_1_1    |        0|   2|   0|   20|    0|
    |mux_4_2_14_1_1_U133       |mux_4_2_14_1_1       |        0|   0|   0|   20|    0|
    |grp_upzero_fu_352         |upzero               |        0|   1|  98|  385|    0|
    +--------------------------+---------------------+---------+----+----+-----+-----+
    |Total                     |                     |        0|  12| 158|  693|    0|
    +--------------------------+---------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |qq6_code6_table_U  |decode_qq6_code6_table_ROM_AUTO_1R  |        0|  16|  17|    0|    64|   16|     1|         1024|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                    |        0|  16|  17|    0|    64|   16|     1|         1024|
    +-------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln335_1_fu_1094_p2           |         +|   0|  0|  12|           4|           4|
    |add_ln335_2_fu_1066_p2           |         +|   0|  0|  12|           4|           4|
    |add_ln335_fu_857_p2              |         +|   0|  0|  12|           5|           2|
    |add_ln344_fu_654_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln347_fu_671_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln350_fu_677_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln354_fu_693_p2              |         +|   0|  0|  38|          31|          31|
    |add_ln367_fu_492_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln371_fu_727_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln379_fu_776_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln391_fu_868_p2              |         +|   0|  0|  12|           5|           2|
    |add_ln405_fu_1078_p2             |         +|   0|  0|  12|           5|           2|
    |i_15_fu_842_p2                   |         +|   0|  0|  12|           4|           1|
    |i_17_fu_1053_p2                  |         +|   0|  0|  12|           4|           1|
    |xa1_4_fu_966_p2                  |         +|   0|  0|  53|          46|          46|
    |xa1_5_fu_913_p2                  |         +|   0|  0|  57|          50|          50|
    |xa2_4_fu_1006_p2                 |         +|   0|  0|  53|          46|          46|
    |xa2_5_fu_933_p2                  |         +|   0|  0|  57|          50|          50|
    |sub_ln378_fu_772_p2              |         -|   0|  0|  39|          32|          32|
    |sub_ln396_fu_996_p2              |         -|   0|  0|  44|          37|          37|
    |xa1_fu_804_p2                    |         -|   0|  0|  44|          37|          37|
    |icmp_ln389_fu_836_p2             |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln405_fu_1047_p2            |      icmp|   0|  0|  12|           4|           4|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 731|         562|         547|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |accumc_address0                   |  31|          6|    4|         24|
    |accumc_d0                         |  14|          3|   32|         96|
    |accumd_address0                   |  31|          6|    4|         24|
    |accumd_d0                         |  14|          3|   32|         96|
    |ap_NS_fsm                         |  65|         14|    1|         14|
    |dec_ah1_o                         |   9|          2|   16|         32|
    |dec_ah2_o                         |   9|          2|   15|         30|
    |dec_al1_o                         |   9|          2|   16|         32|
    |dec_al2_o                         |   9|          2|   15|         30|
    |dec_del_bph_address0              |  14|          3|    3|          9|
    |dec_del_bph_ce0                   |  14|          3|    1|          3|
    |dec_del_bph_we0                   |   9|          2|    1|          2|
    |dec_del_bpl_address0              |  14|          3|    3|          9|
    |dec_del_bpl_ce0                   |  14|          3|    1|          3|
    |dec_del_bpl_we0                   |   9|          2|    1|          2|
    |dec_del_dhx_address0              |  14|          3|    3|          9|
    |dec_del_dhx_ce0                   |  14|          3|    1|          3|
    |dec_del_dhx_ce1                   |   9|          2|    1|          2|
    |dec_del_dhx_we0                   |   9|          2|    1|          2|
    |dec_del_dhx_we1                   |   9|          2|    1|          2|
    |dec_del_dltx_address0             |  14|          3|    3|          9|
    |dec_del_dltx_ce0                  |  14|          3|    1|          3|
    |dec_del_dltx_ce1                  |   9|          2|    1|          2|
    |dec_del_dltx_we0                  |   9|          2|    1|          2|
    |dec_del_dltx_we1                  |   9|          2|    1|          2|
    |dec_deth_o                        |   9|          2|   15|         30|
    |dec_detl_o                        |   9|          2|   15|         30|
    |dec_nbh_o                         |   9|          2|   15|         30|
    |dec_nbl_o                         |   9|          2|   15|         30|
    |dec_ph1_o                         |   9|          2|   32|         64|
    |dec_ph2_o                         |   9|          2|   32|         64|
    |dec_plt1_o                        |   9|          2|   32|         64|
    |dec_plt2_o                        |   9|          2|   32|         64|
    |dec_rh1_o                         |   9|          2|   31|         62|
    |dec_rh2_o                         |   9|          2|   31|         62|
    |dec_rlt1_o                        |   9|          2|   31|         62|
    |dec_rlt2_o                        |   9|          2|   31|         62|
    |grp_filtep_fu_372_al1             |  14|          3|   16|         48|
    |grp_filtep_fu_372_al2             |  14|          3|   15|         45|
    |grp_filtep_fu_372_rlt1            |  14|          3|   31|         93|
    |grp_filtep_fu_372_rlt2            |  14|          3|   31|         93|
    |grp_filtez_fu_317_bpl_q0          |  14|          3|   32|         96|
    |grp_filtez_fu_317_dlt_q0          |  14|          3|   16|         48|
    |grp_fu_396_p0                     |  14|          3|   32|         96|
    |grp_scalel_fu_341_nbl             |  14|          3|   15|         45|
    |grp_scalel_fu_341_shift_constant  |  14|          3|    4|         12|
    |grp_uppol1_fu_380_al1             |  14|          3|   16|         48|
    |grp_uppol1_fu_380_plt             |  14|          3|   32|         96|
    |grp_uppol1_fu_380_plt1            |  14|          3|   32|         96|
    |grp_uppol2_fu_363_al1             |  14|          3|   16|         48|
    |grp_uppol2_fu_363_al2             |  14|          3|   15|         45|
    |grp_uppol2_fu_363_plt             |  14|          3|   32|         96|
    |grp_uppol2_fu_363_plt1            |  14|          3|   32|         96|
    |grp_uppol2_fu_363_plt2            |  14|          3|   32|         96|
    |grp_upzero_fu_352_bli_q0          |  14|          3|   32|         96|
    |grp_upzero_fu_352_dlt             |  14|          3|   16|         48|
    |grp_upzero_fu_352_dlti_q0         |  14|          3|   16|         48|
    |grp_upzero_fu_352_dlti_q1         |  14|          3|   16|         48|
    |i_9_fu_192                        |   9|          2|    4|          8|
    |i_fu_184                          |   9|          2|    4|          8|
    |idx22_fu_188                      |   9|          2|    5|         10|
    |idx_fu_172                        |   9|          2|    5|         10|
    |xa1_2_fu_180                      |   9|          2|   50|        100|
    |xa2_2_fu_176                      |   9|          2|   50|        100|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 831|        179| 1068|       2739|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln347_reg_1237              |  32|   0|   32|          0|
    |add_ln350_reg_1243              |  32|   0|   32|          0|
    |add_ln367_reg_1153              |  32|   0|   32|          0|
    |add_ln371_reg_1260              |  32|   0|   32|          0|
    |add_ln379_reg_1271              |  32|   0|   32|          0|
    |ap_CS_fsm                       |  13|   0|   13|          0|
    |dec_ah2_load_reg_1177           |  15|   0|   15|          0|
    |dec_ph1_load_reg_1192           |  32|   0|   32|          0|
    |dec_ph2_load_reg_1198           |  32|   0|   32|          0|
    |dec_plt1_load_reg_1249          |  32|   0|   32|          0|
    |dec_plt2_load_reg_1255          |  32|   0|   32|          0|
    |grp_filtez_fu_317_ap_start_reg  |   1|   0|    1|          0|
    |grp_logscl_fu_327_ap_start_reg  |   1|   0|    1|          0|
    |grp_scalel_fu_341_ap_start_reg  |   1|   0|    1|          0|
    |grp_uppol1_fu_380_ap_start_reg  |   1|   0|    1|          0|
    |grp_uppol2_fu_363_ap_start_reg  |   1|   0|    1|          0|
    |grp_upzero_fu_352_ap_start_reg  |   1|   0|    1|          0|
    |i_9_fu_192                      |   4|   0|    4|          0|
    |i_fu_184                        |   4|   0|    4|          0|
    |idx22_fu_188                    |   5|   0|    5|          0|
    |idx_fu_172                      |   5|   0|    5|          0|
    |lshr_ln_reg_1143                |   4|   0|    4|          0|
    |reg_407                         |  15|   0|   15|          0|
    |sext_ln365_reg_1182             |  16|   0|   16|          0|
    |sub_ln378_reg_1266              |  32|   0|   32|          0|
    |tmp_13_reg_1232                 |  15|   0|   15|          0|
    |tmp_19_reg_1187                 |  15|   0|   15|          0|
    |tmp_reg_1203                    |  32|   0|   32|          0|
    |tmp_s_reg_1215                  |  32|   0|   32|          0|
    |trunc_ln23_reg_1133             |   6|   0|    6|          0|
    |trunc_ln2_reg_1227              |  16|   0|   16|          0|
    |trunc_ln345_1_reg_1220          |  16|   0|   16|          0|
    |trunc_ln364_1_reg_1148          |  14|   0|   14|          0|
    |trunc_ln405_reg_1316            |   4|   0|    4|          0|
    |trunc_ln_reg_1138               |   2|   0|    2|          0|
    |xa1_2_fu_180                    |  50|   0|   50|          0|
    |xa2_2_fu_176                    |  50|   0|   50|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 659|   0|  659|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|           decode|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|           decode|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_din1     |  out|   31|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_din2     |  out|   16|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_din3     |  out|   31|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_din4     |  out|   15|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_dout0    |   in|   32|  ap_ctrl_hs|           decode|  return value|
|grp_filtep_fu_650_p_ready    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_din1     |  out|    6|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_din2     |  out|   15|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_dout0    |   in|   15|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_start    |  out|    1|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_ready    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_done     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_logscl_fu_657_p_idle     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_din1     |  out|   15|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_din2     |  out|    4|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_dout0    |   in|   15|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_start    |  out|    1|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_ready    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_done     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_scalel_fu_663_p_idle     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_din1     |  out|   16|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_din2     |  out|   15|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_din3     |  out|   32|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_din4     |  out|   32|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_dout0    |   in|   16|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_start    |  out|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_ready    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_done     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol1_fu_669_p_idle     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_din1     |  out|   16|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_din2     |  out|   15|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_din3     |  out|   32|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_din4     |  out|   32|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_din5     |  out|   32|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_dout0    |   in|   15|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_start    |  out|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_ready    |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_done     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|grp_uppol2_fu_676_p_idle     |   in|    1|  ap_ctrl_hs|           decode|  return value|
|tmp_s_logsch_fu_684_p_din1   |  out|    2|  ap_ctrl_hs|           decode|  return value|
|tmp_s_logsch_fu_684_p_din2   |  out|   15|  ap_ctrl_hs|           decode|  return value|
|tmp_s_logsch_fu_684_p_dout0  |   in|   15|  ap_ctrl_hs|           decode|  return value|
|tmp_s_logsch_fu_684_p_ready  |   in|    1|  ap_ctrl_hs|           decode|  return value|
|input_r                      |   in|    8|     ap_none|          input_r|        scalar|
|dec_del_bpl_address0         |  out|    3|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_ce0              |  out|    1|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_we0              |  out|    1|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_d0               |  out|   32|   ap_memory|      dec_del_bpl|         array|
|dec_del_bpl_q0               |   in|   32|   ap_memory|      dec_del_bpl|         array|
|dec_del_dltx_address0        |  out|    3|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_ce0             |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_we0             |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_d0              |  out|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_q0              |   in|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_address1        |  out|    3|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_ce1             |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_we1             |  out|    1|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_d1              |  out|   16|   ap_memory|     dec_del_dltx|         array|
|dec_del_dltx_q1              |   in|   16|   ap_memory|     dec_del_dltx|         array|
|dec_rlt1_i                   |   in|   31|     ap_ovld|         dec_rlt1|       pointer|
|dec_rlt1_o                   |  out|   31|     ap_ovld|         dec_rlt1|       pointer|
|dec_rlt1_o_ap_vld            |  out|    1|     ap_ovld|         dec_rlt1|       pointer|
|dec_al1_i                    |   in|   16|     ap_ovld|          dec_al1|       pointer|
|dec_al1_o                    |  out|   16|     ap_ovld|          dec_al1|       pointer|
|dec_al1_o_ap_vld             |  out|    1|     ap_ovld|          dec_al1|       pointer|
|dec_rlt2_i                   |   in|   31|     ap_ovld|         dec_rlt2|       pointer|
|dec_rlt2_o                   |  out|   31|     ap_ovld|         dec_rlt2|       pointer|
|dec_rlt2_o_ap_vld            |  out|    1|     ap_ovld|         dec_rlt2|       pointer|
|dec_al2_i                    |   in|   15|     ap_ovld|          dec_al2|       pointer|
|dec_al2_o                    |  out|   15|     ap_ovld|          dec_al2|       pointer|
|dec_al2_o_ap_vld             |  out|    1|     ap_ovld|          dec_al2|       pointer|
|dec_detl_i                   |   in|   15|     ap_ovld|         dec_detl|       pointer|
|dec_detl_o                   |  out|   15|     ap_ovld|         dec_detl|       pointer|
|dec_detl_o_ap_vld            |  out|    1|     ap_ovld|         dec_detl|       pointer|
|qq4_code4_table_address0     |  out|    4|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_ce0          |  out|    1|   ap_memory|  qq4_code4_table|         array|
|qq4_code4_table_q0           |   in|   16|   ap_memory|  qq4_code4_table|         array|
|il                           |   in|    6|     ap_none|               il|       pointer|
|dec_nbl_i                    |   in|   15|     ap_ovld|          dec_nbl|       pointer|
|dec_nbl_o                    |  out|   15|     ap_ovld|          dec_nbl|       pointer|
|dec_nbl_o_ap_vld             |  out|    1|     ap_ovld|          dec_nbl|       pointer|
|dec_plt1_i                   |   in|   32|     ap_ovld|         dec_plt1|       pointer|
|dec_plt1_o                   |  out|   32|     ap_ovld|         dec_plt1|       pointer|
|dec_plt1_o_ap_vld            |  out|    1|     ap_ovld|         dec_plt1|       pointer|
|dec_plt2_i                   |   in|   32|     ap_ovld|         dec_plt2|       pointer|
|dec_plt2_o                   |  out|   32|     ap_ovld|         dec_plt2|       pointer|
|dec_plt2_o_ap_vld            |  out|    1|     ap_ovld|         dec_plt2|       pointer|
|dec_del_bph_address0         |  out|    3|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_ce0              |  out|    1|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_we0              |  out|    1|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_d0               |  out|   32|   ap_memory|      dec_del_bph|         array|
|dec_del_bph_q0               |   in|   32|   ap_memory|      dec_del_bph|         array|
|dec_del_dhx_address0         |  out|    3|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_ce0              |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_we0              |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_d0               |  out|   16|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_q0               |   in|   16|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_address1         |  out|    3|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_ce1              |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_we1              |  out|    1|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_d1               |  out|   16|   ap_memory|      dec_del_dhx|         array|
|dec_del_dhx_q1               |   in|   16|   ap_memory|      dec_del_dhx|         array|
|dec_rh1_i                    |   in|   31|     ap_ovld|          dec_rh1|       pointer|
|dec_rh1_o                    |  out|   31|     ap_ovld|          dec_rh1|       pointer|
|dec_rh1_o_ap_vld             |  out|    1|     ap_ovld|          dec_rh1|       pointer|
|dec_ah1_i                    |   in|   16|     ap_ovld|          dec_ah1|       pointer|
|dec_ah1_o                    |  out|   16|     ap_ovld|          dec_ah1|       pointer|
|dec_ah1_o_ap_vld             |  out|    1|     ap_ovld|          dec_ah1|       pointer|
|dec_rh2_i                    |   in|   31|     ap_ovld|          dec_rh2|       pointer|
|dec_rh2_o                    |  out|   31|     ap_ovld|          dec_rh2|       pointer|
|dec_rh2_o_ap_vld             |  out|    1|     ap_ovld|          dec_rh2|       pointer|
|dec_ah2_i                    |   in|   15|     ap_ovld|          dec_ah2|       pointer|
|dec_ah2_o                    |  out|   15|     ap_ovld|          dec_ah2|       pointer|
|dec_ah2_o_ap_vld             |  out|    1|     ap_ovld|          dec_ah2|       pointer|
|dec_deth_i                   |   in|   15|     ap_ovld|         dec_deth|       pointer|
|dec_deth_o                   |  out|   15|     ap_ovld|         dec_deth|       pointer|
|dec_deth_o_ap_vld            |  out|    1|     ap_ovld|         dec_deth|       pointer|
|dec_nbh_i                    |   in|   15|     ap_ovld|          dec_nbh|       pointer|
|dec_nbh_o                    |  out|   15|     ap_ovld|          dec_nbh|       pointer|
|dec_nbh_o_ap_vld             |  out|    1|     ap_ovld|          dec_nbh|       pointer|
|dec_ph1_i                    |   in|   32|     ap_ovld|          dec_ph1|       pointer|
|dec_ph1_o                    |  out|   32|     ap_ovld|          dec_ph1|       pointer|
|dec_ph1_o_ap_vld             |  out|    1|     ap_ovld|          dec_ph1|       pointer|
|dec_ph2_i                    |   in|   32|     ap_ovld|          dec_ph2|       pointer|
|dec_ph2_o                    |  out|   32|     ap_ovld|          dec_ph2|       pointer|
|dec_ph2_o_ap_vld             |  out|    1|     ap_ovld|          dec_ph2|       pointer|
|accumc_address0              |  out|    4|   ap_memory|           accumc|         array|
|accumc_ce0                   |  out|    1|   ap_memory|           accumc|         array|
|accumc_we0                   |  out|    1|   ap_memory|           accumc|         array|
|accumc_d0                    |  out|   32|   ap_memory|           accumc|         array|
|accumc_q0                    |   in|   32|   ap_memory|           accumc|         array|
|h_address0                   |  out|    5|   ap_memory|                h|         array|
|h_ce0                        |  out|    1|   ap_memory|                h|         array|
|h_q0                         |   in|   15|   ap_memory|                h|         array|
|h_address1                   |  out|    5|   ap_memory|                h|         array|
|h_ce1                        |  out|    1|   ap_memory|                h|         array|
|h_q1                         |   in|   15|   ap_memory|                h|         array|
|accumd_address0              |  out|    4|   ap_memory|           accumd|         array|
|accumd_ce0                   |  out|    1|   ap_memory|           accumd|         array|
|accumd_we0                   |  out|    1|   ap_memory|           accumd|         array|
|accumd_d0                    |  out|   32|   ap_memory|           accumd|         array|
|accumd_q0                    |   in|   32|   ap_memory|           accumd|         array|
|xout1                        |  out|   32|      ap_vld|            xout1|       pointer|
|xout1_ap_vld                 |  out|    1|      ap_vld|            xout1|       pointer|
|xout2                        |  out|   32|      ap_vld|            xout2|       pointer|
|xout2_ap_vld                 |  out|    1|      ap_vld|            xout2|       pointer|
+-----------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 9 
11 --> 12 
12 --> 13 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 14 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%xa2_2 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 15 'alloca' 'xa2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%xa1_2 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 16 'alloca' 'xa1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%tmp_17 = call i32 @filtez, i32 %dec_del_bph, i16 %dec_del_dhx" [data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 18 'call' 'tmp_17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 0, i4 %i" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 19 'store' 'store_ln332' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%input_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_r" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:23]   --->   Operation 21 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %input_read" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:23]   --->   Operation 22 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %input_read, i32 6, i32 7" [data/benchmarks/adpcm/adpcm.c:339]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %input_read, i32 2, i32 5" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%tmp_17 = call i32 @filtez, i32 %dec_del_bph, i16 %dec_del_dhx" [data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 25 'call' 'tmp_17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%dec_deth_load = load i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 26 'load' 'dec_deth_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i15 %dec_deth_load" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 27 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.45ns)   --->   "%tmp_23 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 28 'mux' 'tmp_23' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i14 %tmp_23" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 29 'sext' 'sext_ln364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.92ns)   --->   "%mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln364" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 30 'mul' 'mul_ln364' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln364, i32 15, i32 28" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 31 'partselect' 'trunc_ln364_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln364_1 = sext i14 %trunc_ln364_1" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 32 'sext' 'sext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln367 = add i32 %sext_ln364_1, i32 %tmp_17" [data/benchmarks/adpcm/adpcm.c:367]   --->   Operation 33 'add' 'add_ln367' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.14>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %dec_del_bpl, i16 %dec_del_dltx" [data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 34 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i4 %lshr_ln" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 35 'zext' 'zext_ln345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln345" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 36 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 37 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%il_load = load i6 %il" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 38 'load' 'il_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i6 %il_load" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 39 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%qq6_code6_table_addr = getelementptr i16 %qq6_code6_table, i64 0, i64 %zext_ln346" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 40 'getelementptr' 'qq6_code6_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.68ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 41 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%dec_nbl_load = load i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 42 'load' 'dec_nbl_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.95ns)   --->   "%tmp_13 = call i15 @logscl, i6 %trunc_ln23, i15 %dec_nbl_load, i13 %wl_code_table" [data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 43 'call' 'tmp_13' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%dec_ah1_load = load i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 44 'load' 'dec_ah1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dec_ah2_load = load i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 45 'load' 'dec_ah2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln365 = sext i14 %trunc_ln364_1" [data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 46 'sext' 'sext_ln365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%dec_nbh_load = load i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 47 'load' 'dec_nbh_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.95ns)   --->   "%tmp_19 = call i15 @logsch, i2 %trunc_ln, i15 %dec_nbh_load" [data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 48 'call' 'tmp_19' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln365 = store i15 %tmp_19, i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 49 'store' 'store_ln365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.19ns)   --->   "%tmp_20 = call i15 @scalel, i15 %tmp_19, i4 10, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 50 'call' 'tmp_20' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [2/2] (1.20ns)   --->   "%call_ln368 = call void @upzero, i16 %sext_ln365, i16 %dec_del_dhx, i32 %dec_del_bph" [data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 51 'call' 'call_ln368' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%dec_ph1_load = load i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 52 'load' 'dec_ph1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%dec_ph2_load = load i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 53 'load' 'dec_ph2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.91ns)   --->   "%tmp_21 = call i15 @uppol2, i16 %dec_ah1_load, i15 %dec_ah2_load, i32 %add_ln367, i32 %dec_ph1_load, i32 %dec_ph2_load" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 54 'call' 'tmp_21' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln374 = store i32 %dec_ph1_load, i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:374]   --->   Operation 55 'store' 'store_ln374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln375 = store i32 %add_ln367, i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:375]   --->   Operation 56 'store' 'store_ln375' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %dec_del_bpl, i16 %dec_del_dltx" [data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 57 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%dec_rlt1_load = load i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 58 'load' 'dec_rlt1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%dec_al1_load = load i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 59 'load' 'dec_al1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%dec_rlt2_load = load i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 60 'load' 'dec_rlt2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%dec_al2_load = load i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 61 'load' 'dec_al2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (4.12ns)   --->   "%tmp_s = call i32 @filtep, i31 %dec_rlt1_load, i16 %dec_al1_load, i31 %dec_rlt2_load, i15 %dec_al2_load" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 62 'call' 'tmp_s' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%dec_detl_load = load i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 63 'load' 'dec_detl_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln345_1 = zext i15 %dec_detl_load" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 64 'zext' 'zext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 65 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i16 %qq4_code4_table_load" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 66 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.94ns)   --->   "%mul_ln345 = mul i31 %sext_ln345, i31 %zext_ln345_1" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 67 'mul' 'mul_ln345' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln345_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln345, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 68 'partselect' 'trunc_ln345_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.68ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 69 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln346 = sext i16 %qq6_code6_table_load" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 70 'sext' 'sext_ln346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.94ns)   --->   "%mul_ln346 = mul i31 %sext_ln346, i31 %zext_ln345_1" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 71 'mul' 'mul_ln346' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln346, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 72 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (2.95ns)   --->   "%tmp_13 = call i15 @logscl, i6 %trunc_ln23, i15 %dec_nbl_load, i13 %wl_code_table" [data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 73 'call' 'tmp_13' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln348 = store i15 %tmp_13, i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 74 'store' 'store_ln348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln355 = store i31 %dec_rlt1_load, i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:355]   --->   Operation 75 'store' 'store_ln355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (2.19ns)   --->   "%tmp_20 = call i15 @scalel, i15 %tmp_19, i4 10, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 76 'call' 'tmp_20' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln366 = store i15 %tmp_20, i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 77 'store' 'store_ln366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln368 = call void @upzero, i16 %sext_ln365, i16 %dec_del_dhx, i32 %dec_del_bph" [data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 78 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 79 [1/2] (3.91ns)   --->   "%tmp_21 = call i15 @uppol2, i16 %dec_ah1_load, i15 %dec_ah2_load, i32 %add_ln367, i32 %dec_ph1_load, i32 %dec_ph2_load" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 79 'call' 'tmp_21' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln369 = store i15 %tmp_21, i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 80 'store' 'store_ln369' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.00>
ST_5 : Operation 81 [1/1] (0.88ns)   --->   "%add_ln344 = add i32 %tmp_s, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:344]   --->   Operation 81 'add' 'add_ln344' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln345 = trunc i32 %add_ln344" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 82 'trunc' 'trunc_ln345' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln345_1 = sext i16 %trunc_ln345_1" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 83 'sext' 'sext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln346_1 = sext i16 %trunc_ln345_1" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 84 'sext' 'sext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln346_2 = sext i16 %trunc_ln2" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 85 'sext' 'sext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.88ns)   --->   "%add_ln347 = add i32 %sext_ln346_2, i32 %add_ln344" [data/benchmarks/adpcm/adpcm.c:347]   --->   Operation 86 'add' 'add_ln347' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/2] (2.19ns)   --->   "%tmp_14 = call i15 @scalel, i15 %tmp_13, i4 8, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 87 'call' 'tmp_14' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 88 [1/1] (0.88ns)   --->   "%add_ln350 = add i32 %sext_ln345_1, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:350]   --->   Operation 88 'add' 'add_ln350' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/2] (1.20ns)   --->   "%call_ln351 = call void @upzero, i16 %trunc_ln345_1, i16 %dec_del_dltx, i32 %dec_del_bpl" [data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 89 'call' 'call_ln351' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%dec_plt1_load = load i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 90 'load' 'dec_plt1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%dec_plt2_load = load i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 91 'load' 'dec_plt2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (3.91ns)   --->   "%tmp_15 = call i15 @uppol2, i16 %dec_al1_load, i15 %dec_al2_load, i32 %add_ln350, i32 %dec_plt1_load, i32 %dec_plt2_load" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 92 'call' 'tmp_15' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 93 [1/1] (0.87ns)   --->   "%add_ln354 = add i31 %sext_ln346_1, i31 %trunc_ln345" [data/benchmarks/adpcm/adpcm.c:354]   --->   Operation 93 'add' 'add_ln354' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln356 = store i31 %add_ln354, i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:356]   --->   Operation 94 'store' 'store_ln356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln357 = store i32 %dec_plt1_load, i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:357]   --->   Operation 95 'store' 'store_ln357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %add_ln350, i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:358]   --->   Operation 96 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%dec_rh1_load = load i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 97 'load' 'dec_rh1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%dec_rh2_load = load i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 98 'load' 'dec_rh2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (4.12ns)   --->   "%tmp_18 = call i32 @filtep, i31 %dec_rh1_load, i16 %dec_ah1_load, i31 %dec_rh2_load, i15 %dec_ah2_load" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 99 'call' 'tmp_18' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 100 [2/2] (3.96ns)   --->   "%tmp_22 = call i16 @uppol1, i16 %dec_ah1_load, i15 %tmp_21, i32 %add_ln367, i32 %dec_ph1_load" [data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 100 'call' 'tmp_22' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 101 [1/1] (0.88ns)   --->   "%add_ln371 = add i32 %add_ln367, i32 %tmp_18" [data/benchmarks/adpcm/adpcm.c:371]   --->   Operation 101 'add' 'add_ln371' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln372 = trunc i32 %add_ln371" [data/benchmarks/adpcm/adpcm.c:372]   --->   Operation 102 'trunc' 'trunc_ln372' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln372 = store i31 %dec_rh1_load, i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:372]   --->   Operation 103 'store' 'store_ln372' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln373 = store i31 %trunc_ln372, i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:373]   --->   Operation 104 'store' 'store_ln373' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.91>
ST_6 : Operation 105 [1/2] (2.19ns)   --->   "%tmp_14 = call i15 @scalel, i15 %tmp_13, i4 8, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 105 'call' 'tmp_14' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln349 = store i15 %tmp_14, i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 106 'store' 'store_ln349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln351 = call void @upzero, i16 %trunc_ln345_1, i16 %dec_del_dltx, i32 %dec_del_bpl" [data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 107 'call' 'call_ln351' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 108 [1/2] (3.91ns)   --->   "%tmp_15 = call i15 @uppol2, i16 %dec_al1_load, i15 %dec_al2_load, i32 %add_ln350, i32 %dec_plt1_load, i32 %dec_plt2_load" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 108 'call' 'tmp_15' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln352 = store i15 %tmp_15, i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 109 'store' 'store_ln352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/2] (2.90ns)   --->   "%tmp_22 = call i16 @uppol1, i16 %dec_ah1_load, i15 %tmp_21, i32 %add_ln367, i32 %dec_ph1_load" [data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 110 'call' 'tmp_22' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln370 = store i16 %tmp_22, i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 111 'store' 'store_ln370' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.96>
ST_7 : Operation 112 [2/2] (3.96ns)   --->   "%tmp_16 = call i16 @uppol1, i16 %dec_al1_load, i15 %tmp_15, i32 %add_ln350, i32 %dec_plt1_load" [data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 112 'call' 'tmp_16' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.43>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:23]   --->   Operation 113 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/2] (2.90ns)   --->   "%tmp_16 = call i16 @uppol1, i16 %dec_al1_load, i15 %tmp_15, i32 %add_ln350, i32 %dec_plt1_load" [data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 114 'call' 'tmp_16' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln353 = store i16 %tmp_16, i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 115 'store' 'store_ln353' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.88ns)   --->   "%sub_ln378 = sub i32 %add_ln347, i32 %add_ln371" [data/benchmarks/adpcm/adpcm.c:378]   --->   Operation 116 'sub' 'sub_ln378' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.88ns)   --->   "%add_ln379 = add i32 %add_ln371, i32 %add_ln347" [data/benchmarks/adpcm/adpcm.c:379]   --->   Operation 117 'add' 'add_ln379' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %sub_ln378, i4 0" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln385 = sext i36 %shl_ln" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 119 'sext' 'sext_ln385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln385_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln378, i2 0" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 120 'bitconcatenate' 'shl_ln385_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln385_1 = sext i34 %shl_ln385_1" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 121 'sext' 'sext_ln385_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.92ns)   --->   "%xa1 = sub i37 %sext_ln385, i37 %sext_ln385_1" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 122 'sub' 'xa1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln333 = sext i37 %xa1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 123 'sext' 'sext_ln333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i32 %add_ln379" [data/benchmarks/adpcm/adpcm.c:386]   --->   Operation 124 'sext' 'sext_ln386' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (3.17ns)   --->   "%xa2 = mul i39 %sext_ln386, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:386]   --->   Operation 125 'mul' 'xa2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln333_1 = sext i39 %xa2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 126 'sext' 'sext_ln333_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %sext_ln333, i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 127 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %sext_ln333_1, i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 128 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln389 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 129 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.39>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%i_14 = load i4 %i" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 130 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.70ns)   --->   "%icmp_ln389 = icmp_eq  i4 %i_14, i4 10" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 131 'icmp' 'icmp_ln389' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.70ns)   --->   "%i_15 = add i4 %i_14, i4 1" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 132 'add' 'i_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %icmp_ln389, void %for.inc.split, void %for.end" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 133 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 134 'load' 'idx_load' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i4 %i_14" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 135 'zext' 'zext_ln389' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%ad_ptr = getelementptr i32 %accumd, i64 0, i64 %zext_ln389" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 136 'getelementptr' 'ad_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%ac_ptr = getelementptr i32 %accumc, i64 0, i64 %zext_ln389" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 137 'getelementptr' 'ac_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln335 = add i5 %idx_load, i5 2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 138 'add' 'add_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i5 %add_ln335" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 139 'zext' 'zext_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln335" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 140 'getelementptr' 'h_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (0.69ns)   --->   "%ac_ptr_load = load i4 %ac_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 141 'load' 'ac_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 142 [1/1] (0.70ns)   --->   "%add_ln391 = add i5 %idx_load, i5 3" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 142 'add' 'add_ln391' <Predicate = (!icmp_ln389)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i5 %add_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 143 'zext' 'zext_ln391' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%h_ptr_2 = getelementptr i15 %h, i64 0, i64 %zext_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 144 'getelementptr' 'h_ptr_2' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 145 [2/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 145 'load' 'h_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_9 : Operation 146 [2/2] (0.69ns)   --->   "%ad_ptr_load = load i4 %ad_ptr" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 146 'load' 'ad_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 147 [2/2] (0.68ns)   --->   "%h_ptr_2_load = load i5 %h_ptr_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 147 'load' 'h_ptr_2_load' <Predicate = (!icmp_ln389)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_9 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 %i_15, i4 %i" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 148 'store' 'store_ln332' <Predicate = (!icmp_ln389)> <Delay = 0.38>
ST_9 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln335 = store i5 %add_ln335, i5 %idx" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 149 'store' 'store_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.38>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%idx22 = alloca i32 1"   --->   Operation 150 'alloca' 'idx22' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 151 'alloca' 'i_9' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 152 [2/2] (0.69ns)   --->   "%accumc_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 152 'load' 'accumc_load' <Predicate = (icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 153 [2/2] (0.69ns)   --->   "%accumd_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 153 'load' 'accumd_load' <Predicate = (icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 0, i4 %i_9" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 154 'store' 'store_ln332' <Predicate = (icmp_ln389)> <Delay = 0.38>
ST_9 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx22"   --->   Operation 155 'store' 'store_ln0' <Predicate = (icmp_ln389)> <Delay = 0.38>

State 10 <SV = 9> <Delay = 5.21>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%xa2_2_load_1 = load i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 156 'load' 'xa2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%xa1_2_load_1 = load i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 157 'load' 'xa1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln390 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:390]   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln390' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln393 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/adpcm/adpcm.c:393]   --->   Operation 159 'specloopname' 'specloopname_ln393' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/2] (0.69ns)   --->   "%ac_ptr_load = load i4 %ac_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 160 'load' 'ac_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln391 = sext i32 %ac_ptr_load" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 161 'sext' 'sext_ln391' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 162 'load' 'h_ptr_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln391_1 = sext i15 %h_ptr_load" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 163 'sext' 'sext_ln391_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (3.17ns)   --->   "%mul_ln391 = mul i47 %sext_ln391_1, i47 %sext_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 164 'mul' 'mul_ln391' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln391_2 = sext i47 %mul_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 165 'sext' 'sext_ln391_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.95ns)   --->   "%xa1_5 = add i50 %sext_ln391_2, i50 %xa1_2_load_1" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 166 'add' 'xa1_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/2] (0.69ns)   --->   "%ad_ptr_load = load i4 %ad_ptr" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 167 'load' 'ad_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln392 = sext i32 %ad_ptr_load" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 168 'sext' 'sext_ln392' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/2] (0.68ns)   --->   "%h_ptr_2_load = load i5 %h_ptr_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 169 'load' 'h_ptr_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln392_1 = sext i15 %h_ptr_2_load" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 170 'sext' 'sext_ln392_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (3.17ns)   --->   "%mul_ln392 = mul i47 %sext_ln392_1, i47 %sext_ln392" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 171 'mul' 'mul_ln392' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln392_2 = sext i47 %mul_ln392" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 172 'sext' 'sext_ln392_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.95ns)   --->   "%xa2_5 = add i50 %sext_ln392_2, i50 %xa2_2_load_1" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 173 'add' 'xa2_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %xa1_5, i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 174 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 175 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %xa2_5, i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 175 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln389 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 176 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 4.82>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%xa2_2_load = load i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 177 'load' 'xa2_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%xa1_2_load = load i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 178 'load' 'xa1_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln389 = trunc i50 %xa2_2_load" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 179 'trunc' 'trunc_ln389' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln389_1 = trunc i50 %xa1_2_load" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 180 'trunc' 'trunc_ln389_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/2] (0.69ns)   --->   "%accumc_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 181 'load' 'accumc_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln395 = sext i32 %accumc_load" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 182 'sext' 'sext_ln395' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (3.17ns)   --->   "%mul_ln395 = mul i39 %sext_ln395, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 183 'mul' 'mul_ln395' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln395_1 = sext i39 %mul_ln395" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 184 'sext' 'sext_ln395_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.95ns)   --->   "%xa1_4 = add i46 %sext_ln395_1, i46 %trunc_ln389_1" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 185 'add' 'xa1_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/2] (0.69ns)   --->   "%accumd_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 186 'load' 'accumd_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load, i4 0" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 187 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln396 = sext i36 %shl_ln3" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 188 'sext' 'sext_ln396' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln396_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %accumd_load, i2 0" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 189 'bitconcatenate' 'shl_ln396_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln396_1 = sext i34 %shl_ln396_1" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 190 'sext' 'sext_ln396_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.92ns)   --->   "%sub_ln396 = sub i37 %sext_ln396, i37 %sext_ln396_1" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 191 'sub' 'sub_ln396' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln396_2 = sext i37 %sub_ln396" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 192 'sext' 'sext_ln396_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.95ns)   --->   "%xa2_4 = add i46 %sext_ln396_2, i46 %trunc_ln389" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 193 'add' 'xa2_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa1_4, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:397]   --->   Operation 194 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln397 = store i32 %trunc_ln3, i32 %xout1" [data/benchmarks/adpcm/adpcm.c:397]   --->   Operation 195 'store' 'store_ln397' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa2_4, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:398]   --->   Operation 196 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln398 = store i32 %trunc_ln4, i32 %xout2" [data/benchmarks/adpcm/adpcm.c:398]   --->   Operation 197 'store' 'store_ln398' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc78" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 198 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 1.40>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%i_16 = load i4 %i_9" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 199 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.70ns)   --->   "%icmp_ln405 = icmp_eq  i4 %i_16, i4 10" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 200 'icmp' 'icmp_ln405' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.70ns)   --->   "%i_17 = add i4 %i_16, i4 1" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 201 'add' 'i_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln405 = br i1 %icmp_ln405, void %for.inc78.split, void %for.end80" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 202 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%idx22_load = load i5 %idx22" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 203 'load' 'idx22_load' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln405 = trunc i5 %idx22_load" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 204 'trunc' 'trunc_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.70ns)   --->   "%add_ln335_2 = add i4 %trunc_ln405, i4 9" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 205 'add' 'add_ln335_2' <Predicate = (!icmp_ln405)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln335_2 = zext i4 %add_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 206 'zext' 'zext_ln335_2' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%ac_ptr1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 207 'getelementptr' 'ac_ptr1' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%ad_ptr1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 208 'getelementptr' 'ad_ptr1' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_12 : Operation 209 [2/2] (0.69ns)   --->   "%ac_ptr1_load = load i4 %ac_ptr1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 209 'load' 'ac_ptr1_load' <Predicate = (!icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 210 [2/2] (0.69ns)   --->   "%ad_ptr1_load = load i4 %ad_ptr1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 210 'load' 'ad_ptr1_load' <Predicate = (!icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 211 [1/1] (0.70ns)   --->   "%add_ln405 = add i5 %idx22_load, i5 31" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 211 'add' 'add_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 %i_17, i4 %i_9" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 212 'store' 'store_ln332' <Predicate = (!icmp_ln405)> <Delay = 0.38>
ST_12 : Operation 213 [1/1] (0.38ns)   --->   "%store_ln405 = store i5 %add_ln405, i5 %idx22" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 213 'store' 'store_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.38>
ST_12 : Operation 214 [1/1] (0.69ns)   --->   "%store_ln411 = store i32 %sub_ln378, i32 0" [data/benchmarks/adpcm/adpcm.c:411]   --->   Operation 214 'store' 'store_ln411' <Predicate = (icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 215 [1/1] (0.69ns)   --->   "%store_ln412 = store i32 %add_ln379, i32 0" [data/benchmarks/adpcm/adpcm.c:412]   --->   Operation 215 'store' 'store_ln412' <Predicate = (icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln413 = ret" [data/benchmarks/adpcm/adpcm.c:413]   --->   Operation 216 'ret' 'ret_ln413' <Predicate = (icmp_ln405)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 1.40>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln406 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:406]   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln406' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/adpcm/adpcm.c:409]   --->   Operation 218 'specloopname' 'specloopname_ln409' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.70ns)   --->   "%add_ln335_1 = add i4 %trunc_ln405, i4 10" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 219 'add' 'add_ln335_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln335_1 = zext i4 %add_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 220 'zext' 'zext_ln335_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%ad_ptr_1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 221 'getelementptr' 'ad_ptr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%ac_ptr_1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 222 'getelementptr' 'ac_ptr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/2] (0.69ns)   --->   "%ac_ptr1_load = load i4 %ac_ptr1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 223 'load' 'ac_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_13 : Operation 224 [1/1] (0.69ns)   --->   "%store_ln407 = store i32 %ac_ptr1_load, i4 %ac_ptr_1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 224 'store' 'store_ln407' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_13 : Operation 225 [1/2] (0.69ns)   --->   "%ad_ptr1_load = load i4 %ad_ptr1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 225 'load' 'ad_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_13 : Operation 226 [1/1] (0.69ns)   --->   "%store_ln408 = store i32 %ad_ptr1_load, i4 %ad_ptr_1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 226 'store' 'store_ln408' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc78" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 227 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dec_del_bpl]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dec_del_dltx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_rlt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_al1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rlt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_al2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_detl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ qq4_code4_table]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ il]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qq6_code6_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dec_nbl]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ wl_code_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ilb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dec_plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_plt2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_del_bph]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dec_del_dhx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_rh1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ah1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_rh2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ah2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_deth]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_nbh]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ph1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dec_ph2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ accumc]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ accumd]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ xout1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xout2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                     (alloca           ) [ 01111111111000]
xa2_2                   (alloca           ) [ 00111111111100]
xa1_2                   (alloca           ) [ 00111111111100]
i                       (alloca           ) [ 01111111111000]
store_ln332             (store            ) [ 00000000000000]
store_ln0               (store            ) [ 00000000000000]
input_read              (read             ) [ 00000000000000]
trunc_ln23              (trunc            ) [ 00011000000000]
trunc_ln                (partselect       ) [ 00010000000000]
lshr_ln                 (partselect       ) [ 00010000000000]
tmp_17                  (call             ) [ 00000000000000]
dec_deth_load           (load             ) [ 00000000000000]
zext_ln364              (zext             ) [ 00000000000000]
tmp_23                  (mux              ) [ 00000000000000]
sext_ln364              (sext             ) [ 00000000000000]
mul_ln364               (mul              ) [ 00000000000000]
trunc_ln364_1           (partselect       ) [ 00010000000000]
sext_ln364_1            (sext             ) [ 00000000000000]
add_ln367               (add              ) [ 00011110000000]
zext_ln345              (zext             ) [ 00000000000000]
qq4_code4_table_addr    (getelementptr    ) [ 00001000000000]
il_load                 (load             ) [ 00000000000000]
zext_ln346              (zext             ) [ 00000000000000]
qq6_code6_table_addr    (getelementptr    ) [ 00001000000000]
dec_nbl_load            (load             ) [ 00001000000000]
dec_ah1_load            (load             ) [ 00001110000000]
dec_ah2_load            (load             ) [ 00001100000000]
sext_ln365              (sext             ) [ 00001000000000]
dec_nbh_load            (load             ) [ 00000000000000]
tmp_19                  (call             ) [ 00001000000000]
store_ln365             (store            ) [ 00000000000000]
dec_ph1_load            (load             ) [ 00001110000000]
dec_ph2_load            (load             ) [ 00001000000000]
store_ln374             (store            ) [ 00000000000000]
store_ln375             (store            ) [ 00000000000000]
tmp                     (call             ) [ 00000100000000]
dec_rlt1_load           (load             ) [ 00000000000000]
dec_al1_load            (load             ) [ 00000111100000]
dec_rlt2_load           (load             ) [ 00000000000000]
dec_al2_load            (load             ) [ 00000110000000]
tmp_s                   (call             ) [ 00000100000000]
dec_detl_load           (load             ) [ 00000000000000]
zext_ln345_1            (zext             ) [ 00000000000000]
qq4_code4_table_load    (load             ) [ 00000000000000]
sext_ln345              (sext             ) [ 00000000000000]
mul_ln345               (mul              ) [ 00000000000000]
trunc_ln345_1           (partselect       ) [ 00000110000000]
qq6_code6_table_load    (load             ) [ 00000000000000]
sext_ln346              (sext             ) [ 00000000000000]
mul_ln346               (mul              ) [ 00000000000000]
trunc_ln2               (partselect       ) [ 00000100000000]
tmp_13                  (call             ) [ 00000110000000]
store_ln348             (store            ) [ 00000000000000]
store_ln355             (store            ) [ 00000000000000]
tmp_20                  (call             ) [ 00000000000000]
store_ln366             (store            ) [ 00000000000000]
call_ln368              (call             ) [ 00000000000000]
tmp_21                  (call             ) [ 00000110000000]
store_ln369             (store            ) [ 00000000000000]
add_ln344               (add              ) [ 00000000000000]
trunc_ln345             (trunc            ) [ 00000000000000]
sext_ln345_1            (sext             ) [ 00000000000000]
sext_ln346_1            (sext             ) [ 00000000000000]
sext_ln346_2            (sext             ) [ 00000000000000]
add_ln347               (add              ) [ 00000011100000]
add_ln350               (add              ) [ 00000011100000]
dec_plt1_load           (load             ) [ 00000011100000]
dec_plt2_load           (load             ) [ 00000010000000]
add_ln354               (add              ) [ 00000000000000]
store_ln356             (store            ) [ 00000000000000]
store_ln357             (store            ) [ 00000000000000]
store_ln358             (store            ) [ 00000000000000]
dec_rh1_load            (load             ) [ 00000000000000]
dec_rh2_load            (load             ) [ 00000000000000]
tmp_18                  (call             ) [ 00000000000000]
add_ln371               (add              ) [ 00000011100000]
trunc_ln372             (trunc            ) [ 00000000000000]
store_ln372             (store            ) [ 00000000000000]
store_ln373             (store            ) [ 00000000000000]
tmp_14                  (call             ) [ 00000000000000]
store_ln349             (store            ) [ 00000000000000]
call_ln351              (call             ) [ 00000000000000]
tmp_15                  (call             ) [ 00000001100000]
store_ln352             (store            ) [ 00000000000000]
tmp_22                  (call             ) [ 00000000000000]
store_ln370             (store            ) [ 00000000000000]
specpipeline_ln23       (specpipeline     ) [ 00000000000000]
tmp_16                  (call             ) [ 00000000000000]
store_ln353             (store            ) [ 00000000000000]
sub_ln378               (sub              ) [ 00000000011111]
add_ln379               (add              ) [ 00000000011111]
shl_ln                  (bitconcatenate   ) [ 00000000000000]
sext_ln385              (sext             ) [ 00000000000000]
shl_ln385_1             (bitconcatenate   ) [ 00000000000000]
sext_ln385_1            (sext             ) [ 00000000000000]
xa1                     (sub              ) [ 00000000000000]
sext_ln333              (sext             ) [ 00000000000000]
sext_ln386              (sext             ) [ 00000000000000]
xa2                     (mul              ) [ 00000000000000]
sext_ln333_1            (sext             ) [ 00000000000000]
store_ln333             (store            ) [ 00000000000000]
store_ln333             (store            ) [ 00000000000000]
br_ln389                (br               ) [ 00000000000000]
i_14                    (load             ) [ 00000000000000]
icmp_ln389              (icmp             ) [ 00000000011000]
i_15                    (add              ) [ 00000000000000]
br_ln389                (br               ) [ 00000000000000]
idx_load                (load             ) [ 00000000000000]
zext_ln389              (zext             ) [ 00000000000000]
ad_ptr                  (getelementptr    ) [ 00000000001000]
ac_ptr                  (getelementptr    ) [ 00000000001000]
add_ln335               (add              ) [ 00000000000000]
zext_ln335              (zext             ) [ 00000000000000]
h_ptr                   (getelementptr    ) [ 00000000001000]
add_ln391               (add              ) [ 00000000000000]
zext_ln391              (zext             ) [ 00000000000000]
h_ptr_2                 (getelementptr    ) [ 00000000001000]
store_ln332             (store            ) [ 00000000000000]
store_ln335             (store            ) [ 00000000000000]
idx22                   (alloca           ) [ 00000000011111]
i_9                     (alloca           ) [ 00000000011111]
store_ln332             (store            ) [ 00000000000000]
store_ln0               (store            ) [ 00000000000000]
xa2_2_load_1            (load             ) [ 00000000000000]
xa1_2_load_1            (load             ) [ 00000000000000]
speclooptripcount_ln390 (speclooptripcount) [ 00000000000000]
specloopname_ln393      (specloopname     ) [ 00000000000000]
ac_ptr_load             (load             ) [ 00000000000000]
sext_ln391              (sext             ) [ 00000000000000]
h_ptr_load              (load             ) [ 00000000000000]
sext_ln391_1            (sext             ) [ 00000000000000]
mul_ln391               (mul              ) [ 00000000000000]
sext_ln391_2            (sext             ) [ 00000000000000]
xa1_5                   (add              ) [ 00000000000000]
ad_ptr_load             (load             ) [ 00000000000000]
sext_ln392              (sext             ) [ 00000000000000]
h_ptr_2_load            (load             ) [ 00000000000000]
sext_ln392_1            (sext             ) [ 00000000000000]
mul_ln392               (mul              ) [ 00000000000000]
sext_ln392_2            (sext             ) [ 00000000000000]
xa2_5                   (add              ) [ 00000000000000]
store_ln333             (store            ) [ 00000000000000]
store_ln333             (store            ) [ 00000000000000]
br_ln389                (br               ) [ 00000000000000]
xa2_2_load              (load             ) [ 00000000000000]
xa1_2_load              (load             ) [ 00000000000000]
trunc_ln389             (trunc            ) [ 00000000000000]
trunc_ln389_1           (trunc            ) [ 00000000000000]
accumc_load             (load             ) [ 00000000000000]
sext_ln395              (sext             ) [ 00000000000000]
mul_ln395               (mul              ) [ 00000000000000]
sext_ln395_1            (sext             ) [ 00000000000000]
xa1_4                   (add              ) [ 00000000000000]
accumd_load             (load             ) [ 00000000000000]
shl_ln3                 (bitconcatenate   ) [ 00000000000000]
sext_ln396              (sext             ) [ 00000000000000]
shl_ln396_1             (bitconcatenate   ) [ 00000000000000]
sext_ln396_1            (sext             ) [ 00000000000000]
sub_ln396               (sub              ) [ 00000000000000]
sext_ln396_2            (sext             ) [ 00000000000000]
xa2_4                   (add              ) [ 00000000000000]
trunc_ln3               (partselect       ) [ 00000000000000]
store_ln397             (store            ) [ 00000000000000]
trunc_ln4               (partselect       ) [ 00000000000000]
store_ln398             (store            ) [ 00000000000000]
br_ln405                (br               ) [ 00000000000000]
i_16                    (load             ) [ 00000000000000]
icmp_ln405              (icmp             ) [ 00000000000011]
i_17                    (add              ) [ 00000000000000]
br_ln405                (br               ) [ 00000000000000]
idx22_load              (load             ) [ 00000000000000]
trunc_ln405             (trunc            ) [ 00000000000001]
add_ln335_2             (add              ) [ 00000000000000]
zext_ln335_2            (zext             ) [ 00000000000000]
ac_ptr1                 (getelementptr    ) [ 00000000000001]
ad_ptr1                 (getelementptr    ) [ 00000000000001]
add_ln405               (add              ) [ 00000000000000]
store_ln332             (store            ) [ 00000000000000]
store_ln405             (store            ) [ 00000000000000]
store_ln411             (store            ) [ 00000000000000]
store_ln412             (store            ) [ 00000000000000]
ret_ln413               (ret              ) [ 00000000000000]
speclooptripcount_ln406 (speclooptripcount) [ 00000000000000]
specloopname_ln409      (specloopname     ) [ 00000000000000]
add_ln335_1             (add              ) [ 00000000000000]
zext_ln335_1            (zext             ) [ 00000000000000]
ad_ptr_1                (getelementptr    ) [ 00000000000000]
ac_ptr_1                (getelementptr    ) [ 00000000000000]
ac_ptr1_load            (load             ) [ 00000000000000]
store_ln407             (store            ) [ 00000000000000]
ad_ptr1_load            (load             ) [ 00000000000000]
store_ln408             (store            ) [ 00000000000000]
br_ln405                (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dec_del_bpl">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bpl"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dec_del_dltx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dltx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dec_rlt1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dec_al1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dec_rlt2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dec_al2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dec_detl">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_detl"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="qq4_code4_table">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq4_code4_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="il">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="il"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="qq6_code6_table">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq6_code6_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dec_nbl">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbl"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="wl_code_table">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wl_code_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ilb_table">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ilb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dec_plt1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dec_plt2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dec_del_bph">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bph"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dec_del_dhx">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dhx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dec_rh1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dec_ah1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dec_rh2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dec_ah2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dec_deth">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_deth"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dec_nbh">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbh"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dec_ph1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dec_ph2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="accumc">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="h">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="accumd">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumd"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="xout1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="xout2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtez"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i14.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logscl"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logsch"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalel"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upzero"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uppol2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtep"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uppol1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="idx_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xa2_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="50" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xa2_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xa1_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="50" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xa1_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="idx22_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx22/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_9_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_9/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="qq4_code4_table_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="qq4_code4_table_addr/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qq4_code4_table_load/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="qq6_code6_table_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="qq6_code6_table_addr/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qq6_code6_table_load/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ad_ptr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ad_ptr/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="ac_ptr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ac_ptr/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="h_ptr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="15" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_ptr/9 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ac_ptr_load/9 accumc_load/9 ac_ptr1_load/12 store_ln411/12 store_ln407/13 "/>
</bind>
</comp>

<comp id="255" class="1004" name="h_ptr_2_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="15" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_ptr_2/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="268" dir="0" index="5" bw="15" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="15" slack="0"/>
<pin id="270" dir="1" index="7" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_ptr_load/9 h_ptr_2_load/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ad_ptr_load/9 accumd_load/9 ad_ptr1_load/12 store_ln412/12 store_ln408/13 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ac_ptr1_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ac_ptr1/12 "/>
</bind>
</comp>

<comp id="288" class="1004" name="ad_ptr1_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ad_ptr1/12 "/>
</bind>
</comp>

<comp id="299" class="1004" name="ad_ptr_1_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ad_ptr_1/13 "/>
</bind>
</comp>

<comp id="306" class="1004" name="ac_ptr_1_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ac_ptr_1/13 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_filtez_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="16" slack="0"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_17/1 tmp/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_logscl_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="15" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="1"/>
<pin id="330" dir="0" index="2" bw="15" slack="0"/>
<pin id="331" dir="0" index="3" bw="13" slack="0"/>
<pin id="332" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_19_logsch_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="15" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="1"/>
<pin id="338" dir="0" index="2" bw="15" slack="0"/>
<pin id="339" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_scalel_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="15" slack="0"/>
<pin id="343" dir="0" index="1" bw="15" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="0" index="3" bw="12" slack="0"/>
<pin id="346" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_20/3 tmp_14/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_upzero_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="0" index="2" bw="16" slack="0"/>
<pin id="356" dir="0" index="3" bw="32" slack="0"/>
<pin id="357" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln368/3 call_ln351/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_uppol2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="15" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="0" index="2" bw="15" slack="0"/>
<pin id="367" dir="0" index="3" bw="32" slack="0"/>
<pin id="368" dir="0" index="4" bw="32" slack="0"/>
<pin id="369" dir="0" index="5" bw="32" slack="0"/>
<pin id="370" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_21/3 tmp_15/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_filtep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="31" slack="0"/>
<pin id="375" dir="0" index="2" bw="16" slack="0"/>
<pin id="376" dir="0" index="3" bw="31" slack="0"/>
<pin id="377" dir="0" index="4" bw="15" slack="0"/>
<pin id="378" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/4 tmp_18/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_uppol1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="15" slack="1"/>
<pin id="384" dir="0" index="3" bw="32" slack="2"/>
<pin id="385" dir="0" index="4" bw="32" slack="2"/>
<pin id="386" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_22/5 tmp_16/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mul_ln391_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="15" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln391/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mul_ln392_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="15" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln392/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="xa2/8 mul_ln395/11 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="50" slack="9"/>
<pin id="403" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xa2_2_load_1/10 xa2_2_load/11 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="50" slack="9"/>
<pin id="406" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xa1_2_load_1/10 xa1_2_load/11 "/>
</bind>
</comp>

<comp id="407" class="1005" name="reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="15" slack="1"/>
<pin id="409" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 tmp_15 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln332_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="4" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln0_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln23_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="0"/>
<pin id="430" dir="0" index="3" bw="4" slack="0"/>
<pin id="431" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="lshr_ln_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="0" index="3" bw="4" slack="0"/>
<pin id="441" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="dec_deth_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="15" slack="0"/>
<pin id="448" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_deth_load/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln364_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="15" slack="0"/>
<pin id="452" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_23_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="0" index="1" bw="14" slack="0"/>
<pin id="457" dir="0" index="2" bw="12" slack="0"/>
<pin id="458" dir="0" index="3" bw="14" slack="0"/>
<pin id="459" dir="0" index="4" bw="12" slack="0"/>
<pin id="460" dir="0" index="5" bw="2" slack="0"/>
<pin id="461" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln364_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="0"/>
<pin id="470" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln364/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mul_ln364_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="0"/>
<pin id="474" dir="0" index="1" bw="15" slack="0"/>
<pin id="475" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln364/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln364_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="14" slack="0"/>
<pin id="480" dir="0" index="1" bw="29" slack="0"/>
<pin id="481" dir="0" index="2" bw="5" slack="0"/>
<pin id="482" dir="0" index="3" bw="6" slack="0"/>
<pin id="483" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln364_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln364_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="14" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln364_1/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln367_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="14" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln367/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln345_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="il_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="il_load/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln346_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="dec_nbl_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="15" slack="0"/>
<pin id="513" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_nbl_load/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="dec_ah1_load_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_ah1_load/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="dec_ah2_load_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="15" slack="0"/>
<pin id="523" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_ah2_load/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln365_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="14" slack="1"/>
<pin id="528" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln365/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="dec_nbh_load_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="15" slack="0"/>
<pin id="532" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_nbh_load/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln365_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="15" slack="0"/>
<pin id="537" dir="0" index="1" bw="15" slack="0"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln365/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="dec_ph1_load_load_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_ph1_load/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="dec_ph2_load_load_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_ph2_load/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln374_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln374/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln375_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln375/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="dec_rlt1_load_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="31" slack="0"/>
<pin id="564" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_rlt1_load/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="dec_al1_load_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_al1_load/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="dec_rlt2_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="31" slack="0"/>
<pin id="574" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_rlt2_load/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="dec_al2_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="15" slack="0"/>
<pin id="579" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_al2_load/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="dec_detl_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="15" slack="0"/>
<pin id="584" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_detl_load/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln345_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="15" slack="0"/>
<pin id="588" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345_1/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln345_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln345/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="mul_ln345_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="15" slack="0"/>
<pin id="597" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln345/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln345_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="31" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="0" index="3" bw="6" slack="0"/>
<pin id="605" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln345_1/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln346_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln346/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="mul_ln346_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="0" index="1" bw="15" slack="0"/>
<pin id="617" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln346/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="0" index="1" bw="31" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="0" index="3" bw="6" slack="0"/>
<pin id="625" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln348_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="15" slack="0"/>
<pin id="632" dir="0" index="1" bw="15" slack="0"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln355_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="31" slack="0"/>
<pin id="638" dir="0" index="1" bw="31" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln355/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="store_ln366_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="15" slack="0"/>
<pin id="644" dir="0" index="1" bw="15" slack="0"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln369_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="15" slack="0"/>
<pin id="650" dir="0" index="1" bw="15" slack="0"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln369/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln344_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="trunc_ln345_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln345/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln345_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln345_1/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sext_ln346_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="1"/>
<pin id="667" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln346_1/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sext_ln346_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln346_2/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln347_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln347/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln350_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="1"/>
<pin id="680" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="dec_plt1_load_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_plt1_load/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="dec_plt2_load_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_plt2_load/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln354_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="0" index="1" bw="31" slack="0"/>
<pin id="696" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln354/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln356_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="31" slack="0"/>
<pin id="701" dir="0" index="1" bw="31" slack="0"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln356/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln357_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln357/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln358_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln358/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="dec_rh1_load_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="31" slack="0"/>
<pin id="719" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_rh1_load/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="dec_rh2_load_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="31" slack="0"/>
<pin id="724" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_rh2_load/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln371_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="3"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="trunc_ln372_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln372/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="store_ln372_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="31" slack="0"/>
<pin id="738" dir="0" index="1" bw="31" slack="0"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln372/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln373_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="31" slack="0"/>
<pin id="744" dir="0" index="1" bw="31" slack="0"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="store_ln349_store_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="15" slack="0"/>
<pin id="750" dir="0" index="1" bw="15" slack="0"/>
<pin id="751" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln349/6 "/>
</bind>
</comp>

<comp id="754" class="1004" name="store_ln352_store_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="15" slack="0"/>
<pin id="756" dir="0" index="1" bw="15" slack="0"/>
<pin id="757" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln352/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="store_ln370_store_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="0" index="1" bw="16" slack="0"/>
<pin id="763" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln370/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="store_ln353_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="0"/>
<pin id="768" dir="0" index="1" bw="16" slack="0"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln353/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sub_ln378_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="3"/>
<pin id="774" dir="0" index="1" bw="32" slack="3"/>
<pin id="775" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln378/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln379_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="3"/>
<pin id="778" dir="0" index="1" bw="32" slack="3"/>
<pin id="779" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln379/8 "/>
</bind>
</comp>

<comp id="780" class="1004" name="shl_ln_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="36" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln385_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="36" slack="0"/>
<pin id="790" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln385/8 "/>
</bind>
</comp>

<comp id="792" class="1004" name="shl_ln385_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="34" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln385_1/8 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sext_ln385_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="34" slack="0"/>
<pin id="802" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln385_1/8 "/>
</bind>
</comp>

<comp id="804" class="1004" name="xa1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="36" slack="0"/>
<pin id="806" dir="0" index="1" bw="34" slack="0"/>
<pin id="807" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xa1/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln333_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="37" slack="0"/>
<pin id="812" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln333/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln386_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln386/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="sext_ln333_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="39" slack="0"/>
<pin id="821" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln333_1/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="store_ln333_store_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="37" slack="0"/>
<pin id="825" dir="0" index="1" bw="50" slack="7"/>
<pin id="826" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/8 "/>
</bind>
</comp>

<comp id="828" class="1004" name="store_ln333_store_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="39" slack="0"/>
<pin id="830" dir="0" index="1" bw="50" slack="7"/>
<pin id="831" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="i_14_load_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="8"/>
<pin id="835" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/9 "/>
</bind>
</comp>

<comp id="836" class="1004" name="icmp_ln389_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="0"/>
<pin id="838" dir="0" index="1" bw="4" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln389/9 "/>
</bind>
</comp>

<comp id="842" class="1004" name="i_15_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/9 "/>
</bind>
</comp>

<comp id="848" class="1004" name="idx_load_load_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="8"/>
<pin id="850" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln389_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="4" slack="0"/>
<pin id="853" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln335_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="5" slack="0"/>
<pin id="859" dir="0" index="1" bw="3" slack="0"/>
<pin id="860" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln335/9 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln335_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln335/9 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln391_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="5" slack="0"/>
<pin id="870" dir="0" index="1" bw="3" slack="0"/>
<pin id="871" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln391/9 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln391_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln391/9 "/>
</bind>
</comp>

<comp id="879" class="1004" name="store_ln332_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="4" slack="0"/>
<pin id="881" dir="0" index="1" bw="4" slack="8"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/9 "/>
</bind>
</comp>

<comp id="884" class="1004" name="store_ln335_store_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="0"/>
<pin id="886" dir="0" index="1" bw="5" slack="8"/>
<pin id="887" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln335/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="store_ln332_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="4" slack="0"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="store_ln0_store_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="5" slack="0"/>
<pin id="897" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sext_ln391_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="0"/>
<pin id="901" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln391/10 "/>
</bind>
</comp>

<comp id="904" class="1004" name="sext_ln391_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="15" slack="0"/>
<pin id="906" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln391_1/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext_ln391_2_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="47" slack="0"/>
<pin id="911" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln391_2/10 "/>
</bind>
</comp>

<comp id="913" class="1004" name="xa1_5_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="47" slack="0"/>
<pin id="915" dir="0" index="1" bw="50" slack="0"/>
<pin id="916" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xa1_5/10 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sext_ln392_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="0"/>
<pin id="921" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln392/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sext_ln392_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="15" slack="0"/>
<pin id="926" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln392_1/10 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln392_2_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="47" slack="0"/>
<pin id="931" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln392_2/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="xa2_5_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="47" slack="0"/>
<pin id="935" dir="0" index="1" bw="50" slack="0"/>
<pin id="936" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xa2_5/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="store_ln333_store_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="50" slack="0"/>
<pin id="941" dir="0" index="1" bw="50" slack="9"/>
<pin id="942" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/10 "/>
</bind>
</comp>

<comp id="944" class="1004" name="store_ln333_store_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="50" slack="0"/>
<pin id="946" dir="0" index="1" bw="50" slack="9"/>
<pin id="947" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/10 "/>
</bind>
</comp>

<comp id="949" class="1004" name="trunc_ln389_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="50" slack="0"/>
<pin id="951" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln389/11 "/>
</bind>
</comp>

<comp id="953" class="1004" name="trunc_ln389_1_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="50" slack="0"/>
<pin id="955" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln389_1/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="sext_ln395_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln395/11 "/>
</bind>
</comp>

<comp id="962" class="1004" name="sext_ln395_1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="39" slack="0"/>
<pin id="964" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln395_1/11 "/>
</bind>
</comp>

<comp id="966" class="1004" name="xa1_4_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="39" slack="0"/>
<pin id="968" dir="0" index="1" bw="46" slack="0"/>
<pin id="969" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xa1_4/11 "/>
</bind>
</comp>

<comp id="972" class="1004" name="shl_ln3_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="36" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/11 "/>
</bind>
</comp>

<comp id="980" class="1004" name="sext_ln396_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="36" slack="0"/>
<pin id="982" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln396/11 "/>
</bind>
</comp>

<comp id="984" class="1004" name="shl_ln396_1_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="34" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="0" index="2" bw="1" slack="0"/>
<pin id="988" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln396_1/11 "/>
</bind>
</comp>

<comp id="992" class="1004" name="sext_ln396_1_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="34" slack="0"/>
<pin id="994" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln396_1/11 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sub_ln396_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="36" slack="0"/>
<pin id="998" dir="0" index="1" bw="34" slack="0"/>
<pin id="999" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln396/11 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sext_ln396_2_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="37" slack="0"/>
<pin id="1004" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln396_2/11 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="xa2_4_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="37" slack="0"/>
<pin id="1008" dir="0" index="1" bw="46" slack="0"/>
<pin id="1009" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xa2_4/11 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="trunc_ln3_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="0"/>
<pin id="1014" dir="0" index="1" bw="46" slack="0"/>
<pin id="1015" dir="0" index="2" bw="5" slack="0"/>
<pin id="1016" dir="0" index="3" bw="7" slack="0"/>
<pin id="1017" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/11 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="store_ln397_store_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="0"/>
<pin id="1024" dir="0" index="1" bw="32" slack="0"/>
<pin id="1025" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln397/11 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="trunc_ln4_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="46" slack="0"/>
<pin id="1031" dir="0" index="2" bw="5" slack="0"/>
<pin id="1032" dir="0" index="3" bw="7" slack="0"/>
<pin id="1033" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/11 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="store_ln398_store_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="0"/>
<pin id="1040" dir="0" index="1" bw="32" slack="0"/>
<pin id="1041" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln398/11 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="i_16_load_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="2"/>
<pin id="1046" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_16/12 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="icmp_ln405_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="4" slack="0"/>
<pin id="1049" dir="0" index="1" bw="4" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln405/12 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="i_17_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="4" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/12 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="idx22_load_load_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="5" slack="2"/>
<pin id="1061" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx22_load/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="trunc_ln405_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="5" slack="0"/>
<pin id="1064" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln405/12 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="add_ln335_2_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="4" slack="0"/>
<pin id="1068" dir="0" index="1" bw="4" slack="0"/>
<pin id="1069" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln335_2/12 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="zext_ln335_2_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="4" slack="0"/>
<pin id="1074" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln335_2/12 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln405_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="5" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln405/12 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="store_ln332_store_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="4" slack="0"/>
<pin id="1086" dir="0" index="1" bw="4" slack="2"/>
<pin id="1087" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/12 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="store_ln405_store_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="5" slack="0"/>
<pin id="1091" dir="0" index="1" bw="5" slack="2"/>
<pin id="1092" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln405/12 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="add_ln335_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="4" slack="1"/>
<pin id="1096" dir="0" index="1" bw="4" slack="0"/>
<pin id="1097" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln335_1/13 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln335_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="4" slack="0"/>
<pin id="1101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln335_1/13 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="idx_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="5" slack="0"/>
<pin id="1107" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="1112" class="1005" name="xa2_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="50" slack="7"/>
<pin id="1114" dir="1" index="1" bw="50" slack="7"/>
</pin_list>
<bind>
<opset="xa2_2 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="xa1_2_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="50" slack="7"/>
<pin id="1121" dir="1" index="1" bw="50" slack="7"/>
</pin_list>
<bind>
<opset="xa1_2 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="i_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="4" slack="0"/>
<pin id="1128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1133" class="1005" name="trunc_ln23_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="6" slack="1"/>
<pin id="1135" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="trunc_ln_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="2" slack="1"/>
<pin id="1140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1143" class="1005" name="lshr_ln_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="4" slack="1"/>
<pin id="1145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1148" class="1005" name="trunc_ln364_1_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="14" slack="1"/>
<pin id="1150" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln364_1 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="add_ln367_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="1"/>
<pin id="1155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln367 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="qq4_code4_table_addr_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="4" slack="1"/>
<pin id="1163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="qq4_code4_table_addr "/>
</bind>
</comp>

<comp id="1166" class="1005" name="qq6_code6_table_addr_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="6" slack="1"/>
<pin id="1168" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="qq6_code6_table_addr "/>
</bind>
</comp>

<comp id="1177" class="1005" name="dec_ah2_load_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="15" slack="2"/>
<pin id="1179" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dec_ah2_load "/>
</bind>
</comp>

<comp id="1182" class="1005" name="sext_ln365_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="1"/>
<pin id="1184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln365 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_19_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="15" slack="1"/>
<pin id="1189" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="dec_ph1_load_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dec_ph1_load "/>
</bind>
</comp>

<comp id="1198" class="1005" name="dec_ph2_load_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dec_ph2_load "/>
</bind>
</comp>

<comp id="1203" class="1005" name="tmp_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="1"/>
<pin id="1205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1215" class="1005" name="tmp_s_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="1"/>
<pin id="1217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1220" class="1005" name="trunc_ln345_1_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="16" slack="1"/>
<pin id="1222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln345_1 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="trunc_ln2_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="16" slack="1"/>
<pin id="1229" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="tmp_13_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="15" slack="1"/>
<pin id="1234" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="add_ln347_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="3"/>
<pin id="1239" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln347 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="add_ln350_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="1"/>
<pin id="1245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln350 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="dec_plt1_load_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="1"/>
<pin id="1251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dec_plt1_load "/>
</bind>
</comp>

<comp id="1255" class="1005" name="dec_plt2_load_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="1"/>
<pin id="1257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dec_plt2_load "/>
</bind>
</comp>

<comp id="1260" class="1005" name="add_ln371_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="3"/>
<pin id="1262" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln371 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="sub_ln378_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="3"/>
<pin id="1268" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln378 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="add_ln379_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="3"/>
<pin id="1273" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln379 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="ad_ptr_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="4" slack="1"/>
<pin id="1281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ad_ptr "/>
</bind>
</comp>

<comp id="1284" class="1005" name="ac_ptr_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="4" slack="1"/>
<pin id="1286" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ac_ptr "/>
</bind>
</comp>

<comp id="1289" class="1005" name="h_ptr_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="5" slack="1"/>
<pin id="1291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_ptr "/>
</bind>
</comp>

<comp id="1294" class="1005" name="h_ptr_2_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="5" slack="1"/>
<pin id="1296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_ptr_2 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="idx22_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="5" slack="0"/>
<pin id="1301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx22 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="i_9_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="4" slack="0"/>
<pin id="1308" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="trunc_ln405_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="4" slack="1"/>
<pin id="1318" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln405 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="ac_ptr1_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="4" slack="1"/>
<pin id="1323" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ac_ptr1 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="ad_ptr1_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="4" slack="1"/>
<pin id="1328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ad_ptr1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="100" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="100" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="100" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="100" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="100" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="235" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="100" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="271"><net_src comp="242" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="277"><net_src comp="228" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="279"><net_src comp="144" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="280"><net_src comp="146" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="100" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="100" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="281" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="296"><net_src comp="288" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="297"><net_src comp="166" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="298"><net_src comp="168" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="304"><net_src comp="56" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="100" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="100" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="249" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="315"><net_src comp="272" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="316"><net_src comp="299" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="4" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="333"><net_src comp="102" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="104" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="106" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="335" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="108" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="351"><net_src comp="120" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="358"><net_src comp="110" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="32" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="361"><net_src comp="4" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="2" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="371"><net_src comp="112" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="379"><net_src comp="114" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="122" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="400"><net_src comp="136" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="410"><net_src comp="363" pin="6"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="416"><net_src comp="66" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="68" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="196" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="72" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="196" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="442"><net_src comp="78" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="196" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="82" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="462"><net_src comp="84" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="86" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="88" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="90" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="466"><net_src comp="92" pin="0"/><net_sink comp="454" pin=4"/></net>

<net id="467"><net_src comp="426" pin="4"/><net_sink comp="454" pin=5"/></net>

<net id="471"><net_src comp="454" pin="6"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="450" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="94" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="96" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="98" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="491"><net_src comp="478" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="317" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="505"><net_src comp="18" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="514"><net_src comp="22" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="519"><net_src comp="38" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="524"><net_src comp="42" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="533"><net_src comp="46" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="539"><net_src comp="335" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="46" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="48" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="549"><net_src comp="50" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="363" pin=5"/></net>

<net id="555"><net_src comp="541" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="48" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="6" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="570"><net_src comp="8" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="575"><net_src comp="10" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="580"><net_src comp="12" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="585"><net_src comp="14" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="209" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="586" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="116" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="594" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="96" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="118" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="613"><net_src comp="222" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="586" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="116" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="96" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="118" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="634"><net_src comp="327" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="22" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="562" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="10" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="341" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="44" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="363" pin="6"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="42" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="661"><net_src comp="654" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="654" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="662" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="677" pin="2"/><net_sink comp="363" pin=3"/></net>

<net id="686"><net_src comp="28" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="691"><net_src comp="30" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="363" pin=5"/></net>

<net id="697"><net_src comp="665" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="658" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="6" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="683" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="30" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="677" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="28" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="36" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="725"><net_src comp="40" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="731"><net_src comp="372" pin="5"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="727" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="717" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="40" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="732" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="36" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="341" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="14" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="363" pin="6"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="12" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="380" pin="5"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="38" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="380" pin="5"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="8" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="785"><net_src comp="130" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="772" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="66" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="791"><net_src comp="780" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="132" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="772" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="134" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="792" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="788" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="800" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="804" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="776" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="822"><net_src comp="396" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="810" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="819" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="840"><net_src comp="833" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="108" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="833" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="138" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="854"><net_src comp="833" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="861"><net_src comp="848" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="140" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="872"><net_src comp="848" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="142" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="868" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="883"><net_src comp="842" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="857" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="66" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="68" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="249" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="907"><net_src comp="262" pin="7"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="912"><net_src comp="388" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="909" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="404" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="922"><net_src comp="272" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="927"><net_src comp="262" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="932"><net_src comp="392" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="929" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="401" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="913" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="948"><net_src comp="933" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="401" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="404" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="249" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="965"><net_src comp="396" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="962" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="953" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="977"><net_src comp="130" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="272" pin="3"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="66" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="983"><net_src comp="972" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="132" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="272" pin="3"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="134" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="995"><net_src comp="984" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="980" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="992" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="949" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1018"><net_src comp="156" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="966" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="158" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1021"><net_src comp="160" pin="0"/><net_sink comp="1012" pin=3"/></net>

<net id="1026"><net_src comp="1012" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="58" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1034"><net_src comp="156" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="1006" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1036"><net_src comp="158" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1037"><net_src comp="160" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1042"><net_src comp="1028" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="60" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1051"><net_src comp="1044" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="108" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1044" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="138" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1065"><net_src comp="1059" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="162" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1082"><net_src comp="1059" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="164" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1053" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1093"><net_src comp="1078" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1098"><net_src comp="108" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1102"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1108"><net_src comp="172" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1111"><net_src comp="1105" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1115"><net_src comp="176" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1118"><net_src comp="1112" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1122"><net_src comp="180" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1125"><net_src comp="1119" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1129"><net_src comp="184" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1132"><net_src comp="1126" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1136"><net_src comp="422" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1141"><net_src comp="426" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1146"><net_src comp="436" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1151"><net_src comp="478" pin="4"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1156"><net_src comp="492" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="363" pin=3"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1159"><net_src comp="1153" pin="1"/><net_sink comp="380" pin=3"/></net>

<net id="1160"><net_src comp="1153" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1164"><net_src comp="202" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1169"><net_src comp="215" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1180"><net_src comp="521" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="1185"><net_src comp="526" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1190"><net_src comp="335" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1195"><net_src comp="541" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="1201"><net_src comp="546" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="363" pin=5"/></net>

<net id="1206"><net_src comp="317" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1218"><net_src comp="372" pin="5"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1223"><net_src comp="600" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1226"><net_src comp="1220" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1230"><net_src comp="620" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1235"><net_src comp="327" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1240"><net_src comp="671" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1246"><net_src comp="677" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="363" pin=3"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="380" pin=3"/></net>

<net id="1252"><net_src comp="683" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="1258"><net_src comp="688" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="363" pin=5"/></net>

<net id="1263"><net_src comp="727" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1269"><net_src comp="772" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1274"><net_src comp="776" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1282"><net_src comp="228" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1287"><net_src comp="235" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1292"><net_src comp="242" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1297"><net_src comp="255" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1302"><net_src comp="188" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1305"><net_src comp="1299" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1309"><net_src comp="192" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1312"><net_src comp="1306" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1319"><net_src comp="1062" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1324"><net_src comp="281" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1329"><net_src comp="288" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="272" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dec_del_bpl | {5 6 }
	Port: dec_del_dltx | {5 6 }
	Port: dec_rlt1 | {5 }
	Port: dec_al1 | {8 }
	Port: dec_rlt2 | {4 }
	Port: dec_al2 | {6 }
	Port: dec_detl | {6 }
	Port: qq4_code4_table | {}
	Port: il | {}
	Port: qq6_code6_table | {}
	Port: dec_nbl | {4 }
	Port: wl_code_table | {}
	Port: ilb_table | {}
	Port: dec_plt1 | {5 }
	Port: dec_plt2 | {5 }
	Port: dec_del_bph | {3 4 }
	Port: dec_del_dhx | {3 4 }
	Port: dec_rh1 | {5 }
	Port: dec_ah1 | {6 }
	Port: dec_rh2 | {5 }
	Port: dec_ah2 | {4 }
	Port: dec_deth | {4 }
	Port: dec_nbh | {3 }
	Port: dec_ph1 | {3 }
	Port: dec_ph2 | {3 }
	Port: accumc | {12 13 }
	Port: h | {}
	Port: accumd | {12 13 }
	Port: xout1 | {11 }
	Port: xout2 | {11 }
 - Input state : 
	Port: decode : input_r | {2 }
	Port: decode : dec_del_bpl | {3 4 5 6 }
	Port: decode : dec_del_dltx | {3 4 5 6 }
	Port: decode : dec_rlt1 | {4 }
	Port: decode : dec_al1 | {4 }
	Port: decode : dec_rlt2 | {4 }
	Port: decode : dec_al2 | {4 }
	Port: decode : dec_detl | {4 }
	Port: decode : qq4_code4_table | {3 4 }
	Port: decode : il | {3 }
	Port: decode : qq6_code6_table | {3 4 }
	Port: decode : dec_nbl | {3 }
	Port: decode : wl_code_table | {3 4 }
	Port: decode : ilb_table | {3 4 5 6 }
	Port: decode : dec_plt1 | {5 }
	Port: decode : dec_plt2 | {5 }
	Port: decode : dec_del_bph | {1 2 3 4 }
	Port: decode : dec_del_dhx | {1 2 3 4 }
	Port: decode : dec_rh1 | {5 }
	Port: decode : dec_ah1 | {3 }
	Port: decode : dec_rh2 | {5 }
	Port: decode : dec_ah2 | {3 }
	Port: decode : dec_deth | {2 }
	Port: decode : dec_nbh | {3 }
	Port: decode : dec_ph1 | {3 }
	Port: decode : dec_ph2 | {3 }
	Port: decode : accumc | {9 10 11 12 13 }
	Port: decode : h | {9 10 }
	Port: decode : accumd | {9 10 11 12 13 }
	Port: decode : xout1 | {}
	Port: decode : xout2 | {}
  - Chain level:
	State 1
		store_ln332 : 1
		store_ln0 : 1
	State 2
		zext_ln364 : 1
		tmp_23 : 1
		sext_ln364 : 2
		mul_ln364 : 3
		trunc_ln364_1 : 4
		sext_ln364_1 : 5
		add_ln367 : 6
	State 3
		qq4_code4_table_addr : 1
		qq4_code4_table_load : 2
		zext_ln346 : 1
		qq6_code6_table_addr : 2
		qq6_code6_table_load : 3
		tmp_13 : 1
		tmp_19 : 1
		store_ln365 : 2
		tmp_20 : 2
		call_ln368 : 1
		tmp_21 : 1
		store_ln374 : 1
	State 4
		tmp_s : 1
		zext_ln345_1 : 1
		sext_ln345 : 1
		mul_ln345 : 2
		trunc_ln345_1 : 3
		sext_ln346 : 1
		mul_ln346 : 2
		trunc_ln2 : 3
		store_ln348 : 1
		store_ln355 : 1
		store_ln366 : 1
		store_ln369 : 1
	State 5
		trunc_ln345 : 1
		add_ln347 : 1
		add_ln350 : 1
		tmp_15 : 2
		add_ln354 : 2
		store_ln356 : 3
		store_ln357 : 1
		store_ln358 : 2
		tmp_18 : 1
		add_ln371 : 2
		trunc_ln372 : 3
		store_ln372 : 1
		store_ln373 : 4
	State 6
		store_ln349 : 1
		store_ln352 : 1
		store_ln370 : 1
	State 7
	State 8
		store_ln353 : 1
		shl_ln : 1
		sext_ln385 : 2
		shl_ln385_1 : 1
		sext_ln385_1 : 2
		xa1 : 3
		sext_ln333 : 4
		sext_ln386 : 1
		xa2 : 2
		sext_ln333_1 : 3
		store_ln333 : 5
		store_ln333 : 4
	State 9
		icmp_ln389 : 1
		i_15 : 1
		br_ln389 : 2
		zext_ln389 : 1
		ad_ptr : 2
		ac_ptr : 2
		add_ln335 : 1
		zext_ln335 : 2
		h_ptr : 3
		ac_ptr_load : 3
		add_ln391 : 1
		zext_ln391 : 2
		h_ptr_2 : 3
		h_ptr_load : 4
		ad_ptr_load : 3
		h_ptr_2_load : 4
		store_ln332 : 2
		store_ln335 : 2
		store_ln332 : 1
		store_ln0 : 1
	State 10
		sext_ln391 : 1
		sext_ln391_1 : 1
		mul_ln391 : 2
		sext_ln391_2 : 3
		xa1_5 : 4
		sext_ln392 : 1
		sext_ln392_1 : 1
		mul_ln392 : 2
		sext_ln392_2 : 3
		xa2_5 : 4
		store_ln333 : 5
		store_ln333 : 5
	State 11
		trunc_ln389 : 1
		trunc_ln389_1 : 1
		sext_ln395 : 1
		mul_ln395 : 2
		sext_ln395_1 : 3
		xa1_4 : 4
		shl_ln3 : 1
		sext_ln396 : 2
		shl_ln396_1 : 1
		sext_ln396_1 : 2
		sub_ln396 : 3
		sext_ln396_2 : 4
		xa2_4 : 5
		trunc_ln3 : 5
		store_ln397 : 6
		trunc_ln4 : 6
		store_ln398 : 7
	State 12
		icmp_ln405 : 1
		i_17 : 1
		br_ln405 : 2
		trunc_ln405 : 1
		add_ln335_2 : 2
		zext_ln335_2 : 3
		ac_ptr1 : 4
		ad_ptr1 : 4
		ac_ptr1_load : 5
		ad_ptr1_load : 5
		add_ln405 : 1
		store_ln332 : 2
		store_ln405 : 2
	State 13
		zext_ln335_1 : 1
		ad_ptr_1 : 2
		ac_ptr_1 : 2
		store_ln407 : 3
		store_ln408 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |    grp_filtez_fu_317   |    2    | 1.67943 |    68   |   165   |
|          |    grp_logscl_fu_327   |    0    |  0.387  |    4    |   117   |
|          |  tmp_19_logsch_fu_335  |    0    |    0    |    0    |   128   |
|   call   |    grp_scalel_fu_341   |    0    |  0.387  |    9    |    58   |
|          |    grp_upzero_fu_352   |    1    | 2.74914 |   124   |   339   |
|          |    grp_uppol2_fu_363   |    8    |    0    |    2    |   236   |
|          |    grp_filtep_fu_372   |    4    |    0    |    0    |    94   |
|          |    grp_uppol1_fu_380   |    4    |    0    |    18   |   222   |
|----------|------------------------|---------|---------|---------|---------|
|          |    add_ln367_fu_492    |    0    |    0    |    0    |    39   |
|          |    add_ln344_fu_654    |    0    |    0    |    0    |    39   |
|          |    add_ln347_fu_671    |    0    |    0    |    0    |    39   |
|          |    add_ln350_fu_677    |    0    |    0    |    0    |    39   |
|          |    add_ln354_fu_693    |    0    |    0    |    0    |    38   |
|          |    add_ln371_fu_727    |    0    |    0    |    0    |    39   |
|          |    add_ln379_fu_776    |    0    |    0    |    0    |    39   |
|          |       i_15_fu_842      |    0    |    0    |    0    |    12   |
|    add   |    add_ln335_fu_857    |    0    |    0    |    0    |    12   |
|          |    add_ln391_fu_868    |    0    |    0    |    0    |    12   |
|          |      xa1_5_fu_913      |    0    |    0    |    0    |    57   |
|          |      xa2_5_fu_933      |    0    |    0    |    0    |    57   |
|          |      xa1_4_fu_966      |    0    |    0    |    0    |    53   |
|          |      xa2_4_fu_1006     |    0    |    0    |    0    |    53   |
|          |      i_17_fu_1053      |    0    |    0    |    0    |    12   |
|          |   add_ln335_2_fu_1066  |    0    |    0    |    0    |    12   |
|          |    add_ln405_fu_1078   |    0    |    0    |    0    |    12   |
|          |   add_ln335_1_fu_1094  |    0    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|---------|
|          |    sub_ln378_fu_772    |    0    |    0    |    0    |    39   |
|    sub   |       xa1_fu_804       |    0    |    0    |    0    |    43   |
|          |    sub_ln396_fu_996    |    0    |    0    |    0    |    43   |
|----------|------------------------|---------|---------|---------|---------|
|          |    mul_ln391_fu_388    |    2    |    0    |    0    |    20   |
|          |    mul_ln392_fu_392    |    2    |    0    |    0    |    20   |
|    mul   |       grp_fu_396       |    2    |    0    |    0    |    20   |
|          |    mul_ln364_fu_472    |    1    |    0    |    0    |    2    |
|          |    mul_ln345_fu_594    |    1    |    0    |    0    |    5    |
|          |    mul_ln346_fu_614    |    1    |    0    |    0    |    5    |
|----------|------------------------|---------|---------|---------|---------|
|   icmp   |    icmp_ln389_fu_836   |    0    |    0    |    0    |    12   |
|          |   icmp_ln405_fu_1047   |    0    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|---------|
|    mux   |      tmp_23_fu_454     |    0    |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|---------|
|   read   | input_read_read_fu_196 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    trunc_ln23_fu_422   |    0    |    0    |    0    |    0    |
|          |   trunc_ln345_fu_658   |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln372_fu_732   |    0    |    0    |    0    |    0    |
|          |   trunc_ln389_fu_949   |    0    |    0    |    0    |    0    |
|          |  trunc_ln389_1_fu_953  |    0    |    0    |    0    |    0    |
|          |   trunc_ln405_fu_1062  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |     trunc_ln_fu_426    |    0    |    0    |    0    |    0    |
|          |     lshr_ln_fu_436     |    0    |    0    |    0    |    0    |
|          |  trunc_ln364_1_fu_478  |    0    |    0    |    0    |    0    |
|partselect|  trunc_ln345_1_fu_600  |    0    |    0    |    0    |    0    |
|          |    trunc_ln2_fu_620    |    0    |    0    |    0    |    0    |
|          |    trunc_ln3_fu_1012   |    0    |    0    |    0    |    0    |
|          |    trunc_ln4_fu_1028   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln364_fu_450   |    0    |    0    |    0    |    0    |
|          |    zext_ln345_fu_498   |    0    |    0    |    0    |    0    |
|          |    zext_ln346_fu_506   |    0    |    0    |    0    |    0    |
|          |   zext_ln345_1_fu_586  |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln389_fu_851   |    0    |    0    |    0    |    0    |
|          |    zext_ln335_fu_863   |    0    |    0    |    0    |    0    |
|          |    zext_ln391_fu_874   |    0    |    0    |    0    |    0    |
|          |  zext_ln335_2_fu_1072  |    0    |    0    |    0    |    0    |
|          |  zext_ln335_1_fu_1099  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    sext_ln364_fu_468   |    0    |    0    |    0    |    0    |
|          |   sext_ln364_1_fu_488  |    0    |    0    |    0    |    0    |
|          |    sext_ln365_fu_526   |    0    |    0    |    0    |    0    |
|          |    sext_ln345_fu_590   |    0    |    0    |    0    |    0    |
|          |    sext_ln346_fu_610   |    0    |    0    |    0    |    0    |
|          |   sext_ln345_1_fu_662  |    0    |    0    |    0    |    0    |
|          |   sext_ln346_1_fu_665  |    0    |    0    |    0    |    0    |
|          |   sext_ln346_2_fu_668  |    0    |    0    |    0    |    0    |
|          |    sext_ln385_fu_788   |    0    |    0    |    0    |    0    |
|          |   sext_ln385_1_fu_800  |    0    |    0    |    0    |    0    |
|          |    sext_ln333_fu_810   |    0    |    0    |    0    |    0    |
|   sext   |    sext_ln386_fu_814   |    0    |    0    |    0    |    0    |
|          |   sext_ln333_1_fu_819  |    0    |    0    |    0    |    0    |
|          |    sext_ln391_fu_899   |    0    |    0    |    0    |    0    |
|          |   sext_ln391_1_fu_904  |    0    |    0    |    0    |    0    |
|          |   sext_ln391_2_fu_909  |    0    |    0    |    0    |    0    |
|          |    sext_ln392_fu_919   |    0    |    0    |    0    |    0    |
|          |   sext_ln392_1_fu_924  |    0    |    0    |    0    |    0    |
|          |   sext_ln392_2_fu_929  |    0    |    0    |    0    |    0    |
|          |    sext_ln395_fu_957   |    0    |    0    |    0    |    0    |
|          |   sext_ln395_1_fu_962  |    0    |    0    |    0    |    0    |
|          |    sext_ln396_fu_980   |    0    |    0    |    0    |    0    |
|          |   sext_ln396_1_fu_992  |    0    |    0    |    0    |    0    |
|          |  sext_ln396_2_fu_1002  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      shl_ln_fu_780     |    0    |    0    |    0    |    0    |
|bitconcatenate|   shl_ln385_1_fu_792   |    0    |    0    |    0    |    0    |
|          |     shl_ln3_fu_972     |    0    |    0    |    0    |    0    |
|          |   shl_ln396_1_fu_984   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    28   | 5.20257 |   225   |   2176  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       ac_ptr1_reg_1321      |    4   |
|       ac_ptr_reg_1284       |    4   |
|       ad_ptr1_reg_1326      |    4   |
|       ad_ptr_reg_1279       |    4   |
|      add_ln347_reg_1237     |   32   |
|      add_ln350_reg_1243     |   32   |
|      add_ln367_reg_1153     |   32   |
|      add_ln371_reg_1260     |   32   |
|      add_ln379_reg_1271     |   32   |
|    dec_ah2_load_reg_1177    |   15   |
|    dec_ph1_load_reg_1192    |   32   |
|    dec_ph2_load_reg_1198    |   32   |
|    dec_plt1_load_reg_1249   |   32   |
|    dec_plt2_load_reg_1255   |   32   |
|       h_ptr_2_reg_1294      |    5   |
|        h_ptr_reg_1289       |    5   |
|         i_9_reg_1306        |    4   |
|          i_reg_1126         |    4   |
|        idx22_reg_1299       |    5   |
|         idx_reg_1105        |    5   |
|       lshr_ln_reg_1143      |    4   |
|qq4_code4_table_addr_reg_1161|    4   |
|qq6_code6_table_addr_reg_1166|    6   |
|           reg_407           |   15   |
|     sext_ln365_reg_1182     |   16   |
|      sub_ln378_reg_1266     |   32   |
|       tmp_13_reg_1232       |   15   |
|       tmp_19_reg_1187       |   15   |
|         tmp_reg_1203        |   32   |
|        tmp_s_reg_1215       |   32   |
|     trunc_ln23_reg_1133     |    6   |
|      trunc_ln2_reg_1227     |   16   |
|    trunc_ln345_1_reg_1220   |   16   |
|    trunc_ln364_1_reg_1148   |   14   |
|     trunc_ln405_reg_1316    |    4   |
|      trunc_ln_reg_1138      |    2   |
|        xa1_2_reg_1119       |   50   |
|        xa2_2_reg_1112       |   50   |
+-----------------------------+--------+
|            Total            |   676  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_209 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_222 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_249 |  p0  |   7  |   4  |   28   ||    31   |
| grp_access_fu_249 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_262 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_272 |  p0  |   7  |   4  |   28   ||    31   |
| grp_access_fu_272 |  p1  |   2  |  32  |   64   ||    9    |
| grp_filtez_fu_317 |  p1  |   2  |  32  |   64   ||    9    |
| grp_filtez_fu_317 |  p2  |   2  |  16  |   32   ||    9    |
| grp_scalel_fu_341 |  p1  |   3  |  15  |   45   ||    14   |
| grp_scalel_fu_341 |  p2  |   2  |   4  |    8   |
| grp_upzero_fu_352 |  p1  |   3  |  16  |   48   ||    14   |
| grp_upzero_fu_352 |  p2  |   2  |  16  |   32   ||    9    |
| grp_upzero_fu_352 |  p3  |   2  |  32  |   64   ||    9    |
| grp_uppol2_fu_363 |  p3  |   3  |  32  |   96   ||    14   |
| grp_uppol2_fu_363 |  p4  |   4  |  32  |   128  ||    20   |
| grp_uppol2_fu_363 |  p5  |   4  |  32  |   128  ||    20   |
| grp_filtep_fu_372 |  p1  |   2  |  31  |   62   ||    9    |
| grp_filtep_fu_372 |  p3  |   2  |  31  |   62   ||    9    |
| grp_filtep_fu_372 |  p4  |   2  |  15  |   30   ||    9    |
| grp_uppol1_fu_380 |  p3  |   2  |  32  |   64   ||    9    |
| grp_uppol1_fu_380 |  p4  |   2  |  32  |   64   ||    9    |
|     grp_fu_396    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1205  || 9.84657 ||   288   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    5   |   225  |  2176  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   288  |
|  Register |    -   |    -   |   676  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   15   |   901  |  2464  |
+-----------+--------+--------+--------+--------+
