Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top_level_lab5.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level_lab5.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level_lab5"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top_level_lab5
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\reg16.v" into library work
Parsing module <reg16>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\pixel_controller.v" into library work
Parsing module <pixel_controller>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\pixel_clk.v" into library work
Parsing module <pixel_clk>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\hexto7segment.v" into library work
Parsing module <hexto7segment>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\decoder3to8.v" into library work
Parsing module <decoder3to8>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\ad_mux.v" into library work
Parsing module <ad_mux>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\Register_File.v" into library work
Parsing module <Register_File>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\one_shot.v" into library work
Parsing module <one_shot>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\Display_Controller.v" into library work
Parsing module <Display_Controller>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\top_level_lab5.v" into library work
Parsing module <top_level_lab5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_level_lab5>.

Elaborating module <one_shot>.

Elaborating module <Register_File>.

Elaborating module <decoder3to8>.

Elaborating module <reg16>.
WARNING:HDLCompiler:189 - "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\top_level_lab5.v" Line 44: Size mismatch in connection of port <W>. Formal port size is 16-bit while actual signal size is 4-bit.

Elaborating module <Display_Controller>.

Elaborating module <pixel_clk>.

Elaborating module <pixel_controller>.

Elaborating module <ad_mux>.

Elaborating module <hexto7segment>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level_lab5>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\top_level_lab5.v".
    Summary:
	no macro.
Unit <top_level_lab5> synthesized.

Synthesizing Unit <one_shot>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\one_shot.v".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q6>.
    Found 1-bit register for signal <q7>.
    Found 1-bit register for signal <q8>.
    Found 1-bit register for signal <q9>.
    Found 1-bit register for signal <q0>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <one_shot> synthesized.

Synthesizing Unit <Register_File>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\Register_File.v".
    Summary:
	no macro.
Unit <Register_File> synthesized.

Synthesizing Unit <decoder3to8>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\decoder3to8.v".
    Summary:
	inferred   8 Multiplexer(s).
Unit <decoder3to8> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\reg16.v".
    Found 16-bit register for signal <Dout>.
    Found 1-bit tristate buffer for signal <DA<15>> created at line 37
    Found 1-bit tristate buffer for signal <DA<14>> created at line 37
    Found 1-bit tristate buffer for signal <DA<13>> created at line 37
    Found 1-bit tristate buffer for signal <DA<12>> created at line 37
    Found 1-bit tristate buffer for signal <DA<11>> created at line 37
    Found 1-bit tristate buffer for signal <DA<10>> created at line 37
    Found 1-bit tristate buffer for signal <DA<9>> created at line 37
    Found 1-bit tristate buffer for signal <DA<8>> created at line 37
    Found 1-bit tristate buffer for signal <DA<7>> created at line 37
    Found 1-bit tristate buffer for signal <DA<6>> created at line 37
    Found 1-bit tristate buffer for signal <DA<5>> created at line 37
    Found 1-bit tristate buffer for signal <DA<4>> created at line 37
    Found 1-bit tristate buffer for signal <DA<3>> created at line 37
    Found 1-bit tristate buffer for signal <DA<2>> created at line 37
    Found 1-bit tristate buffer for signal <DA<1>> created at line 37
    Found 1-bit tristate buffer for signal <DA<0>> created at line 37
    Found 1-bit tristate buffer for signal <DB<15>> created at line 38
    Found 1-bit tristate buffer for signal <DB<14>> created at line 38
    Found 1-bit tristate buffer for signal <DB<13>> created at line 38
    Found 1-bit tristate buffer for signal <DB<12>> created at line 38
    Found 1-bit tristate buffer for signal <DB<11>> created at line 38
    Found 1-bit tristate buffer for signal <DB<10>> created at line 38
    Found 1-bit tristate buffer for signal <DB<9>> created at line 38
    Found 1-bit tristate buffer for signal <DB<8>> created at line 38
    Found 1-bit tristate buffer for signal <DB<7>> created at line 38
    Found 1-bit tristate buffer for signal <DB<6>> created at line 38
    Found 1-bit tristate buffer for signal <DB<5>> created at line 38
    Found 1-bit tristate buffer for signal <DB<4>> created at line 38
    Found 1-bit tristate buffer for signal <DB<3>> created at line 38
    Found 1-bit tristate buffer for signal <DB<2>> created at line 38
    Found 1-bit tristate buffer for signal <DB<1>> created at line 38
    Found 1-bit tristate buffer for signal <DB<0>> created at line 38
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <reg16> synthesized.

Synthesizing Unit <Display_Controller>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\Display_Controller.v".
    Summary:
	no macro.
Unit <Display_Controller> synthesized.

Synthesizing Unit <pixel_clk>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\pixel_clk.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_39_o_add_2_OUT> created at line 50.
    Found 32-bit comparator greater for signal <i[31]_GND_39_o_LessThan_2_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pixel_clk> synthesized.

Synthesizing Unit <pixel_controller>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\pixel_controller.v".
    Found 3-bit register for signal <present_state>.
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 11                                             |
    | Clock              | clk_480Hz (rising_edge)                        |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <pixel_controller> synthesized.

Synthesizing Unit <ad_mux>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\ad_mux.v".
    Found 4-bit 8-to-1 multiplexer for signal <Y> created at line 34.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ad_mux> synthesized.

Synthesizing Unit <hexto7segment>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Register_File\hexto7segment.v".
    Found 16x7-bit Read Only RAM for signal <disp>
    Summary:
	inferred   1 RAM(s).
Unit <hexto7segment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 20
 1-bit register                                        : 11
 16-bit register                                       : 8
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 24
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

