{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565710311284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565710311284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 12:31:51 2019 " "Processing started: Tue Aug 13 12:31:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565710311284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1565710311284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Harvard_Processor -c Harvard_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Harvard_Processor -c Harvard_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1565710311284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1565710311590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1565710311590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC Processador_Completo.v(43) " "Verilog HDL Declaration information at Processador_Completo.v(43): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "Processador_Completo.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1565710323652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC Processador_Completo.v(45) " "Verilog HDL Declaration information at Processador_Completo.v(45): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "Processador_Completo.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1565710323652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mbr MBR Processador_Completo.v(42) " "Verilog HDL Declaration information at Processador_Completo.v(42): object \"mbr\" differs only in case from object \"MBR\" in the same scope" {  } { { "Processador_Completo.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1565710323652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mar MAR Processador_Completo.v(41) " "Verilog HDL Declaration information at Processador_Completo.v(41): object \"mar\" differs only in case from object \"MAR\" in the same scope" {  } { { "Processador_Completo.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1565710323652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file processador_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador_Completo " "Found entity 1: Processador_Completo" {  } { { "Processador_Completo.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710323652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710323652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file processador_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_fsm " "Found entity 1: processador_fsm" {  } { { "processador_fsm.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710323652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710323652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710323652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710323652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ir.v(15) " "Verilog HDL warning at ir.v(15): extended using \"x\" or \"z\"" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1565710323652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710323652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710323652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ac.v(8) " "Verilog HDL warning at ac.v(8): extended using \"x\" or \"z\"" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1565710323652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 ac " "Found entity 1: ac" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710323652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710323652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710323667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710323667 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mbr.v(9) " "Verilog HDL warning at mbr.v(9): extended using \"x\" or \"z\"" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1565710323667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.v 1 1 " "Found 1 design units, including 1 entities, in source file mbr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mbr " "Found entity 1: mbr" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710323667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710323667 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ULA.v(32) " "Verilog HDL warning at ULA.v(32): extended using \"x\" or \"z\"" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1565710323667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710323667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710323667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harvard_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file harvard_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Harvard_Processor " "Found entity 1: Harvard_Processor" {  } { { "Harvard_Processor.bdf" "" { Schematic "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Harvard_Processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710323667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710323667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "Ram.vhd" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710324459 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710324459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710324459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "Rom.vhd" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710324459 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Rom.vhd" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710324459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710324459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Harvard_Processor " "Elaborating entity \"Harvard_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1565710324506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador_Completo Processador_Completo:proc " "Elaborating entity \"Processador_Completo\" for hierarchy \"Processador_Completo:proc\"" {  } { { "Harvard_Processor.bdf" "proc" { Schematic "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Harvard_Processor.bdf" { { 112 280 480 256 "proc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710324506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_fsm Processador_Completo:proc\|processador_fsm:FSM " "Elaborating entity \"processador_fsm\" for hierarchy \"Processador_Completo:proc\|processador_fsm:FSM\"" {  } { { "Processador_Completo.v" "FSM" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710324522 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode processador_fsm.v(195) " "Verilog HDL Always Construct warning at processador_fsm.v(195): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processador_fsm.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1565710324522 "|Harvard_Processor|Processador_Completo:proc|processador_fsm:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcodeInter processador_fsm.v(243) " "Verilog HDL Always Construct warning at processador_fsm.v(243): variable \"opcodeInter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processador_fsm.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1565710324522 "|Harvard_Processor|Processador_Completo:proc|processador_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcodeInter processador_fsm.v(162) " "Verilog HDL Always Construct warning at processador_fsm.v(162): inferring latch(es) for variable \"opcodeInter\", which holds its previous value in one or more paths through the always construct" {  } { { "processador_fsm.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v" 162 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1565710324522 "|Harvard_Processor|Processador_Completo:proc|processador_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeInter\[0\] processador_fsm.v(162) " "Inferred latch for \"opcodeInter\[0\]\" at processador_fsm.v(162)" {  } { { "processador_fsm.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324522 "|Harvard_Processor|Processador_Completo:proc|processador_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeInter\[1\] processador_fsm.v(162) " "Inferred latch for \"opcodeInter\[1\]\" at processador_fsm.v(162)" {  } { { "processador_fsm.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324522 "|Harvard_Processor|Processador_Completo:proc|processador_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeInter\[2\] processador_fsm.v(162) " "Inferred latch for \"opcodeInter\[2\]\" at processador_fsm.v(162)" {  } { { "processador_fsm.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324522 "|Harvard_Processor|Processador_Completo:proc|processador_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeInter\[3\] processador_fsm.v(162) " "Inferred latch for \"opcodeInter\[3\]\" at processador_fsm.v(162)" {  } { { "processador_fsm.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324522 "|Harvard_Processor|Processador_Completo:proc|processador_fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc Processador_Completo:proc\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"Processador_Completo:proc\|pc:PC\"" {  } { { "Processador_Completo.v" "PC" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710324537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(11) " "Verilog HDL assignment warning at pc.v(11): truncated value with size 32 to match size of target (12)" {  } { { "pc.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/pc.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|pc:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir Processador_Completo:proc\|ir:IR " "Elaborating entity \"ir\" for hierarchy \"Processador_Completo:proc\|ir:IR\"" {  } { { "Processador_Completo.v" "IR" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710324537 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mem_instrucao ir.v(8) " "Verilog HDL Always Construct warning at ir.v(8): variable \"out_mem_instrucao\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valor ir.v(6) " "Verilog HDL Always Construct warning at ir.v(6): inferring latch(es) for variable \"valor\", which holds its previous value in one or more paths through the always construct" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[0\] ir.v(8) " "Inferred latch for \"valor\[0\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[1\] ir.v(8) " "Inferred latch for \"valor\[1\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[2\] ir.v(8) " "Inferred latch for \"valor\[2\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[3\] ir.v(8) " "Inferred latch for \"valor\[3\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[4\] ir.v(8) " "Inferred latch for \"valor\[4\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[5\] ir.v(8) " "Inferred latch for \"valor\[5\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[6\] ir.v(8) " "Inferred latch for \"valor\[6\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[7\] ir.v(8) " "Inferred latch for \"valor\[7\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[8\] ir.v(8) " "Inferred latch for \"valor\[8\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[9\] ir.v(8) " "Inferred latch for \"valor\[9\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[10\] ir.v(8) " "Inferred latch for \"valor\[10\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[11\] ir.v(8) " "Inferred latch for \"valor\[11\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[12\] ir.v(8) " "Inferred latch for \"valor\[12\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[13\] ir.v(8) " "Inferred latch for \"valor\[13\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[14\] ir.v(8) " "Inferred latch for \"valor\[14\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[15\] ir.v(8) " "Inferred latch for \"valor\[15\]\" at ir.v(8)" {  } { { "ir.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324537 "|Harvard_Processor|Processador_Completo:proc|ir:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ac Processador_Completo:proc\|ac:AC " "Elaborating entity \"ac\" for hierarchy \"Processador_Completo:proc\|ac:AC\"" {  } { { "Processador_Completo.v" "AC" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710324553 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ac ac.v(8) " "Verilog HDL Always Construct warning at ac.v(8): inferring latch(es) for variable \"ac\", which holds its previous value in one or more paths through the always construct" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[0\] ac.v(9) " "Inferred latch for \"ac\[0\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[1\] ac.v(9) " "Inferred latch for \"ac\[1\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[2\] ac.v(9) " "Inferred latch for \"ac\[2\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[3\] ac.v(9) " "Inferred latch for \"ac\[3\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[4\] ac.v(9) " "Inferred latch for \"ac\[4\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[5\] ac.v(9) " "Inferred latch for \"ac\[5\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[6\] ac.v(9) " "Inferred latch for \"ac\[6\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[7\] ac.v(9) " "Inferred latch for \"ac\[7\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[8\] ac.v(9) " "Inferred latch for \"ac\[8\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[9\] ac.v(9) " "Inferred latch for \"ac\[9\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[10\] ac.v(9) " "Inferred latch for \"ac\[10\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[11\] ac.v(9) " "Inferred latch for \"ac\[11\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[12\] ac.v(9) " "Inferred latch for \"ac\[12\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[13\] ac.v(9) " "Inferred latch for \"ac\[13\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[14\] ac.v(9) " "Inferred latch for \"ac\[14\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac\[15\] ac.v(9) " "Inferred latch for \"ac\[15\]\" at ac.v(9)" {  } { { "ac.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|ac:AC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mbr Processador_Completo:proc\|mbr:MBR " "Elaborating entity \"mbr\" for hierarchy \"Processador_Completo:proc\|mbr:MBR\"" {  } { { "Processador_Completo.v" "MBR" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710324553 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mbr mbr.v(9) " "Verilog HDL Always Construct warning at mbr.v(9): inferring latch(es) for variable \"mbr\", which holds its previous value in one or more paths through the always construct" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[0\] mbr.v(11) " "Inferred latch for \"mbr\[0\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[1\] mbr.v(11) " "Inferred latch for \"mbr\[1\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[2\] mbr.v(11) " "Inferred latch for \"mbr\[2\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[3\] mbr.v(11) " "Inferred latch for \"mbr\[3\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[4\] mbr.v(11) " "Inferred latch for \"mbr\[4\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[5\] mbr.v(11) " "Inferred latch for \"mbr\[5\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[6\] mbr.v(11) " "Inferred latch for \"mbr\[6\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[7\] mbr.v(11) " "Inferred latch for \"mbr\[7\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[8\] mbr.v(11) " "Inferred latch for \"mbr\[8\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[9\] mbr.v(11) " "Inferred latch for \"mbr\[9\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[10\] mbr.v(11) " "Inferred latch for \"mbr\[10\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[11\] mbr.v(11) " "Inferred latch for \"mbr\[11\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[12\] mbr.v(11) " "Inferred latch for \"mbr\[12\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[13\] mbr.v(11) " "Inferred latch for \"mbr\[13\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[14\] mbr.v(11) " "Inferred latch for \"mbr\[14\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr\[15\] mbr.v(11) " "Inferred latch for \"mbr\[15\]\" at mbr.v(11)" {  } { { "mbr.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324553 "|Harvard_Processor|Processador_Completo:proc|mbr:MBR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Processador_Completo:proc\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"Processador_Completo:proc\|ULA:ULA\"" {  } { { "Processador_Completo.v" "ULA" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710324568 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagn ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): inferring latch(es) for variable \"flagn\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagz ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): inferring latch(es) for variable \"flagz\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultInt ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): inferring latch(es) for variable \"resultInt\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[0\] ULA.v(24) " "Inferred latch for \"resultInt\[0\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[1\] ULA.v(24) " "Inferred latch for \"resultInt\[1\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[2\] ULA.v(24) " "Inferred latch for \"resultInt\[2\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[3\] ULA.v(24) " "Inferred latch for \"resultInt\[3\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[4\] ULA.v(24) " "Inferred latch for \"resultInt\[4\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[5\] ULA.v(24) " "Inferred latch for \"resultInt\[5\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[6\] ULA.v(24) " "Inferred latch for \"resultInt\[6\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[7\] ULA.v(24) " "Inferred latch for \"resultInt\[7\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[8\] ULA.v(24) " "Inferred latch for \"resultInt\[8\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[9\] ULA.v(24) " "Inferred latch for \"resultInt\[9\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[10\] ULA.v(24) " "Inferred latch for \"resultInt\[10\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[11\] ULA.v(24) " "Inferred latch for \"resultInt\[11\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[12\] ULA.v(24) " "Inferred latch for \"resultInt\[12\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[13\] ULA.v(24) " "Inferred latch for \"resultInt\[13\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[14\] ULA.v(24) " "Inferred latch for \"resultInt\[14\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultInt\[15\] ULA.v(24) " "Inferred latch for \"resultInt\[15\]\" at ULA.v(24)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagz ULA.v(32) " "Inferred latch for \"flagz\" at ULA.v(32)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagn ULA.v(32) " "Inferred latch for \"flagn\" at ULA.v(32)" {  } { { "ULA.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324568 "|Harvard_Processor|Processador_Completo:proc|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar Processador_Completo:proc\|mar:MAR " "Elaborating entity \"mar\" for hierarchy \"Processador_Completo:proc\|mar:MAR\"" {  } { { "Processador_Completo.v" "MAR" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710324584 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mar mar.v(7) " "Verilog HDL Always Construct warning at mar.v(7): inferring latch(es) for variable \"mar\", which holds its previous value in one or more paths through the always construct" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[0\] mar.v(7) " "Inferred latch for \"mar\[0\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[1\] mar.v(7) " "Inferred latch for \"mar\[1\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[2\] mar.v(7) " "Inferred latch for \"mar\[2\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[3\] mar.v(7) " "Inferred latch for \"mar\[3\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[4\] mar.v(7) " "Inferred latch for \"mar\[4\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[5\] mar.v(7) " "Inferred latch for \"mar\[5\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[6\] mar.v(7) " "Inferred latch for \"mar\[6\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[7\] mar.v(7) " "Inferred latch for \"mar\[7\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[8\] mar.v(7) " "Inferred latch for \"mar\[8\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[9\] mar.v(7) " "Inferred latch for \"mar\[9\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[10\] mar.v(7) " "Inferred latch for \"mar\[10\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[11\] mar.v(7) " "Inferred latch for \"mar\[11\]\" at mar.v(7)" {  } { { "mar.v" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1565710324584 "|Harvard_Processor|Processador_Completo:proc|mar:MAR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:ram " "Elaborating entity \"Ram\" for hierarchy \"Ram:ram\"" {  } { { "Harvard_Processor.bdf" "ram" { Schematic "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Harvard_Processor.bdf" { { 32 536 752 160 "ram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710324584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ram:ram\|altsyncram:altsyncram_component\"" {  } { { "Ram.vhd" "altsyncram_component" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Ram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ram:ram\|altsyncram:altsyncram_component\"" {  } { { "Ram.vhd" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Ram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memram.mif " "Parameter \"init_file\" = \"memram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326461 ""}  } { { "Ram.vhd" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Ram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1565710326461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5s3 " "Found entity 1: altsyncram_d5s3" {  } { { "db/altsyncram_d5s3.tdf" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/db/altsyncram_d5s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710326566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710326566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5s3 Ram:ram\|altsyncram:altsyncram_component\|altsyncram_d5s3:auto_generated " "Elaborating entity \"altsyncram_d5s3\" for hierarchy \"Ram:ram\|altsyncram:altsyncram_component\|altsyncram_d5s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:rom " "Elaborating entity \"Rom\" for hierarchy \"Rom:rom\"" {  } { { "Harvard_Processor.bdf" "rom" { Schematic "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Harvard_Processor.bdf" { { 232 536 752 360 "rom" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "Rom.vhd" "altsyncram_component" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "Rom.vhd" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file operacoes.mif " "Parameter \"init_file\" = \"operacoes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326675 ""}  } { { "Rom.vhd" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1565710326675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pbs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pbs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pbs3 " "Found entity 1: altsyncram_pbs3" {  } { { "db/altsyncram_pbs3.tdf" "" { Text "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/db/altsyncram_pbs3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565710326722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565710326722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pbs3 Rom:rom\|altsyncram:altsyncram_component\|altsyncram_pbs3:auto_generated " "Elaborating entity \"altsyncram_pbs3\" for hierarchy \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_pbs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565710326722 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/output_files/Harvard_Processor.map.smsg " "Generated suppressed messages file D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/output_files/Harvard_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1565710326909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565710326925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 12:32:06 2019 " "Processing ended: Tue Aug 13 12:32:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565710326925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565710326925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565710326925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1565710326925 ""}
