# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_9.srcs/sources_1/new/circuit.v" \
"../../../../../project_8/project_8.srcs/sources_1/imports/new/counter.v" \
"../../../../../project_8/project_8.srcs/sources_1/imports/new/debouncer.v" \
"../../../../project_9.srcs/sources_1/new/fsm.v" \
"../../../../project_9.srcs/sources_1/new/indicator_control.v" \
"../../../../../project_8/project_8.srcs/sources_1/imports/new/synchronizer.v" \
"../../../../project_9.srcs/sim_1/new/test_circuit_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
