#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: ras.ece.northwestern.edu

# Wed Mar  1 12:16:59 2023

#Implementation: rev_2


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53001:16:53001:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53051:16:53051:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53060:16:53060:28|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53074:16:53074:27|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53221:20:53221:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53226:20:53226:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53229:20:53229:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53232:20:53232:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53346:20:53346:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53351:20:53351:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53354:20:53354:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53357:20:53357:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53446:20:53446:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53451:20:53451:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53454:20:53454:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53457:20:53457:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53545:20:53545:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53550:20:53550:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53553:20:53553:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53556:20:53556:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53642:20:53642:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53647:20:53647:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53650:20:53650:32|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53653:20:53653:31|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53861:12:53861:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":53875:12:53875:23|Read directive translate_on.
@N: CG334 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54140:12:54140:24|Read directive translate_off.
@N: CG333 :"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":54154:12:54154:23|Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/hbb0163/ce495/CE495/edge_detect/sv/edge_detect.sv" (library work)
@I::"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv" (library work)
@I::"/home/hbb0163/ce495/CE495/edge_detect/sv/grayscale.sv" (library work)
@I::"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv" (library work)
Verilog syntax check successful!
Selecting top level module edge_detect
@N: CG364 :"/home/hbb0163/ce495/CE495/edge_detect/sv/grayscale.sv":2:7:2:15|Synthesizing module grayscale in library work.
Running optimization stage 1 on grayscale .......
@N: CG364 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000011000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000100000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000110
   Generated name = fifo_24s_32s_6s
Running optimization stage 1 on fifo_24s_32s_6s .......
@N: CG364 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":153:7:153:20|Synthesizing module shift_register in library work.
Running optimization stage 1 on shift_register .......
@N: CG364 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":1:7:1:11|Synthesizing module sobel in library work.
Running optimization stage 1 on sobel .......
@N: CG364 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":2:7:2:10|Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000100000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000110
   Generated name = fifo_8s_32s_6s
Running optimization stage 1 on fifo_8s_32s_6s .......
@N: CG364 :"/home/hbb0163/ce495/CE495/edge_detect/sv/edge_detect.sv":2:7:2:17|Synthesizing module edge_detect in library work.
Running optimization stage 1 on edge_detect .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar  1 12:16:59 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: NF107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/edge_detect.sv":2:7:2:17|Selected library: work cell: edge_detect view verilog as top level
@N: NF107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/edge_detect.sv":2:7:2:17|Selected library: work cell: edge_detect view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar  1 12:16:59 2023

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
@L:"/home/hbb0163/ce495/CE495/edge_detect/syn/rev_2/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.edge_detect.verilog "
Compiling work_edge_detect_verilog as a separate process
Compilation of node work.edge_detect finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:02s, Total real run time = 0h:00m:02s

Distributed Compiler Report
***************************

DP Name                      Status      Start time     End Time       Total Real Time     Log File                                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.edge_detect.verilog     Success     0h:00m:00s     0h:00m:02s     0h:00m:02s          /home/hbb0163/ce495/CE495/edge_detect/syn/rev_2/synwork//distcomp/distcomp0/distcomp0.log
====================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar  1 12:17:02 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar  1 12:17:03 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

@N|Running in 64-bit mode
@N: NF107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/edge_detect.sv":2:7:2:17|Selected library: work cell: edge_detect view verilog as top level
@N: NF107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/edge_detect.sv":2:7:2:17|Selected library: work cell: edge_detect view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar  1 12:17:04 2023

###########################################################]
Premap Report

# Wed Mar  1 12:17:04 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/hbb0163/ce495/CE495/edge_detect/syn/rev_2/edge_detect_scck.rpt 
Printing clock  summary report in "/home/hbb0163/ce495/CE495/edge_detect/syn/rev_2/edge_detect_scck.rpt" file 
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 126MB)

@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)



Clock Summary
******************

          Start                 Requested     Requested     Clock        Clock                     Clock
Level     Clock                 Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------
0 -       System                1.0 MHz       1000.000      system       system_clkgroup           20   
                                                                                                        
0 -       edge_detect|clock     233.9 MHz     4.275         inferred     Autoconstr_clkgroup_0     250  
========================================================================================================



Clock Load Summary
***********************

                      Clock     Source          Clock Pin                         Non-clock Pin     Non-clock Pin
Clock                 Load      Pin             Seq Example                       Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------
System                20        -               sobel_inst.x_c[9:0].C             -                 -            
                                                                                                                 
edge_detect|clock     250       clock(port)     output_fifo.fifo_buf[7:0].CLK     -                 -            
=================================================================================================================

@W: MT531 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":93:4:93:7|Found signal identified as System clock which controls 20 sequential elements including sobel_inst.y_c[9:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/hbb0163/ce495/CE495/edge_detect/sv/grayscale.sv":18:0:18:8|Found inferred clock edge_detect|clock which controls 250 sequential elements including grayscale_inst.gs[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/hbb0163/ce495/CE495/edge_detect/syn/rev_2/edge_detect.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 127MB)

Encoding state machine state[2:0] (in view: work.sobel(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 154MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 154MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 49MB peak: 154MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar  1 12:17:05 2023

###########################################################]
Map & Optimize Report

# Wed Mar  1 12:17:05 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: ras.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62381
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"/home/hbb0163/ce495/CE495/edge_detect/sv/grayscale.sv":38:61:38:149|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

@N: MO231 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Found counter in view:work.sobel(verilog) instance shift_reg_inst.shift_reg_inst.shift_reg_1_addr_cntr_reg[9:0] 
@N: MO231 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Found counter in view:work.sobel(verilog) instance shift_reg_inst.shift_reg_inst.shift_reg_addr_cntr_reg[9:0] 
@N: MO231 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Found counter in view:work.sobel(verilog) instance cnt[10:0] 
Encoding state machine state[2:0] (in view: work.sobel(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[0] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[1] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[2] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[3] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[4] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[5] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[6] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[7] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[8] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[9] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[10] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[11] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[12] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[13] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[14] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[15] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[16] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[17] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[18] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[19] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[20] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[21] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[22] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance input_fifo.dout[23] (in view: work.edge_detect(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_24s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_24s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_24s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_24s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_24s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_24s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_24s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_24s_32s_6s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg[0] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg[1] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg[2] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg[3] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg[4] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg[5] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg[6] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg[7] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg_1[0] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg_1[1] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg_1[2] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg_1[3] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg_1[4] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg_1[5] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg_1[6] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg_1[7] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg[0] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg[1] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg[2] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg[3] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg[4] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg[5] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg[6] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg[7] (in view: work.sobel(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg_1[0] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg_1[1] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg_1[2] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg_1[3] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg_1[4] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg_1[5] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg_1[6] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg_1[7] (in view: work.sobel(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[0] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[0] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[1] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[1] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[2] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[2] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[3] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[3] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[4] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[4] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[5] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[5] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[6] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[6] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Removing sequential instance dout[7] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[7] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|RAM shift_reg_inst.shift_reg_inst.shift_reg_1[7:0] (in view: work.sobel(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|RAM shift_reg_inst.shift_reg_inst.shift_reg[7:0] (in view: work.sobel(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":35:4:35:12|RAM input_fifo.fifo_buf[23:0] (in view: work.edge_detect(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":35:4:35:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":35:4:35:12|RAM fifo_buf[7:0] (in view: work.fifo_24s_32s_6s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_1_reg[7:0] (in view: work.sobel(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|Removing sequential instance shift_reg_inst.shift_reg_inst.shift_reg_reg[7:0] (in view: work.sobel(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":50:4:50:12|Boundary register dout[7:0] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)

@N: MF578 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":93:4:93:7|Incompatible asynchronous control logic preventing generated clock conversion of sobel_inst.x_c[9] (in view: work.edge_detect(verilog)). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable. This should only be set if asynchronous control logic cannot cause a clock edge.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.state[0] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":42:4:42:12|Removing sequential instance output_fifo.wr_addr[3] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":55:4:55:12|Removing sequential instance output_fifo.rd_addr[3] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":42:4:42:12|Removing sequential instance output_fifo.wr_addr[2] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":55:4:55:12|Removing sequential instance output_fifo.rd_addr[2] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":42:4:42:12|Removing sequential instance output_fifo.wr_addr[1] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":55:4:55:12|Removing sequential instance output_fifo.rd_addr[1] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":42:4:42:12|Removing sequential instance output_fifo.wr_addr[0] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":55:4:55:12|Removing sequential instance output_fifo.rd_addr[0] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":42:4:42:12|Removing sequential instance output_fifo.wr_addr[4] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":55:4:55:12|Removing sequential instance output_fifo.rd_addr[4] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":42:4:42:12|Removing sequential instance output_fifo.wr_addr[5] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":55:4:55:12|Removing sequential instance output_fifo.rd_addr[5] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.x[9] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.x[8] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.x[6] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.x[7] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.x[4] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.x[5] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.x[2] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.x[3] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.x[0] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.
@N: BN362 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":60:0:60:8|Removing sequential instance sobel_inst.x[1] (in view: work.edge_detect(verilog)) of type view:ALTERA_APEX.S_DFF_N(PRIM) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 121MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 138MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 185 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cycloneive_io_ibuf     185        wr_addr_ret_1  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 138MB)

Writing Analyst data base /home/hbb0163/ce495/CE495/edge_detect/syn/rev_2/synwork/edge_detect_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 138MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file /home/hbb0163/ce495/CE495/edge_detect/syn/rev_2/edge_detect_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 138MB)

@W: MT420 |Found inferred clock edge_detect|clock with period 11.41ns. Please declare a user-defined clock on port clock.


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar  1 12:17:08 2023
#


Top view:               edge_detect
Requested Frequency:    87.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.013

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
edge_detect|clock     87.6 MHz      74.5 MHz      11.410        13.423        -2.013     inferred     Autoconstr_clkgroup_0
System                743.1 MHz     NA            1.346         NA            7.650      system       system_clkgroup      
===========================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
System             edge_detect|clock  |  11.410      7.650   |  No paths    -      |  No paths    -      |  No paths    -    
edge_detect|clock  System             |  11.410      7.529   |  No paths    -      |  No paths    -      |  No paths    -    
edge_detect|clock  edge_detect|clock  |  11.410      -2.013  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: edge_detect|clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                              Arrival           
Instance                Reference             Type                              Pin         Net               Time        Slack 
                        Clock                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------
input_fifo.fifo_buf     edge_detect|clock     synplicity_altsyncram_RAM_R_W     q_b[16]     input_dout_16     4.154       -2.013
input_fifo.fifo_buf     edge_detect|clock     synplicity_altsyncram_RAM_R_W     q_b[8]      input_dout_8      4.154       -2.002
input_fifo.fifo_buf     edge_detect|clock     synplicity_altsyncram_RAM_R_W     q_b[17]     input_dout_17     4.154       -1.947
input_fifo.fifo_buf     edge_detect|clock     synplicity_altsyncram_RAM_R_W     q_b[9]      input_dout_9      4.154       -1.941
input_fifo.fifo_buf     edge_detect|clock     synplicity_altsyncram_RAM_R_W     q_b[18]     input_dout_18     4.154       -1.881
input_fifo.fifo_buf     edge_detect|clock     synplicity_altsyncram_RAM_R_W     q_b[10]     input_dout_10     4.154       -1.875
input_fifo.fifo_buf     edge_detect|clock     synplicity_altsyncram_RAM_R_W     q_b[19]     input_dout_19     4.154       -1.815
input_fifo.fifo_buf     edge_detect|clock     synplicity_altsyncram_RAM_R_W     q_b[11]     input_dout_11     4.154       -1.809
input_fifo.fifo_buf     edge_detect|clock     synplicity_altsyncram_RAM_R_W     q_b[20]     input_dout_20     4.154       -1.749
input_fifo.fifo_buf     edge_detect|clock     synplicity_altsyncram_RAM_R_W     q_b[12]     input_dout_12     4.154       -1.743
================================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                Required           
Instance                 Reference             Type       Pin     Net                            Time         Slack 
                         Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------
grayscale_inst.gs[0]     edge_detect|clock     dffeas     d       gs_1_0_0__g0_i_x4              11.937       -2.013
grayscale_inst.gs[1]     edge_detect|clock     dffeas     d       mult1_un68_sum_add3            11.937       -1.231
grayscale_inst.gs[2]     edge_detect|clock     dffeas     d       mult1_un61_sum_add3            11.937       -0.235
grayscale_inst.gs[3]     edge_detect|clock     dffeas     d       mult1_un54_sum_add3            11.937       0.794 
grayscale_inst.gs[4]     edge_detect|clock     dffeas     d       mult1_un47_sum_carry_2         11.937       1.804 
grayscale_inst.gs[5]     edge_detect|clock     dffeas     d       mult1_un40_sum_m_combout_0     11.937       3.147 
grayscale_inst.gs[7]     edge_detect|clock     dffeas     d       gs_1_0_7__m3                   11.937       3.909 
grayscale_inst.gs[6]     edge_detect|clock     dffeas     d       gs_1_0_6__g2                   11.937       4.390 
gs_fifo.rd_addr[0]       edge_detect|clock     dffeas     d       un10_rd_addr_t_combout[0]      11.937       6.067 
gs_fifo.rd_addr[1]       edge_detect|clock     dffeas     ena     rd_addr_t                      11.333       6.239 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.410
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.937

    - Propagation time:                      13.950
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.013

    Number of logic level(s):                23
    Starting point:                          input_fifo.fifo_buf / q_b[16]
    Ending point:                            grayscale_inst.gs[0] / d
    The start point is clocked by            edge_detect|clock [rising] on pin clock0
    The end   point is clocked by            edge_detect|clock [rising] on pin clk

Instance / Net                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                    Type                              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
input_fifo.fifo_buf                                                     synplicity_altsyncram_RAM_R_W     q_b[16]     Out     4.154     4.154       -         
input_dout_16                                                           Net                               -           -       0.326     -           1         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             datab       In      -         4.480       -         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cin         In      -         4.989       -         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cin         In      -         5.055       -         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cout        Out     0.066     5.121       -         
un2_gs_c_0_carry_2                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             cin         In      -         5.121       -         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             cout        Out     0.066     5.187       -         
un2_gs_c_0_carry_3                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb             cin         In      -         5.187       -         
grayscale_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb             cout        Out     0.066     5.253       -         
un2_gs_c_0_carry_4                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add5                                          cycloneive_lcell_comb             cin         In      -         5.253       -         
grayscale_inst.un2_gs_c_0_add5                                          cycloneive_lcell_comb             cout        Out     0.066     5.319       -         
un2_gs_c_0_carry_5                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add6                                          cycloneive_lcell_comb             cin         In      -         5.319       -         
grayscale_inst.un2_gs_c_0_add6                                          cycloneive_lcell_comb             cout        Out     0.066     5.385       -         
un2_gs_c_0_carry_6                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add7                                          cycloneive_lcell_comb             cin         In      -         5.385       -         
grayscale_inst.un2_gs_c_0_add7                                          cycloneive_lcell_comb             cout        Out     0.066     5.451       -         
un2_gs_c_0_add7_cout                                                    Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add7_term                                     cycloneive_lcell_comb             cin         In      -         5.451       -         
grayscale_inst.un2_gs_c_0_add7_term                                     cycloneive_lcell_comb             combout     Out     0.000     5.451       -         
un2_gs_c_0[8]                                                           Net                               -           -       0.652     -           1         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             datab       In      -         6.102       -         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cout        Out     0.509     6.611       -         
un2_gs_c_add8_cout                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             cin         In      -         6.611       -         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             combout     Out     0.000     6.611       -         
CO0                                                                     Net                               -           -       0.498     -           8         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0_a      cycloneive_lcell_comb             dataa       In      -         7.110       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0_a      cycloneive_lcell_comb             combout     Out     0.437     7.547       -         
mult1_un40_sum_0_c1_0_a                                                 Net                               -           -       0.326     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0        cycloneive_lcell_comb             datad       In      -         7.872       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0        cycloneive_lcell_comb             combout     Out     0.155     8.027       -         
mult1_un40_sum_0_c1_0                                                   Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             datac       In      -         8.360       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             combout     Out     0.429     8.789       -         
mult1_un40_sum_m[2]                                                     Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             dataa       In      -         9.122       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     9.620       -         
mult1_un47_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cin         In      -         9.620       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cout        Out     0.066     9.686       -         
mult1_un47_sum_add2_cout                                                Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             cin         In      -         9.686       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             combout     Out     0.000     9.686       -         
mult1_un47_sum_carry_2                                                  Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             dataa       In      -         10.133      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     10.631      -         
mult1_un54_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             cin         In      -         10.631      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             combout     Out     0.000     10.631      -         
mult1_un54_sum_add2                                                     Net                               -           -       0.652     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             datab       In      -         11.282      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             combout     Out     0.443     11.725      -         
mult1_un61_sum_add3                                                     Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             dataa       In      -         12.172      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             combout     Out     0.437     12.609      -         
mult1_un68_sum_add1                                                     Net                               -           -       0.432     -           2         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             datac       In      -         13.040      -         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             combout     Out     0.429     13.469      -         
gs_1_0_0__g0_i_x4_a                                                     Net                               -           -       0.326     -           1         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             datad       In      -         13.795      -         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             combout     Out     0.155     13.950      -         
gs_1_0_0__g0_i_x4                                                       Net                               -           -       0.000     -           1         
grayscale_inst.gs[0]                                                    dffeas                            d           In      -         13.950      -         
==============================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.423 is 8.654(64.5%) logic and 4.769(35.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.410
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.937

    - Propagation time:                      13.950
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.013

    Number of logic level(s):                23
    Starting point:                          input_fifo.fifo_buf / q_b[16]
    Ending point:                            grayscale_inst.gs[0] / d
    The start point is clocked by            edge_detect|clock [rising] on pin clock0
    The end   point is clocked by            edge_detect|clock [rising] on pin clk

Instance / Net                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                    Type                              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
input_fifo.fifo_buf                                                     synplicity_altsyncram_RAM_R_W     q_b[16]     Out     4.154     4.154       -         
input_dout_16                                                           Net                               -           -       0.326     -           1         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             datab       In      -         4.480       -         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cin         In      -         4.989       -         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             combout     Out     0.000     4.989       -         
un2_gs_c_0_add1                                                         Net                               -           -       0.652     -           1         
grayscale_inst.un2_gs_c_add1                                            cycloneive_lcell_comb             datab       In      -         5.640       -         
grayscale_inst.un2_gs_c_add1                                            cycloneive_lcell_comb             cout        Out     0.509     6.149       -         
un2_gs_c_carry_1                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add2                                            cycloneive_lcell_comb             cin         In      -         6.149       -         
grayscale_inst.un2_gs_c_add2                                            cycloneive_lcell_comb             cout        Out     0.066     6.215       -         
un2_gs_c_carry_2                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             cin         In      -         6.215       -         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             cout        Out     0.066     6.281       -         
un2_gs_c_carry_3                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cin         In      -         6.281       -         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cout        Out     0.066     6.347       -         
un2_gs_c_carry_4                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cin         In      -         6.347       -         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cin         In      -         6.413       -         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cin         In      -         6.479       -         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cin         In      -         6.545       -         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             cin         In      -         6.611       -         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             combout     Out     0.000     6.611       -         
CO0                                                                     Net                               -           -       0.498     -           8         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0_a      cycloneive_lcell_comb             dataa       In      -         7.110       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0_a      cycloneive_lcell_comb             combout     Out     0.437     7.547       -         
mult1_un40_sum_0_c1_0_a                                                 Net                               -           -       0.326     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0        cycloneive_lcell_comb             datad       In      -         7.872       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0        cycloneive_lcell_comb             combout     Out     0.155     8.027       -         
mult1_un40_sum_0_c1_0                                                   Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             datac       In      -         8.360       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             combout     Out     0.429     8.789       -         
mult1_un40_sum_m[2]                                                     Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             dataa       In      -         9.122       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     9.620       -         
mult1_un47_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cin         In      -         9.620       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cout        Out     0.066     9.686       -         
mult1_un47_sum_add2_cout                                                Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             cin         In      -         9.686       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             combout     Out     0.000     9.686       -         
mult1_un47_sum_carry_2                                                  Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             dataa       In      -         10.133      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     10.631      -         
mult1_un54_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             cin         In      -         10.631      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             combout     Out     0.000     10.631      -         
mult1_un54_sum_add2                                                     Net                               -           -       0.652     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             datab       In      -         11.282      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             combout     Out     0.443     11.725      -         
mult1_un61_sum_add3                                                     Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             dataa       In      -         12.172      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             combout     Out     0.437     12.609      -         
mult1_un68_sum_add1                                                     Net                               -           -       0.432     -           2         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             datac       In      -         13.040      -         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             combout     Out     0.429     13.469      -         
gs_1_0_0__g0_i_x4_a                                                     Net                               -           -       0.326     -           1         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             datad       In      -         13.795      -         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             combout     Out     0.155     13.950      -         
gs_1_0_0__g0_i_x4                                                       Net                               -           -       0.000     -           1         
grayscale_inst.gs[0]                                                    dffeas                            d           In      -         13.950      -         
==============================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.423 is 8.654(64.5%) logic and 4.769(35.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.410
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.937

    - Propagation time:                      13.950
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.013

    Number of logic level(s):                23
    Starting point:                          input_fifo.fifo_buf / q_b[16]
    Ending point:                            grayscale_inst.gs[0] / d
    The start point is clocked by            edge_detect|clock [rising] on pin clock0
    The end   point is clocked by            edge_detect|clock [rising] on pin clk

Instance / Net                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                    Type                              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
input_fifo.fifo_buf                                                     synplicity_altsyncram_RAM_R_W     q_b[16]     Out     4.154     4.154       -         
input_dout_16                                                           Net                               -           -       0.326     -           1         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             datab       In      -         4.480       -         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cin         In      -         4.989       -         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cin         In      -         5.055       -         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             combout     Out     0.000     5.055       -         
un2_gs_c_0_add2                                                         Net                               -           -       0.652     -           1         
grayscale_inst.un2_gs_c_add2                                            cycloneive_lcell_comb             datab       In      -         5.706       -         
grayscale_inst.un2_gs_c_add2                                            cycloneive_lcell_comb             cout        Out     0.509     6.215       -         
un2_gs_c_carry_2                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             cin         In      -         6.215       -         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             cout        Out     0.066     6.281       -         
un2_gs_c_carry_3                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cin         In      -         6.281       -         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cout        Out     0.066     6.347       -         
un2_gs_c_carry_4                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cin         In      -         6.347       -         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cin         In      -         6.413       -         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cin         In      -         6.479       -         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cin         In      -         6.545       -         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             cin         In      -         6.611       -         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             combout     Out     0.000     6.611       -         
CO0                                                                     Net                               -           -       0.498     -           8         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0_a      cycloneive_lcell_comb             dataa       In      -         7.110       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0_a      cycloneive_lcell_comb             combout     Out     0.437     7.547       -         
mult1_un40_sum_0_c1_0_a                                                 Net                               -           -       0.326     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0        cycloneive_lcell_comb             datad       In      -         7.872       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0        cycloneive_lcell_comb             combout     Out     0.155     8.027       -         
mult1_un40_sum_0_c1_0                                                   Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             datac       In      -         8.360       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             combout     Out     0.429     8.789       -         
mult1_un40_sum_m[2]                                                     Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             dataa       In      -         9.122       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     9.620       -         
mult1_un47_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cin         In      -         9.620       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cout        Out     0.066     9.686       -         
mult1_un47_sum_add2_cout                                                Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             cin         In      -         9.686       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             combout     Out     0.000     9.686       -         
mult1_un47_sum_carry_2                                                  Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             dataa       In      -         10.133      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     10.631      -         
mult1_un54_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             cin         In      -         10.631      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             combout     Out     0.000     10.631      -         
mult1_un54_sum_add2                                                     Net                               -           -       0.652     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             datab       In      -         11.282      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             combout     Out     0.443     11.725      -         
mult1_un61_sum_add3                                                     Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             dataa       In      -         12.172      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             combout     Out     0.437     12.609      -         
mult1_un68_sum_add1                                                     Net                               -           -       0.432     -           2         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             datac       In      -         13.040      -         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             combout     Out     0.429     13.469      -         
gs_1_0_0__g0_i_x4_a                                                     Net                               -           -       0.326     -           1         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             datad       In      -         13.795      -         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             combout     Out     0.155     13.950      -         
gs_1_0_0__g0_i_x4                                                       Net                               -           -       0.000     -           1         
grayscale_inst.gs[0]                                                    dffeas                            d           In      -         13.950      -         
==============================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.423 is 8.654(64.5%) logic and 4.769(35.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.410
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.937

    - Propagation time:                      13.950
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.013

    Number of logic level(s):                23
    Starting point:                          input_fifo.fifo_buf / q_b[16]
    Ending point:                            grayscale_inst.gs[0] / d
    The start point is clocked by            edge_detect|clock [rising] on pin clock0
    The end   point is clocked by            edge_detect|clock [rising] on pin clk

Instance / Net                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                    Type                              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
input_fifo.fifo_buf                                                     synplicity_altsyncram_RAM_R_W     q_b[16]     Out     4.154     4.154       -         
input_dout_16                                                           Net                               -           -       0.326     -           1         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             datab       In      -         4.480       -         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cin         In      -         4.989       -         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cin         In      -         5.055       -         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cout        Out     0.066     5.121       -         
un2_gs_c_0_carry_2                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             cin         In      -         5.121       -         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             combout     Out     0.000     5.121       -         
un2_gs_c_0_add3                                                         Net                               -           -       0.652     -           1         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             datab       In      -         5.772       -         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             cout        Out     0.509     6.281       -         
un2_gs_c_carry_3                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cin         In      -         6.281       -         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cout        Out     0.066     6.347       -         
un2_gs_c_carry_4                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cin         In      -         6.347       -         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cin         In      -         6.413       -         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cin         In      -         6.479       -         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cin         In      -         6.545       -         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             cin         In      -         6.611       -         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             combout     Out     0.000     6.611       -         
CO0                                                                     Net                               -           -       0.498     -           8         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0_a      cycloneive_lcell_comb             dataa       In      -         7.110       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0_a      cycloneive_lcell_comb             combout     Out     0.437     7.547       -         
mult1_un40_sum_0_c1_0_a                                                 Net                               -           -       0.326     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0        cycloneive_lcell_comb             datad       In      -         7.872       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0        cycloneive_lcell_comb             combout     Out     0.155     8.027       -         
mult1_un40_sum_0_c1_0                                                   Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             datac       In      -         8.360       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             combout     Out     0.429     8.789       -         
mult1_un40_sum_m[2]                                                     Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             dataa       In      -         9.122       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     9.620       -         
mult1_un47_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cin         In      -         9.620       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cout        Out     0.066     9.686       -         
mult1_un47_sum_add2_cout                                                Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             cin         In      -         9.686       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             combout     Out     0.000     9.686       -         
mult1_un47_sum_carry_2                                                  Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             dataa       In      -         10.133      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     10.631      -         
mult1_un54_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             cin         In      -         10.631      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             combout     Out     0.000     10.631      -         
mult1_un54_sum_add2                                                     Net                               -           -       0.652     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             datab       In      -         11.282      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             combout     Out     0.443     11.725      -         
mult1_un61_sum_add3                                                     Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             dataa       In      -         12.172      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             combout     Out     0.437     12.609      -         
mult1_un68_sum_add1                                                     Net                               -           -       0.432     -           2         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             datac       In      -         13.040      -         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             combout     Out     0.429     13.469      -         
gs_1_0_0__g0_i_x4_a                                                     Net                               -           -       0.326     -           1         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             datad       In      -         13.795      -         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             combout     Out     0.155     13.950      -         
gs_1_0_0__g0_i_x4                                                       Net                               -           -       0.000     -           1         
grayscale_inst.gs[0]                                                    dffeas                            d           In      -         13.950      -         
==============================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.423 is 8.654(64.5%) logic and 4.769(35.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.410
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.937

    - Propagation time:                      13.950
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.013

    Number of logic level(s):                23
    Starting point:                          input_fifo.fifo_buf / q_b[16]
    Ending point:                            grayscale_inst.gs[0] / d
    The start point is clocked by            edge_detect|clock [rising] on pin clock0
    The end   point is clocked by            edge_detect|clock [rising] on pin clk

Instance / Net                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                    Type                              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
input_fifo.fifo_buf                                                     synplicity_altsyncram_RAM_R_W     q_b[16]     Out     4.154     4.154       -         
input_dout_16                                                           Net                               -           -       0.326     -           1         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             datab       In      -         4.480       -         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cin         In      -         4.989       -         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cin         In      -         5.055       -         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cout        Out     0.066     5.121       -         
un2_gs_c_0_carry_2                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             cin         In      -         5.121       -         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             cout        Out     0.066     5.187       -         
un2_gs_c_0_carry_3                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb             cin         In      -         5.187       -         
grayscale_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb             combout     Out     0.000     5.187       -         
un2_gs_c_0_add4                                                         Net                               -           -       0.652     -           1         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             datab       In      -         5.838       -         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cout        Out     0.509     6.347       -         
un2_gs_c_carry_4                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cin         In      -         6.347       -         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cin         In      -         6.413       -         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cin         In      -         6.479       -         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cin         In      -         6.545       -         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             cin         In      -         6.611       -         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             combout     Out     0.000     6.611       -         
CO0                                                                     Net                               -           -       0.498     -           8         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0_a      cycloneive_lcell_comb             dataa       In      -         7.110       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0_a      cycloneive_lcell_comb             combout     Out     0.437     7.547       -         
mult1_un40_sum_0_c1_0_a                                                 Net                               -           -       0.326     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0        cycloneive_lcell_comb             datad       In      -         7.872       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_0_c1_0        cycloneive_lcell_comb             combout     Out     0.155     8.027       -         
mult1_un40_sum_0_c1_0                                                   Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             datac       In      -         8.360       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             combout     Out     0.429     8.789       -         
mult1_un40_sum_m[2]                                                     Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             dataa       In      -         9.122       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     9.620       -         
mult1_un47_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cin         In      -         9.620       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cout        Out     0.066     9.686       -         
mult1_un47_sum_add2_cout                                                Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             cin         In      -         9.686       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             combout     Out     0.000     9.686       -         
mult1_un47_sum_carry_2                                                  Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             dataa       In      -         10.133      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     10.631      -         
mult1_un54_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             cin         In      -         10.631      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             combout     Out     0.000     10.631      -         
mult1_un54_sum_add2                                                     Net                               -           -       0.652     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             datab       In      -         11.282      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             combout     Out     0.443     11.725      -         
mult1_un61_sum_add3                                                     Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             dataa       In      -         12.172      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             combout     Out     0.437     12.609      -         
mult1_un68_sum_add1                                                     Net                               -           -       0.432     -           2         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             datac       In      -         13.040      -         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             combout     Out     0.429     13.469      -         
gs_1_0_0__g0_i_x4_a                                                     Net                               -           -       0.326     -           1         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             datad       In      -         13.795      -         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             combout     Out     0.155     13.950      -         
gs_1_0_0__g0_i_x4                                                       Net                               -           -       0.000     -           1         
grayscale_inst.gs[0]                                                    dffeas                            d           In      -         13.950      -         
==============================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.423 is 8.654(64.5%) logic and 4.769(35.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival          
Instance              Reference     Type             Pin      Net        Time        Slack
                      Clock                                                               
------------------------------------------------------------------------------------------
sobel_inst.x_c[1]     System        SYNLPM_LATR1     Q[0]     x_c[1]     0.845       7.650
sobel_inst.x_c[0]     System        SYNLPM_LATR1     Q[0]     x_c[0]     0.845       7.654
sobel_inst.x_c[2]     System        SYNLPM_LATR1     Q[0]     x_c[2]     0.845       7.722
sobel_inst.x_c[3]     System        SYNLPM_LATR1     Q[0]     x_c[3]     0.845       7.990
sobel_inst.x_c[5]     System        SYNLPM_LATR1     Q[0]     x_c[5]     0.845       8.131
sobel_inst.x_c[4]     System        SYNLPM_LATR1     Q[0]     x_c[4]     0.845       8.142
sobel_inst.x_c[6]     System        SYNLPM_LATR1     Q[0]     x_c[6]     0.845       8.203
sobel_inst.x_c[7]     System        SYNLPM_LATR1     Q[0]     x_c[7]     0.845       8.598
sobel_inst.x_c[8]     System        SYNLPM_LATR1     Q[0]     x_c[8]     0.845       8.670
sobel_inst.x_c[9]     System        SYNLPM_LATR1     Q[0]     x_c[9]     0.845       8.671
==========================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                              Required          
Instance                      Reference     Type       Pin     Net                  Time         Slack
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
sobel_inst.wr_addr_ret_13     System        dffeas     d       un1_out_wr_en4_2     11.937       7.650
sobel_inst.wr_addr_ret_12     System        dffeas     d       x_c10lto9_2          11.937       8.087
sobel_inst.wr_addr_ret_2      System        dffeas     d       x_c10lto9_1          11.937       9.613
sobel_inst.wr_addr_ret_3      System        dffeas     d       x_c10lto8_1          11.937       9.613
sobel_inst.wr_addr_ret_4      System        dffeas     d       un1_x_c_0[7]         11.937       9.679
sobel_inst.wr_addr_ret_5      System        dffeas     d       un1_x_c_0[6]         11.937       9.679
sobel_inst.wr_addr_ret_6      System        dffeas     d       x_c10lto5_1          11.937       9.745
sobel_inst.wr_addr_ret_7      System        dffeas     d       x_c10lto4_1          11.937       9.745
sobel_inst.wr_addr_ret        System        dffeas     d       un1_x_c_0[3]         11.937       9.811
sobel_inst.wr_addr_ret_9      System        dffeas     d       un1_x_c_0[2]         11.937       9.811
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.410
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.937

    - Propagation time:                      4.286
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.650

    Number of logic level(s):                6
    Starting point:                          sobel_inst.x_c[1] / Q[0]
    Ending point:                            sobel_inst.wr_addr_ret_13 / d
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            edge_detect|clock [rising] on pin clk

Instance / Net                                            Pin         Pin               Arrival     No. of    
Name                            Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
sobel_inst.x_c[1]               SYNLPM_LATR1              Q[0]        Out     0.845     0.845       -         
x_c[1]                          Net                       -           -       0.340     -           3         
sobel_inst.un1_x_c_0[0]         cycloneive_lcell_comb     datab       In      -         1.185       -         
sobel_inst.un1_x_c_0[0]         cycloneive_lcell_comb     cout        Out     0.509     1.694       -         
N_245_0                         Net                       -           -       0.000     -           1         
sobel_inst.un1_x_c_0[2]         cycloneive_lcell_comb     cin         In      -         1.694       -         
sobel_inst.un1_x_c_0[2]         cycloneive_lcell_comb     combout     Out     0.000     1.694       -         
un1_x_c_0[2]                    Net                       -           -       0.432     -           2         
sobel_inst.x_c10lt3_4           cycloneive_lcell_comb     datac       In      -         2.126       -         
sobel_inst.x_c10lt3_4           cycloneive_lcell_comb     combout     Out     0.429     2.555       -         
x_c10lt3_4                      Net                       -           -       0.326     -           1         
sobel_inst.x_c10lto9_2_a        cycloneive_lcell_comb     datad       In      -         2.881       -         
sobel_inst.x_c10lto9_2_a        cycloneive_lcell_comb     combout     Out     0.155     3.036       -         
x_c10lto9_2_a                   Net                       -           -       0.326     -           1         
sobel_inst.x_c10lto9_2          cycloneive_lcell_comb     datad       In      -         3.361       -         
sobel_inst.x_c10lto9_2          cycloneive_lcell_comb     combout     Out     0.155     3.516       -         
x_c10lto9_2                     Net                       -           -       0.333     -           2         
sobel_inst.un1_out_wr_en4_2     cycloneive_lcell_comb     dataa       In      -         3.849       -         
sobel_inst.un1_out_wr_en4_2     cycloneive_lcell_comb     combout     Out     0.437     4.286       -         
un1_out_wr_en4_2                Net                       -           -       0.000     -           1         
sobel_inst.wr_addr_ret_13       dffeas                    d           In      -         4.286       -         
==============================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.759 is 2.003(53.3%) logic and 1.756(46.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 138MB)

##### START OF AREA REPORT #####[
Design view:work.edge_detect(verilog)
Selecting part EP4CE6E22A7
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 300 of 6272 ( 4%)
Logic element usage by number of inputs
		  4 input functions 	 84
		  3 input functions 	 29
		  <=2 input functions 	 187
Logic elements by mode
		  normal mode            160
		  arithmetic mode        140
Total registers 180 of 6272 ( 2%)
I/O pins 38 of 180 (21%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             101
Sload:           0
Sclr:            20
Total ESB:      12736 bits 

LPM latches:    20

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 138MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Mar  1 12:17:08 2023

###########################################################]
