command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	535058	File	/home/p4ultr4n/workplace/ReVeal/raw_code/alpha_translate_init_1.c								
ANR	535059	Function	alpha_translate_init	1:0:0:1918							
ANR	535060	FunctionDef	alpha_translate_init ()		535059	0					
ANR	535061	CompoundStatement		3:0:33:1918	535059	0					
ANR	535062	Statement	define	5:1:37:42	535059	0	True				
ANR	535063	Statement	DEF_VAR	5:8:44:50	535059	1	True				
ANR	535064	Statement	(	5:15:51:51	535059	2	True				
ANR	535065	Statement	V	5:16:52:52	535059	3	True				
ANR	535066	Statement	)	5:17:53:53	535059	4	True				
ANR	535067	CompoundStatement		3:20:22:22	535059	5					
ANR	535068	Statement	&	5:22:58:58	535059	0	True				
ANR	535069	Statement	cpu_	5:23:59:62	535059	1	True				
ANR	535070	Statement	V	5:29:65:65	535059	2	True				
ANR	535071	Statement	","	5:30:66:66	535059	3	True				
ANR	535072	Statement	V	5:33:69:69	535059	4	True				
ANR	535073	Statement	","	5:34:70:70	535059	5	True				
ANR	535074	Statement	offsetof	5:36:72:79	535059	6	True				
ANR	535075	Statement	(	5:44:80:80	535059	7	True				
ANR	535076	Statement	CPUAlphaState	5:45:81:93	535059	8	True				
ANR	535077	Statement	","	5:58:94:94	535059	9	True				
ANR	535078	Statement	V	5:60:96:96	535059	10	True				
ANR	535079	Statement	)	5:61:97:97	535059	11	True				
ANR	535080	ClassDefStatement	struct { TCGv * var ; const char * name ; int ofs ; } GlobalVar ;	9:12:116:174	535059	6	True				
ANR	535081	IdentifierDecl	GlobalVar		535059	0					
ANR	535082	IdentifierDeclType			535059	0					
ANR	535083	Identifier	GlobalVar		535059	1					
ANR	535084	Statement	static	11:4:181:186	535059	7	True				
ANR	535085	Statement	const	11:11:188:192	535059	8	True				
ANR	535086	Statement	GlobalVar	11:17:194:202	535059	9	True				
ANR	535087	Statement	vars	11:27:204:207	535059	10	True				
ANR	535088	Statement	[	11:31:208:208	535059	11	True				
ANR	535089	Statement	]	11:32:209:209	535059	12	True				
ANR	535090	Statement	=	11:34:211:211	535059	13	True				
ANR	535091	CompoundStatement		9:36:179:179	535059	14					
ANR	535092	Statement	DEF_VAR	13:8:224:230	535059	0	True				
ANR	535093	Statement	(	13:15:231:231	535059	1	True				
ANR	535094	Statement	pc	13:16:232:233	535059	2	True				
ANR	535095	Statement	)	13:18:234:234	535059	3	True				
ANR	535096	Statement	","	13:19:235:235	535059	4	True				
ANR	535097	Statement	DEF_VAR	15:8:246:252	535059	5	True				
ANR	535098	Statement	(	15:15:253:253	535059	6	True				
ANR	535099	Statement	lock_addr	15:16:254:262	535059	7	True				
ANR	535100	Statement	)	15:25:263:263	535059	8	True				
ANR	535101	Statement	","	15:26:264:264	535059	9	True				
ANR	535102	Statement	DEF_VAR	17:8:275:281	535059	10	True				
ANR	535103	Statement	(	17:15:282:282	535059	11	True				
ANR	535104	Statement	lock_st_addr	17:16:283:294	535059	12	True				
ANR	535105	Statement	)	17:28:295:295	535059	13	True				
ANR	535106	Statement	","	17:29:296:296	535059	14	True				
ANR	535107	Statement	DEF_VAR	19:8:307:313	535059	15	True				
ANR	535108	Statement	(	19:15:314:314	535059	16	True				
ANR	535109	Statement	lock_value	19:16:315:324	535059	17	True				
ANR	535110	Statement	)	19:26:325:325	535059	18	True				
ANR	535111	Statement	","	19:27:326:326	535059	19	True				
ANR	535112	Statement	DEF_VAR	21:8:337:343	535059	20	True				
ANR	535113	Statement	(	21:15:344:344	535059	21	True				
ANR	535114	Statement	unique	21:16:345:350	535059	22	True				
ANR	535115	Statement	)	21:22:351:351	535059	23	True				
ANR	535116	Statement	","	21:23:352:352	535059	24	True				
ANR	535117	Statement	DEF_VAR	25:8:389:395	535059	25	True				
ANR	535118	Statement	(	25:15:396:396	535059	26	True				
ANR	535119	Statement	sysval	25:16:397:402	535059	27	True				
ANR	535120	Statement	)	25:22:403:403	535059	28	True				
ANR	535121	Statement	","	25:23:404:404	535059	29	True				
ANR	535122	Statement	DEF_VAR	27:8:415:421	535059	30	True				
ANR	535123	Statement	(	27:15:422:422	535059	31	True				
ANR	535124	Statement	usp	27:16:423:425	535059	32	True				
ANR	535125	Statement	)	27:19:426:426	535059	33	True				
ANR	535126	Statement	","	27:20:427:427	535059	34	True				
ANR	535127	ExpressionStatement		31:5:443:443	535059	15	True				
ANR	535128	Statement	undef	35:1:449:453	535059	16	True				
ANR	535129	Statement	DEF_VAR	35:7:455:461	535059	17	True				
ANR	535130	Statement	static	41:4:543:548	535059	18	True				
ANR	535131	Statement	const	41:11:550:554	535059	19	True				
ANR	535132	Statement	char	41:17:556:559	535059	20	True				
ANR	535133	Statement	greg_names	41:22:561:570	535059	21	True				
ANR	535134	Statement	[	41:32:571:571	535059	22	True				
ANR	535135	Statement	31	41:33:572:573	535059	23	True				
ANR	535136	Statement	]	41:35:574:574	535059	24	True				
ANR	535137	Statement	[	41:36:575:575	535059	25	True				
ANR	535138	Statement	4	41:37:576:576	535059	26	True				
ANR	535139	Statement	]	41:38:577:577	535059	27	True				
ANR	535140	Statement	=	41:40:579:579	535059	28	True				
ANR	535141	CompoundStatement		39:42:547:547	535059	29					
ANR	535142	Statement	"""v0"""	43:8:592:595	535059	0	True				
ANR	535143	Statement	","	43:12:596:596	535059	1	True				
ANR	535144	Statement	"""t0"""	43:14:598:601	535059	2	True				
ANR	535145	Statement	","	43:18:602:602	535059	3	True				
ANR	535146	Statement	"""t1"""	43:20:604:607	535059	4	True				
ANR	535147	Statement	","	43:24:608:608	535059	5	True				
ANR	535148	Statement	"""t2"""	43:26:610:613	535059	6	True				
ANR	535149	Statement	","	43:30:614:614	535059	7	True				
ANR	535150	Statement	"""t3"""	43:32:616:619	535059	8	True				
ANR	535151	Statement	","	43:36:620:620	535059	9	True				
ANR	535152	Statement	"""t4"""	43:38:622:625	535059	10	True				
ANR	535153	Statement	","	43:42:626:626	535059	11	True				
ANR	535154	Statement	"""t5"""	43:44:628:631	535059	12	True				
ANR	535155	Statement	","	43:48:632:632	535059	13	True				
ANR	535156	Statement	"""t6"""	43:50:634:637	535059	14	True				
ANR	535157	Statement	","	43:54:638:638	535059	15	True				
ANR	535158	Statement	"""t7"""	45:8:649:652	535059	16	True				
ANR	535159	Statement	","	45:12:653:653	535059	17	True				
ANR	535160	Statement	"""s0"""	45:14:655:658	535059	18	True				
ANR	535161	Statement	","	45:18:659:659	535059	19	True				
ANR	535162	Statement	"""s1"""	45:20:661:664	535059	20	True				
ANR	535163	Statement	","	45:24:665:665	535059	21	True				
ANR	535164	Statement	"""s2"""	45:26:667:670	535059	22	True				
ANR	535165	Statement	","	45:30:671:671	535059	23	True				
ANR	535166	Statement	"""s3"""	45:32:673:676	535059	24	True				
ANR	535167	Statement	","	45:36:677:677	535059	25	True				
ANR	535168	Statement	"""s4"""	45:38:679:682	535059	26	True				
ANR	535169	Statement	","	45:42:683:683	535059	27	True				
ANR	535170	Statement	"""s5"""	45:44:685:688	535059	28	True				
ANR	535171	Statement	","	45:48:689:689	535059	29	True				
ANR	535172	Statement	"""fp"""	45:50:691:694	535059	30	True				
ANR	535173	Statement	","	45:54:695:695	535059	31	True				
ANR	535174	Statement	"""a0"""	47:8:706:709	535059	32	True				
ANR	535175	Statement	","	47:12:710:710	535059	33	True				
ANR	535176	Statement	"""a1"""	47:14:712:715	535059	34	True				
ANR	535177	Statement	","	47:18:716:716	535059	35	True				
ANR	535178	Statement	"""a2"""	47:20:718:721	535059	36	True				
ANR	535179	Statement	","	47:24:722:722	535059	37	True				
ANR	535180	Statement	"""a3"""	47:26:724:727	535059	38	True				
ANR	535181	Statement	","	47:30:728:728	535059	39	True				
ANR	535182	Statement	"""a4"""	47:32:730:733	535059	40	True				
ANR	535183	Statement	","	47:36:734:734	535059	41	True				
ANR	535184	Statement	"""a5"""	47:38:736:739	535059	42	True				
ANR	535185	Statement	","	47:42:740:740	535059	43	True				
ANR	535186	Statement	"""t8"""	47:44:742:745	535059	44	True				
ANR	535187	Statement	","	47:48:746:746	535059	45	True				
ANR	535188	Statement	"""t9"""	47:50:748:751	535059	46	True				
ANR	535189	Statement	","	47:54:752:752	535059	47	True				
ANR	535190	Statement	"""t10"""	49:8:763:767	535059	48	True				
ANR	535191	Statement	","	49:13:768:768	535059	49	True				
ANR	535192	Statement	"""t11"""	49:15:770:774	535059	50	True				
ANR	535193	Statement	","	49:20:775:775	535059	51	True				
ANR	535194	Statement	"""ra"""	49:22:777:780	535059	52	True				
ANR	535195	Statement	","	49:26:781:781	535059	53	True				
ANR	535196	Statement	"""t12"""	49:28:783:787	535059	54	True				
ANR	535197	Statement	","	49:33:788:788	535059	55	True				
ANR	535198	Statement	"""at"""	49:35:790:793	535059	56	True				
ANR	535199	Statement	","	49:39:794:794	535059	57	True				
ANR	535200	Statement	"""gp"""	49:41:796:799	535059	58	True				
ANR	535201	Statement	","	49:45:800:800	535059	59	True				
ANR	535202	Statement	"""sp"""	49:47:802:805	535059	60	True				
ANR	535203	ExpressionStatement		51:5:813:813	535059	30	True				
ANR	535204	Statement	static	53:4:820:825	535059	31	True				
ANR	535205	Statement	const	53:11:827:831	535059	32	True				
ANR	535206	Statement	char	53:17:833:836	535059	33	True				
ANR	535207	Statement	freg_names	53:22:838:847	535059	34	True				
ANR	535208	Statement	[	53:32:848:848	535059	35	True				
ANR	535209	Statement	31	53:33:849:850	535059	36	True				
ANR	535210	Statement	]	53:35:851:851	535059	37	True				
ANR	535211	Statement	[	53:36:852:852	535059	38	True				
ANR	535212	Statement	4	53:37:853:853	535059	39	True				
ANR	535213	Statement	]	53:38:854:854	535059	40	True				
ANR	535214	Statement	=	53:40:856:856	535059	41	True				
ANR	535215	CompoundStatement		51:42:824:824	535059	42					
ANR	535216	Statement	"""f0"""	55:8:869:872	535059	0	True				
ANR	535217	Statement	","	55:12:873:873	535059	1	True				
ANR	535218	Statement	"""f1"""	55:14:875:878	535059	2	True				
ANR	535219	Statement	","	55:18:879:879	535059	3	True				
ANR	535220	Statement	"""f2"""	55:20:881:884	535059	4	True				
ANR	535221	Statement	","	55:24:885:885	535059	5	True				
ANR	535222	Statement	"""f3"""	55:26:887:890	535059	6	True				
ANR	535223	Statement	","	55:30:891:891	535059	7	True				
ANR	535224	Statement	"""f4"""	55:32:893:896	535059	8	True				
ANR	535225	Statement	","	55:36:897:897	535059	9	True				
ANR	535226	Statement	"""f5"""	55:38:899:902	535059	10	True				
ANR	535227	Statement	","	55:42:903:903	535059	11	True				
ANR	535228	Statement	"""f6"""	55:44:905:908	535059	12	True				
ANR	535229	Statement	","	55:48:909:909	535059	13	True				
ANR	535230	Statement	"""f7"""	55:50:911:914	535059	14	True				
ANR	535231	Statement	","	55:54:915:915	535059	15	True				
ANR	535232	Statement	"""f8"""	57:8:926:929	535059	16	True				
ANR	535233	Statement	","	57:12:930:930	535059	17	True				
ANR	535234	Statement	"""f9"""	57:14:932:935	535059	18	True				
ANR	535235	Statement	","	57:18:936:936	535059	19	True				
ANR	535236	Statement	"""f10"""	57:20:938:942	535059	20	True				
ANR	535237	Statement	","	57:25:943:943	535059	21	True				
ANR	535238	Statement	"""f11"""	57:27:945:949	535059	22	True				
ANR	535239	Statement	","	57:32:950:950	535059	23	True				
ANR	535240	Statement	"""f12"""	57:34:952:956	535059	24	True				
ANR	535241	Statement	","	57:39:957:957	535059	25	True				
ANR	535242	Statement	"""f13"""	57:41:959:963	535059	26	True				
ANR	535243	Statement	","	57:46:964:964	535059	27	True				
ANR	535244	Statement	"""f14"""	57:48:966:970	535059	28	True				
ANR	535245	Statement	","	57:53:971:971	535059	29	True				
ANR	535246	Statement	"""f15"""	57:55:973:977	535059	30	True				
ANR	535247	Statement	","	57:60:978:978	535059	31	True				
ANR	535248	Statement	"""f16"""	59:8:989:993	535059	32	True				
ANR	535249	Statement	","	59:13:994:994	535059	33	True				
ANR	535250	Statement	"""f17"""	59:15:996:1000	535059	34	True				
ANR	535251	Statement	","	59:20:1001:1001	535059	35	True				
ANR	535252	Statement	"""f18"""	59:22:1003:1007	535059	36	True				
ANR	535253	Statement	","	59:27:1008:1008	535059	37	True				
ANR	535254	Statement	"""f19"""	59:29:1010:1014	535059	38	True				
ANR	535255	Statement	","	59:34:1015:1015	535059	39	True				
ANR	535256	Statement	"""f20"""	59:36:1017:1021	535059	40	True				
ANR	535257	Statement	","	59:41:1022:1022	535059	41	True				
ANR	535258	Statement	"""f21"""	59:43:1024:1028	535059	42	True				
ANR	535259	Statement	","	59:48:1029:1029	535059	43	True				
ANR	535260	Statement	"""f22"""	59:50:1031:1035	535059	44	True				
ANR	535261	Statement	","	59:55:1036:1036	535059	45	True				
ANR	535262	Statement	"""f23"""	59:57:1038:1042	535059	46	True				
ANR	535263	Statement	","	59:62:1043:1043	535059	47	True				
ANR	535264	Statement	"""f24"""	61:8:1054:1058	535059	48	True				
ANR	535265	Statement	","	61:13:1059:1059	535059	49	True				
ANR	535266	Statement	"""f25"""	61:15:1061:1065	535059	50	True				
ANR	535267	Statement	","	61:20:1066:1066	535059	51	True				
ANR	535268	Statement	"""f26"""	61:22:1068:1072	535059	52	True				
ANR	535269	Statement	","	61:27:1073:1073	535059	53	True				
ANR	535270	Statement	"""f27"""	61:29:1075:1079	535059	54	True				
ANR	535271	Statement	","	61:34:1080:1080	535059	55	True				
ANR	535272	Statement	"""f28"""	61:36:1082:1086	535059	56	True				
ANR	535273	Statement	","	61:41:1087:1087	535059	57	True				
ANR	535274	Statement	"""f29"""	61:43:1089:1093	535059	58	True				
ANR	535275	Statement	","	61:48:1094:1094	535059	59	True				
ANR	535276	Statement	"""f30"""	61:50:1096:1100	535059	60	True				
ANR	535277	ExpressionStatement		63:5:1108:1108	535059	43	True				
ANR	535278	Statement	static	67:4:1117:1122	535059	44	True				
ANR	535279	IdentifierDeclStatement	bool done_init = 0 ;	67:11:1124:1142	535059	45	True				
ANR	535280	IdentifierDecl	done_init = 0		535059	0					
ANR	535281	IdentifierDeclType	bool		535059	0					
ANR	535282	Identifier	done_init		535059	1					
ANR	535283	AssignmentExpression	done_init = 0		535059	2		=			
ANR	535284	Identifier	done_init		535059	0					
ANR	535285	PrimaryExpression	0		535059	1					
ANR	535286	IdentifierDeclStatement	int i ;	69:4:1149:1154	535059	46	True				
ANR	535287	IdentifierDecl	i		535059	0					
ANR	535288	IdentifierDeclType	int		535059	0					
ANR	535289	Identifier	i		535059	1					
ANR	535290	IfStatement	if ( done_init )		535059	47					
ANR	535291	Condition	done_init	73:8:1167:1175	535059	0	True				
ANR	535292	Identifier	done_init		535059	0					
ANR	535293	CompoundStatement		71:19:1144:1144	535059	1					
ANR	535294	ReturnStatement	return ;	75:8:1189:1195	535059	0	True				
ANR	535295	ExpressionStatement	done_init = 1	79:4:1209:1222	535059	48	True				
ANR	535296	AssignmentExpression	done_init = 1		535059	0		=			
ANR	535297	Identifier	done_init		535059	0					
ANR	535298	PrimaryExpression	1		535059	1					
ANR	535299	ExpressionStatement	"cpu_env = tcg_global_reg_new_ptr ( TCG_AREG0 , ""env"" )"	83:4:1231:1281	535059	49	True				
ANR	535300	AssignmentExpression	"cpu_env = tcg_global_reg_new_ptr ( TCG_AREG0 , ""env"" )"		535059	0		=			
ANR	535301	Identifier	cpu_env		535059	0					
ANR	535302	CallExpression	"tcg_global_reg_new_ptr ( TCG_AREG0 , ""env"" )"		535059	1					
ANR	535303	Callee	tcg_global_reg_new_ptr		535059	0					
ANR	535304	Identifier	tcg_global_reg_new_ptr		535059	0					
ANR	535305	ArgumentList	TCG_AREG0		535059	1					
ANR	535306	Argument	TCG_AREG0		535059	0					
ANR	535307	Identifier	TCG_AREG0		535059	0					
ANR	535308	Argument	"""env"""		535059	1					
ANR	535309	PrimaryExpression	"""env"""		535059	0					
ANR	535310	ForStatement	for ( i = 0 ; i < 31 ; i ++ )		535059	50					
ANR	535311	ForInit	i = 0 ;	87:9:1295:1300	535059	0	True				
ANR	535312	AssignmentExpression	i = 0		535059	0		=			
ANR	535313	Identifier	i		535059	0					
ANR	535314	PrimaryExpression	0		535059	1					
ANR	535315	Condition	i < 31	87:16:1302:1307	535059	1	True				
ANR	535316	RelationalExpression	i < 31		535059	0		<			
ANR	535317	Identifier	i		535059	0					
ANR	535318	PrimaryExpression	31		535059	1					
ANR	535319	PostIncDecOperationExpression	i ++	87:24:1310:1312	535059	2	True				
ANR	535320	Identifier	i		535059	0					
ANR	535321	IncDec	++		535059	1					
ANR	535322	CompoundStatement		85:29:1281:1281	535059	3					
ANR	535323	ExpressionStatement	"cpu_ir [ i ] = tcg_global_mem_new_i64 ( TCG_AREG0 , offsetof ( CPUAlphaState , ir [ i ] ) , greg_names [ i ] )"	89:8:1326:1506	535059	0	True				
ANR	535324	AssignmentExpression	"cpu_ir [ i ] = tcg_global_mem_new_i64 ( TCG_AREG0 , offsetof ( CPUAlphaState , ir [ i ] ) , greg_names [ i ] )"		535059	0		=			
ANR	535325	ArrayIndexing	cpu_ir [ i ]		535059	0					
ANR	535326	Identifier	cpu_ir		535059	0					
ANR	535327	Identifier	i		535059	1					
ANR	535328	CallExpression	"tcg_global_mem_new_i64 ( TCG_AREG0 , offsetof ( CPUAlphaState , ir [ i ] ) , greg_names [ i ] )"		535059	1					
ANR	535329	Callee	tcg_global_mem_new_i64		535059	0					
ANR	535330	Identifier	tcg_global_mem_new_i64		535059	0					
ANR	535331	ArgumentList	TCG_AREG0		535059	1					
ANR	535332	Argument	TCG_AREG0		535059	0					
ANR	535333	Identifier	TCG_AREG0		535059	0					
ANR	535334	Argument	"offsetof ( CPUAlphaState , ir [ i ] )"		535059	1					
ANR	535335	CallExpression	"offsetof ( CPUAlphaState , ir [ i ] )"		535059	0					
ANR	535336	Callee	offsetof		535059	0					
ANR	535337	Identifier	offsetof		535059	0					
ANR	535338	ArgumentList	CPUAlphaState		535059	1					
ANR	535339	Argument	CPUAlphaState		535059	0					
ANR	535340	Identifier	CPUAlphaState		535059	0					
ANR	535341	Argument	ir [ i ]		535059	1					
ANR	535342	ArrayIndexing	ir [ i ]		535059	0					
ANR	535343	Identifier	ir		535059	0					
ANR	535344	Identifier	i		535059	1					
ANR	535345	Argument	greg_names [ i ]		535059	2					
ANR	535346	ArrayIndexing	greg_names [ i ]		535059	0					
ANR	535347	Identifier	greg_names		535059	0					
ANR	535348	Identifier	i		535059	1					
ANR	535349	ForStatement	for ( i = 0 ; i < 31 ; i ++ )		535059	51					
ANR	535350	ForInit	i = 0 ;	99:9:1527:1532	535059	0	True				
ANR	535351	AssignmentExpression	i = 0		535059	0		=			
ANR	535352	Identifier	i		535059	0					
ANR	535353	PrimaryExpression	0		535059	1					
ANR	535354	Condition	i < 31	99:16:1534:1539	535059	1	True				
ANR	535355	RelationalExpression	i < 31		535059	0		<			
ANR	535356	Identifier	i		535059	0					
ANR	535357	PrimaryExpression	31		535059	1					
ANR	535358	PostIncDecOperationExpression	i ++	99:24:1542:1544	535059	2	True				
ANR	535359	Identifier	i		535059	0					
ANR	535360	IncDec	++		535059	1					
ANR	535361	CompoundStatement		97:29:1513:1513	535059	3					
ANR	535362	ExpressionStatement	"cpu_fir [ i ] = tcg_global_mem_new_i64 ( TCG_AREG0 , offsetof ( CPUAlphaState , fir [ i ] ) , freg_names [ i ] )"	101:8:1558:1742	535059	0	True				
ANR	535363	AssignmentExpression	"cpu_fir [ i ] = tcg_global_mem_new_i64 ( TCG_AREG0 , offsetof ( CPUAlphaState , fir [ i ] ) , freg_names [ i ] )"		535059	0		=			
ANR	535364	ArrayIndexing	cpu_fir [ i ]		535059	0					
ANR	535365	Identifier	cpu_fir		535059	0					
ANR	535366	Identifier	i		535059	1					
ANR	535367	CallExpression	"tcg_global_mem_new_i64 ( TCG_AREG0 , offsetof ( CPUAlphaState , fir [ i ] ) , freg_names [ i ] )"		535059	1					
ANR	535368	Callee	tcg_global_mem_new_i64		535059	0					
ANR	535369	Identifier	tcg_global_mem_new_i64		535059	0					
ANR	535370	ArgumentList	TCG_AREG0		535059	1					
ANR	535371	Argument	TCG_AREG0		535059	0					
ANR	535372	Identifier	TCG_AREG0		535059	0					
ANR	535373	Argument	"offsetof ( CPUAlphaState , fir [ i ] )"		535059	1					
ANR	535374	CallExpression	"offsetof ( CPUAlphaState , fir [ i ] )"		535059	0					
ANR	535375	Callee	offsetof		535059	0					
ANR	535376	Identifier	offsetof		535059	0					
ANR	535377	ArgumentList	CPUAlphaState		535059	1					
ANR	535378	Argument	CPUAlphaState		535059	0					
ANR	535379	Identifier	CPUAlphaState		535059	0					
ANR	535380	Argument	fir [ i ]		535059	1					
ANR	535381	ArrayIndexing	fir [ i ]		535059	0					
ANR	535382	Identifier	fir		535059	0					
ANR	535383	Identifier	i		535059	1					
ANR	535384	Argument	freg_names [ i ]		535059	2					
ANR	535385	ArrayIndexing	freg_names [ i ]		535059	0					
ANR	535386	Identifier	freg_names		535059	0					
ANR	535387	Identifier	i		535059	1					
ANR	535388	ForStatement	for ( i = 0 ; i < ARRAY_SIZE ( vars ) ; ++ i )		535059	52					
ANR	535389	ForInit	i = 0 ;	111:9:1763:1768	535059	0	True				
ANR	535390	AssignmentExpression	i = 0		535059	0		=			
ANR	535391	Identifier	i		535059	0					
ANR	535392	PrimaryExpression	0		535059	1					
ANR	535393	Condition	i < ARRAY_SIZE ( vars )	111:16:1770:1789	535059	1	True				
ANR	535394	RelationalExpression	i < ARRAY_SIZE ( vars )		535059	0		<			
ANR	535395	Identifier	i		535059	0					
ANR	535396	CallExpression	ARRAY_SIZE ( vars )		535059	1					
ANR	535397	Callee	ARRAY_SIZE		535059	0					
ANR	535398	Identifier	ARRAY_SIZE		535059	0					
ANR	535399	ArgumentList	vars		535059	1					
ANR	535400	Argument	vars		535059	0					
ANR	535401	Identifier	vars		535059	0					
ANR	535402	UnaryExpression	++ i	111:38:1792:1794	535059	2	True				
ANR	535403	IncDec	++		535059	0					
ANR	535404	Identifier	i		535059	1					
ANR	535405	CompoundStatement		111:8:1774:1803	535059	3					
ANR	535406	IdentifierDeclStatement	const GlobalVar * v = & vars [ i ] ;	113:8:1808:1837	535059	0	True				
ANR	535407	IdentifierDecl	* v = & vars [ i ]		535059	0					
ANR	535408	IdentifierDeclType	const GlobalVar *		535059	0					
ANR	535409	Identifier	v		535059	1					
ANR	535410	AssignmentExpression	* v = & vars [ i ]		535059	2		=			
ANR	535411	Identifier	v		535059	0					
ANR	535412	UnaryOperationExpression	& vars [ i ]		535059	1					
ANR	535413	UnaryOperator	&		535059	0					
ANR	535414	ArrayIndexing	vars [ i ]		535059	1					
ANR	535415	Identifier	vars		535059	0					
ANR	535416	Identifier	i		535059	1					
ANR	535417	ExpressionStatement	"* v -> var = tcg_global_mem_new_i64 ( TCG_AREG0 , v -> ofs , v -> name )"	115:8:1848:1908	535059	1	True				
ANR	535418	AssignmentExpression	"* v -> var = tcg_global_mem_new_i64 ( TCG_AREG0 , v -> ofs , v -> name )"		535059	0		=			
ANR	535419	UnaryOperationExpression	* v -> var		535059	0					
ANR	535420	UnaryOperator	*		535059	0					
ANR	535421	PtrMemberAccess	v -> var		535059	1					
ANR	535422	Identifier	v		535059	0					
ANR	535423	Identifier	var		535059	1					
ANR	535424	CallExpression	"tcg_global_mem_new_i64 ( TCG_AREG0 , v -> ofs , v -> name )"		535059	1					
ANR	535425	Callee	tcg_global_mem_new_i64		535059	0					
ANR	535426	Identifier	tcg_global_mem_new_i64		535059	0					
ANR	535427	ArgumentList	TCG_AREG0		535059	1					
ANR	535428	Argument	TCG_AREG0		535059	0					
ANR	535429	Identifier	TCG_AREG0		535059	0					
ANR	535430	Argument	v -> ofs		535059	1					
ANR	535431	PtrMemberAccess	v -> ofs		535059	0					
ANR	535432	Identifier	v		535059	0					
ANR	535433	Identifier	ofs		535059	1					
ANR	535434	Argument	v -> name		535059	2					
ANR	535435	PtrMemberAccess	v -> name		535059	0					
ANR	535436	Identifier	v		535059	0					
ANR	535437	Identifier	name		535059	1					
ANR	535438	ReturnType	void		535059	1					
ANR	535439	Identifier	alpha_translate_init		535059	2					
ANR	535440	ParameterList			535059	3					
ANR	535441	CFGEntryNode	ENTRY		535059		True				
ANR	535442	CFGExitNode	EXIT		535059		True				
ANR	535443	Symbol	greg_names		535059						
ANR	535444	Symbol	* v		535059						
ANR	535445	Symbol	* fir		535059						
ANR	535446	Symbol	* ir		535059						
ANR	535447	Symbol	fir		535059						
ANR	535448	Symbol	cpu_env		535059						
ANR	535449	Symbol	* * v		535059						
ANR	535450	Symbol	tcg_global_reg_new_ptr		535059						
ANR	535451	Symbol	offsetof		535059						
ANR	535452	Symbol	vars		535059						
ANR	535453	Symbol	v -> name		535059						
ANR	535454	Symbol	* greg_names		535059						
ANR	535455	Symbol	* cpu_ir		535059						
ANR	535456	Symbol	CPUAlphaState		535059						
ANR	535457	Symbol	ARRAY_SIZE		535059						
ANR	535458	Symbol	v -> ofs		535059						
ANR	535459	Symbol	TCG_AREG0		535059						
ANR	535460	Symbol	* freg_names		535059						
ANR	535461	Symbol	* cpu_fir		535059						
ANR	535462	Symbol	* v -> var		535059						
ANR	535463	Symbol	i		535059						
ANR	535464	Symbol	ir		535059						
ANR	535465	Symbol	cpu_ir		535059						
ANR	535466	Symbol	* i		535059						
ANR	535467	Symbol	tcg_global_mem_new_i64		535059						
ANR	535468	Symbol	v -> var		535059						
ANR	535469	Symbol	GlobalVar		535059						
ANR	535470	Symbol	v		535059						
ANR	535471	Symbol	freg_names		535059						
ANR	535472	Symbol	done_init		535059						
ANR	535473	Symbol	cpu_fir		535059						
