# Reading pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:00 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:43:01 on Mar 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:01 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor.v 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 18:43:01 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:01 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 18:43:01 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/AC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:01 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/AC.v 
# -- Compiling module AC
# 
# Top level modules:
# 	AC
# End time: 18:43:02 on Mar 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:02 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/IR.v 
# -- Compiling module IR
# 
# Top level modules:
# 	IR
# End time: 18:43:02 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:02 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:43:02 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/BUS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:02 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/BUS.v 
# -- Compiling module BUS
# 
# Top level modules:
# 	BUS
# End time: 18:43:02 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:02 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Control_Unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:43:02 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:02 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:43:02 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/state_machine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:02 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/state_machine.v 
# -- Compiling module state_machine
# 
# Top level modules:
# 	state_machine
# End time: 18:43:03 on Mar 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:03 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/top_layer.v 
# -- Compiling module top_layer
# 
# Top level modules:
# 	top_layer
# End time: 18:43:03 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/FPGA\ Processor\ Project/Shashika\ Ayya/FPGA\ Processor {D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:03 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor" D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:43:03 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.datapath
# vsim work.datapath 
# Start time: 18:43:15 on Mar 22,2021
# Loading work.datapath
# Loading work.BUS
# Loading work.register
# Loading work.AC
# Loading work.PC
# Loading work.IR
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'alu_out'. The port definition is at: D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/AC.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath/AC File: D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v Line: 22
vsim work.control_unit
# End time: 18:43:39 on Mar 22,2021, Elapsed time: 0:00:24
# Errors: 0, Warnings: 1
# vsim work.control_unit 
# Start time: 18:43:39 on Mar 22,2021
# Loading work.control_unit
vsim work.state_machine
# End time: 18:44:31 on Mar 22,2021, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim work.state_machine 
# Start time: 18:44:31 on Mar 22,2021
# Loading work.state_machine
vsim work.top_layer
# End time: 18:45:04 on Mar 22,2021, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# vsim work.top_layer 
# Start time: 18:45:04 on Mar 22,2021
# Loading work.top_layer
# Loading work.clock
# Loading work.state_machine
# Loading work.Processor
# Loading work.control_unit
# Loading work.datapath
# Loading work.BUS
# Loading work.register
# Loading work.AC
# Loading work.PC
# Loading work.IR
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'alu_out'. The port definition is at: D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/AC.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /top_layer/Processor/datapath/AC File: D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v Line: 22
wave create -driver freeze -pattern constant -value 0000000000011001 -range 15 0 -starttime 0ps -endtime 1000ps sim:/top_layer/dram_in
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# state_machine
wave create -driver freeze -pattern constant -value 11001 -range 15 0 -starttime 0ps -endtime 1000ps sim:/top_layer/dram_in
# /top_layer/dram_in already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave create -driver freeze -pattern constant -value 1 -range 15 0 -starttime 0ps -endtime 5000ps sim:/top_layer/iram_in
# state_machine
vsim work.Processor
# End time: 18:48:51 on Mar 22,2021, Elapsed time: 0:03:47
# Errors: 0, Warnings: 1
# vsim work.Processor 
# Start time: 18:48:51 on Mar 22,2021
# Loading work.Processor
# Loading work.control_unit
# Loading work.datapath
# Loading work.BUS
# Loading work.register
# Loading work.AC
# Loading work.PC
# Loading work.IR
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'alu_out'. The port definition is at: D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/AC.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processor/datapath/AC File: D:/Academics/FPGA Processor Project/Shashika Ayya/FPGA Processor/Processor_datapath.v Line: 22
add wave -position insertpoint sim:/Processor/*
# End time: 18:49:48 on Mar 22,2021, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
