<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RegesterFile.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Reg_File.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Reg_File.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Reg_File.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Reg_File.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Reg_File.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Reg_File.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Reg_File.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Reg_File.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Reg_File.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Reg_File.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_File.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Reg_File.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_File.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Reg_File.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Reg_File.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Reg_File.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Reg_File.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Reg_File.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Reg_File.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Reg_File_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Reg_File_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Reg_File_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Reg_File_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Reg_File_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Reg_File_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Reg_File_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Reg_File_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Reg_File_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Reg_File_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Reg_File_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Reg_File_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Reg_File_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Reg_File_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Reg_File_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFileTest.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFileTest.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFileTest.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFileTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFileTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RegisterFileTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFileTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="muxRegFile32x1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="muxRegFile32x1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="muxRegFile32x1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testRead_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testRead_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1586041519" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1586041519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586043718" xil_pn:in_ck="-565058760413789199" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1586043718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ComponentsPackage.vhd"/>
      <outfile xil_pn:name="GenericReg.vhd"/>
      <outfile xil_pn:name="Reg_File.vhd"/>
      <outfile xil_pn:name="RegisterFileTest.vhd"/>
      <outfile xil_pn:name="muxRegFile32x1.vhd"/>
      <outfile xil_pn:name="testRead.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1586043331" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4973014985897064357" xil_pn:start_ts="1586043331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586043331" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2401257527942701379" xil_pn:start_ts="1586043331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586041519" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2728285127345805072" xil_pn:start_ts="1586041519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586043722" xil_pn:in_ck="-565058760413789199" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1586043722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ComponentsPackage.vhd"/>
      <outfile xil_pn:name="GenericReg.vhd"/>
      <outfile xil_pn:name="Reg_File.vhd"/>
      <outfile xil_pn:name="RegisterFileTest.vhd"/>
      <outfile xil_pn:name="muxRegFile32x1.vhd"/>
      <outfile xil_pn:name="testRead.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1586043727" xil_pn:in_ck="-565058760413789199" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1898443747393051248" xil_pn:start_ts="1586043722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RegisterFileTest_beh.prj"/>
      <outfile xil_pn:name="RegisterFileTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1586043727" xil_pn:in_ck="7615552709723385439" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4330230516463220371" xil_pn:start_ts="1586043727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RegisterFileTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1586043691" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1586043691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586043691" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7991734186401948744" xil_pn:start_ts="1586043691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586043691" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2728285127345805072" xil_pn:start_ts="1586043691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586043691" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1586043691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586043691" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7290802441011070294" xil_pn:start_ts="1586043691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586043691" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1586043691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586043691" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6416022443752525530" xil_pn:start_ts="1586043691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586043707" xil_pn:in_ck="-1058244889366274363" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="283193316332656589" xil_pn:start_ts="1586043691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Reg_File.lso"/>
      <outfile xil_pn:name="Reg_File.ngc"/>
      <outfile xil_pn:name="Reg_File.ngr"/>
      <outfile xil_pn:name="Reg_File.prj"/>
      <outfile xil_pn:name="Reg_File.stx"/>
      <outfile xil_pn:name="Reg_File.syr"/>
      <outfile xil_pn:name="Reg_File.xst"/>
      <outfile xil_pn:name="Reg_File_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1586025932" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4420278078615324587" xil_pn:start_ts="1586025932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586041419" xil_pn:in_ck="4304059326592764387" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7181008804355318881" xil_pn:start_ts="1586041407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Reg_File.bld"/>
      <outfile xil_pn:name="Reg_File.ngd"/>
      <outfile xil_pn:name="Reg_File_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1586041466" xil_pn:in_ck="4304059326592764388" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1586041419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Reg_File.pcf"/>
      <outfile xil_pn:name="Reg_File_map.map"/>
      <outfile xil_pn:name="Reg_File_map.mrp"/>
      <outfile xil_pn:name="Reg_File_map.ncd"/>
      <outfile xil_pn:name="Reg_File_map.ngm"/>
      <outfile xil_pn:name="Reg_File_map.xrpt"/>
      <outfile xil_pn:name="Reg_File_summary.xml"/>
      <outfile xil_pn:name="Reg_File_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1586041515" xil_pn:in_ck="4915226650468412157" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1586041466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Reg_File.ncd"/>
      <outfile xil_pn:name="Reg_File.pad"/>
      <outfile xil_pn:name="Reg_File.par"/>
      <outfile xil_pn:name="Reg_File.ptwx"/>
      <outfile xil_pn:name="Reg_File.unroutes"/>
      <outfile xil_pn:name="Reg_File.xpi"/>
      <outfile xil_pn:name="Reg_File_pad.csv"/>
      <outfile xil_pn:name="Reg_File_pad.txt"/>
      <outfile xil_pn:name="Reg_File_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1586041515" xil_pn:in_ck="4304059326592764256" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1586041495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Reg_File.twr"/>
      <outfile xil_pn:name="Reg_File.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
