

================================================================
== Vivado HLS Report for 'pool2'
================================================================
* Date:           Sat Jun 20 14:10:35 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.430|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13313|  13313|  13313|  13313|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- pool_layer2_label18         |  13312|  13312|       832|          -|          -|    16|    no    |
        | + pool_layer2_label181       |    169|    169|         1|          -|          -|   169|    no    |
        | + pool_layer2_label13        |    660|    660|       110|          -|          -|     6|    no    |
        |  ++ pool_layer2_label14      |    108|    108|        18|          -|          -|     6|    no    |
        |   +++ pool_layer2_label6     |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ pool_layer2_label15  |      6|      6|         3|          -|          -|     2|    no    |
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      0|      0|    259|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        1|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    161|
|Register         |        -|      -|     89|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      0|     89|    420|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      0|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------+---------+---+----+------+-----+------+-------------+
    |pool_buff_V_U  |pool2_pool_buff_V  |        1|  0|   0|   169|   16|     1|         2704|
    +---------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                   |        1|  0|   0|   169|   16|     1|         2704|
    +---------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_295_p2         |     *    |      0|  0|  13|           4|           4|
    |array_access_fu_343_p2  |     +    |      0|  0|  15|           8|           8|
    |i_1_fu_259_p2           |     +    |      0|  0|  13|           4|           2|
    |j_1_fu_307_p2           |     +    |      0|  0|  13|           4|           2|
    |k_1_fu_224_p2           |     +    |      0|  0|  15|           5|           1|
    |l_1_fu_279_p2           |     +    |      0|  0|  10|           1|           2|
    |m_1_fu_327_p2           |     +    |      0|  0|  10|           1|           2|
    |p_1_fu_236_p2           |     +    |      0|  0|  15|           8|           1|
    |tmp1_fu_333_p2          |     +    |      0|  0|  13|           4|           4|
    |tmp_s_fu_285_p2         |     +    |      0|  0|  13|           4|           4|
    |ap_block_state3         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9         |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_359_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_218_p2     |   icmp   |      0|  0|  11|           5|           6|
    |exitcond2_fu_230_p2     |   icmp   |      0|  0|  11|           8|           8|
    |exitcond3_fu_273_p2     |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_321_p2      |   icmp   |      0|  0|   9|           2|           3|
    |tmp_11_fu_371_p2        |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_fu_353_p2        |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_fu_301_p2         |   icmp   |      0|  0|   8|           2|           1|
    |tmp_5_fu_247_p2         |   icmp   |      0|  0|   9|           4|           4|
    |tmp_7_fu_253_p2         |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |tmp_6_fu_367_p2         |    or    |      0|  0|   2|           1|           1|
    |value_V_1_fu_377_p3     |  select  |      0|  0|  16|           1|          16|
    |value_V_3_fu_385_p3     |  select  |      0|  0|  16|           1|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 259|          95|         113|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  47|         10|    1|         10|
    |ap_done               |   9|          2|    1|          2|
    |i_reg_167             |   9|          2|    4|          8|
    |in_V_V_blk_n          |   9|          2|    1|          2|
    |j_reg_179             |   9|          2|    4|          8|
    |k_reg_145             |   9|          2|    5|         10|
    |l_reg_191             |   9|          2|    2|          4|
    |m_reg_202             |   9|          2|    2|          4|
    |out_V_V_blk_n         |   9|          2|    1|          2|
    |p_reg_156             |   9|          2|    8|         16|
    |pool_buff_V_address0  |  15|          3|    8|         24|
    |real_start            |   9|          2|    1|          2|
    |tmp_V_fu_104          |   9|          2|   16|         32|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 161|         35|   54|        124|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   9|   0|    9|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_reg_167          |   4|   0|    4|          0|
    |j_reg_179          |   4|   0|    4|          0|
    |k_1_reg_408        |   5|   0|    5|          0|
    |k_reg_145          |   5|   0|    5|          0|
    |l_1_reg_440        |   2|   0|    2|          0|
    |l_reg_191          |   2|   0|    2|          0|
    |m_1_reg_468        |   2|   0|    2|          0|
    |m_reg_202          |   2|   0|    2|          0|
    |or_cond_reg_478    |   1|   0|    1|          0|
    |p_reg_156          |   8|   0|    8|          0|
    |start_once_reg     |   1|   0|    1|          0|
    |tmp_13_reg_432     |   1|   0|    1|          0|
    |tmp_14_reg_460     |   1|   0|    1|          0|
    |tmp_1_reg_445      |   8|   0|    8|          0|
    |tmp_3_reg_450      |   1|   0|    1|          0|
    |tmp_V_fu_104       |  16|   0|   16|          0|
    |value_V_3_reg_482  |  16|   0|   16|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  89|   0|   89|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     pool2    | return value |
|start_full_n    |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_done         | out |    1| ap_ctrl_hs |     pool2    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     pool2    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     pool2    | return value |
|start_out       | out |    1| ap_ctrl_hs |     pool2    | return value |
|start_write     | out |    1| ap_ctrl_hs |     pool2    | return value |
|out_V_V_din     | out |   16|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

