-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel0_C_drain_IO_L2_out is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    fifo_C_drain_C_drain_IO_L2_out_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_C_drain_C_drain_IO_L2_out_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_C_drain_C_drain_IO_L2_out_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_C_drain_C_drain_IO_L2_out_1_empty_n : IN STD_LOGIC;
    fifo_C_drain_C_drain_IO_L2_out_1_read : OUT STD_LOGIC;
    fifo_C_drain_C_drain_IO_L2_out_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_C_drain_C_drain_IO_L2_out_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_C_drain_C_drain_IO_L2_out_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_C_drain_C_drain_IO_L2_out_0_full_n : IN STD_LOGIC;
    fifo_C_drain_C_drain_IO_L2_out_0_write : OUT STD_LOGIC;
    fifo_C_drain_C_drain_IO_L1_out_0_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_C_drain_C_drain_IO_L1_out_0_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_C_drain_C_drain_IO_L1_out_0_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_C_drain_C_drain_IO_L1_out_0_0_empty_n : IN STD_LOGIC;
    fifo_C_drain_C_drain_IO_L1_out_0_0_read : OUT STD_LOGIC );
end;


architecture behav of kernel0_C_drain_IO_L2_out is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal add_ln1043_fu_119_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1043_reg_228 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln1044_fu_128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1044_reg_233 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1043_fu_113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1044_fu_158_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1044_reg_238 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1049_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_reg_243 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_start : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_done : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_idle : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_ready : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_1_read : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_0_write : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_start : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_done : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_idle : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_ready : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L1_out_0_0_read : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L2_out_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L2_out_0_write : STD_LOGIC;
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_start_reg : STD_LOGIC := '0';
    signal c3_fu_64 : STD_LOGIC_VECTOR (1 downto 0);
    signal c3_1_fu_172_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal indvar_flatten35_fu_68 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln1044_1_fu_183_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten46_fu_72 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1047_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1043_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1043_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1044_fu_152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1044_fu_177_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fifo_C_drain_C_drain_IO_L2_out_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        fifo_C_drain_C_drain_IO_L2_out_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_C_drain_C_drain_IO_L2_out_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_C_drain_C_drain_IO_L2_out_1_empty_n : IN STD_LOGIC;
        fifo_C_drain_C_drain_IO_L2_out_1_read : OUT STD_LOGIC;
        fifo_C_drain_C_drain_IO_L2_out_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_C_drain_C_drain_IO_L2_out_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_C_drain_C_drain_IO_L2_out_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_C_drain_C_drain_IO_L2_out_0_full_n : IN STD_LOGIC;
        fifo_C_drain_C_drain_IO_L2_out_0_write : OUT STD_LOGIC );
    end component;


    component kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fifo_C_drain_C_drain_IO_L1_out_0_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        fifo_C_drain_C_drain_IO_L1_out_0_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_C_drain_C_drain_IO_L1_out_0_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_C_drain_C_drain_IO_L1_out_0_0_empty_n : IN STD_LOGIC;
        fifo_C_drain_C_drain_IO_L1_out_0_0_read : OUT STD_LOGIC;
        fifo_C_drain_C_drain_IO_L2_out_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_C_drain_C_drain_IO_L2_out_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_C_drain_C_drain_IO_L2_out_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_C_drain_C_drain_IO_L2_out_0_full_n : IN STD_LOGIC;
        fifo_C_drain_C_drain_IO_L2_out_0_write : OUT STD_LOGIC );
    end component;



begin
    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76 : component kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_start,
        ap_done => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_done,
        ap_idle => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_idle,
        ap_ready => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_ready,
        fifo_C_drain_C_drain_IO_L2_out_1_dout => fifo_C_drain_C_drain_IO_L2_out_1_dout,
        fifo_C_drain_C_drain_IO_L2_out_1_num_data_valid => ap_const_lv2_0,
        fifo_C_drain_C_drain_IO_L2_out_1_fifo_cap => ap_const_lv2_0,
        fifo_C_drain_C_drain_IO_L2_out_1_empty_n => fifo_C_drain_C_drain_IO_L2_out_1_empty_n,
        fifo_C_drain_C_drain_IO_L2_out_1_read => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_1_read,
        fifo_C_drain_C_drain_IO_L2_out_0_din => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_0_din,
        fifo_C_drain_C_drain_IO_L2_out_0_num_data_valid => ap_const_lv2_0,
        fifo_C_drain_C_drain_IO_L2_out_0_fifo_cap => ap_const_lv2_0,
        fifo_C_drain_C_drain_IO_L2_out_0_full_n => fifo_C_drain_C_drain_IO_L2_out_0_full_n,
        fifo_C_drain_C_drain_IO_L2_out_0_write => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_0_write);

    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84 : component kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_start,
        ap_done => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_done,
        ap_idle => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_idle,
        ap_ready => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_ready,
        fifo_C_drain_C_drain_IO_L1_out_0_0_dout => fifo_C_drain_C_drain_IO_L1_out_0_0_dout,
        fifo_C_drain_C_drain_IO_L1_out_0_0_num_data_valid => ap_const_lv2_0,
        fifo_C_drain_C_drain_IO_L1_out_0_0_fifo_cap => ap_const_lv2_0,
        fifo_C_drain_C_drain_IO_L1_out_0_0_empty_n => fifo_C_drain_C_drain_IO_L1_out_0_0_empty_n,
        fifo_C_drain_C_drain_IO_L1_out_0_0_read => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L1_out_0_0_read,
        fifo_C_drain_C_drain_IO_L2_out_0_din => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L2_out_0_din,
        fifo_C_drain_C_drain_IO_L2_out_0_num_data_valid => ap_const_lv2_0,
        fifo_C_drain_C_drain_IO_L2_out_0_fifo_cap => ap_const_lv2_0,
        fifo_C_drain_C_drain_IO_L2_out_0_full_n => fifo_C_drain_C_drain_IO_L2_out_0_full_n,
        fifo_C_drain_C_drain_IO_L2_out_0_write => grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L2_out_0_write);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln1043_fu_113_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1049_fu_166_p2 = ap_const_lv1_1) and (icmp_ln1043_fu_113_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_ready = ap_const_logic_1)) then 
                    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1049_fu_166_p2 = ap_const_lv1_0) and (icmp_ln1043_fu_113_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_ready = ap_const_logic_1)) then 
                    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c3_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c3_fu_64 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                c3_fu_64 <= c3_1_fu_172_p2;
            end if; 
        end if;
    end process;

    indvar_flatten35_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten35_fu_68 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                indvar_flatten35_fu_68 <= select_ln1044_1_fu_183_p3;
            end if; 
        end if;
    end process;

    indvar_flatten46_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten46_fu_72 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                indvar_flatten46_fu_72 <= add_ln1043_reg_228;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln1043_reg_228 <= add_ln1043_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1043_fu_113_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln1044_reg_233 <= icmp_ln1044_fu_128_p2;
                icmp_ln1049_reg_243 <= icmp_ln1049_fu_166_p2;
                select_ln1044_reg_238 <= select_ln1044_fu_158_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln1043_fu_113_p2, ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln1043_fu_113_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln1043_fu_119_p2 <= std_logic_vector(unsigned(indvar_flatten46_fu_72) + unsigned(ap_const_lv6_1));
    add_ln1044_fu_177_p2 <= std_logic_vector(unsigned(indvar_flatten35_fu_68) + unsigned(ap_const_lv5_1));
    and_ln1043_fu_146_p2 <= (xor_ln1043_fu_134_p2 and icmp_ln1047_fu_140_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(icmp_ln1049_reg_243, grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_done, grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_done)
    begin
                ap_block_state3_on_subcall_done <= (((grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_done = ap_const_logic_0) and (icmp_ln1049_reg_243 = ap_const_lv1_1)) or ((grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_done = ap_const_logic_0) and (icmp_ln1049_reg_243 = ap_const_lv1_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln1043_fu_113_p2)
    begin
        if (((icmp_ln1043_fu_113_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    c3_1_fu_172_p2 <= std_logic_vector(unsigned(select_ln1044_reg_238) + unsigned(ap_const_lv2_1));

    fifo_C_drain_C_drain_IO_L1_out_0_0_read_assign_proc : process(icmp_ln1049_reg_243, grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L1_out_0_0_read, ap_CS_fsm_state3)
    begin
        if (((icmp_ln1049_reg_243 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            fifo_C_drain_C_drain_IO_L1_out_0_0_read <= grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L1_out_0_0_read;
        else 
            fifo_C_drain_C_drain_IO_L1_out_0_0_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_C_drain_C_drain_IO_L2_out_0_din_assign_proc : process(icmp_ln1049_reg_243, grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_0_din, grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L2_out_0_din, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((icmp_ln1049_reg_243 = ap_const_lv1_1)) then 
                fifo_C_drain_C_drain_IO_L2_out_0_din <= grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L2_out_0_din;
            elsif ((icmp_ln1049_reg_243 = ap_const_lv1_0)) then 
                fifo_C_drain_C_drain_IO_L2_out_0_din <= grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_0_din;
            else 
                fifo_C_drain_C_drain_IO_L2_out_0_din <= grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L2_out_0_din;
            end if;
        else 
            fifo_C_drain_C_drain_IO_L2_out_0_din <= grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L2_out_0_din;
        end if; 
    end process;


    fifo_C_drain_C_drain_IO_L2_out_0_write_assign_proc : process(icmp_ln1049_reg_243, grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_0_write, grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L2_out_0_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((icmp_ln1049_reg_243 = ap_const_lv1_1)) then 
                fifo_C_drain_C_drain_IO_L2_out_0_write <= grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_fifo_C_drain_C_drain_IO_L2_out_0_write;
            elsif ((icmp_ln1049_reg_243 = ap_const_lv1_0)) then 
                fifo_C_drain_C_drain_IO_L2_out_0_write <= grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_0_write;
            else 
                fifo_C_drain_C_drain_IO_L2_out_0_write <= ap_const_logic_0;
            end if;
        else 
            fifo_C_drain_C_drain_IO_L2_out_0_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_C_drain_C_drain_IO_L2_out_1_read_assign_proc : process(icmp_ln1049_reg_243, grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_1_read, ap_CS_fsm_state3)
    begin
        if (((icmp_ln1049_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            fifo_C_drain_C_drain_IO_L2_out_1_read <= grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_fifo_C_drain_C_drain_IO_L2_out_1_read;
        else 
            fifo_C_drain_C_drain_IO_L2_out_1_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_start <= grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_start_reg;
    grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_start <= grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_start_reg;
    icmp_ln1043_fu_113_p2 <= "1" when (indvar_flatten46_fu_72 = ap_const_lv6_20) else "0";
    icmp_ln1044_fu_128_p2 <= "1" when (indvar_flatten35_fu_68 = ap_const_lv5_8) else "0";
    icmp_ln1047_fu_140_p2 <= "1" when (c3_fu_64 = ap_const_lv2_2) else "0";
    icmp_ln1049_fu_166_p2 <= "1" when (select_ln1044_fu_158_p3 = ap_const_lv2_0) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln1043_fu_113_p2)
    begin
        if (((icmp_ln1043_fu_113_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1044_fu_152_p2 <= (icmp_ln1044_fu_128_p2 or and_ln1043_fu_146_p2);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln1044_1_fu_183_p3 <= 
        ap_const_lv5_1 when (icmp_ln1044_reg_233(0) = '1') else 
        add_ln1044_fu_177_p2;
    select_ln1044_fu_158_p3 <= 
        ap_const_lv2_0 when (or_ln1044_fu_152_p2(0) = '1') else 
        c3_fu_64;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1043_fu_134_p2 <= (icmp_ln1044_fu_128_p2 xor ap_const_lv1_1);
end behav;
