Source Block: oh/eclock/hdl/eclock.v@70:80@HdlIdDef
   output       lclk_out;
   output       lclk_p;

   // Wires
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;

Diff Content:
- 75    wire         cclk_base;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/eclock.v@77:87
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive

Clone Blocks 2:
oh/elink/hdl/eclock.v@79:89
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive
   PLLE2_BASE
     #(

Clone Blocks 3:
oh/elink/hdl/eclock.v@78:88
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive
   PLLE2_BASE

Clone Blocks 4:
oh/eclock/hdl/eclock.v@74:84
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive

Clone Blocks 5:
oh/eclock/hdl/eclock.v@75:85
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive
   PLLE2_BASE

Clone Blocks 6:
oh/eclock/hdl/eclock.v@69:79
   output       lclk_s;
   output       lclk_out;
   output       lclk_p;

   // Wires
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;

Clone Blocks 7:
oh/eclock/hdl/eclock.v@76:86
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   
   // PLL Primitive
   PLLE2_BASE
     #(

Clone Blocks 8:
oh/elink/hdl/eclock.v@76:86
   // Wires
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   

Clone Blocks 9:
oh/eclock/hdl/eclock.v@73:83
   // Wires
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;
   

Clone Blocks 10:
oh/elink/hdl/eclock.v@72:82
   output       txlclk_s;
   output       txlclk_out;
   output       txlclk_p;

   // Wires
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;

Clone Blocks 11:
oh/elink/hdl/eclock.v@73:83
   output       txlclk_out;
   output       txlclk_p;

   // Wires
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;

Clone Blocks 12:
oh/elink/hdl/eclock.v@74:84
   output       txlclk_p;

   // Wires
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;

Clone Blocks 13:
oh/eclock/hdl/eclock.v@71:81
   output       lclk_p;

   // Wires
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;

Clone Blocks 14:
oh/eclock/hdl/eclock.v@72:82

   // Wires
   wire         cclk_src;
   wire         cclk_base;
   wire         cclk_p_src;
   wire         cclk_p;
   wire         cclk;
   wire         lclk_s_src;
   wire         lclk_out_src;
   wire         lclk_p_src;
   wire         clkfb;

