##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for MIDI_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. MIDI_UART_IntClock:R)
		5.2::Critical Path Report for (MIDI_UART_IntClock:R vs. MIDI_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                  | Frequency: 59.76 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: MIDI_UART_IntClock         | Frequency: 49.86 MHz  | Target: 0.25 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           MIDI_UART_IntClock  41666.7          24934       N/A              N/A         N/A              N/A         N/A              N/A         
MIDI_UART_IntClock  MIDI_UART_IntClock  4e+006           3979944     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
MIDI_OUT1(0)_PAD  24725         MIDI_UART_IntClock:R         
SCL(0)_PAD:out    21217         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out    20640         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.76 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                               iocell1         2183   2183  24934  RISE       1
\MIDI_UART:BUART:rx_postpoll\/main_1         macrocell5      5414   7597  24934  RISE       1
\MIDI_UART:BUART:rx_postpoll\/q              macrocell5      3350  10947  24934  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2316  13263  24934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for MIDI_UART_IntClock
************************************************
Clock: MIDI_UART_IntClock
Frequency: 49.86 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_2\/q
Path End       : \MIDI_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3979944p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14696
-------------------------------------   ----- 
End-of-path arrival time (ps)           14696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_2\/q            macrocell17   1250   1250  3979944  RISE       1
\MIDI_UART:BUART:rx_counter_load\/main_3  macrocell4    7771   9021  3979944  RISE       1
\MIDI_UART:BUART:rx_counter_load\/q       macrocell4    3350  12371  3979944  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/load   count7cell    2324  14696  3979944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. MIDI_UART_IntClock:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                               iocell1         2183   2183  24934  RISE       1
\MIDI_UART:BUART:rx_postpoll\/main_1         macrocell5      5414   7597  24934  RISE       1
\MIDI_UART:BUART:rx_postpoll\/q              macrocell5      3350  10947  24934  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2316  13263  24934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (MIDI_UART_IntClock:R vs. MIDI_UART_IntClock:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_2\/q
Path End       : \MIDI_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3979944p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14696
-------------------------------------   ----- 
End-of-path arrival time (ps)           14696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_2\/q            macrocell17   1250   1250  3979944  RISE       1
\MIDI_UART:BUART:rx_counter_load\/main_3  macrocell4    7771   9021  3979944  RISE       1
\MIDI_UART:BUART:rx_counter_load\/q       macrocell4    3350  12371  3979944  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/load   count7cell    2324  14696  3979944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI_UART_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                               iocell1         2183   2183  24934  RISE       1
\MIDI_UART:BUART:rx_postpoll\/main_1         macrocell5      5414   7597  24934  RISE       1
\MIDI_UART:BUART:rx_postpoll\/q              macrocell5      3350  10947  24934  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2316  13263  24934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI_UART:BUART:rx_status_3\/main_6
Capture Clock  : \MIDI_UART:BUART:rx_status_3\/clock_0
Path slack     : 29645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8511
-------------------------------------   ---- 
End-of-path arrival time (ps)           8511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                        iocell1       2183   2183  24934  RISE       1
\MIDI_UART:BUART:rx_status_3\/main_6  macrocell22   6328   8511  29645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_status_3\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI_UART:BUART:rx_state_2\/clock_0
Path slack     : 29761p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8395
-------------------------------------   ---- 
End-of-path arrival time (ps)           8395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                       iocell1       2183   2183  24934  RISE       1
\MIDI_UART:BUART:rx_state_2\/main_8  macrocell17   6212   8395  29761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI_UART:BUART:rx_state_0\/main_9
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 29769p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8387
-------------------------------------   ---- 
End-of-path arrival time (ps)           8387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                       iocell1       2183   2183  24934  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_9  macrocell14   6204   8387  29769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI_UART:BUART:pollcount_1\/main_3
Capture Clock  : \MIDI_UART:BUART:pollcount_1\/clock_0
Path slack     : 30560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                        iocell1       2183   2183  24934  RISE       1
\MIDI_UART:BUART:pollcount_1\/main_3  macrocell20   5414   7597  30560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI_UART:BUART:pollcount_0\/main_2
Capture Clock  : \MIDI_UART:BUART:pollcount_0\/clock_0
Path slack     : 30560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                        iocell1       2183   2183  24934  RISE       1
\MIDI_UART:BUART:pollcount_0\/main_2  macrocell21   5414   7597  30560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI_UART:BUART:rx_last\/clock_0
Path slack     : 30560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI_UART_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                    iocell1       2183   2183  24934  RISE       1
\MIDI_UART:BUART:rx_last\/main_0  macrocell23   5414   7597  30560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_last\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_2\/q
Path End       : \MIDI_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3979944p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14696
-------------------------------------   ----- 
End-of-path arrival time (ps)           14696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_2\/q            macrocell17   1250   1250  3979944  RISE       1
\MIDI_UART:BUART:rx_counter_load\/main_3  macrocell4    7771   9021  3979944  RISE       1
\MIDI_UART:BUART:rx_counter_load\/q       macrocell4    3350  12371  3979944  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/load   count7cell    2324  14696  3979944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_0\/q
Path End       : \MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3981465p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_0\/q                      macrocell10     1250   1250  3981465  RISE       1
\MIDI_UART:BUART:counter_load_not\/main_1           macrocell1      5451   6701  3981465  RISE       1
\MIDI_UART:BUART:counter_load_not\/q                macrocell1      3350  10051  3981465  RISE       1
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  12345  3981465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI_UART:BUART:sTX:TxSts\/clock
Path slack     : 3985860p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13640
-------------------------------------   ----- 
End-of-path arrival time (ps)           13640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3985860  RISE       1
\MIDI_UART:BUART:tx_status_0\/main_3                 macrocell2      4379   7959  3985860  RISE       1
\MIDI_UART:BUART:tx_status_0\/q                      macrocell2      3350  11309  3985860  RISE       1
\MIDI_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2330  13640  3985860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:TxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_2\/q
Path End       : \MIDI_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI_UART:BUART:rx_status_3\/clock_0
Path slack     : 3986868p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9622
-------------------------------------   ---- 
End-of-path arrival time (ps)           9622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_2\/q        macrocell17   1250   1250  3979944  RISE       1
\MIDI_UART:BUART:rx_status_3\/main_4  macrocell22   8372   9622  3986868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_status_3\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_2\/q
Path End       : \MIDI_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 3986883p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9607
-------------------------------------   ---- 
End-of-path arrival time (ps)           9607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_2\/q       macrocell17   1250   1250  3979944  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_4  macrocell14   8357   9607  3986883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_2\/q
Path End       : \MIDI_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI_UART:BUART:rx_state_3\/clock_0
Path slack     : 3986883p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9607
-------------------------------------   ---- 
End-of-path arrival time (ps)           9607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_2\/q       macrocell17   1250   1250  3979944  RISE       1
\MIDI_UART:BUART:rx_state_3\/main_4  macrocell16   8357   9607  3986883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI_UART:BUART:rx_status_3\/clock_0
Path slack     : 3986959p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9531
-------------------------------------   ---- 
End-of-path arrival time (ps)           9531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_bitclk_enable\/q  macrocell18   1250   1250  3986959  RISE       1
\MIDI_UART:BUART:rx_status_3\/main_2  macrocell22   8281   9531  3986959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_status_3\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 3986970p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_bitclk_enable\/q  macrocell18   1250   1250  3986959  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_2   macrocell14   8270   9520  3986970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI_UART:BUART:rx_state_3\/clock_0
Path slack     : 3986970p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_bitclk_enable\/q  macrocell18   1250   1250  3986959  RISE       1
\MIDI_UART:BUART:rx_state_3\/main_2   macrocell16   8270   9520  3986970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_0\/q
Path End       : \MIDI_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3987043p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_0\/q                macrocell14     1250   1250  3983815  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5697   6947  3987043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3987239p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6751
-------------------------------------   ---- 
End-of-path arrival time (ps)           6751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_ctrl_mark_last\/q         macrocell13     1250   1250  3984838  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5501   6751  3987239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3987663p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3985351  RISE       1
\MIDI_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6137   6327  3987663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI_UART:BUART:rx_state_2\/clock_0
Path slack     : 3987825p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_bitclk_enable\/q  macrocell18   1250   1250  3986959  RISE       1
\MIDI_UART:BUART:rx_state_2\/main_2   macrocell17   7415   8665  3987825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI_UART:BUART:sRX:RxSts\/clock
Path slack     : 3987951p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11549
-------------------------------------   ----- 
End-of-path arrival time (ps)           11549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  3987951  RISE       1
\MIDI_UART:BUART:rx_status_4\/main_1                 macrocell6      2302   5882  3987951  RISE       1
\MIDI_UART:BUART:rx_status_4\/q                      macrocell6      3350   9232  3987951  RISE       1
\MIDI_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2317  11549  3987951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988300p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_bitclk_enable\/q          macrocell18     1250   1250  3986959  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4440   5690  3988300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_3\/q
Path End       : \MIDI_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3988311p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8179
-------------------------------------   ---- 
End-of-path arrival time (ps)           8179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_3\/q               macrocell16   1250   1250  3983783  RISE       1
\MIDI_UART:BUART:rx_state_stop1_reg\/main_2  macrocell19   6929   8179  3988311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell19         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_2\/q
Path End       : \MIDI_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3988320p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_2\/q         macrocell17   1250   1250  3979944  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/main_4  macrocell15   6920   8170  3988320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_2\/q
Path End       : \MIDI_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3988332p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8158
-------------------------------------   ---- 
End-of-path arrival time (ps)           8158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_2\/q               macrocell17   1250   1250  3979944  RISE       1
\MIDI_UART:BUART:rx_state_stop1_reg\/main_3  macrocell19   6908   8158  3988332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell19         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_3\/q
Path End       : \MIDI_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI_UART:BUART:rx_state_2\/clock_0
Path slack     : 3988351p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_3\/q       macrocell16   1250   1250  3983783  RISE       1
\MIDI_UART:BUART:rx_state_2\/main_3  macrocell17   6889   8139  3988351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI_UART:BUART:rx_state_2\/clock_0
Path slack     : 3988378p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8112
-------------------------------------   ---- 
End-of-path arrival time (ps)           8112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_ctrl_mark_last\/q  macrocell13   1250   1250  3984838  RISE       1
\MIDI_UART:BUART:rx_state_2\/main_0    macrocell17   6862   8112  3988378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3988459p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_bitclk_enable\/q   macrocell18   1250   1250  3986959  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/main_2  macrocell15   6781   8031  3988459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_0\/q
Path End       : \MIDI_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3988517p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_0\/q                macrocell10     1250   1250  3981465  RISE       1
\MIDI_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4223   5473  3988517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI_UART:BUART:tx_state_0\/clock_0
Path slack     : 3988531p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3985860  RISE       1
\MIDI_UART:BUART:tx_state_0\/main_3                  macrocell10     4379   7959  3988531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_0\/q
Path End       : \MIDI_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI_UART:BUART:rx_state_2\/clock_0
Path slack     : 3988598p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_0\/q       macrocell14   1250   1250  3983815  RISE       1
\MIDI_UART:BUART:rx_state_2\/main_1  macrocell17   6642   7892  3988598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_3\/q
Path End       : \MIDI_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3988870p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7620
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_3\/q         macrocell16   1250   1250  3983783  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/main_3  macrocell15   6370   7620  3988870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3988883p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3988883  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/main_1   macrocell18   5667   7607  3988883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3989180p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_ctrl_mark_last\/q        macrocell13   1250   1250  3984838  RISE       1
\MIDI_UART:BUART:rx_state_stop1_reg\/main_0  macrocell19   6060   7310  3989180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell19         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_1\/q
Path End       : \MIDI_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989291p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_1\/q                macrocell9      1250   1250  3981516  RISE       1
\MIDI_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3449   4699  3989291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI_UART:BUART:pollcount_1\/main_1
Capture Clock  : \MIDI_UART:BUART:pollcount_1\/clock_0
Path slack     : 3989380p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3988883  RISE       1
\MIDI_UART:BUART:pollcount_1\/main_1        macrocell20   5170   7110  3989380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI_UART:BUART:pollcount_0\/main_1
Capture Clock  : \MIDI_UART:BUART:pollcount_0\/clock_0
Path slack     : 3989380p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3988883  RISE       1
\MIDI_UART:BUART:pollcount_0\/main_1        macrocell21   5170   7110  3989380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_0\/q
Path End       : \MIDI_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3989524p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_0\/q         macrocell14   1250   1250  3983815  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/main_1  macrocell15   5716   6966  3989524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_0\/q
Path End       : \MIDI_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3989535p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_0\/q               macrocell14   1250   1250  3983815  RISE       1
\MIDI_UART:BUART:rx_state_stop1_reg\/main_1  macrocell19   5705   6955  3989535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_0\/q
Path End       : \MIDI_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI_UART:BUART:tx_state_2\/clock_0
Path slack     : 3989564p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_0\/q       macrocell10   1250   1250  3981465  RISE       1
\MIDI_UART:BUART:tx_state_2\/main_1  macrocell11   5676   6926  3989564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_14/main_2
Capture Clock  : Net_14/clock_0
Path slack     : 3989810p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  3989810  RISE       1
Net_14/main_2                               macrocell8      2310   6680  3989810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI_UART:BUART:tx_state_2\/main_4
Capture Clock  : \MIDI_UART:BUART:tx_state_2\/clock_0
Path slack     : 3990165p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3990165  RISE       1
\MIDI_UART:BUART:tx_state_2\/main_4               macrocell11     6135   6325  3990165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990207p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3990207  RISE       1
\MIDI_UART:BUART:rx_state_2\/main_6         macrocell17   4343   6283  3990207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990209p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3990209  RISE       1
\MIDI_UART:BUART:rx_state_2\/main_5         macrocell17   4341   6281  3990209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_2\/q
Path End       : Net_14/main_3
Capture Clock  : Net_14/clock_0
Path slack     : 3990322p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_2\/q  macrocell11   1250   1250  3983707  RISE       1
Net_14/main_3                   macrocell8    4918   6168  3990322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990360p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990360  RISE       1
\MIDI_UART:BUART:rx_state_2\/main_7         macrocell17   4190   6130  3990360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990400p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_ctrl_mark_last\/q  macrocell13   1250   1250  3984838  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/main_0  macrocell15   4840   6090  3990400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_0\/q
Path End       : Net_14/main_1
Capture Clock  : Net_14/clock_0
Path slack     : 3990465p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_0\/q  macrocell10   1250   1250  3981465  RISE       1
Net_14/main_1                   macrocell8    4775   6025  3990465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:pollcount_1\/q
Path End       : \MIDI_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990565p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:pollcount_1\/q       macrocell20   1250   1250  3986418  RISE       1
\MIDI_UART:BUART:rx_status_3\/main_5  macrocell22   4675   5925  3990565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_status_3\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:pollcount_1\/q
Path End       : \MIDI_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990582p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:pollcount_1\/q      macrocell20   1250   1250  3986418  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_8  macrocell14   4658   5908  3990582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_1\/q
Path End       : \MIDI_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI_UART:BUART:tx_state_2\/clock_0
Path slack     : 3990740p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_1\/q       macrocell9    1250   1250  3981516  RISE       1
\MIDI_UART:BUART:tx_state_2\/main_0  macrocell11   4500   5750  3990740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_3\/q
Path End       : \MIDI_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990752p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_3\/q       macrocell16   1250   1250  3983783  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_3  macrocell14   4488   5738  3990752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_3\/q
Path End       : \MIDI_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990752p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_3\/q       macrocell16   1250   1250  3983783  RISE       1
\MIDI_UART:BUART:rx_state_3\/main_3  macrocell16   4488   5738  3990752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_0\/q
Path End       : \MIDI_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990794p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_0\/q       macrocell14   1250   1250  3983815  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_1  macrocell14   4446   5696  3990794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_0\/q
Path End       : \MIDI_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990794p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_0\/q       macrocell14   1250   1250  3983815  RISE       1
\MIDI_UART:BUART:rx_state_3\/main_1  macrocell16   4446   5696  3990794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_2\/q
Path End       : \MIDI_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI_UART:BUART:tx_state_1\/clock_0
Path slack     : 3990878p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_2\/q       macrocell11   1250   1250  3983707  RISE       1
\MIDI_UART:BUART:tx_state_1\/main_3  macrocell9    4362   5612  3990878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : Net_14/main_4
Capture Clock  : Net_14/clock_0
Path slack     : 3991083p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3990165  RISE       1
Net_14/main_4                                     macrocell8      5217   5407  3991083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991129p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3985351  RISE       1
\MIDI_UART:BUART:tx_state_1\/main_2               macrocell9      5171   5361  3991129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991132p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3990207  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/main_6       macrocell15   3418   5358  3991132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991134p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3990209  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/main_5       macrocell15   3416   5356  3991134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991141p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3985351  RISE       1
\MIDI_UART:BUART:tx_state_0\/main_2               macrocell10     5159   5349  3991141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \MIDI_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991141p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3985351  RISE       1
\MIDI_UART:BUART:tx_bitclk\/main_2                macrocell12     5159   5349  3991141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_bitclk\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991286p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990360  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/main_7       macrocell15   3264   5204  3991286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI_UART:BUART:pollcount_1\/main_0
Capture Clock  : \MIDI_UART:BUART:pollcount_1\/clock_0
Path slack     : 3991312p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991312  RISE       1
\MIDI_UART:BUART:pollcount_1\/main_0        macrocell20   3238   5178  3991312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI_UART:BUART:pollcount_0\/main_0
Capture Clock  : \MIDI_UART:BUART:pollcount_0\/clock_0
Path slack     : 3991312p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991312  RISE       1
\MIDI_UART:BUART:pollcount_0\/main_0        macrocell21   3238   5178  3991312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_2\/q
Path End       : \MIDI_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991318p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_2\/q       macrocell11   1250   1250  3983707  RISE       1
\MIDI_UART:BUART:tx_state_0\/main_4  macrocell10   3922   5172  3991318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_2\/q
Path End       : \MIDI_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \MIDI_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991318p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_2\/q      macrocell11   1250   1250  3983707  RISE       1
\MIDI_UART:BUART:tx_bitclk\/main_3  macrocell12   3922   5172  3991318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_bitclk\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_bitclk\/q
Path End       : \MIDI_UART:BUART:tx_state_2\/main_5
Capture Clock  : \MIDI_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991369p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_bitclk\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_bitclk\/q        macrocell12   1250   1250  3991369  RISE       1
\MIDI_UART:BUART:tx_state_2\/main_5  macrocell11   3871   5121  3991369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_0\/q
Path End       : \MIDI_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991445p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_0\/q       macrocell10   1250   1250  3981465  RISE       1
\MIDI_UART:BUART:tx_state_0\/main_1  macrocell10   3795   5045  3991445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_0\/q
Path End       : \MIDI_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \MIDI_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991445p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_0\/q      macrocell10   1250   1250  3981465  RISE       1
\MIDI_UART:BUART:tx_bitclk\/main_1  macrocell12   3795   5045  3991445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_bitclk\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_0\/q
Path End       : \MIDI_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991456p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_0\/q       macrocell10   1250   1250  3981465  RISE       1
\MIDI_UART:BUART:tx_state_1\/main_1  macrocell9    3784   5034  3991456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14/q
Path End       : Net_14/main_6
Capture Clock  : Net_14/clock_0
Path slack     : 3991492p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell8          0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_14/q       macrocell8    1250   1250  3991492  RISE       1
Net_14/main_6  macrocell8    3748   4998  3991492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI_UART:BUART:tx_state_1\/main_4
Capture Clock  : \MIDI_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991652p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3990165  RISE       1
\MIDI_UART:BUART:tx_state_1\/main_4               macrocell9      4648   4838  3991652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_1\/q
Path End       : \MIDI_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991656p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_1\/q       macrocell9    1250   1250  3981516  RISE       1
\MIDI_UART:BUART:tx_state_0\/main_0  macrocell10   3584   4834  3991656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_1\/q
Path End       : \MIDI_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991656p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_1\/q      macrocell9    1250   1250  3981516  RISE       1
\MIDI_UART:BUART:tx_bitclk\/main_0  macrocell12   3584   4834  3991656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_bitclk\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_1\/q
Path End       : \MIDI_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991662p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_1\/q       macrocell9    1250   1250  3981516  RISE       1
\MIDI_UART:BUART:tx_state_1\/main_0  macrocell9    3578   4828  3991662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:pollcount_0\/q
Path End       : \MIDI_UART:BUART:rx_status_3\/main_7
Capture Clock  : \MIDI_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991711p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:pollcount_0\/q       macrocell21   1250   1250  3987001  RISE       1
\MIDI_UART:BUART:rx_status_3\/main_7  macrocell22   3529   4779  3991711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_status_3\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_3\/q
Path End       : \MIDI_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991715p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_3\/q        macrocell16   1250   1250  3983783  RISE       1
\MIDI_UART:BUART:rx_status_3\/main_3  macrocell22   3525   4775  3991715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_status_3\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_0\/q
Path End       : \MIDI_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991767p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_0\/q        macrocell14   1250   1250  3983815  RISE       1
\MIDI_UART:BUART:rx_status_3\/main_1  macrocell22   3473   4723  3991767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_status_3\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_1\/q
Path End       : Net_14/main_0
Capture Clock  : Net_14/clock_0
Path slack     : 3991779p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_1\/q  macrocell9    1250   1250  3981516  RISE       1
Net_14/main_0                   macrocell8    3461   4711  3991779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:pollcount_0\/q
Path End       : \MIDI_UART:BUART:rx_state_0\/main_10
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991861p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:pollcount_0\/q       macrocell21   1250   1250  3987001  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_10  macrocell14   3379   4629  3991861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991912p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3990207  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_6         macrocell14   2638   4578  3991912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991912p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3990207  RISE       1
\MIDI_UART:BUART:rx_state_3\/main_6         macrocell16   2638   4578  3991912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991915p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3990209  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_5         macrocell14   2635   4575  3991915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991915p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3990209  RISE       1
\MIDI_UART:BUART:rx_state_3\/main_5         macrocell16   2635   4575  3991915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:pollcount_1\/q
Path End       : \MIDI_UART:BUART:pollcount_1\/main_2
Capture Clock  : \MIDI_UART:BUART:pollcount_1\/clock_0
Path slack     : 3992044p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:pollcount_1\/q       macrocell20   1250   1250  3986418  RISE       1
\MIDI_UART:BUART:pollcount_1\/main_2  macrocell20   3196   4446  3992044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_bitclk\/q
Path End       : Net_14/main_5
Capture Clock  : Net_14/clock_0
Path slack     : 3992138p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_bitclk\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_bitclk\/q  macrocell12   1250   1250  3991369  RISE       1
Net_14/main_5                  macrocell8    3102   4352  3992138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_14/clock_0                                             macrocell8          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_bitclk\/q
Path End       : \MIDI_UART:BUART:tx_state_1\/main_5
Capture Clock  : \MIDI_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992140p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_bitclk\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_bitclk\/q        macrocell12   1250   1250  3991369  RISE       1
\MIDI_UART:BUART:tx_state_1\/main_5  macrocell9    3100   4350  3992140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990360  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_7         macrocell14   2339   4279  3992211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3990360  RISE       1
\MIDI_UART:BUART:rx_state_3\/main_7         macrocell16   2339   4279  3992211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3992230p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991312  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/main_0   macrocell18   2320   4260  3992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3992245p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3992245  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/main_2   macrocell18   2305   4245  3992245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_bitclk\/q
Path End       : \MIDI_UART:BUART:tx_state_0\/main_5
Capture Clock  : \MIDI_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992285p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_bitclk\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_bitclk\/q        macrocell12   1250   1250  3991369  RISE       1
\MIDI_UART:BUART:tx_state_0\/main_5  macrocell10   2955   4205  3992285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_0\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_last\/q
Path End       : \MIDI_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992322p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_last\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_last\/q          macrocell23   1250   1250  3992322  RISE       1
\MIDI_UART:BUART:rx_state_2\/main_9  macrocell17   2918   4168  3992322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992354p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_ctrl_mark_last\/q  macrocell13   1250   1250  3984838  RISE       1
\MIDI_UART:BUART:rx_status_3\/main_0   macrocell22   2886   4136  3992354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_status_3\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992359p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_ctrl_mark_last\/q  macrocell13   1250   1250  3984838  RISE       1
\MIDI_UART:BUART:rx_state_0\/main_0    macrocell14   2881   4131  3992359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_0\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992359p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_ctrl_mark_last\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_ctrl_mark_last\/q  macrocell13   1250   1250  3984838  RISE       1
\MIDI_UART:BUART:rx_state_3\/main_0    macrocell16   2881   4131  3992359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_3\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_state_2\/q
Path End       : \MIDI_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992604p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_state_2\/q       macrocell17   1250   1250  3979944  RISE       1
\MIDI_UART:BUART:rx_state_2\/main_4  macrocell17   2636   3886  3992604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_state_2\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:pollcount_0\/q
Path End       : \MIDI_UART:BUART:pollcount_1\/main_4
Capture Clock  : \MIDI_UART:BUART:pollcount_1\/clock_0
Path slack     : 3992626p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:pollcount_0\/q       macrocell21   1250   1250  3987001  RISE       1
\MIDI_UART:BUART:pollcount_1\/main_4  macrocell20   2614   3864  3992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:pollcount_0\/q
Path End       : \MIDI_UART:BUART:pollcount_0\/main_3
Capture Clock  : \MIDI_UART:BUART:pollcount_0\/clock_0
Path slack     : 3992626p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:pollcount_0\/q       macrocell21   1250   1250  3987001  RISE       1
\MIDI_UART:BUART:pollcount_0\/main_3  macrocell21   2614   3864  3992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:pollcount_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992901p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3985351  RISE       1
\MIDI_UART:BUART:tx_state_2\/main_2               macrocell11     3399   3589  3992901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:tx_state_2\/q
Path End       : \MIDI_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992930p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:tx_state_2\/q       macrocell11   1250   1250  3983707  RISE       1
\MIDI_UART:BUART:tx_state_2\/main_3  macrocell11   2310   3560  3992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:tx_state_2\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3993015p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                           -3130
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_load_fifo\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_load_fifo\/q            macrocell15     1250   1250  3989986  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2605   3855  3993015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI_UART:BUART:rx_status_3\/q
Path End       : \MIDI_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI_UART:BUART:sRX:RxSts\/clock
Path slack     : 3995354p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (MIDI_UART_IntClock:R#1 vs. MIDI_UART_IntClock:R#2)   4000000
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:rx_status_3\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI_UART:BUART:rx_status_3\/q       macrocell22    1250   1250  3995354  RISE       1
\MIDI_UART:BUART:sRX:RxSts\/status_3  statusicell2   2896   4146  3995354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MIDI_UART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

