// Seed: 1883198035
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input uwire id_2,
    id_11,
    output tri id_3,
    output tri1 id_4,
    input wand id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wand id_8,
    input tri1 id_9
);
  wire id_12, id_13;
  wire id_14;
  module_0 modCall_1 (id_13);
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  assign id_1 = -1;
  wire id_2;
  if (-1) assign id_1 = id_1;
  else wire id_3;
  module_0 modCall_1 (id_3);
  wire id_4;
  wire id_5;
  assign id_4 = id_5;
endmodule
