Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Fri Jan 17 23:10:19 2025
| Host         : shakeelarkam00-Latitude-7520 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_wrapper_timing_summary_postroute_physopted.rpt -pb top_wrapper_timing_summary_postroute_physopted.pb -rpx top_wrapper_timing_summary_postroute_physopted.rpx
| Design       : top_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.092        0.000                      0                38408        0.021        0.000                      0                38408        3.750        0.000                       0                 14809  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.092        0.000                      0                38408        0.021        0.000                      0                38408        3.750        0.000                       0                 14809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 2.974ns (36.865%)  route 5.093ns (63.135%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.713     3.007    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X70Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=111, routed)         1.080     4.543    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X69Y22         LUT3 (Prop_lut3_I2_O)        0.152     4.695 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_2_fu_2579_p2_carry_i_1/O
                         net (fo=1, routed)           0.618     5.313    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_sig_allocacmp_sf_1[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.095 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry_n_3
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.209    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0_n_3
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.323    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1_n_3
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2_n_3
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.560 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.560    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3_n_3
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.674 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.674    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4_n_3
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.788 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.788    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5_n_3
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.023 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__6/O[0]
                         net (fo=2, routed)           0.816     7.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2[29]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.299     8.138 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/icmp_ln290_reg_3866[0]_i_7/O
                         net (fo=1, routed)           0.443     8.581    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866_reg[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3/O
                         net (fo=1, routed)           0.574     9.279    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3_n_3
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     9.403 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_2/O
                         net (fo=4, routed)           0.595     9.998    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_2585_p2
    SLICE_X70Y23         LUT2 (Prop_lut2_I0_O)        0.118    10.116 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_fu_242[31]_i_1/O
                         net (fo=64, routed)          0.959    11.074    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/nf_1_fu_378
    SLICE_X65Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.542    12.721    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_clk
    SLICE_X65Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[21]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.631    12.166    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[21]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 2.974ns (36.865%)  route 5.093ns (63.135%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.713     3.007    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X70Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=111, routed)         1.080     4.543    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X69Y22         LUT3 (Prop_lut3_I2_O)        0.152     4.695 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_2_fu_2579_p2_carry_i_1/O
                         net (fo=1, routed)           0.618     5.313    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_sig_allocacmp_sf_1[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.095 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry_n_3
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.209    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0_n_3
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.323    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1_n_3
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2_n_3
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.560 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.560    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3_n_3
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.674 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.674    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4_n_3
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.788 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.788    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5_n_3
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.023 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__6/O[0]
                         net (fo=2, routed)           0.816     7.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2[29]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.299     8.138 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/icmp_ln290_reg_3866[0]_i_7/O
                         net (fo=1, routed)           0.443     8.581    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866_reg[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3/O
                         net (fo=1, routed)           0.574     9.279    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3_n_3
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     9.403 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_2/O
                         net (fo=4, routed)           0.595     9.998    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_2585_p2
    SLICE_X70Y23         LUT2 (Prop_lut2_I0_O)        0.118    10.116 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_fu_242[31]_i_1/O
                         net (fo=64, routed)          0.959    11.074    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/nf_1_fu_378
    SLICE_X65Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.542    12.721    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_clk
    SLICE_X65Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[22]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.631    12.166    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[22]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 2.974ns (36.865%)  route 5.093ns (63.135%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.713     3.007    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X70Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=111, routed)         1.080     4.543    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X69Y22         LUT3 (Prop_lut3_I2_O)        0.152     4.695 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_2_fu_2579_p2_carry_i_1/O
                         net (fo=1, routed)           0.618     5.313    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_sig_allocacmp_sf_1[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.095 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry_n_3
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.209    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0_n_3
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.323    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1_n_3
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2_n_3
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.560 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.560    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3_n_3
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.674 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.674    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4_n_3
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.788 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.788    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5_n_3
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.023 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__6/O[0]
                         net (fo=2, routed)           0.816     7.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2[29]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.299     8.138 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/icmp_ln290_reg_3866[0]_i_7/O
                         net (fo=1, routed)           0.443     8.581    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866_reg[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3/O
                         net (fo=1, routed)           0.574     9.279    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3_n_3
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     9.403 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_2/O
                         net (fo=4, routed)           0.595     9.998    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_2585_p2
    SLICE_X70Y23         LUT2 (Prop_lut2_I0_O)        0.118    10.116 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_fu_242[31]_i_1/O
                         net (fo=64, routed)          0.959    11.074    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/nf_1_fu_378
    SLICE_X65Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.542    12.721    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_clk
    SLICE_X65Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[23]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.631    12.166    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[23]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 2.974ns (36.865%)  route 5.093ns (63.135%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.713     3.007    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X70Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=111, routed)         1.080     4.543    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X69Y22         LUT3 (Prop_lut3_I2_O)        0.152     4.695 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_2_fu_2579_p2_carry_i_1/O
                         net (fo=1, routed)           0.618     5.313    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_sig_allocacmp_sf_1[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.095 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry_n_3
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.209    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0_n_3
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.323    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1_n_3
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2_n_3
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.560 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.560    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3_n_3
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.674 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.674    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4_n_3
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.788 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.788    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5_n_3
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.023 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__6/O[0]
                         net (fo=2, routed)           0.816     7.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2[29]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.299     8.138 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/icmp_ln290_reg_3866[0]_i_7/O
                         net (fo=1, routed)           0.443     8.581    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866_reg[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3/O
                         net (fo=1, routed)           0.574     9.279    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3_n_3
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     9.403 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_2/O
                         net (fo=4, routed)           0.595     9.998    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_2585_p2
    SLICE_X70Y23         LUT2 (Prop_lut2_I0_O)        0.118    10.116 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_fu_242[31]_i_1/O
                         net (fo=64, routed)          0.959    11.074    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/nf_1_fu_378
    SLICE_X65Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.542    12.721    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_clk
    SLICE_X65Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[24]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.631    12.166    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[24]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 3.038ns (38.514%)  route 4.850ns (61.486%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.726     3.020    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/ap_clk
    SLICE_X68Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/Q
                         net (fo=116, routed)         1.247     4.723    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg
    SLICE_X67Y30         LUT3 (Prop_lut3_I1_O)        0.152     4.875 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_2_fu_2579_p2_carry_i_1/O
                         net (fo=1, routed)           0.477     5.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_sig_allocacmp_sf_1[0]
    SLICE_X66Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.154 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.154    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry_n_3
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.271 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.271    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0_n_3
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.388 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.388    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1_n_3
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.505 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.505    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2_n_3
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.622 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.622    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3_n_3
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.739    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4_n_3
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.856    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5_n_3
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.088 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__6/O[0]
                         net (fo=2, routed)           0.644     7.732    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2[29]
    SLICE_X67Y31         LUT4 (Prop_lut4_I2_O)        0.295     8.027 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/icmp_ln290_reg_3866[0]_i_7/O
                         net (fo=1, routed)           0.571     8.598    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866_reg[0]
    SLICE_X67Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.722 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3/O
                         net (fo=1, routed)           0.571     9.294    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3_n_3
    SLICE_X67Y31         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_2/O
                         net (fo=4, routed)           0.595    10.013    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_2585_p2
    SLICE_X67Y30         LUT2 (Prop_lut2_I0_O)        0.150    10.163 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_fu_242[31]_i_1/O
                         net (fo=64, routed)          0.745    10.908    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/nf_1_fu_378
    SLICE_X66Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.551    12.731    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_clk
    SLICE_X66Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[21]/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X66Y34         FDRE (Setup_fdre_C_R)       -0.726    12.080    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[21]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 3.038ns (38.514%)  route 4.850ns (61.486%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.726     3.020    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/ap_clk
    SLICE_X68Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/Q
                         net (fo=116, routed)         1.247     4.723    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg
    SLICE_X67Y30         LUT3 (Prop_lut3_I1_O)        0.152     4.875 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_2_fu_2579_p2_carry_i_1/O
                         net (fo=1, routed)           0.477     5.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_sig_allocacmp_sf_1[0]
    SLICE_X66Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.154 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.154    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry_n_3
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.271 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.271    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0_n_3
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.388 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.388    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1_n_3
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.505 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.505    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2_n_3
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.622 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.622    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3_n_3
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.739    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4_n_3
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.856    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5_n_3
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.088 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__6/O[0]
                         net (fo=2, routed)           0.644     7.732    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2[29]
    SLICE_X67Y31         LUT4 (Prop_lut4_I2_O)        0.295     8.027 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/icmp_ln290_reg_3866[0]_i_7/O
                         net (fo=1, routed)           0.571     8.598    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866_reg[0]
    SLICE_X67Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.722 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3/O
                         net (fo=1, routed)           0.571     9.294    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3_n_3
    SLICE_X67Y31         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_2/O
                         net (fo=4, routed)           0.595    10.013    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_2585_p2
    SLICE_X67Y30         LUT2 (Prop_lut2_I0_O)        0.150    10.163 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_fu_242[31]_i_1/O
                         net (fo=64, routed)          0.745    10.908    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/nf_1_fu_378
    SLICE_X66Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.551    12.731    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_clk
    SLICE_X66Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[22]/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X66Y34         FDRE (Setup_fdre_C_R)       -0.726    12.080    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[22]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 3.038ns (38.514%)  route 4.850ns (61.486%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.726     3.020    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/ap_clk
    SLICE_X68Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/Q
                         net (fo=116, routed)         1.247     4.723    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg
    SLICE_X67Y30         LUT3 (Prop_lut3_I1_O)        0.152     4.875 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_2_fu_2579_p2_carry_i_1/O
                         net (fo=1, routed)           0.477     5.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_sig_allocacmp_sf_1[0]
    SLICE_X66Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.154 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.154    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry_n_3
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.271 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.271    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0_n_3
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.388 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.388    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1_n_3
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.505 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.505    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2_n_3
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.622 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.622    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3_n_3
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.739    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4_n_3
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.856    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5_n_3
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.088 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__6/O[0]
                         net (fo=2, routed)           0.644     7.732    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2[29]
    SLICE_X67Y31         LUT4 (Prop_lut4_I2_O)        0.295     8.027 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/icmp_ln290_reg_3866[0]_i_7/O
                         net (fo=1, routed)           0.571     8.598    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866_reg[0]
    SLICE_X67Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.722 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3/O
                         net (fo=1, routed)           0.571     9.294    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3_n_3
    SLICE_X67Y31         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_2/O
                         net (fo=4, routed)           0.595    10.013    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_2585_p2
    SLICE_X67Y30         LUT2 (Prop_lut2_I0_O)        0.150    10.163 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_fu_242[31]_i_1/O
                         net (fo=64, routed)          0.745    10.908    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/nf_1_fu_378
    SLICE_X66Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.551    12.731    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_clk
    SLICE_X66Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[23]/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X66Y34         FDRE (Setup_fdre_C_R)       -0.726    12.080    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[23]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 3.038ns (38.514%)  route 4.850ns (61.486%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.726     3.020    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/ap_clk
    SLICE_X68Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y34         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg/Q
                         net (fo=116, routed)         1.247     4.723    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg
    SLICE_X67Y30         LUT3 (Prop_lut3_I1_O)        0.152     4.875 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_2_fu_2579_p2_carry_i_1/O
                         net (fo=1, routed)           0.477     5.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_sig_allocacmp_sf_1[0]
    SLICE_X66Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.154 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.154    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry_n_3
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.271 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.271    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0_n_3
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.388 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.388    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1_n_3
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.505 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.505    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2_n_3
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.622 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.622    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3_n_3
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.739 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.739    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4_n_3
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.856 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.856    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5_n_3
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.088 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__6/O[0]
                         net (fo=2, routed)           0.644     7.732    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2[29]
    SLICE_X67Y31         LUT4 (Prop_lut4_I2_O)        0.295     8.027 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/icmp_ln290_reg_3866[0]_i_7/O
                         net (fo=1, routed)           0.571     8.598    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866_reg[0]
    SLICE_X67Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.722 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3/O
                         net (fo=1, routed)           0.571     9.294    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3_n_3
    SLICE_X67Y31         LUT4 (Prop_lut4_I0_O)        0.124     9.418 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_2/O
                         net (fo=4, routed)           0.595    10.013    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_2585_p2
    SLICE_X67Y30         LUT2 (Prop_lut2_I0_O)        0.150    10.163 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_fu_242[31]_i_1/O
                         net (fo=64, routed)          0.745    10.908    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/nf_1_fu_378
    SLICE_X66Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.551    12.731    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_clk
    SLICE_X66Y34         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[24]/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X66Y34         FDRE (Setup_fdre_C_R)       -0.726    12.080    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[24]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 2.974ns (37.347%)  route 4.989ns (62.653%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.713     3.007    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X70Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=111, routed)         1.080     4.543    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X69Y22         LUT3 (Prop_lut3_I2_O)        0.152     4.695 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_2_fu_2579_p2_carry_i_1/O
                         net (fo=1, routed)           0.618     5.313    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_sig_allocacmp_sf_1[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.095 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry_n_3
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.209    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0_n_3
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.323    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1_n_3
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2_n_3
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.560 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.560    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3_n_3
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.674 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.674    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4_n_3
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.788 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.788    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5_n_3
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.023 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__6/O[0]
                         net (fo=2, routed)           0.816     7.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2[29]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.299     8.138 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/icmp_ln290_reg_3866[0]_i_7/O
                         net (fo=1, routed)           0.443     8.581    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866_reg[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3/O
                         net (fo=1, routed)           0.574     9.279    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3_n_3
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     9.403 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_2/O
                         net (fo=4, routed)           0.595     9.998    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_2585_p2
    SLICE_X70Y23         LUT2 (Prop_lut2_I0_O)        0.118    10.116 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_fu_242[31]_i_1/O
                         net (fo=64, routed)          0.855    10.970    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/nf_1_fu_378
    SLICE_X65Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.543    12.722    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_clk
    SLICE_X65Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[25]/C
                         clock pessimism              0.230    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X65Y27         FDRE (Setup_fdre_C_R)       -0.631    12.167    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[25]
  -------------------------------------------------------------------
                         required time                         12.167    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 2.974ns (37.347%)  route 4.989ns (62.653%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.713     3.007    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X70Y24         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=111, routed)         1.080     4.543    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X69Y22         LUT3 (Prop_lut3_I2_O)        0.152     4.695 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_2_fu_2579_p2_carry_i_1/O
                         net (fo=1, routed)           0.618     5.313    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_sig_allocacmp_sf_1[0]
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.095 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.095    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry_n_3
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.209    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__0_n_3
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.323    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__1_n_3
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     6.446    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__2_n_3
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.560 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.560    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__3_n_3
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.674 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.674    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__4_n_3
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.788 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.788    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__5_n_3
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.023 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2_carry__6/O[0]
                         net (fo=2, routed)           0.816     7.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_2_fu_2579_p2[29]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.299     8.138 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/icmp_ln290_reg_3866[0]_i_7/O
                         net (fo=1, routed)           0.443     8.581    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866_reg[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.705 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3/O
                         net (fo=1, routed)           0.574     9.279    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_3_n_3
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     9.403 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_3866[0]_i_2/O
                         net (fo=4, routed)           0.595     9.998    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_2585_p2
    SLICE_X70Y23         LUT2 (Prop_lut2_I0_O)        0.118    10.116 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/flow_control_loop_pipe_sequential_init_U/sf_fu_242[31]_i_1/O
                         net (fo=64, routed)          0.855    10.970    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/nf_1_fu_378
    SLICE_X65Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.543    12.722    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/ap_clk
    SLICE_X65Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[26]/C
                         clock pessimism              0.230    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X65Y27         FDRE (Setup_fdre_C_R)       -0.631    12.167    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_62/sf_fu_242_reg[26]
  -------------------------------------------------------------------
                         required time                         12.167    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  1.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_80u_16u_1u_U0/grp_StreamingDataWidthConverter_Batch_80u_16u_1u_Pipeline_VITIS_LOOP_450_1_fu_56/ei_V_fu_46_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/dwc2dma_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.561%)  route 0.189ns (50.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.590     0.926    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_80u_16u_1u_U0/grp_StreamingDataWidthConverter_Batch_80u_16u_1u_Pipeline_VITIS_LOOP_450_1_fu_56/ap_clk
    SLICE_X80Y49         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_80u_16u_1u_U0/grp_StreamingDataWidthConverter_Batch_80u_16u_1u_Pipeline_VITIS_LOOP_450_1_fu_56/ei_V_fu_46_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_80u_16u_1u_U0/grp_StreamingDataWidthConverter_Batch_80u_16u_1u_Pipeline_VITIS_LOOP_450_1_fu_56/ei_V_fu_46_reg[6]/Q
                         net (fo=1, routed)           0.189     1.256    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_80u_16u_1u_U0/grp_StreamingDataWidthConverter_Batch_80u_16u_1u_Pipeline_VITIS_LOOP_450_1_fu_56/ei_V_fu_46[6]
    SLICE_X80Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.301 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_80u_16u_1u_U0/grp_StreamingDataWidthConverter_Batch_80u_16u_1u_Pipeline_VITIS_LOOP_450_1_fu_56/SRL_SIG[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.301    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/dwc2dma_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg/D[6]
    SLICE_X80Y50         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/dwc2dma_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.853     1.219    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/dwc2dma_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg/ap_clk
    SLICE_X80Y50         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/dwc2dma_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][6]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.091     1.280    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/dwc2dma_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.474%)  route 0.116ns (41.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.662     0.998    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X66Y100        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[61]/Q
                         net (fo=2, routed)           0.116     1.278    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/D[59]
    SLICE_X67Y98         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.849     1.215    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X67Y98         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[61]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X67Y98         FDRE (Hold_fdre_C_D)         0.072     1.252    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/out_read_reg_219_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/gmem_addr_reg_242_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.378ns (78.221%)  route 0.105ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.553     0.889    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/ap_clk
    SLICE_X50Y99         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/out_read_reg_219_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/out_read_reg_219_reg[59]/Q
                         net (fo=1, routed)           0.105     1.157    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/out_read_reg_219[59]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.317 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/gmem_addr_reg_242_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.318    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/gmem_addr_reg_242_reg[58]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.372 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/gmem_addr_reg_242_reg[62]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.372    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/add_ln153_fu_159_p2[60]
    SLICE_X52Y100        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/gmem_addr_reg_242_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.907     1.273    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/ap_clk
    SLICE_X52Y100        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/gmem_addr_reg_242_reg[59]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_16u_10u_U0/gmem_addr_reg_242_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.556     0.892    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y54         FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=123, routed)         0.105     1.137    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD4
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.105    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.556     0.892    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y54         FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=123, routed)         0.105     1.137    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD4
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.105    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.556     0.892    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y54         FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=123, routed)         0.105     1.137    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD4
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.105    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.556     0.892    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y54         FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=123, routed)         0.105     1.137    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD4
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.105    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.556     0.892    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y54         FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=123, routed)         0.105     1.137    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD4
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.105    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.556     0.892    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y54         FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=123, routed)         0.105     1.137    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD4
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X42Y54         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.105    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.556     0.892    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y54         FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=123, routed)         0.105     1.137    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD4
    SLICE_X42Y54         RAMS32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X42Y54         RAMS32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/CLK
                         clock pessimism             -0.285     0.905    
    SLICE_X42Y54         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.105    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ps/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y0   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y0   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y1   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y1   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y39  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.355ns  (logic 0.124ns (5.266%)  route 2.231ns (94.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/zynq_ps/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.231     2.231    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X84Y100        LUT1 (Prop_lut1_I0_O)        0.124     2.355 r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.355    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X84Y100        FDRE                                         r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.721     2.900    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X84Y100        FDRE                                         r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.045ns (4.511%)  route 0.953ns (95.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/zynq_ps/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.953     0.953    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X84Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.998 r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.998    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X84Y100        FDRE                                         r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.939     1.305    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X84Y100        FDRE                                         r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.374ns  (logic 0.671ns (10.528%)  route 5.703ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.661     2.955    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     3.473 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.042     8.515    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.153     8.668 f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     9.329    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X95Y94         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.608     2.787    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X95Y94         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.374ns  (logic 0.671ns (10.528%)  route 5.703ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.661     2.955    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     3.473 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.042     8.515    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.153     8.668 f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     9.329    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X95Y94         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.608     2.787    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X95Y94         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.374ns  (logic 0.671ns (10.528%)  route 5.703ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.661     2.955    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     3.473 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.042     8.515    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.153     8.668 f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     9.329    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X95Y94         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.608     2.787    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X95Y94         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 0.642ns (10.255%)  route 5.618ns (89.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.661     2.955    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     3.473 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.042     8.515    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.639 f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     9.215    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X94Y94         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.608     2.787    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X94Y94         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 0.642ns (10.255%)  route 5.618ns (89.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.661     2.955    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     3.473 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.042     8.515    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.639 f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     9.215    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X94Y94         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.608     2.787    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X94Y94         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 0.642ns (10.255%)  route 5.618ns (89.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.661     2.955    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     3.473 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.042     8.515    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.639 f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     9.215    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X94Y94         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.608     2.787    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X94Y94         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 0.642ns (10.649%)  route 5.387ns (89.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.661     2.955    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     3.473 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          4.855     8.328    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X88Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.452 f  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.984    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X88Y60         FDCE                                         f  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.544     2.723    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X88Y60         FDCE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 0.642ns (10.649%)  route 5.387ns (89.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.661     2.955    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     3.473 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          4.855     8.328    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X88Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.452 f  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.984    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X88Y60         FDCE                                         f  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.544     2.723    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X88Y60         FDCE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 0.642ns (10.649%)  route 5.387ns (89.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.661     2.955    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     3.473 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          4.855     8.328    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X88Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.452 f  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.984    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X88Y60         FDCE                                         f  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.544     2.723    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X88Y60         FDCE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.947ns  (logic 0.642ns (10.795%)  route 5.305ns (89.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.661     2.955    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     3.473 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          4.634     8.107    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X94Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.231 f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.671     8.902    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X94Y95         FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       1.608     2.787    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X94Y95         FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.711%)  route 0.545ns (72.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.558     0.894    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.365     1.423    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.180     1.648    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y36         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y36         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.711%)  route 0.545ns (72.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.558     0.894    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.365     1.423    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.180     1.648    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y36         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y36         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.711%)  route 0.545ns (72.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.558     0.894    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.365     1.423    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.468 f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.180     1.648    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y36         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y36         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.208ns (25.569%)  route 0.605ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.558     0.894    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.365     1.423    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y36         LUT1 (Prop_lut1_I0_O)        0.044     1.467 f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.240     1.707    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y36         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y36         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.208ns (25.569%)  route 0.605ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.558     0.894    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.365     1.423    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y36         LUT1 (Prop_lut1_I0_O)        0.044     1.467 f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.240     1.707    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y36         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y36         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.208ns (25.569%)  route 0.605ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.558     0.894    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.365     1.423    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y36         LUT1 (Prop_lut1_I0_O)        0.044     1.467 f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.240     1.707    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y36         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y36         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.291%)  route 0.617ns (74.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.558     0.894    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.454     1.511    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.556 f  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.164     1.720    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X52Y41         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y41         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.291%)  route 0.617ns (74.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.558     0.894    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.454     1.511    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.556 f  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.164     1.720    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X52Y41         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y41         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.291%)  route 0.617ns (74.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.558     0.894    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.454     1.511    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.556 f  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.164     1.720    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X52Y41         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y41         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.208ns (24.808%)  route 0.630ns (75.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.558     0.894    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y34         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.454     1.511    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y41         LUT1 (Prop_lut1_I0_O)        0.044     1.555 f  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.732    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y41         FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14810, routed)       0.824     1.190    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y41         FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





