<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: SCU_RESET_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structSCU__RESET__TypeDef.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SCU_RESET_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>System Control Unit (SCU_RESET)  
 <a href="structSCU__RESET__TypeDef.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a69f9906a902ccde83aabb10bc43061bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#a69f9906a902ccde83aabb10bc43061bf">RSTSTAT</a></td></tr>
<tr class="separator:a69f9906a902ccde83aabb10bc43061bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72aa6709f6f759c9d537c7d52ed865f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#a72aa6709f6f759c9d537c7d52ed865f3">RSTSET</a></td></tr>
<tr class="separator:a72aa6709f6f759c9d537c7d52ed865f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad904226102427ba492452bcd448e145c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#ad904226102427ba492452bcd448e145c">RSTCLR</a></td></tr>
<tr class="separator:ad904226102427ba492452bcd448e145c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549401a9f8ac28e36a50b78506e2c6d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#a549401a9f8ac28e36a50b78506e2c6d5">PRSTAT0</a></td></tr>
<tr class="separator:a549401a9f8ac28e36a50b78506e2c6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af203db55b6ebdb9b48001007f40b2887"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#af203db55b6ebdb9b48001007f40b2887">PRSET0</a></td></tr>
<tr class="separator:af203db55b6ebdb9b48001007f40b2887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0bef496b659942cebf87f54407871b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#a1b0bef496b659942cebf87f54407871b">PRCLR0</a></td></tr>
<tr class="separator:a1b0bef496b659942cebf87f54407871b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc3951c4110996dad46eb28a4495fd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#afbc3951c4110996dad46eb28a4495fd6">PRSTAT1</a></td></tr>
<tr class="separator:afbc3951c4110996dad46eb28a4495fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49af9d0ea5be898fcdbaa6af7d5dc433"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#a49af9d0ea5be898fcdbaa6af7d5dc433">PRSET1</a></td></tr>
<tr class="separator:a49af9d0ea5be898fcdbaa6af7d5dc433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36386a4f67ea295b223efee633d8aa89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#a36386a4f67ea295b223efee633d8aa89">PRCLR1</a></td></tr>
<tr class="separator:a36386a4f67ea295b223efee633d8aa89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342c9e75141f5ff40de1d483669ac9e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#a342c9e75141f5ff40de1d483669ac9e7">PRSTAT2</a></td></tr>
<tr class="separator:a342c9e75141f5ff40de1d483669ac9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26711a44d1e4d6ffa9da85779a5e729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#ac26711a44d1e4d6ffa9da85779a5e729">PRSET2</a></td></tr>
<tr class="separator:ac26711a44d1e4d6ffa9da85779a5e729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16819a819c2e2638f205ad5a512c974c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#a16819a819c2e2638f205ad5a512c974c">PRCLR2</a></td></tr>
<tr class="separator:a16819a819c2e2638f205ad5a512c974c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bceff0d872f2706e51319e2cc1fadf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#a2bceff0d872f2706e51319e2cc1fadf0">PRSTAT3</a></td></tr>
<tr class="separator:a2bceff0d872f2706e51319e2cc1fadf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534a972fe9dee20112ff3472fbde6f01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#a534a972fe9dee20112ff3472fbde6f01">PRSET3</a></td></tr>
<tr class="separator:a534a972fe9dee20112ff3472fbde6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46cf6b488bd145169f452a610183ffc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSCU__RESET__TypeDef.html#af46cf6b488bd145169f452a610183ffc">PRCLR3</a></td></tr>
<tr class="separator:af46cf6b488bd145169f452a610183ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01135">1135</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a1b0bef496b659942cebf87f54407871b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0bef496b659942cebf87f54407871b">&#9670;&nbsp;</a></span>PRCLR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_RESET_TypeDef::PRCLR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004414) RCU Peripheral 0 Reset Clear <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01141">1141</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a36386a4f67ea295b223efee633d8aa89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36386a4f67ea295b223efee633d8aa89">&#9670;&nbsp;</a></span>PRCLR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_RESET_TypeDef::PRCLR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004420) RCU Peripheral 1 Reset Clear <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01144">1144</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a16819a819c2e2638f205ad5a512c974c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16819a819c2e2638f205ad5a512c974c">&#9670;&nbsp;</a></span>PRCLR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_RESET_TypeDef::PRCLR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000442C) RCU Peripheral 2 Reset Clear <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01147">1147</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af46cf6b488bd145169f452a610183ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46cf6b488bd145169f452a610183ffc">&#9670;&nbsp;</a></span>PRCLR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_RESET_TypeDef::PRCLR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004438) RCU Peripheral 3 Reset Clear <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01150">1150</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af203db55b6ebdb9b48001007f40b2887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af203db55b6ebdb9b48001007f40b2887">&#9670;&nbsp;</a></span>PRSET0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_RESET_TypeDef::PRSET0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004410) RCU Peripheral 0 Reset Set <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01140">1140</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a49af9d0ea5be898fcdbaa6af7d5dc433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49af9d0ea5be898fcdbaa6af7d5dc433">&#9670;&nbsp;</a></span>PRSET1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_RESET_TypeDef::PRSET1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000441C) RCU Peripheral 1 Reset Set <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01143">1143</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ac26711a44d1e4d6ffa9da85779a5e729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26711a44d1e4d6ffa9da85779a5e729">&#9670;&nbsp;</a></span>PRSET2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_RESET_TypeDef::PRSET2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004428) RCU Peripheral 2 Reset Set <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01146">1146</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a534a972fe9dee20112ff3472fbde6f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534a972fe9dee20112ff3472fbde6f01">&#9670;&nbsp;</a></span>PRSET3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_RESET_TypeDef::PRSET3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004434) RCU Peripheral 3 Reset Set <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01149">1149</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a549401a9f8ac28e36a50b78506e2c6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549401a9f8ac28e36a50b78506e2c6d5">&#9670;&nbsp;</a></span>PRSTAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_RESET_TypeDef::PRSTAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000440C) RCU Peripheral 0 Reset Status <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01139">1139</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="afbc3951c4110996dad46eb28a4495fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc3951c4110996dad46eb28a4495fd6">&#9670;&nbsp;</a></span>PRSTAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_RESET_TypeDef::PRSTAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004418) RCU Peripheral 1 Reset Status <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01142">1142</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a342c9e75141f5ff40de1d483669ac9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a342c9e75141f5ff40de1d483669ac9e7">&#9670;&nbsp;</a></span>PRSTAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_RESET_TypeDef::PRSTAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004424) RCU Peripheral 2 Reset Status <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01145">1145</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a2bceff0d872f2706e51319e2cc1fadf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bceff0d872f2706e51319e2cc1fadf0">&#9670;&nbsp;</a></span>PRSTAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_RESET_TypeDef::PRSTAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004430) RCU Peripheral 3 Reset Status <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01148">1148</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad904226102427ba492452bcd448e145c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad904226102427ba492452bcd448e145c">&#9670;&nbsp;</a></span>RSTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_RESET_TypeDef::RSTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004408) RCU Reset Clear Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01138">1138</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a72aa6709f6f759c9d537c7d52ed865f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72aa6709f6f759c9d537c7d52ed865f3">&#9670;&nbsp;</a></span>RSTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SCU_RESET_TypeDef::RSTSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50004404) RCU Reset Set Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01137">1137</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a69f9906a902ccde83aabb10bc43061bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f9906a902ccde83aabb10bc43061bf">&#9670;&nbsp;</a></span>RSTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCU_RESET_TypeDef::RSTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50004400) SCU_RESET Structure <br  />
 (@ 0x50004400) RCU Reset Status <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l01136">1136</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
