// Seed: 726621981
module module_0;
  assign id_1 = 1;
  always id_1 <= #1 id_1;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    input logic id_2,
    input logic id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    input logic id_7
);
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wor id_10 = 1;
  initial begin : LABEL_0
    #1;
    begin : LABEL_0
      repeat (id_7) id_0 <= 1;
    end
  end
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    output supply0 id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
