paper_id,title,authors,year,venue,url
d175ce7d7fb11932b31919b022e5be6f1757217c,The microarchitecture of superscalar processors,James E. Smith; G. Sohi,1995,Proceedings of the IEEE,https://www.semanticscholar.org/paper/d175ce7d7fb11932b31919b022e5be6f1757217c
9d32af1f31f4ded4e3d121dadd963612b30b74a5,Advanced resource management: A hands-on master course in HPC and cloud computing,Lucía Pons; S. Petit; J. Sahuquillo,2025,J. Parallel Distributed Comput.,https://www.semanticscholar.org/paper/9d32af1f31f4ded4e3d121dadd963612b30b74a5
abae3e403166212ac3233d5cfc3d13e8d73b59e9,Polaris 23: a high throughput neuromorphic processing element by RISC-V customized instruction extension for spiking neural network (RV-SNN 2.0) and SIMD-style implementation of LIF model with backpropagation STDP,Di Zhao; Jixiang Zong; Jiulong Wang; Guirun Li; Ruopu Wu,2025,Journal of Supercomputing,https://www.semanticscholar.org/paper/abae3e403166212ac3233d5cfc3d13e8d73b59e9
96386979e6befa2f5bb365d778d8fd9c299b657c,Against the Current: Introducing Reversibility to Superscalar Processors via Reversible Branch Predictors,Byron Gregg; Christof Teuscher,2024,International Green and Sustainable Computing Conference,https://www.semanticscholar.org/paper/96386979e6befa2f5bb365d778d8fd9c299b657c
1fb80c14448bc290335f226383fdc2aa89c4b775,Multi-Issue Butterfly Architecture for Sparse Convex Quadratic Programming,Maolin Wang; Ian McInerney; Bartolomeo Stellato; Fengbin Tu; Stephen Boyd; Hayden Kwok-Hay So; Kwang-Ting Cheng,2024,Micro,https://www.semanticscholar.org/paper/1fb80c14448bc290335f226383fdc2aa89c4b775
7168a682f519bb2e5e59e3b1af5c850657cd9e2e,A High-Frequency Load-Store Queue with Speculative Allocations for High-Level Synthesis,Robert Szafarczyk; S. Nabi; W. Vanderbauwhede,2023,International Conference on Field-Programmable Technology,https://www.semanticscholar.org/paper/7168a682f519bb2e5e59e3b1af5c850657cd9e2e
399d067c0da5472b126ac6336ccf4269ee4adae1,An FPGA-Based High-Performance Stateful Packet Processing Method,Rui Lu; Zhichuan Guo,2023,Micromachines,https://www.semanticscholar.org/paper/399d067c0da5472b126ac6336ccf4269ee4adae1
24a3f79feb21c30cc5ab45f9590c27301b9b8800,Semi-static Conditions in Low-latency C++ for High Frequency Trading: Better than Branch Prediction Hints,Paul Bilokon; Maximilian Lucuta; Erez Shermer,2023,arXiv.org,https://www.semanticscholar.org/paper/24a3f79feb21c30cc5ab45f9590c27301b9b8800
857a637ca03353af8628cb49de554b62b2f26079,Buffer Allocation for Exposed Datapath Architectures,Anoop Bhagyanath; K. Schneider,2022,International Symposium on Embedded Multicore/Many-core Systems-on-Chip,https://www.semanticscholar.org/paper/857a637ca03353af8628cb49de554b62b2f26079
2a223fb44418080b49020dc300098c17820efbf3,A Cycle-accurate Template Microprocessor Model of a Von Neumann Architecture Based on SystemC,Lubomir Bogdanov; R. Ivanov,2022,2022 XXXI International Scientific Conference Electronics (ET),https://www.semanticscholar.org/paper/2a223fb44418080b49020dc300098c17820efbf3
07caf8168591f8598cd9aee06b49971f88e06ba5,Sectored DRAM: A Practical Energy-Efficient and High-Performance Fine-Grained DRAM Architecture,Ataberk Olgun; F. N. Bostanci; Geraldo F. Oliveira; Yahya Can Tugrul; Rahul Bera; A. G. Yaglikçi; Hasan Hassan; Oğuz Ergin; Onur Mutlu,2022,ACM Transactions on Architecture and Code Optimization (TACO),https://www.semanticscholar.org/paper/07caf8168591f8598cd9aee06b49971f88e06ba5
ce8e7cd028bdab9edf7aa6beb1f9de4aeea214fd,Combining the Forwarding with Delay Slots Operations to Avoid the Branch Misprediction Penalty in Superscalar Processors,Ali Hudoud,2021,مجلة الجامعة الأسمرية: العلوم التطبيقية,https://www.semanticscholar.org/paper/ce8e7cd028bdab9edf7aa6beb1f9de4aeea214fd
5960a70f98729785412fe3e1ba2b184b0715c664,Adaptable Register File Organization for Vector Processors,Cristóbal Ramírez Lazo; Enrico Reggiani; C. Morales; R. F. Bagué; L. A. V. Vargas; M. A. R. Salinas; M. Cortés; O. Unsal; A. Cristal,2021,International Symposium on High-Performance Computer Architecture,https://www.semanticscholar.org/paper/5960a70f98729785412fe3e1ba2b184b0715c664
41c7dcf12b97f88b1b7df3174087d47b8eb9b831,Approximate trivial instructions,Zayan Shaikh; E. Atoofian,2020,ACM International Conference on Computing Frontiers,https://www.semanticscholar.org/paper/41c7dcf12b97f88b1b7df3174087d47b8eb9b831
ceb68e529866225f5ae186b24d23c1e44e731dcc,Advanced Speculation to Increase the Performance of Superscalar Processors. (Spéculation Avancée pour Augmenter Les Performances des Processeurs Superscalaires),Kleovoulos Kalaitzidis,2020,,https://www.semanticscholar.org/paper/ceb68e529866225f5ae186b24d23c1e44e731dcc
c50a27b89fde071ddd7fcb3abb85d676d8a8fa50,ARMINTEL: A Heterogeneous Microprocessor Architecture Enabling Intel Applications on ARM,Saqib Madni; M. Shafiq; Haroon ur Rashid,2020,International Bhurban Conference on Applied Sciences and Technology,https://www.semanticscholar.org/paper/c50a27b89fde071ddd7fcb3abb85d676d8a8fa50
4e7647b8670b31f6a23922da2480bed21774673b,Computation-in-Memory based on Memristive Devices,Du Nguyen,2019,,https://www.semanticscholar.org/paper/4e7647b8670b31f6a23922da2480bed21774673b
dc71f164b4f60a8bb7f1b0a12b3d6e0dbb7b35d7,Algoritmo de Tomasulo,S. Martí; P. Rodríguez; Sergio Sáez Barona,2019,,https://www.semanticscholar.org/paper/dc71f164b4f60a8bb7f1b0a12b3d6e0dbb7b35d7
bf92b176be9a55d9ff721c0eea4f9e30216afc16,A Formal Approach to Secure Speculation,Kevin Cheang; Cameron Rasmussen; S. Seshia; P. Subramanyan,2019,IEEE Computer Security Foundations Symposium,https://www.semanticscholar.org/paper/bf92b176be9a55d9ff721c0eea4f9e30216afc16
6bf9d075afc8bc60029a8286d17da269685a8857,Alias Table Memory Circuit For Register Renaming Unit,S. Abdel-Hafeez; Sanabel Otoom; Muhannad Quwaider,2019,"International Conference on Information, Communications and Signal Processing",https://www.semanticscholar.org/paper/6bf9d075afc8bc60029a8286d17da269685a8857
53e0e555f966089da602e153742d965ce15f0521,Enhancing Branch Predictors using Genetic Algorithm,M. S. M. Haque; Md. Rafiul Hassan; Muhammad Sulaiman; Salami Onoruoiza; J. Kamruzzaman; Md. Arifuzzaman,2019,"International Conference on Modeling, Simulation, and Applied Optimization",https://www.semanticscholar.org/paper/53e0e555f966089da602e153742d965ce15f0521
6b77ca27ed8e8dae5e73462be23907ccf3474bd5,Theoretical peak FLOPS per instruction set: a tutorial,R. Dolbeau,2017,Journal of Supercomputing,https://www.semanticscholar.org/paper/6b77ca27ed8e8dae5e73462be23907ccf3474bd5
a12dac41082ac79dad041c1b66b172bfd192fdcb,Dynamic power management techniques in multi-core architectures: A survey study,Khaled M. Attia; Mostafa A. Elhosseini; H. Ali,2017,,https://www.semanticscholar.org/paper/a12dac41082ac79dad041c1b66b172bfd192fdcb
da5567ab991b2160fa5e881dc9253bac7b75a8d7,Adapting processor architectures for the periphery of the IoT nervous system,P. Flikkema; B. Cambou,2016,World Forum on Internet of Things,https://www.semanticscholar.org/paper/da5567ab991b2160fa5e881dc9253bac7b75a8d7
5b563a5173ffded8606cc192b12a032318dd86c3,Specialized Macro-Instructions for Von-Neumann Accelerators,A. Sharifian,2016,,https://www.semanticscholar.org/paper/5b563a5173ffded8606cc192b12a032318dd86c3
d1e00ff6e29284800c4de993e36c04be8f36192b,On-Chip Mechanisms to Reduce Effective Memory Access Latency,Milad Hashemi,2016,arXiv.org,https://www.semanticscholar.org/paper/d1e00ff6e29284800c4de993e36c04be8f36192b
cbaab194c289bdd518f03824123de4e47939006c,Advanced Vecliw Architecture For Executing Multi-Scalar/Vector Instructions On Unified Datapath,B.Prasanna; Fietemiste Sharad Kulkarni M.S,2016,,https://www.semanticscholar.org/paper/cbaab194c289bdd518f03824123de4e47939006c
ba93e43d4398ba8efe7b697b78a3c9b883dc65d3,uSOP: A Microprocessor-Based Service-Oriented Platform for Control and Monitoring,A. Aloisio; F. Ameli; A. Anastasio; P. Branchini; F. Di Capua; R. Giordano; V. Izzo; G. Tortone,2016,IEEE Transactions on Nuclear Science,https://www.semanticscholar.org/paper/ba93e43d4398ba8efe7b697b78a3c9b883dc65d3
31423109076ae9a9676acc9acc9dea0a7937dd7a,Impact of Dynamic Scheduling for Dual Core Architecture Using VHDL,J. Arul; Han-Yao Ko,2016,International Conference on Platform Technology and Service,https://www.semanticscholar.org/paper/31423109076ae9a9676acc9acc9dea0a7937dd7a
d32dce42508062d650aee7a2ab8c51460971cb85,Filtered runahead execution with a runahead buffer,Milad Hashemi; Y. Patt,2015,Micro,https://www.semanticscholar.org/paper/d32dce42508062d650aee7a2ab8c51460971cb85
6524d9eac849a45e18475ace6b0ecd4d93417e80,A small and power efficient checkpoint core architecture for manycore processors,Mageda Sharafeddine; Haitham Akkary,2015,International Journal of High Performance Systems Architecture,https://www.semanticscholar.org/paper/6524d9eac849a45e18475ace6b0ecd4d93417e80
723c5a2f1421ecc9407b940c0bb14576e328b7a1,On the Fault-tolerance and High Performance of Replicated Transactional Systems,Sachin Hirve,2015,,https://www.semanticscholar.org/paper/723c5a2f1421ecc9407b940c0bb14576e328b7a1
2991e1cfaccce628b734daa55aea341956215624,Simple super-matrix processor: Implementation and performance evaluation,M. Soliman; E. Elsayed,2015,J. Parallel Distributed Comput.,https://www.semanticscholar.org/paper/2991e1cfaccce628b734daa55aea341956215624
28b522e20dec8c8d5f1cb0a635642618a836f339,Simultaneous Multithreaded Matrix Processor,M. Soliman; E. Elsayed,2015,J. Circuits Syst. Comput.,https://www.semanticscholar.org/paper/28b522e20dec8c8d5f1cb0a635642618a836f339
4dd2f1ec1c02372d73068bcbaf8953d918afc631,"Merging VLIW and vector processing techniques for a simple, high-performance processor architecture",M. Soliman,2015,Microelectronics Journal,https://www.semanticscholar.org/paper/4dd2f1ec1c02372d73068bcbaf8953d918afc631
171ceaf4d8b3edc5cad0c291b497d3774fe06301,Notice of Violation of IEEE Publication PrinciplesSuper-scale architecture enhancement of LEON3 core for DSP application,Jagrat Mehta; A. Darji; T. Ram; Rajat Arora,2015,International Symposium on VLSI Design and Test,https://www.semanticscholar.org/paper/171ceaf4d8b3edc5cad0c291b497d3774fe06301
a7f7abb00bf3767ee8547bc56a46e6470e45ce4f,A dependency-aware parallel programming model,Josep Maria Pérez Cáncer,2015,,https://www.semanticscholar.org/paper/a7f7abb00bf3767ee8547bc56a46e6470e45ce4f
0e551b8fffb5342fe02db59b1cd5873c6b4a2ad4,FPGA implementation and performance evaluation of a simultaneous multithreaded matrix processor,M. Soliman; E. Elsayed,2014,International Conference on Communication and Electronics Systems,https://www.semanticscholar.org/paper/0e551b8fffb5342fe02db59b1cd5873c6b4a2ad4
e845fb59b82933d020df9003436ab8c25bb58b59,High Performance Soft Processor Architectures for Applications with Irregular Data- and Instruction-Level,Kaveh Aasaraai,2014,,https://www.semanticscholar.org/paper/e845fb59b82933d020df9003436ab8c25bb58b59
85017bd853824afdb7a27fcf03f977c1dbbf6a01,High level queuing architecture model for high-end processors,Damián Roca Marí,2014,,https://www.semanticscholar.org/paper/85017bd853824afdb7a27fcf03f977c1dbbf6a01
3879a640bb30fb15622962ab6cee7f05be944212,FPGA BASED 128-BIT CUSTOMISED VLIW PROCESSOR FOR EXECUTING DUAL SCALAR/VECTOR INSTRUCTIONS,Rekha Halkatti; Veeresh Pujari,2014,,https://www.semanticscholar.org/paper/3879a640bb30fb15622962ab6cee7f05be944212
65e167bcf9c6d3d50813df15977c7755f6fc77f8,Position Paper: Leveraging Strength-Based Dynamic Slicing to Identify Control Reconvergence Instructions,Walid J. Ghandour; Nadine J. Ghandour,2014,2014 IEEE International Parallel & Distributed Processing Symposium Workshops,https://www.semanticscholar.org/paper/65e167bcf9c6d3d50813df15977c7755f6fc77f8
d6357ef67a90fa4dd14110099b726b5de6cab6a0,Synchronization-free multithreading architecture and application programming interface,Haitham Akkary; Sami Ramly; Karim Serhan,2014,MELECON 2014 - 2014 17th IEEE Mediterranean Electrotechnical Conference,https://www.semanticscholar.org/paper/d6357ef67a90fa4dd14110099b726b5de6cab6a0
e7a450c6f360f3cc21f882ad60e07543a707d223,Carrying on the legacy of imperative languages in the future parallel computing era,M. R. Selim; Mohammed Ziaur Rahman,2014,Parallel Computing,https://www.semanticscholar.org/paper/e7a450c6f360f3cc21f882ad60e07543a707d223
48d6518df44ec8c2f597702c3c27119f226d71cb,Tuning the continual flow pipeline architecture with virtual register renaming,K. Jothi; Haitham Akkary,2014,TACO,https://www.semanticscholar.org/paper/48d6518df44ec8c2f597702c3c27119f226d71cb
cbce79c27b0389aa06ce063237b3a46f0b287d52,Modified selective way based trace cache,Jacquiline Jaison; Pradeep K. Mukherjee,2014,"International Conference on Electronics, Circuits, and Systems",https://www.semanticscholar.org/paper/cbce79c27b0389aa06ce063237b3a46f0b287d52
76bd4691b8e5f43623462cd235cfe563e6fb2730,Améliorer la performance séquentielle à l'ère des processeurs massivement multicœurs. (Increase Sequential Performance in the Manycore Era),Nathanaël Prémillieu,2013,,https://www.semanticscholar.org/paper/76bd4691b8e5f43623462cd235cfe563e6fb2730
f5483b5e45a397c25e7a60aa067242be5ff5f258,"Comprehensive study of the features, execution steps and microarchitecture of the superscalar processors",N. Shah; Y. H. Shah; H. Modi,2013,2013 IEEE International Conference on Computational Intelligence and Computing Research,https://www.semanticscholar.org/paper/f5483b5e45a397c25e7a60aa067242be5ff5f258
98f0cd34d565144b784c9edf6685998453d09f55,Técnicas para mejorar la eficiencia energética de los CMPs con coherencia de caché= Improving the energy-efficiency of cache-coherent multi-cores.,A. Guirado,2013,,https://www.semanticscholar.org/paper/98f0cd34d565144b784c9edf6685998453d09f55
c2a1b2d467c0bfa4a4e2468af000ea985357ac9c,ELEON3LP - Superscalar and low-power enhancements of single issue general purpose processor model,Krzysztof Marcinek; W. Pleskacz,2013,Microprocessors and microsystems,https://www.semanticscholar.org/paper/c2a1b2d467c0bfa4a4e2468af000ea985357ac9c
0835e943f7d67b01de6c8a6704886a3108e60ae9,A survey of checker architectures,Rajshekar Kalayappan; S. Sarangi,2013,CSUR,https://www.semanticscholar.org/paper/0835e943f7d67b01de6c8a6704886a3108e60ae9
ef4580140d209d470d491efaa5c52ab8330bda87,"Evaluating techniques for parallelization tuning in MPI, OmpSs and MPI/OmpSs",V. Subotic,2013,,https://www.semanticscholar.org/paper/ef4580140d209d470d491efaa5c52ab8330bda87
00358efb52aaa5bd7a8fa1816ccdde0b3e6197ca,Optimized — Block based trace cache,P. Sreeram; Pradeep K. Mukherjee,2013,International Conference on Computing Communication and Networking Technologies,https://www.semanticscholar.org/paper/00358efb52aaa5bd7a8fa1816ccdde0b3e6197ca
f5438d1ca3b2c61a2d14fe93d1b192f00171b386,Streamlining the continual flow processor architecture with fast replay loop,K. Jothi; Haitham Akkary,2013,EUROCON Conference,https://www.semanticscholar.org/paper/f5438d1ca3b2c61a2d14fe93d1b192f00171b386
baec4888eca53447a367d9d43be5784153187df2,"Concept of a Supervector Processor: A Vector Approach to Superscalar Processor, Design and Performance Analysis",Deepak Kumar; R. Behera; K. Pandey,2013,,https://www.semanticscholar.org/paper/baec4888eca53447a367d9d43be5784153187df2
b7c024bff66f5eac12714c51afb62007bd49f891,Tuning the continual flow pipeline architecture,K. Jothi; Haitham Akkary,2013,International Conference on Supercomputing,https://www.semanticscholar.org/paper/b7c024bff66f5eac12714c51afb62007bd49f891
4d2b6f8f1dbe1573a58fef670886610536bacca9,"Design, implementation, and evaluation of a low-complexity vector-core for executing scalar/vector instructions",M. Soliman,2013,J. Parallel Distributed Comput.,https://www.semanticscholar.org/paper/4d2b6f8f1dbe1573a58fef670886610536bacca9
648bf6cf62ba6cee25840de59711b3c0a93a0db0,DRMA: dynamically reconfigurable MPSoC architecture,Lawrance Zhang; Jude Angelo Ambrose; Jorgen Peddersen; S. Parameswaran; R. Ragel; Swarnalatha Radhakrishnan; K. Saluja,2013,ACM Great Lakes Symposium on VLSI,https://www.semanticscholar.org/paper/648bf6cf62ba6cee25840de59711b3c0a93a0db0
d6ae9bfb09e3fa3ecced5578eb2c468bbf3e248f,Virtual register renaming: energy efficient substrate for continual flow pipelines,K. Jothi; Haitham Akkary,2013,ACM Great Lakes Symposium on VLSI,https://www.semanticscholar.org/paper/d6ae9bfb09e3fa3ecced5578eb2c468bbf3e248f
e4f70e55510b236f7a251cbb976d6e80bf0831dd,A VLIW architecture for executing multi-scalar/vector instructions on unified datapath,M. Soliman,2013,"Saudi International Electronics, Communications and Photonics Conference",https://www.semanticscholar.org/paper/e4f70e55510b236f7a251cbb976d6e80bf0831dd
3463001b28267f8651b65406e8e9f758fcfcd1eb,Virtual Register Renaming,Mageda Sharafeddine; Haitham Akkary; Douglas M. Carmean,2013,ARCS,https://www.semanticscholar.org/paper/3463001b28267f8651b65406e8e9f758fcfcd1eb
c11b9536390369fa9d7420346602a8120dcb1a84,Microarchitecture of a Coarse-Grain Out-of-Order Superscalar Processor,D. Capalija; T. Abdelrahman,2013,IEEE Transactions on Parallel and Distributed Systems,https://www.semanticscholar.org/paper/c11b9536390369fa9d7420346602a8120dcb1a84
6582109ad9d02604502f26e986aad9c72956be11,A superscalar processor for a medium-grain reconfigurable hardware,Jason Van Dyken; J. Delgado-Frías,2012,Midwest Symposium on Circuits and Systems,https://www.semanticscholar.org/paper/6582109ad9d02604502f26e986aad9c72956be11
255f9e053d51e5427420969ec70adcb767e765f4,"HW/SW mechanisms for instruction fusion, issue and commit in modern u-processors",Abhishek Deb,2012,,https://www.semanticscholar.org/paper/255f9e053d51e5427420969ec70adcb767e765f4
7d4d0e7a215b2cd95207f86839a22ae0dcfac6d5,An out-of-order superscalar processor on FPGA: The ReOrder Buffer design,Mathieu Rosiere; J. Desbarbieux; Nathalie Drach-Temam; F. Wajsbürt,2012,"Design, Automation and Test in Europe",https://www.semanticscholar.org/paper/7d4d0e7a215b2cd95207f86839a22ae0dcfac6d5
f593da1a8fcaea9f61e193f92717929ae0945195,Design and analysis of adaptive processor,Shigeyuki Takano,2012,TRETS,https://www.semanticscholar.org/paper/f593da1a8fcaea9f61e193f92717929ae0945195
15d95afae73e15ac95d91f871ec2bb2b409911cb,Leveraging Strength-Based Dynamic Information Flow Analysis to Enhance Data Value Prediction,Walid J. Ghandour; Haitham Akkary; Wes Masri,2012,TACO,https://www.semanticscholar.org/paper/15d95afae73e15ac95d91f871ec2bb2b409911cb
c68421040e68e719e32539655c80990f4795952e,SYRANT: SYmmetric resource allocation on not-taken and taken paths,Nathanaël Prémillieu; André Seznec,2012,TACO,https://www.semanticscholar.org/paper/c68421040e68e719e32539655c80990f4795952e
c636d2b1b3f4ea34fbd98e879e20114fdf780e02,Design and FPGA implementation of a simplified matrix processor,M. Soliman; E. Elsayed,2011,2011 Seventh International Computer Engineering Conference (ICENCO'2011),https://www.semanticscholar.org/paper/c636d2b1b3f4ea34fbd98e879e20114fdf780e02
7c60d514c4a9576dc830858e256ee079874f55e2,Morpheo: A high-performance processor generator for a FPGA implementation,Mathieu Rosiere; J. Desbarbieux; Nathalie Drach-Temam; F. Wajsbürt,2011,Design & Architectures for Signal & Image Processing,https://www.semanticscholar.org/paper/7c60d514c4a9576dc830858e256ee079874f55e2
00bd25f360be15ec74d7d47741b8d5d9a6f052ee,A Power-Efficient Co-designed Out-of-Order Processor,Abhishek Deb; J. M. Codina; Antonio González,2011,2011 23rd International Symposium on Computer Architecture and High Performance Computing,https://www.semanticscholar.org/paper/00bd25f360be15ec74d7d47741b8d5d9a6f052ee
4598d1de30ccc46b8da8e16f31d4d4a5040b21d6,Simultaneous continual flow pipeline architecture,K. Jothi; Mageda Sharafeddine; Haitham Akkary,2011,ICCD,https://www.semanticscholar.org/paper/4598d1de30ccc46b8da8e16f31d4d4a5040b21d6
f1ec3767f155025fc7165695858ff2391a5ee3c4,Analysis before Starting an Access: A New Power-Efficient Instruction Fetch Mechanism,Jiongyao Ye; Yingtao Hu; Hongfeng Ding; Takahiro Watanabe,2011,IEICE Trans. Inf. Syst.,https://www.semanticscholar.org/paper/f1ec3767f155025fc7165695858ff2391a5ee3c4
74afef9d15562591c406de0b6bd97cc70d67b07f,"Out-of-Order Retirement of Instructions in Superscalar, Multithreaded, and Multicore Processors",Rafael Ubal Tena,2011,,https://www.semanticscholar.org/paper/74afef9d15562591c406de0b6bd97cc70d67b07f
5e66869e3e85a286bdf30ce4a042dd22126038b4,Architecture of SIMD Type Vector Processor,Mohammad Suaib; Abel Palaty; K. S. Pandey,2011,,https://www.semanticscholar.org/paper/5e66869e3e85a286bdf30ce4a042dd22126038b4
6480c37cc87ee8cc1b9d0246e1f7301fdb1927b6,The ARPA-MT Embedded SMT Processor and Its RTOS Hardware Accelerator,Arnaldo S. R. Oliveira; L. Almeida; A. Ferrari,2011,IEEE transactions on industrial electronics (1982. Print),https://www.semanticscholar.org/paper/6480c37cc87ee8cc1b9d0246e1f7301fdb1927b6
17bc9ecc495ad6874fb269ebd874fc6251201f61,Mat-core: a decoupled matrix core extension for general-purpose processors,M. Soliman,2011,Neural Parallel Sci. Comput.,https://www.semanticscholar.org/paper/17bc9ecc495ad6874fb269ebd874fc6251201f61
cb215b6a11e30925553e82c279720afded2374da,Design space exploration of instruction schedulers for out-of-order soft processors,Kaveh Aasaraai; Andreas Moshovos,2010,International Conference on Field-Programmable Technology,https://www.semanticscholar.org/paper/cb215b6a11e30925553e82c279720afded2374da
2f46f81d16afb063c2eee640fe2ec988234ac6ab,An abstract machine-based dynamic translation technique in Java processors,Hai-Chen Wang; Xiang-Mo Zhao; Hai-Sheng Wang,2010,International Conference on Advanced Computer Theory and Engineering,https://www.semanticscholar.org/paper/2f46f81d16afb063c2eee640fe2ec988234ac6ab
044aa72dd3879d4164094c3c8d32e9a1ba2a4f2e,The potential of using dynamic information flow analysis in data value prediction,Walid J. Ghandour; Haitham Akkary; Wes Masri,2010,International Conference on Parallel Architectures and Compilation Techniques,https://www.semanticscholar.org/paper/044aa72dd3879d4164094c3c8d32e9a1ba2a4f2e
860ce4b5dda7274fe1ffaf96c8accccceff7f447,Recent Trends in Superscalar Architecture to Exploit More Instruction Level Parallelism,Ritu Baniwal; K. S. Pandey,2010,International Conference on Telecommunications,https://www.semanticscholar.org/paper/860ce4b5dda7274fe1ffaf96c8accccceff7f447
5d0e4224132907898dbe4dcc09863d19f581848a,Early Performance Evaluation of New Six-Core Intel® Xeon® 5600 Family Processors for HPC,P. Gepner; M. Kowalik; D. L. Fraser; K. Wackowski,2010,2010 Ninth International Symposium on Parallel and Distributed Computing,https://www.semanticscholar.org/paper/5d0e4224132907898dbe4dcc09863d19f581848a
7d8d1f6b54f928651befbd7e699d5be579de2104,Design of a Register Update Unit and a branch prediction unit of a microprocessor based on superscalar architecture using VLSI,Priya P. Ravale; S. Apte,2010,International Conference on Education Technology and Computer,https://www.semanticscholar.org/paper/7d8d1f6b54f928651befbd7e699d5be579de2104
0b1bc03bc4ffb58eabcc70a0a94c01c9df5c94ec,"Transactional Memory, 2nd edition",T. Harris; J. Larus; Ravi Rajwar,2010,Transactional Memory,https://www.semanticscholar.org/paper/0b1bc03bc4ffb58eabcc70a0a94c01c9df5c94ec
6ad01ff972ecacb7b758f6309fc7102cf358a2a4,Systemc Implementation and Performance Evaluation of a Decoupled General-Purpose Matrix Processor,M. Soliman; A. F. Al-Juniad,2010,Parallel Processing Letters,https://www.semanticscholar.org/paper/6ad01ff972ecacb7b758f6309fc7102cf358a2a4
c93c0038834f40d1ac776ca985daa610c25068e7,EXACT: explicit dynamic-branch prediction with active updates,Muawya Al-Otoom; Elliott Forbes; E. Rotenberg,2010,Conf. Computing Frontiers,https://www.semanticscholar.org/paper/c93c0038834f40d1ac776ca985daa610c25068e7
25a03e361ab070aee90c85ac69621c0c0d6fd0ac,Microarchitectural Online Testing for Failure Detection in Memory Order Buffers,J. Carretero; X. Vera; P. Chaparro; J. Abella,2010,IEEE transactions on computers,https://www.semanticscholar.org/paper/25a03e361ab070aee90c85ac69621c0c0d6fd0ac
2cf40ede1e79ab5c13783f1b5830654fa3c561fd,Codevelopment of multi-level instruction set architecture and hardware for an efficient matrix processor,M. Soliman; A. F. Al-Juniad,2010,Neural Parallel Sci. Comput.,https://www.semanticscholar.org/paper/2cf40ede1e79ab5c13783f1b5830654fa3c561fd
c7db0caa72a20b6b11ae60dbd768e34cae1fb08c,Scheduling dense linear algebra operations on multicore processors,J. Kurzak; H. Ltaief; J. Dongarra; Rosa M. Badia,2010,Concurrency and Computation,https://www.semanticscholar.org/paper/c7db0caa72a20b6b11ae60dbd768e34cae1fb08c
6cf82abd0c5c7172e7a1ee485c3c84c47f6fc509,Synthesis Techniques for Semi-Custom Dynamically Reconfigurable Superscalar Processors,Jorge L. Ortiz,2009,,https://www.semanticscholar.org/paper/6cf82abd0c5c7172e7a1ee485c3c84c47f6fc509
42034340f9427f9328307a817206699724568eff,Microprocessor Architecture: From Simple Pipelines to Chip Multiprocessors,J. Baer,2009,,https://www.semanticscholar.org/paper/42034340f9427f9328307a817206699724568eff
ce931d9100b52bc162ff51b7461b4c0c78685de1,A Complexity-Effective Out-of-Order Retirement Microarchitecture,S. Petit; J. Sahuquillo; P. López; R. Ubal; J. Duato,2009,IEEE transactions on computers,https://www.semanticscholar.org/paper/ce931d9100b52bc162ff51b7461b4c0c78685de1
0c71ab3f9dd595fb0cc10ddc54516581b01167ba,Codevelopment of Multi-level ISA and hardware for an efficient matrix processor,M. Soliman; A. F. Al-Junaid,2009,International Conference on Communication and Electronics Systems,https://www.semanticscholar.org/paper/0c71ab3f9dd595fb0cc10ddc54516581b01167ba
3ac83c89b58a636d41cdb5a671a88c2de2c5bbbf,Dynamic Malicious Code Detection Based on Binary Translator,Zhe Fang; Minglu Li; Chuliang Weng; Yuan Luo,2009,International Conference on Cloud Computing,https://www.semanticscholar.org/paper/3ac83c89b58a636d41cdb5a671a88c2de2c5bbbf
4c087617f588e2cd5fb204f99fc0905a64124287,A novel parallel architecture for real-time image processing,Junhong Hu; Tianxu Zhang; Sheng Zhong; Xujun Chen,2009,International Symposium on Multispectral Image Processing and Pattern Recognition,https://www.semanticscholar.org/paper/4c087617f588e2cd5fb204f99fc0905a64124287
486f1483dd438ab5642eceafc0ccdb042356a2e6,Transient Error Detection and Recovery in Processor Pipelines,S. Z. Shazli; M. Tahoori,2009,2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems,https://www.semanticscholar.org/paper/486f1483dd438ab5642eceafc0ccdb042356a2e6
e15526a9ae75f44bc3ad46c16e08d067b68f9796,A power-aware hybrid RAM-CAM renaming mechanism for fast recovery,S. Petit; R. Ubal; J. Sahuquillo; P. López,2009,2009 IEEE International Conference on Computer Design,https://www.semanticscholar.org/paper/e15526a9ae75f44bc3ad46c16e08d067b68f9796
2b77bbac940efa20ccf8fd0acef8d85dcea4ff02,"Towards a viable out-of-order soft core: Copy-Free, checkpointed register renaming",Kaveh Aasaraai; Andreas Moshovos,2009,International Conference on Field-Programmable Logic and Applications,https://www.semanticscholar.org/paper/2b77bbac940efa20ccf8fd0acef8d85dcea4ff02
bb8786191f4ad04eb6ddfd2c748ef973788b96df,Evaluating Performance of New Quad-Core Intel®Xeon®5500 Family Processors for HPC,P. Gepner; D. L. Fraser; M. Kowalik,2009,Parallel Processing and Applied Mathematics,https://www.semanticscholar.org/paper/bb8786191f4ad04eb6ddfd2c748ef973788b96df
12fcade43d5d01977f712193fe242322dc57ba0e,SOS: A Software-Oriented Distributed Shared Cache Management Approach for Chip Multiprocessors,Lei Jin; Sangyeun Cho,2009,International Conference on Parallel Architectures and Compilation Techniques,https://www.semanticscholar.org/paper/12fcade43d5d01977f712193fe242322dc57ba0e
a4e69c763d91b5e3f4ba8cc47aa001c8892e3acd,A Synthesizable HDL Model for Out-of-Order Superscalar Processors.,N. Choudhary,2009,,https://www.semanticscholar.org/paper/a4e69c763d91b5e3f4ba8cc47aa001c8892e3acd
f5138e8da0072294e25c76fc37bf95e3c52c63fe,Hierarchical Task-Based Programming With StarSs,Judit Planas; Rosa M. Badia; E. Ayguadé; Jesús Labarta,2009,The international journal of high performance computing applications,https://www.semanticscholar.org/paper/f5138e8da0072294e25c76fc37bf95e3c52c63fe
8077ec5cb035e7ece923e3d8ab3ac2cd16e23d80,Enhanced LEON3 Low Power IP Core for DSM technologies,Krzysztof Marcinek; Arkadiusz W. Luczyk; W. Pleskacz,2009,2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems,https://www.semanticscholar.org/paper/8077ec5cb035e7ece923e3d8ab3ac2cd16e23d80
ee4e79de6bb503b37caf401ca65247d5dce8c161,Enhanced LEON3 core for superscalar processing,Krzysztof Marcinek; Arkadiusz W. Luczyk; W. Pleskacz,2009,2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems,https://www.semanticscholar.org/paper/ee4e79de6bb503b37caf401ca65247d5dce8c161
48617709bcfe9658a5bc6475bf087258c9dacf39,SystemC implementation of mat-core: A matrix core extension for general-purpose processors,M. Soliman,2009,2009 4th International Conference on Design & Technology of Integrated Systems in Nanoscal Era,https://www.semanticscholar.org/paper/48617709bcfe9658a5bc6475bf087258c9dacf39
cb9f749a7fe876cd1f3549d1ad12c4a87cabd7c4,Investigation of Shared L2 Cache on Many-Core Processors,M. Alves; H. Freitas; P. Navaux,2009,,https://www.semanticscholar.org/paper/cb9f749a7fe876cd1f3549d1ad12c4a87cabd7c4
3fad5332e8074e18e57bdfccc38957e6d74adb17,Superscalar architecture design for high performance DSP operations,F. Sheikh; S. Masud; R. Ahmed,2009,Microprocessors and microsystems,https://www.semanticscholar.org/paper/3fad5332e8074e18e57bdfccc38957e6d74adb17
dc00fd03bce4a9098f78f231142ee1ffecf256db,A multithreading embedded architecture,Lan Dong; Xiufeng Sui,2008,,https://www.semanticscholar.org/paper/dc00fd03bce4a9098f78f231142ee1ffecf256db
0794a60523f9504ef9dee181659b6131b5c4afa5,A dependency-aware task-based programming environment for multi-core architectures,Josep M. Pérez; Rosa M. Badia; Jesús Labarta,2008,IEEE International Conference on Cluster Computing,https://www.semanticscholar.org/paper/0794a60523f9504ef9dee181659b6131b5c4afa5
e868b5a07ebd0948943a0bb2382744fec9b3a6ba,Exploiting Thread‐Level Parallelism in Lockstep Execution by Partially Duplicating a Single Pipeline,Jaegeun Oh; Seokjoong Hwang; Huong Giang Nguyen; A. Kim; Seon Wook Kim; Chulwoo Kim; Jong-Kook Kim,2008,,https://www.semanticscholar.org/paper/e868b5a07ebd0948943a0bb2382744fec9b3a6ba
62a579af9dc8ad30efe2b1f0e5e613ca8fa92c92,Microarchitecture and FPGA Implementation of the Multi-level Computing Architecture,D. Capalija,2008,,https://www.semanticscholar.org/paper/62a579af9dc8ad30efe2b1f0e5e613ca8fa92c92
6c042f5ef70cb083d4116f271981f0816506c002,Power Management for Deep Submicron Microprocessors,A. Youssef,2008,,https://www.semanticscholar.org/paper/6c042f5ef70cb083d4116f271981f0816506c002
9cef18bfd57d54e4724d9b2366ea59ae8a209576,A highly efficient implementation of a backpropagation learning algorithm using matrix ISA,M. Soliman; S. Mohamed,2008,J. Parallel Distributed Comput.,https://www.semanticscholar.org/paper/9cef18bfd57d54e4724d9b2366ea59ae8a209576
37d5d5d1a0a8f73fbb83259625aef81b7e6c77b8,Second Generation Quad-Core Intel Xeon Processors Bring 45 nm Technology and a New Level of Performance to HPC Applications,P. Gepner; D. L. Fraser; M. Kowalik,2008,International Conference on Conceptual Structures,https://www.semanticscholar.org/paper/37d5d5d1a0a8f73fbb83259625aef81b7e6c77b8
1173281a58e419cdcf9f7743f26248446e072562,Power aware design of superscalar architecture for high performance DSP operations,Rehan Ahmed; F. Sheikh; Shahid Masud,2008,Canadian Conference on Electrical and Computer Engineering,https://www.semanticscholar.org/paper/1173281a58e419cdcf9f7743f26248446e072562
2a187444e045267a19626489abd43be9d7178f0b,Dual-execution mode processor architecture,M. Akanda; B. Abderazek; M. Sowa,2008,Journal of Supercomputing,https://www.semanticscholar.org/paper/2a187444e045267a19626489abd43be9d7178f0b
e701800029e2edb7c43510daee25fda85b158106,Operand-Load-Based Split Pipeline Architecture for High Clock Rate and Commensurable IPC,R. Sangireddy; Jatan P. Shah,2008,IEEE Transactions on Parallel and Distributed Systems,https://www.semanticscholar.org/paper/e701800029e2edb7c43510daee25fda85b158106
3666552730b2c16b02243baf80b363461c742ff1,The QC-2 parallel Queue processor architecture,B. Abderazek; A. Canedo; T. Yoshinaga; M. Sowa,2008,J. Parallel Distributed Comput.,https://www.semanticscholar.org/paper/3666552730b2c16b02243baf80b363461c742ff1
5f8eb48833a839cf9ec20dd5473dbe9434dcd475,CASA: A New IFU Architecture for Power-Efficient Instruction Cache and TLB Designs,Han-Xin Sun; Kun Yang; Yulai Zhao; Dong Tong; Xu Cheng,2008,Journal of Computational Science and Technology,https://www.semanticscholar.org/paper/5f8eb48833a839cf9ec20dd5473dbe9434dcd475
b9a7cbff86f2e1371bdce3029de081de08f3925e,Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency,K. Olukotun,2007,,https://www.semanticscholar.org/paper/b9a7cbff86f2e1371bdce3029de081de08f3925e
362e1e28b03b895348b3b10ac833e15d6ad04e95,Improving Performance and Energy Saving in a Reconfigurable Processor via Accelerating Control Data Flow Graphs,Farhad Mehdipour; Hamid Noori; M. S. Zamani; Koji Inoue; K. Murakami,2007,IEICE Trans. Inf. Syst.,https://www.semanticscholar.org/paper/362e1e28b03b895348b3b10ac833e15d6ad04e95
d4bd6ce8b2de8eff60a1099b4d4bc66d88242b5e,Mat-core: A matrix core extension for general-purpose processors,M. Soliman,2007,,https://www.semanticscholar.org/paper/d4bd6ce8b2de8eff60a1099b4d4bc66d88242b5e
df53a73a55cd4f880070612451a9635239308c1b,Influência do Compartilhamento de Cache L2 em um Chip Multiprocessado sob Cargas de Trabalho com Conjuntos de Dados Contíguos e Não Contíguos,Marco A. Z. Alves; H.C.F. Freitas; F. R. Wagner; P. Navaux,2007,Symposium on High Performance Computing Systems,https://www.semanticscholar.org/paper/df53a73a55cd4f880070612451a9635239308c1b
d87b2b512fc05aa062fe27fc9024c4bf2de60d33,A microarchitecture of clustered superscalar processor,Yang Bing; Zhigang Mao; Chuhui Gan,2007,International Conference on ASIC,https://www.semanticscholar.org/paper/d87b2b512fc05aa062fe27fc9024c4bf2de60d33
93a87f5b79059e0eaf0c022e965cd3ba133d1693,Performance Evolution and Power Benefits of Cluster System Utilizing Quad-Core and Dual-Core Intel Xeon Processors,P. Gepner; D. L. Fraser; M. Kowalik,2007,Parallel Processing and Applied Mathematics,https://www.semanticscholar.org/paper/93a87f5b79059e0eaf0c022e965cd3ba133d1693
f6bee38add499ca2eeb215540b91e3a0600bfefe,Microarchitecture Configurations and Floorplanning Co-Optimization,Changbo Long; Lucanus J. Simonson; W. Liao; Lei He,2007,IEEE Transactions on Very Large Scale Integration (VLSI) Systems,https://www.semanticscholar.org/paper/f6bee38add499ca2eeb215540b91e3a0600bfefe
35eafe36bb025d35ed7e02f0a5105412d2a055bd,Design Methodology for Pipelined Heterogeneous Multiprocessor System,Seng Lin Shee; S. Parameswaran,2007,2007 44th ACM/IEEE Design Automation Conference,https://www.semanticscholar.org/paper/35eafe36bb025d35ed7e02f0a5105412d2a055bd
7b3ab1631459c2833bdadcab1aa456b19f24bd99,Handling Control Data Flow Graphs for a Tightly Coupled Reconfigurable Accelerator,Hamid Noori; Farhad Mehdipour; M. S. Zamani; Koji Inoue; K. Murakami,2007,International Conference on Embedded Software and Systems,https://www.semanticscholar.org/paper/7b3ab1631459c2833bdadcab1aa456b19f24bd99
c6593264139ff06f503d44ed7cf9c4878aa5ccad,A highly efficient implementation of back propagation algorithm using matrix instruction set architecture,M. Soliman; S. Mohamed,2007,Neural Parallel Sci. Comput.,https://www.semanticscholar.org/paper/c6593264139ff06f503d44ed7cf9c4878aa5ccad
4fc28bc43de489c1f2891247fba7e2c7cfae3c50,Including SMP in Grids as Execution Platform and Other Extensions in GRID Superscalar,Josep M. Pérez; Rosa M. Badia; Jesús Labarta,2006,IEEE International Conference on e-Science,https://www.semanticscholar.org/paper/4fc28bc43de489c1f2891247fba7e2c7cfae3c50
7ca884e9f2cf7655aae19471779f406a12ee6833,New multi-DSP parallel computing architecture for real-time image processing,Huang Junhong; Z. Tianxu; Jiang Hao-yang,2006,,https://www.semanticscholar.org/paper/7ca884e9f2cf7655aae19471779f406a12ee6833
2f7b17afca4380b026c79fae9ad762090d89d530,Multi-Core Processors: New Way to Achieve High System Performance,P. Gepner; M. Kowalik,2006,International Conference on Parallel Computing in Electrical Engineering,https://www.semanticscholar.org/paper/2f7b17afca4380b026c79fae9ad762090d89d530
1b8325c1a49e6e9e972bcbf6e43f6e418dd84c02,Performance Improvement for H.264 Video Encoding using ILP Embedded Processor,A. Iranpour; K. Kuchcinski,2006,Euromicro Symposium on Digital Systems Design,https://www.semanticscholar.org/paper/1b8325c1a49e6e9e972bcbf6e43f6e418dd84c02
4ed6794f31eaf6a2a92e6efd337be8955e1ff364,BranchTap: improving performance with very few checkpoints through adaptive speculation control,P. Akl; Andreas Moshovos,2006,International Conference on Supercomputing,https://www.semanticscholar.org/paper/4ed6794f31eaf6a2a92e6efd337be8955e1ff364
a5f2c6c9ce9e4b4683071f7151279be41fd53b2c,Reducing rename logic complexity for high-speed and low-power front-end architectures,R. Sangireddy,2006,IEEE transactions on computers,https://www.semanticscholar.org/paper/a5f2c6c9ce9e4b4683071f7151279be41fd53b2c
05f40040e372cc2f3d6ee5354e6e51242b59cf2f,On Applying Graph Theory to ILP Analysis,Raúl Durán; R. Rico,2006,,https://www.semanticscholar.org/paper/05f40040e372cc2f3d6ee5354e6e51242b59cf2f
34728415aca93c7b2791216b048ec26aeae09a3e,Preliminary Study of Trace-Cache-Based Control Independence Architecture.,Muawya Al-Otoom,2006,,https://www.semanticscholar.org/paper/34728415aca93c7b2791216b048ec26aeae09a3e
5b94f8388684004565f897ed9db45cf02f76c1ff,Fast and low-power processor front-end with reduced rename logic circuit complexity,R. Sangireddy,2006,2006 IEEE International Symposium on Circuits and Systems,https://www.semanticscholar.org/paper/5b94f8388684004565f897ed9db45cf02f76c1ff
ffffefde4c5890e15f178e1b2d89e929dff60c9b,Exploiting dataflow to extract Java instruction level parallelism on a tag-based multi-issue semi in-order (TMSI) processor,Hai-Chen Wang; C. Yuen,2006,Proceedings 20th IEEE International Parallel & Distributed Processing Symposium,https://www.semanticscholar.org/paper/ffffefde4c5890e15f178e1b2d89e929dff60c9b
2f3abf4e3afee764a506124a4ea104f22260cf65,Verification Environment for a SCMP Architecture,Wenbin Yao; Nianmin Yao; Shaobin Cai; Jun Ni,2006,International Multi-Symposium of Computer and Computational Sciences,https://www.semanticscholar.org/paper/2f3abf4e3afee764a506124a4ea104f22260cf65
98d753c6058b27a7fdc6bf5e2dc3b1f7350cf19b,Extending the PPM branch predictor,Zenaide Carvalho da Silva; J. A. Martini; R. Gonçalves,2006,"International Euromicro Conference on Parallel, Distributed and Network-Based Processing",https://www.semanticscholar.org/paper/98d753c6058b27a7fdc6bf5e2dc3b1f7350cf19b
8a26b4a75fa8d74fb90dd88a47aeb592edfbee93,Evaluating branch prediction using two-level perceptron table,Luiz Vinicius Marra Ribas; R. Gonçalves,2006,"International Euromicro Conference on Parallel, Distributed and Network-Based Processing",https://www.semanticscholar.org/paper/8a26b4a75fa8d74fb90dd88a47aeb592edfbee93
8566825443ffc16b0aaeea69d6e72a809e577fe7,A general framework to build new CPUs by mapping abstract machine code to instruction level parallel execution hardware,H. C. Wang; C. Yuen,2005,CARN,https://www.semanticscholar.org/paper/8566825443ffc16b0aaeea69d6e72a809e577fe7
a18d3ea0fb3e182d875572966697b2d7d17a1dc5,A novel reconfigurable image-processing system using multi-processor,Hai-cen Mao; Tianxu Zhang; Weidong Yang; Meng Li,2005,International Symposium on Multispectral Image Processing and Pattern Recognition,https://www.semanticscholar.org/paper/a18d3ea0fb3e182d875572966697b2d7d17a1dc5
759bfc2b6be6b73f20aa0232ba104fe494148e4a,Instruction-based self-testing of performance oriented faults in modern processors,Virendra Singh,2005,,https://www.semanticscholar.org/paper/759bfc2b6be6b73f20aa0232ba104fe494148e4a
38c58477027a748b1c3a163e12d29210769b749e,Computer Organization and Architecture: Designing for Performance (7th Edition),W. Stallings,2005,,https://www.semanticscholar.org/paper/38c58477027a748b1c3a163e12d29210769b749e
7e0c1d8f4cfa409f6432a5ad42089c5f14609226,Dataflow: A Complement to Superscalar,M. Budiu; Pedro V. Artigas; S. Goldstein,2005,"IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.",https://www.semanticscholar.org/paper/7e0c1d8f4cfa409f6432a5ad42089c5f14609226
4bd99622f8f83e80c8145dda5852b9a3e8ab3d4a,Fundamentals of computer organization and architecture,M. Abd-El-Barr; H. El-Rewini,2004,Wiley series on parallel and distributed computing,https://www.semanticscholar.org/paper/4bd99622f8f83e80c8145dda5852b9a3e8ab3d4a
b80a4788b8f04f083b6236699206a500aa292cef,Decisive Aspects in the Evolution of Microprocessors,H. Falk,2004,Proceedings of the IEEE,https://www.semanticscholar.org/paper/b80a4788b8f04f083b6236699206a500aa292cef
963b8885eef860db6149977992f7991ffa957902,Decisive aspects in the evolution of microprocessors,D. Sima,2004,Proceedings of the IEEE,https://www.semanticscholar.org/paper/963b8885eef860db6149977992f7991ffa957902
1d904945b914d03e0a04835cc0e09cd4f1f35569,A flexible DSP-based network for real-time image-processing,Mao Hai-cen; Zhang Tian-xu; Jiang Hao-yang; Wang Yue-huan,2004,Wuhan University Journal of Natural Sciences,https://www.semanticscholar.org/paper/1d904945b914d03e0a04835cc0e09cd4f1f35569
9f4ce21d41b930e0fac1430ddfaea96c162c9e59,Previsão de Desvios Baseada nos Tipos de Desvios e nas Probabilidades de Transição de Históricos,Z. A. D. Silva; M. A. Cavenaghi; J. Martini; R. A. L. Gonçalves,2004,Symposium on High Performance Computing Systems,https://www.semanticscholar.org/paper/9f4ce21d41b930e0fac1430ddfaea96c162c9e59
4ab0e888da81ed3f1b891f3c22fdc8e07b12b286,Spatial computation,M. Budiu; Girish Venkataramani; Tiberiu Chelcea; S. Goldstein,2004,ASPLOS XI,https://www.semanticscholar.org/paper/4ab0e888da81ed3f1b891f3c22fdc8e07b12b286
acd6a09473e552fef280cd9b8ad8f1c30088c796,Efficient memory performance for multi - issue processors,S. Moustafa; M. Berbar; N. A. Ismail,2004,"International Conference on Electrical, Electronic and Computer Engineering, 2004. ICEEC '04.",https://www.semanticscholar.org/paper/acd6a09473e552fef280cd9b8ad8f1c30088c796
0eb8fd2b643d85a6a09cb7efbde58cb53a469e39,Design of Clustered Superscalar Microarchitectures,Joan-Manuel Parcerisa,2004,,https://www.semanticscholar.org/paper/0eb8fd2b643d85a6a09cb7efbde58cb53a469e39
ced22d5dcdc08aaf18e2f02cd559c2ec84eee63a,Power- and Performance - Aware Architectures,Ramon Canal Corretger,2004,,https://www.semanticscholar.org/paper/ced22d5dcdc08aaf18e2f02cd559c2ec84eee63a
31cc1af2ca0123e927a10973412f72011c81a434,Tolerating late memory traps in dynamically scheduled processors,Xiaogang Qiu; M. Dubois,2004,IEEE transactions on computers,https://www.semanticscholar.org/paper/31cc1af2ca0123e927a10973412f72011c81a434
ee069871b9a7dd398585e2c24fdbfa303fed7df3,A multilevel computing architecture for embedded multimedia applications,F. Karim; A. Mellan; A. Nguyen; U. Aydonat; T. Abdelrahman,2004,IEEE Micro,https://www.semanticscholar.org/paper/ee069871b9a7dd398585e2c24fdbfa303fed7df3
13273f482d029e2389984df971f978cc07d264e5,Compiler support for reducing the complexity of register file in media processors,X. Ju; Ce Shi; Q. Yao,2004,IS&T/SPIE Electronic Imaging,https://www.semanticscholar.org/paper/13273f482d029e2389984df971f978cc07d264e5
515c8ead7994a562d865fe61e0924c5170879982,SMS - tool for development and performance analysis of parallel applications,André L. Sandri; R. Gonçalves; J. A. Martini,2004,Annual Simulation Symposium : Proceedings,https://www.semanticscholar.org/paper/515c8ead7994a562d865fe61e0924c5170879982
5dc009c248937f1ac120d8891442628128840995,Efficient architectural design of high performance microprocessors,L. Eeckhout; K. D. Bosschere,2004,"IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004",https://www.semanticscholar.org/paper/5dc009c248937f1ac120d8891442628128840995
19805f70c6b6b194c19f76efb141ff3ca4100d31,Speeding Up Processing with Approximation Circuits,Shih-Lien Lu,2004,Computer,https://www.semanticscholar.org/paper/19805f70c6b6b194c19f76efb141ff3ca4100d31
863f0bd79453e31579d87df734d3456cf859a761,"A mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores",V. Rapaka; Diana Marculescu,2003,"Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03.",https://www.semanticscholar.org/paper/863f0bd79453e31579d87df734d3456cf859a761
25f332af7627cb7f864e589aabeaf99ea95f34cc,On the Design of a Register Queue Based Processor Architecture (FaRM-rq),B. Abderazek; S. Shigeta; T. Yoshinaga; M. Sowa,2003,International Symposium on Image and Signal Processing and Analysis,https://www.semanticscholar.org/paper/25f332af7627cb7f864e589aabeaf99ea95f34cc
0fbd2781607ccf756214b95c2863c3124c9311d2,Architectural Support for Online Program Instrumentation,K. Vaswani; Y. Srikant; M. J. Thazhuthaveetil,2003,,https://www.semanticscholar.org/paper/0fbd2781607ccf756214b95c2863c3124c9311d2
9270c35c216dde9a24d6a8de2dee19c17342ace9,Programming Grid Applications with GRID Superscalar,Rosa M. Badia; Jesús Labarta; R. Sirvent; Josep M. Pérez; J. Cela; R. Grima,2003,Journal of Grid Computing,https://www.semanticscholar.org/paper/9270c35c216dde9a24d6a8de2dee19c17342ace9
5780005bdb245220ae6e66f44493a01fe2afcd1b,Matrix bidiagonalization on the Trident processor,M. Soliman; S. Sedukhin,2003,Proceedings International Parallel and Distributed Processing Symposium,https://www.semanticscholar.org/paper/5780005bdb245220ae6e66f44493a01fe2afcd1b
00340c7c3d3e1e469368a58d7dd32688caf1c529,Exploiting Java-ILP on a simultaneous multi-trace instruction issue (SMTI) processor,R. Achutharaman; R. Govindarajan; G. Hariprakash; A. Omondi,2003,Proceedings International Parallel and Distributed Processing Symposium,https://www.semanticscholar.org/paper/00340c7c3d3e1e469368a58d7dd32688caf1c529
9003f44f9fb3084702feed3ea09208b3ed838f51,Simulating a simple neural network on branch prediction,Vinícius Marra Ribas; Mauricio Figueiredo; Ronaldo Augusto de Lara Gonçalves,2003,,https://www.semanticscholar.org/paper/9003f44f9fb3084702feed3ea09208b3ed838f51
1508306e526da9ed6ecf0ed6f684a7aed03dc237,On Increasing Architecture Awareness in Program Optimizations to Bridge the Gap between Peak and Sustained Processor Performance &#8212; Matrix-Multiply Revisited,David Parello; O. Temam; J. Verdun,2002,International Conference on Software Composition,https://www.semanticscholar.org/paper/1508306e526da9ed6ecf0ed6f684a7aed03dc237
f7730b4ef4a8664c491be10c355534eae2188554,Performance analysis of SVD algorithm on the Trident processor,M. Soliman; S. Sedukhin,2002,"First International Symposium on Cyber Worlds, 2002. Proceedings.",https://www.semanticscholar.org/paper/f7730b4ef4a8664c491be10c355534eae2188554
0ba5788791c33f237b70550376095d1a8471aa71,Improving ILP with instruction-reuse cache hierarchy,D. Charles; A. Hurson; N. Vijaykrishnan,2002,"Fifth International Conference on Algorithms and Architectures for Parallel Processing, 2002. Proceedings.",https://www.semanticscholar.org/paper/0ba5788791c33f237b70550376095d1a8471aa71
a3547a04ea62076b03fe5588a5ae48bd9cda372b,Evaluation of dynamic branch predictors for modern ILP processors,N. A. Ismail,2002,Microprocessors and microsystems,https://www.semanticscholar.org/paper/a3547a04ea62076b03fe5588a5ae48bd9cda372b
57033f7d24e3449f98fde1f93832d6c19b507d4b,ILP in the undergraduate curriculum,D. Tabak,2002,Workshop On Computer Architecture Education,https://www.semanticscholar.org/paper/57033f7d24e3449f98fde1f93832d6c19b507d4b
49b893e16963e493cb735f0c67806caf2956aa58,Teaching processor architecture with a VLSI perspective,Mircea R. Stan; K. Skadron,2002,Workshop On Computer Architecture Education,https://www.semanticscholar.org/paper/49b893e16963e493cb735f0c67806caf2956aa58
4883e8ff4163140698c2859ab5ec2978f4f08faf,Application of instruction analysis/scheduling techniques to resource allocation of superscalar processors,Ing-Jer Huang; Ping-Huei Xie,2002,IEEE Transactions on Very Large Scale Integration (vlsi) Systems,https://www.semanticscholar.org/paper/4883e8ff4163140698c2859ab5ec2978f4f08faf
7289732300f22ffc924ced9991052cd93949f945,Hardware/compiler codevelopment for an embedded media processor,Christos Kozyrakis; D. Judd; Joseph Gebis; Samuel Williams; D. Patterson; K. Yelick,2001,Proceedings of the IEEE,https://www.semanticscholar.org/paper/7289732300f22ffc924ced9991052cd93949f945
252728e7a9a14959e8c0ee308063a66ca2e5ac87,Instruction fetch architectures and code layout optimizations,Alex Ramírez; J. Larriba-Pey; M. Valero,2001,Proceedings of the IEEE,https://www.semanticscholar.org/paper/252728e7a9a14959e8c0ee308063a66ca2e5ac87
99f530250dc581404bbbda9c599a477a349a3e35,A Model of a Microprocessor with a Wide Command Word,A. I. Gerasimov,2001,,https://www.semanticscholar.org/paper/99f530250dc581404bbbda9c599a477a349a3e35
75ffa93bd9bbda2ab360df309c6dbe10fb46fe2a,Branch Prediction X Performance: an analysis on Superscalar Processors,G. D. Pizzol; M. Pilla; Phillipe O. A. Navaux,2001,Symposium on Computer Architecture and High Performance Computing,https://www.semanticscholar.org/paper/75ffa93bd9bbda2ab360df309c6dbe10fb46fe2a
ff9f461395bbfd93adc3f64c2b3f6b8de0dd9de4,Reducing the complexity of the issue logic,R. Canal; Antonio González,2001,International Conference on Supercomputing,https://www.semanticscholar.org/paper/ff9f461395bbfd93adc3f64c2b3f6b8de0dd9de4
f961f845aa1402ce8d1e89c1a3dfb05808ef0fb7,An application specific multi-port RAM cell circuit for register renaming units in high speed microprocessors,A. D. Gloria; M. Olivieri,2001,ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196),https://www.semanticscholar.org/paper/f961f845aa1402ce8d1e89c1a3dfb05808ef0fb7
b6877b7e1d4f455d4e898d3b86d44afd08eecb08,Minimum register instruction sequence problem: revisiting optimal code generation for DAGs,GovindarajanyHongbo YangChihong ZhangJos,2001,"Proceedings, International Parallel and Distributed Processing Symposium (IPDPS)",https://www.semanticscholar.org/paper/b6877b7e1d4f455d4e898d3b86d44afd08eecb08
5bcc5892b6473a85e2e33c59c7b671bde8328e08,An asynchronous superscalar architecture for exploiting instruction-level parallelism,Tony Werner; V. Akella,2001,Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001,https://www.semanticscholar.org/paper/5bcc5892b6473a85e2e33c59c7b671bde8328e08
39572eb871890d8441004c9828ac3ac77770c6aa,Inherently Lower-Power High-Performance Superscalar Architectures,V. Zyuban; P. Kogge,2001,IEEE Trans. Computers,https://www.semanticscholar.org/paper/39572eb871890d8441004c9828ac3ac77770c6aa
241cfae0e0cbe3cccbc057a1347ab15cb5e2b0b7,Evaluating the effects of branch prediction accuracy on the performance of SMT architectures,R. Gonçalves; M. Pilla; G. D. Pizzol; T. Santos; P. Navaux; R. Santos,2001,Proceedings Ninth Euromicro Workshop on Parallel and Distributed Processing,https://www.semanticscholar.org/paper/241cfae0e0cbe3cccbc057a1347ab15cb5e2b0b7
536b60e8fcf2ad5c4453ed0d33d02910c7b88722,Performance improvement with circuit-level speculation,Tong Liu; Shih-Lien Lu,2000,Proceedings 33rd Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-33 2000,https://www.semanticscholar.org/paper/536b60e8fcf2ad5c4453ed0d33d02910c7b88722
e92b4f8359670d1edae8bf62d0552570a4de9a24,DSP-MCU processor optimization for portable applications,B. Dinechin; Christophe Monat; P. Blouet; C. Bertin,2000,,https://www.semanticscholar.org/paper/e92b4f8359670d1edae8bf62d0552570a4de9a24
906d7140aa0d5517f66b5e4f388b0ac67fa8d38a,Design of instruction stream buffer with trace support for X86 processors,J. Chiu; I. Huang; C. Chung,2000,Proceedings 2000 International Conference on Computer Design,https://www.semanticscholar.org/paper/906d7140aa0d5517f66b5e4f388b0ac67fa8d38a
fbb696624f3b607e2bd496915dbe1e28245321ce,Hybridizing and coalescing load value predictors,Martin Burtscher; B. Zorn,2000,Proceedings 2000 International Conference on Computer Design,https://www.semanticscholar.org/paper/fbb696624f3b607e2bd496915dbe1e28245321ce
c6a25111739160e508d98a41ed176b628fd041dc,The Design Space of Register Renaming Techniques,D. Sima,2000,IEEE Micro,https://www.semanticscholar.org/paper/c6a25111739160e508d98a41ed176b628fd041dc
73588c9c224479f424fa01d0a1dd1710e5227d8c,Optimization of high-performance superscalar architectures for energy efficiency,V. Zyuban; P. Kogge,2000,ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514),https://www.semanticscholar.org/paper/73588c9c224479f424fa01d0a1dd1710e5227d8c
a294ae5a381f70b0a3879e66b1a2e53a2937163f,Overcoming the Challenges to Feedback-Directed Optimization,Michael D. Smith,2000,Workshop on Dynamic and Adaptive Compilation and Optimization,https://www.semanticscholar.org/paper/a294ae5a381f70b0a3879e66b1a2e53a2937163f
d94fd139b4d2784d1933d4813ebd46d056b0cfc7,Fault tolerance through re-execution in multiscalar architecture,F. Rashid; K. Saluja; P. Ramanathan,2000,Proceeding International Conference on Dependable Systems and Networks. DSN 2000,https://www.semanticscholar.org/paper/d94fd139b4d2784d1933d4813ebd46d056b0cfc7
0af6d8ef079c9e12efbdca55a88148c743486d55,Performance evaluation of multithreaded architectures for media processing applications,S. Balakrishnan; S. Nandy,2000,2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353),https://www.semanticscholar.org/paper/0af6d8ef079c9e12efbdca55a88148c743486d55
d932d4543f20cb03cc466c9dbe644bef61157f5d,"Optimization of an MPEG-4 decoding algorithm on a ""very long instruction word"" architecture",A. Graziani; S. Battista,2000,2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353),https://www.semanticscholar.org/paper/d932d4543f20cb03cc466c9dbe644bef61157f5d
84f47f9e963aca25e084b684273f2f07bda517a2,Surviving the Design of Microprocessor and Multimicroprocessor Systems: Lessons Learned,V. Milutinovic,2000,,https://www.semanticscholar.org/paper/84f47f9e963aca25e084b684273f2f07bda517a2
2729608f7f513db8cead68d155be949d1a7bdd43,Exploring last n value prediction,Martin Burtscher; B. Zorn,1999,International Conference on Parallel Architectures and Compilation Techniques,https://www.semanticscholar.org/paper/2729608f7f513db8cead68d155be949d1a7bdd43
1c6413a50ba3613014ca8484c0d1a5b8b1c3c3f7,Evaluating register allocation and instruction scheduling techniques in out-of-order issue processors,M. Valluri; R. Govindarajan,1999,International Conference on Parallel Architectures and Compilation Techniques,https://www.semanticscholar.org/paper/1c6413a50ba3613014ca8484c0d1a5b8b1c3c3f7
2e50d6b40ed5aca92ccd8a045d6eac7ca0b40a66,Minimum Register Instruction Scheduling: A New Approach for Dynamic Instruction Issue Processors,R. Govindarajan; Chihong Zhang; G. Gao,1999,International Workshop on Languages and Compilers for Parallel Computing,https://www.semanticscholar.org/paper/2e50d6b40ed5aca92ccd8a045d6eac7ca0b40a66
01d1981ec1a0d265ce271bcb0b99df5538bc7d1e,AR-SMT: a microarchitectural approach to fault tolerance in microprocessors,E. Rotenberg,1999,Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352),https://www.semanticscholar.org/paper/01d1981ec1a0d265ce271bcb0b99df5538bc7d1e
01e89de5fcd5478a390e21585a94334b54690bcb,The Microarchitecture of Pipelined and Superscalar Computers,A. Omondi,1999,Springer US,https://www.semanticscholar.org/paper/01e89de5fcd5478a390e21585a94334b54690bcb
9f2e845b476fa1af538014dc4969c5d44a3ab1bd,Control Flow Prediction Schemes for Wide-Issue Superscalar Processors,S. Dutta; M. Franklin,1999,IEEE Trans. Parallel Distributed Syst.,https://www.semanticscholar.org/paper/9f2e845b476fa1af538014dc4969c5d44a3ab1bd
9d59d6c2b98719dcbc5bd541bbecc5247a7e44e8,Techniques for performing highly accurate data value prediction,Rahul Sathe; Kai Wang; M. Franklin,1998,Microprocessors and microsystems,https://www.semanticscholar.org/paper/9d59d6c2b98719dcbc5bd541bbecc5247a7e44e8
99c00980e19e672117b01ffde90c2a0c6567d299,A dynamic multithreading processor,Haitham Akkary; M. Driscoll,1998,Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture,https://www.semanticscholar.org/paper/99c00980e19e672117b01ffde90c2a0c6567d299
a359d778ba8e5b9504b8c0b563d6a65fb2816c98,A novel renaming scheme to exploit value temporal locality through physical register reuse and unification,S. Jourdan; R. Ronen; Michael Bekerman; Bishara Shomar; Adi Yoaz,1998,Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture,https://www.semanticscholar.org/paper/a359d778ba8e5b9504b8c0b563d6a65fb2816c98
6d0eb1afa3574f8b0cfdda1f2bf59b5c2d51d0ea,The >S<puter: Introducing a Novel Concept for Dispatching Instructions Using Reconfigurable Hardware,Christian Siemers; D. Möller,1998,International Conference on Field-Programmable Logic and Applications,https://www.semanticscholar.org/paper/6d0eb1afa3574f8b0cfdda1f2bf59b5c2d51d0ea
04d90a08d6fe2bea9a247fd01dbc90c86a8a5722,Virtual-physical registers,Antonio González; José González; M. Valero,1998,Proceedings 1998 Fourth International Symposium on High-Performance Computer Architecture,https://www.semanticscholar.org/paper/04d90a08d6fe2bea9a247fd01dbc90c86a8a5722
2a034142860784e0f273bd54b44ac4237166d174,Communication across fault-containment firewalls on the SGI origin,Kaushik Ghosh; Allan J. Christie,1998,Proceedings 1998 Fourth International Symposium on High-Performance Computer Architecture,https://www.semanticscholar.org/paper/2a034142860784e0f273bd54b44ac4237166d174
82abc78da0483dd2dfd16e022e4b4ef606db50a0,Designing the dispatch stage of a superscalar microprocessor,J. Alcântara; E. Filho,1998,Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216),https://www.semanticscholar.org/paper/82abc78da0483dd2dfd16e022e4b4ef606db50a0
1c8001fe6494c6ce4daa7470e3b089443a805775,A study of tree-based control flow prediction schemes,B. Cyril; Bunith Franklin,1997,Proceedings Fourth International Conference on High-Performance Computing,https://www.semanticscholar.org/paper/1c8001fe6494c6ce4daa7470e3b089443a805775
70539f2577b6d1c70a735975b78747fd6e66920d,Highly accurate data value prediction using hybrid predictors,Kai Wang; M. Franklin,1997,Proceedings of 30th Annual International Symposium on Microarchitecture,https://www.semanticscholar.org/paper/70539f2577b6d1c70a735975b78747fd6e66920d
2eda8f9fb335dd6777e65415bb5765ed749bb9ce,Der>S<puter: Ein dynamisch rekonfigurierbares Mikroarchitekturmodell zur Erreichung des maximalen Instruktionsparallelitätsgrades,C. Siemers; D. Möller,1997,ARCS,https://www.semanticscholar.org/paper/2eda8f9fb335dd6777e65415bb5765ed749bb9ce
5cd61ad86aff0a9bf8c11fafcd055026119cebfc,Multiscalar execution along a single flow of control,K. Sundararaman; M. Franklin,1997,Proceedings of the International Conference on Parallel Processing,https://www.semanticscholar.org/paper/5cd61ad86aff0a9bf8c11fafcd055026119cebfc
a8a148a88d0616411d87c2017cc6a6590a537cae,"Increasing memory bandwidth with wide buses: compiler, hardware and performance trade-offs",D. López; M. Valero; J. Llosa; E. Ayguadé,1997,International Conference on Supercomputing,https://www.semanticscholar.org/paper/a8a148a88d0616411d87c2017cc6a6590a537cae
0afece5039c2522cc7ff60b89407381be3b6f3a0,Complexity-Effective Superscalar Processors,Subbarao Palacharla; N. Jouppi; James E. Smith,1997,Conference Proceedings. The 24th Annual International Symposium on Computer Architecture,https://www.semanticscholar.org/paper/0afece5039c2522cc7ff60b89407381be3b6f3a0
f1d3bdffbbd01b3d3d975309fd661d752643b1ac,A study of dynamic scheduling techniques for multiscalar processors,Vamsee K. Madavarapu; M. Franklin; K. Sundararaman,1996,International Conference on High Performance Computing,https://www.semanticscholar.org/paper/f1d3bdffbbd01b3d3d975309fd661d752643b1ac
3c1c5eb47b9a3e5b3620da4c1f563daee20005eb,Trace cache: a low latency approach to high bandwidth instruction fetching,E. Rotenberg; S. Bennett; James E. Smith,1996,Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29,https://www.semanticscholar.org/paper/3c1c5eb47b9a3e5b3620da4c1f563daee20005eb
d26d944256f9307c0142cbbb24bfc7f2cbf7c59b,An Algebraic Model of Correctness for Superscalar Microprocessors,A. Fox; N. A. Harman,1996,Formal Methods in Computer-Aided Design,https://www.semanticscholar.org/paper/d26d944256f9307c0142cbbb24bfc7f2cbf7c59b
bd6783121736a62551063de8a53da7d9d300e01e,A programmable concurrent video signal processor,Chih-Chin Chen; C. Jen,1996,Proceedings of IEEE international conference on image processing,https://www.semanticscholar.org/paper/bd6783121736a62551063de8a53da7d9d300e01e
064c663fd1ee5b10e404f7ba4c1f7b8e08313ff1,Uma Arquitetura Super Escalar com Múltiplos Fluxos de Instruções,E. M. Chaves Filho; A. F. D. Souza; Anna Dolejsi Santos; R. Santos,1996,Symposium on Computer Architecture and High Performance Computing,https://www.semanticscholar.org/paper/064c663fd1ee5b10e404f7ba4c1f7b8e08313ff1
eb5b405cd70898eddf3119f149d9bbb53167a5f9,Perception Sensor for a Mobile Robot,K. Hou; A. Belloum; E. Yao; M. Méribout; Agus Trihandoyo; K. Li; Y. H. Park; J. L. Mayorquim,1994,Real-time imaging,https://www.semanticscholar.org/paper/eb5b405cd70898eddf3119f149d9bbb53167a5f9
51a1cd47985f6d496ea59a3e9f455bc342fc32cd,Principles of Integration of Airborne Radio-Electronic Equipment,Igor Victorovich Avtin; V. Baburov; B. V. Ponomarenko; Y. Shatrakov,2021,Principles of Integrated Airborne Avionics,https://www.semanticscholar.org/paper/51a1cd47985f6d496ea59a3e9f455bc342fc32cd
d1d5a0b0d4f903f14c8011a81a39fb5edbaaf47f,Operating-System Support for Efficient Fine-Grained Concurrency in Applications,Christoph Erhardt,2020,,https://www.semanticscholar.org/paper/d1d5a0b0d4f903f14c8011a81a39fb5edbaaf47f
69edd0b9fc8f775b682bc91a0926ca50225e03bd,"ICT Innovations 2020. Machine Learning and Applications: 12th International Conference, ICT Innovations 2020, Skopje, North Macedonia, September 24–26, 2020, Proceedings",Simone Diniz Junqueira Barbosa; Phoebe Chen; A. Cuzzocrea; Xiaoyong Du; Orhun Kara; Ting Liu; K. Sivalingam; D. Ślęzak; T. Washio; Xiaokang Yang; Junsong Yuan; R. Prates; Vesna Dimitrova; I. Dimitrovski,2020,ICT Innovations,https://www.semanticscholar.org/paper/69edd0b9fc8f775b682bc91a0926ca50225e03bd
ff0199c11a069986613818e6b2333266dd73f9c3,Pipelined Serial Register Renaming,Dejan Spasov,2020,ICT Innovations,https://www.semanticscholar.org/paper/ff0199c11a069986613818e6b2333266dd73f9c3
307ea210f68c3906ef0b0f66a4e53fe48c0a6baf,A Circuit for Flushing Instructions from Reservation Stations in Microprocessors,Dejan Spasov,2020,ICT Innovations,https://www.semanticscholar.org/paper/307ea210f68c3906ef0b0f66a4e53fe48c0a6baf
3fe37e740eb2ab08d722f8d9ee7c6ac4132c5313,Architectural techniques to unlock ordered and nested speculative parallelism,Suvinay Subramanian,2018,,https://www.semanticscholar.org/paper/3fe37e740eb2ab08d722f8d9ee7c6ac4132c5313
510d8aebd85a3bd3a02e6a0e88e6683924c01616,A Study on the Impact of Instruction Set Architectures on Processor’s Performance,Ayaz Akram,2017,,https://www.semanticscholar.org/paper/510d8aebd85a3bd3a02e6a0e88e6683924c01616
d3e122f51269d50256b13c8f35d63c01b499bdaa,A DAG-Based Approach to Modeling Bottlenecks on Modern Microarchitectures,V. Cabezas,2017,,https://www.semanticscholar.org/paper/d3e122f51269d50256b13c8f35d63c01b499bdaa
4d7645dc2b322bce808cf9a4622fac6201a2da72,Deriving Abstractions to Address Hardware Platform Security Challenges,P. Subramanyan,2017,,https://www.semanticscholar.org/paper/4d7645dc2b322bce808cf9a4622fac6201a2da72
35e203696546f67c1c329a80ea9f78e9a6158ffa,Process-based decomposition and multicore performance : case studies from Stringology,M. Strauss,2017,,https://www.semanticscholar.org/paper/35e203696546f67c1c329a80ea9f78e9a6158ffa
ba70413a8c350dff3a66e62b7f3e8e57ff275efd,SiLago: Enabling System Level Automation Methodology to Design Custom High-Performance Computing Platforms,Nasim Farahini,2016,,https://www.semanticscholar.org/paper/ba70413a8c350dff3a66e62b7f3e8e57ff275efd
d7b4b9d01432c0607c2ae96d3fb634692f21c845,Efficiency of Parallel Processing in Multi-Core Processors,Seyed Javad Azimfar,2015,,https://www.semanticscholar.org/paper/d7b4b9d01432c0607c2ae96d3fb634692f21c845
0ca8a8b52c77350f73ea68cb64ceac31d46e7817,Graduate School of Engineering,Nguyen Duy Trong,2015,,https://www.semanticscholar.org/paper/0ca8a8b52c77350f73ea68cb64ceac31d46e7817
ef0c3560804431c393c99c3b6e7d0a000f2428eb,Global Scheduling Heuristics for Multicore Architecture,D. Kiran; S. Gurunarayanan; J. P. Misra; Abhijeet Nawal,2015,Scientific Programming,https://www.semanticscholar.org/paper/ef0c3560804431c393c99c3b6e7d0a000f2428eb
b70d7b80b960f5ca2d8a31d7ac1a6762213e3f3d,Advanced VLIW architecture for executing Multi- scalar/vector instructions on unified data path,H. Krishna,2015,,https://www.semanticscholar.org/paper/b70d7b80b960f5ca2d8a31d7ac1a6762213e3f3d
86767ebb6c857170949749f9ec3e98d0f9517d6d,Super-scale Architecture Enhancement of LEON 3 Core for DSP Application,Jagrat Mehta; Dr. Anand Darji; T. Ram; Rajat Arora,2015,,https://www.semanticscholar.org/paper/86767ebb6c857170949749f9ec3e98d0f9517d6d
34389f2283f2b557ae9ef92c45a41f60ab6b20a6,Analysis of Pipeline Stall Effects in Block Multithreaded Multiprocessors,W. M. Zuberek,2015,,https://www.semanticscholar.org/paper/34389f2283f2b557ae9ef92c45a41f60ab6b20a6
dba1e00582d311f502cfd3de98fd0a1b1418c01b,Integrated Hardware-Software Diagnosis of Intermittent Faults,Majid Dadashikelayeh,2014,,https://www.semanticscholar.org/paper/dba1e00582d311f502cfd3de98fd0a1b1418c01b
4905c99b4840bcd5ff96baec286097e78be1fab4,VLIW Architecture for High Speed Parallel Distributed Computing System,T. N. K. Reddy; P. Navmsastry; D. Rao,2014,,https://www.semanticscholar.org/paper/4905c99b4840bcd5ff96baec286097e78be1fab4
fcafeb13283c0b43e25e611b1bfabb2780dd40a1,On Fault-tolerant and High Performance Replicated Transactional Systems,Sachin Hirve,2014,,https://www.semanticscholar.org/paper/fcafeb13283c0b43e25e611b1bfabb2780dd40a1
a34ceb329a69e6ac3ac9882646b56b9c5a367c29,VLIW-Based Processor for Executing Multi-Scalar/Vector Instructions,M. Priyanka; K. Reddy,2014,,https://www.semanticscholar.org/paper/a34ceb329a69e6ac3ac9882646b56b9c5a367c29
f1c5fcba92f702595bf9b617eee116d294d47bea,Precise-Restartable Execution of Parallel Programs,G. Gupta; G. Sohi,2014,,https://www.semanticscholar.org/paper/f1c5fcba92f702595bf9b617eee116d294d47bea
0a545576343f3d247c659d113316cefad32e69fb,SCRIBE : A Hardware Infrastructure Enabling Fine-Grained Software Layer Diagnosis,Majid Dadashi; L. Rashid; K. Pattabiraman,2014,,https://www.semanticscholar.org/paper/0a545576343f3d247c659d113316cefad32e69fb
47f860f05c3af02d06335fb71ad65457904c9f17,"Semantically Sequential , Parallel Execution of Programs on Multiprocessors",G. Gupta,2014,,https://www.semanticscholar.org/paper/47f860f05c3af02d06335fb71ad65457904c9f17
9ebdf7e25cf2c807f1d73eba05fb2fa92a590df1,New out-of-order algorithms for future energy efficient cores,Mageda A. Sharafeddin,2013,,https://www.semanticscholar.org/paper/9ebdf7e25cf2c807f1d73eba05fb2fa92a590df1
1e752974c7cd98cb34e3a970710621d5c42c4f9e,On the automated compilation of UML notation to a VLIW chip multiprocessor,D. Stevens,2013,,https://www.semanticscholar.org/paper/1e752974c7cd98cb34e3a970710621d5c42c4f9e
1680c08b8f81a202a7a8c9f7e8704ca6053b7db3,The Road to Parallelism Leads Through Sequential Programming,G. Gupta; Srinath Sridharan; G. Sohi,2012,,https://www.semanticscholar.org/paper/1680c08b8f81a202a7a8c9f7e8704ca6053b7db3
b530ea7091804ece0e98fbe8239ec21524c94a31,Exploring Processor and Memory Architectures for Multimedia,A. Iranpour,2012,,https://www.semanticscholar.org/paper/b530ea7091804ece0e98fbe8239ec21524c94a31
cf14604d8dd8e8bc29c2889db021732b5d940c99,IBM-ACS: Reminiscences and Lessons Learned from a 1960's Supercomputer Project,L. Conway,2011,Dependable and Historic Computing,https://www.semanticscholar.org/paper/cf14604d8dd8e8bc29c2889db021732b5d940c99
705854542ce2a1197c04a29505651c0c94129f47,A LOW-POWER CACHE SYSTEM FOR HIGH-PERFORMANCE PROCESSORS,Jiongyao Ye,2011,,https://www.semanticscholar.org/paper/705854542ce2a1197c04a29505651c0c94129f47
45228651f369eb30cc5d3dd90603adc456cdb195,IBM Power Architecture,Tejas Karkhanis; J. Moreira,2011,Encyclopedia of Parallel Computing,https://www.semanticscholar.org/paper/45228651f369eb30cc5d3dd90603adc456cdb195
751573a900fcacaf0038b22680d165f346d0f56c,Broadcast mechanism for improving conditional branch prediction in speculative multithreaded processors,Renjith Retnamma,2010,,https://www.semanticscholar.org/paper/751573a900fcacaf0038b22680d165f346d0f56c
22343d116f26088e584ecfd1bbf7f7acbb7573d2,Software-oriented distributed shared cache management for chip multiprocessors,Sanyenn Cho; Lei Jin,2010,,https://www.semanticscholar.org/paper/22343d116f26088e584ecfd1bbf7f7acbb7573d2
45375601bb124224f5b08fb198253c3b96662874,Multicore systems-on-chip:practical hardware/software design,B. Abderazek,2010,,https://www.semanticscholar.org/paper/45375601bb124224f5b08fb198253c3b96662874
1314c08e73c5d23f00d42750437d048cb74d91fe,Performance Evaluation of Embedded Microcomputers for Avionics Applications,Celal Can Bilen; J. Alcalde,2010,,https://www.semanticscholar.org/paper/1314c08e73c5d23f00d42750437d048cb74d91fe
374d56cff82306a645284604c0aa35a709231560,"Out-of-Order Retirement of Instructions in Superscalar, Multithreaded, and Multicore Processors",E. R. Valencia,2010,,https://www.semanticscholar.org/paper/374d56cff82306a645284604c0aa35a709231560
07f4e2b7eb5e5eb9b79e038fc888ea0e32c56b00,Data-driven decomposition of sequential programs for determinate parallel execution,G. Sohi; M. Allen,2010,,https://www.semanticscholar.org/paper/07f4e2b7eb5e5eb9b79e038fc888ea0e32c56b00
f995c44c804b5358275c460f9e889b9a131863b5,Multicore Systems On-Chip: Practical Software/Hardware Design,B. Abderazek,2010,Atlantis Ambient and Pervasive Intelligence,https://www.semanticscholar.org/paper/f995c44c804b5358275c460f9e889b9a131863b5
5a723f94ad4a909eeb9d7c60e9cea68b5daf8ceb,Improving the scalability of high performance computer systems,Heiner Litz,2010,,https://www.semanticscholar.org/paper/5a723f94ad4a909eeb9d7c60e9cea68b5daf8ceb
207415505fdd2dadf68a03670c76dd1905634097,Enhancing Energy Efﬁciency using Efﬁcient Parallel Programming Techniques ∗,M. Alves; M. C. Cera; J. F. Lima; N. Maillard; P. Navaux,2010,,https://www.semanticscholar.org/paper/207415505fdd2dadf68a03670c76dd1905634097
547abec6cff6b89559432af983642ea3e1002dcf,Visualizing massively multithreaded applications with ThreadScope,Kyle B. Wheeler; D. Thain,2010,,https://www.semanticscholar.org/paper/547abec6cff6b89559432af983642ea3e1002dcf
07d4b0444c30c521f3143fa363e60f8a42c4a06d,Fully Dynamic Scheduler for Numerical Computing on Multicore Processors,J. Kurzak; J. Dongarra,2009,,https://www.semanticscholar.org/paper/07d4b0444c30c521f3143fa363e60f8a42c4a06d
840cf37311acb1b5579a831f580878cfdd5b62a5,Architecture for object-oriented programming model,Nikola Marković; R. González; O. Unsal; M. Cortés; A. C. Kestelman,2009,,https://www.semanticscholar.org/paper/840cf37311acb1b5579a831f580878cfdd5b62a5
0d60bf6e47f769efac01f96925ec2f3496d19acf,A Complexity-Effective Out-of-Order,S. P. Martí; Julio Sahuquillo Borrás; P. L. Rodríguez; Rafael Ubal Tena; J. Marin,2009,,https://www.semanticscholar.org/paper/0d60bf6e47f769efac01f96925ec2f3496d19acf
83f5d55e2aee386c833ca437d897e7c33e45aeec,Dynamic Control Independence Predictor for,Walid J. Ghandour,2009,,https://www.semanticscholar.org/paper/83f5d55e2aee386c833ca437d897e7c33e45aeec
e663bd60b29d25dc1cb5f5961e482047ebb81147,Exploiting an abstract-machine-based framework in the design of a Java ILP processor,Hai-Chen Wang; C. Yuen,2009,Journal of systems architecture,https://www.semanticscholar.org/paper/e663bd60b29d25dc1cb5f5961e482047ebb81147
f0bebb852a2faddb6f1dfa634a30c2deadeda49f,Dynamic Task Prediction for an SpMT Architecture Based on Control Independence,K. Jothi,2009,,https://www.semanticscholar.org/paper/f0bebb852a2faddb6f1dfa634a30c2deadeda49f
7d66bd2e6aee4e120568c23ad543886d35f424ec,Performance Simulation with the Coconut 1ulticore Framework for the Cell/B.E.,Kevin Browne,2009,,https://www.semanticscholar.org/paper/7d66bd2e6aee4e120568c23ad543886d35f424ec
493e45b833b5f738ebbeda3880153f091334f05d,Scheduling Linear Algebra Operations on Multicore Processors –,Lapack Working,2009,,https://www.semanticscholar.org/paper/493e45b833b5f738ebbeda3880153f091334f05d
17addfc247b8e60993da6430bd801c1a7cb16040,Dynamic Control Independence Predictor for Speculative Multithreading Processors,Walid J. Ghandour,2009,,https://www.semanticscholar.org/paper/17addfc247b8e60993da6430bd801c1a7cb16040
bd0d293375942c8c3bf0dc712b360e414c97d94d,Analytical performance analysis and modeling of superscalar and multi-threaded processors,Stijn Eyerman,2008,,https://www.semanticscholar.org/paper/bd0d293375942c8c3bf0dc712b360e414c97d94d
d27f84c9e17b9d368e992430846d7c635a640ae1,Advanced Prediction Methods Integrated Into Speculative Computer Architectures,A. Gellert; L. Vintan; T. Ungerer,2008,,https://www.semanticscholar.org/paper/d27f84c9e17b9d368e992430846d7c635a640ae1
27d02e6130729772de7770e34ae9894ab6d16395,Simultaneous multithreading fault tolerance processor,Dong Lan; Hu Ming-zeng; Ji Zhen-zhou; Cui Guang-zuo; Tang Xin-min; He Feng,2008,Wuhan University Journal of Natural Sciences,https://www.semanticscholar.org/paper/27d02e6130729772de7770e34ae9894ab6d16395
a0d3897709c1a8da3d2499cb3fe87bb44ea312f9,Complexity-effective superscalar embedded processors using instruction-level distributed processing,Ian Michael Caulfield,2007,,https://www.semanticscholar.org/paper/a0d3897709c1a8da3d2499cb3fe87bb44ea312f9
f5bc146dde2a3b61cd4761726ff2c320cd88f469,A technology-scalable composable architecture,D. Burger; Changkyu Kim,2007,,https://www.semanticscholar.org/paper/f5bc146dde2a3b61cd4761726ff2c320cd88f469
663887278d2f637c4c4b51f13d9e17edf912995b,Advances in Software Pipelining,Hongbo Rong; R. Govindarajan,2007,"The Compiler Design Handbook, 2nd ed.",https://www.semanticscholar.org/paper/663887278d2f637c4c4b51f13d9e17edf912995b
deba4522ac3716f18bf0f4e592b341f521f5254b,Design and evaluation of a technology-scalable architecture for instruction-level parallelism,D. Burger; Ramadass Nagarajan,2007,,https://www.semanticscholar.org/paper/deba4522ac3716f18bf0f4e592b341f521f5254b
ed88745912805f4425c0a374c92086496fcbb4f9,R10k: Um Simulador de Arquitetura Superescalar,N. A. G. Junior; C. Silva; R. A. L. Gonçalves; J. Martini,2007,,https://www.semanticscholar.org/paper/ed88745912805f4425c0a374c92086496fcbb4f9
de2b3f53f9d810621e80900d3ccd9561b5a47580,Multithreaded Architectures for Media Processing,S. Balakrishnan; S. Nandy,2007,,https://www.semanticscholar.org/paper/de2b3f53f9d810621e80900d3ccd9561b5a47580
fc6a0442bfce2f34c9784af54d60ece909cbf5ff,Study on the Eeect of Multithreading in the Performance of Superscalar Processors,J. Martínez-Carballido,2007,,https://www.semanticscholar.org/paper/fc6a0442bfce2f34c9784af54d60ece909cbf5ff
4f2511e29abf668bf409655be7fdcfad3e4fc1ee,FINAL REPORT Colorado Advanced Software Institute Predicting Program Behavior to Support Instruction-level Parallelism,B. Zorn,2007,,https://www.semanticscholar.org/paper/4f2511e29abf668bf409655be7fdcfad3e4fc1ee
ee0d8b3e5f955e2c9c8fa4b3bc5f8214e8963e5a,A Flexible and Portable Programming Model for SMP and Multi-cores BSC-UPC COMPUTER SCIENCES PROGRAM,Josep M. Pérez; R. Badia; Jesús Labarta,2007,,https://www.semanticscholar.org/paper/ee0d8b3e5f955e2c9c8fa4b3bc5f8214e8963e5a
73902b1a2780f077830166c318c06e3c44d487d8,Development and evaluation of a simultaneous multithreading processor simulator,C. Núñez,2007,,https://www.semanticscholar.org/paper/73902b1a2780f077830166c318c06e3c44d487d8
2ce637af613b67f119f3899b00509d4f2337d05d,On Applying Graph Theory to ILP Analysis,Raúl Durán; R. Rico,2006,IEEE Latin America Transactions,https://www.semanticscholar.org/paper/2ce637af613b67f119f3899b00509d4f2337d05d
17651e23a45dcecba29f3f15a32895e5e57b586a,On Extracting Coarse-Grained Function Parallelism From C Programs,Chien-Wei Li,2006,,https://www.semanticscholar.org/paper/17651e23a45dcecba29f3f15a32895e5e57b586a
8ea0621a4a593e89528b37f4782737239e8f28d8,Binary Redundancy Elimination,R. Espasa,2005,,https://www.semanticscholar.org/paper/8ea0621a4a593e89528b37f4782737239e8f28d8
2eb7a9c3313154762f6440998a3318a4543b817c,Quantification of ISA Impact on Superscalar Processing,Raúl Durán; R. Rico,2005,EUROCON Conference,https://www.semanticscholar.org/paper/2eb7a9c3313154762f6440998a3318a4543b817c
eeab8788d0898d53f4b69aeee73cf5155f8fd003,Virtualizing register context,D. Oehmke,2005,,https://www.semanticscholar.org/paper/eeab8788d0898d53f4b69aeee73cf5155f8fd003
a723898d6145e6e3a1d146d63d43f4409c3cde32,The impact of x86 instruction set architecture on superscalar processing,R. Rico; J. I. Pérez; J. A. Frutos,2005,Journal of systems architecture,https://www.semanticscholar.org/paper/a723898d6145e6e3a1d146d63d43f4409c3cde32
0cb716e64da27085f3339c05180c01c2bfa1d438,Organization and implementation of the register-renaming mapper for out-of-order IBM POWER4 processors,T. Buti; Robert G. McDonald; Zakaria Khwaja; Asit Ambekar; Hung Q. Le; William E. Burky; Bert Williams,2005,IBM Journal of Research and Development,https://www.semanticscholar.org/paper/0cb716e64da27085f3339c05180c01c2bfa1d438
8bf3e07d132b339176d62bf3ec40bdfbc94e1163,Previsão de Desvios em Arquiteturas Multitarefas Simultâneas,G. D. Pizzol,2005,,https://www.semanticscholar.org/paper/8bf3e07d132b339176d62bf3ec40bdfbc94e1163
d8197f3b12c03097ae4e90bf14ebf05b0cf254cc,Automatic workload synthesis for early design studies and performance model validation,L. John; R. Bell,2005,,https://www.semanticscholar.org/paper/d8197f3b12c03097ae4e90bf14ebf05b0cf254cc
00ad0f8c0ffd24e90109ff3cb279a945f7253967,A Systematic Approach to Delivering Instruction-Level Parallelism in EPIC Systems,J. Sias,2005,,https://www.semanticscholar.org/paper/00ad0f8c0ffd24e90109ff3cb279a945f7253967
2e8689e34f7baed43d7813871b1025034a16a448,Assigning cost to branches for speculation control in superscalar processors,F. Khosrow-Khavar,2005,,https://www.semanticscholar.org/paper/2e8689e34f7baed43d7813871b1025034a16a448
d367bb63f341fd39a1c42b2596c7ffa1408f90bd,OPTIMIZING DATABASE ALGORITHMS FOR MODERN COMPUTER ARCHITECTURES,Philip C. Garcia,2005,,https://www.semanticscholar.org/paper/d367bb63f341fd39a1c42b2596c7ffa1408f90bd
94e32d095a2b9a59b4d9d68146d07933483e6f24,SIMDE: un simulador para el apoyo docente en la enseñanza de las Arquitecturas ILP con planificación dinámica y estática,I. Rodríguez; L. M. Ruiz; J. F. S. Saavedra; Carina González; Evelio J. González,2004,,https://www.semanticscholar.org/paper/94e32d095a2b9a59b4d9d68146d07933483e6f24
825430ca7cebf5758d5e99feb69802f67bb18c2f,Reducing Register Pressure Through LAER Algorithm,G. Song,2004,Australasian Computer Science Conference,https://www.semanticscholar.org/paper/825430ca7cebf5758d5e99feb69802f67bb18c2f
d7131ae33c65fb3480a446da74219638b9b3c3c2,A co-designed virtual machine for instruction-level distributed processing,Ho-Seop Kim; James E. Smith,2004,,https://www.semanticscholar.org/paper/d7131ae33c65fb3480a446da74219638b9b3c3c2
7005a654221ecf8a18dd872a5d9b391eed12e445,Design and Applications of a Virtual Context Architecture,D. Oehmke; N. Binkert; S. Reinhardt; T. Mudge,2004,,https://www.semanticscholar.org/paper/7005a654221ecf8a18dd872a5d9b391eed12e445
94dde55e9b021ed4937e695d991249a81ab9ea65,IN NETWORK SWITCHES AT GIGABIT LINE RATES,David V. Schuehler,2004,,https://www.semanticscholar.org/paper/94dde55e9b021ed4937e695d991249a81ab9ea65
065f47e145108941ebcb6ba9c0a55c6016a400b5,C to Asynchronous Dataflow Circuits: An End-to-End Toolflow,Girish Venkataramani; M. Budiu; Tiberiu Chelcea; S. Goldstein,2004,,https://www.semanticscholar.org/paper/065f47e145108941ebcb6ba9c0a55c6016a400b5
7d19e3fb4a611d4a3b26656375534674104b33f6,Simulating a simple neural network on branch prediction,Vinicius Marra; Maurício Fernandes; Ronaldo Augusto de; Lara Gonçalves,2004,,https://www.semanticscholar.org/paper/7d19e3fb4a611d4a3b26656375534674104b33f6
c9971136cbe85c22e51b132beec12c7c97b4aece,"St Journal of Research -volume 1 -number 2 -processor Architecture and Compilation for Embedded Systems 4 Copyright © Ieee, 2004 -reprinted, with Permission, from a Multi-level Compauting Architecture for Embedded Multimedia Applications, a Multi-level Computing Architecture for Embedded Multimedia ",F. Karim; A. Mellan; A. Nguyen; U. Aydonat; T. Abdelrahman; E. Rogers,2004,,https://www.semanticscholar.org/paper/c9971136cbe85c22e51b132beec12c7c97b4aece
81a3d1cb237df6e3150916e9a04457e436392266,- 1-Implementation and Analysis of Helper Threads with SSMT,Kurniadi Asrigo,2004,,https://www.semanticscholar.org/paper/81a3d1cb237df6e3150916e9a04457e436392266
da4e5bcced8d64a4ebf78aa03817eb41badcc123,"Basic Block Simulation Granularity, Basic Block Maps, and Benchmark Synthesis Using Statistical Simulation",R. Bell; L. John,2003,,https://www.semanticscholar.org/paper/da4e5bcced8d64a4ebf78aa03817eb41badcc123
a41db73c8f1ab5a0d9407a47eb955cc03b158bfe,Minimum Register Instruction Sequencing to Reduce Register Spills in Out-of-Order Issue Superscalar Architectures,Ramaswamy Govindarajan; Hongbo Yang; J. N. Amaral; Chihong Zhang; G. Gao,2003,IEEE Trans. Computers,https://www.semanticscholar.org/paper/a41db73c8f1ab5a0d9407a47eb955cc03b158bfe
9058e94fd105d13178bd6bbf47ba3ad348eecf37,On-chip adaptive components for balanced computing,R. Sangireddy; Arun Kumar Somani,2003,,https://www.semanticscholar.org/paper/9058e94fd105d13178bd6bbf47ba3ad348eecf37
f1e72fe5b620432ade3b9c14c667d24c1a03b445,The Hyperprocessor: A Template System-on-Chip Architecture for Embedded Multimedia Applications,F. Karim; A. Mellan; B. Stramm; A. Nguyen; T. Abdelrahman; U. Aydonat,2003,,https://www.semanticscholar.org/paper/f1e72fe5b620432ade3b9c14c667d24c1a03b445
63c149758bee9e5de474644ad24ee63a878962af,The dynamic simultaneous multithreaded processor,Ben Lee; D. Ortiz-Arroyo,2003,,https://www.semanticscholar.org/paper/63c149758bee9e5de474644ad24ee63a878962af
cba5ced2669e4f3e6edb5261e988cfd0f9af8e9c,Prospects for Hardware Foundations,B. Möller; J. V. Tucker,2002,Lecture Notes in Computer Science,https://www.semanticscholar.org/paper/cba5ced2669e4f3e6edb5261e988cfd0f9af8e9c
c6111772a7eae27176b531832001e85e4a7adb48,Out-of-order Predicated Execution with Translation Register Buffer,A. Darsch; André Seznec,2002,,https://www.semanticscholar.org/paper/c6111772a7eae27176b531832001e85e4a7adb48
27ba60a48ae9bd4c5a6fa4df9ab0c64a66e89590,Scalable Vector Media-processors for Embedded Systems,Christos Kozyrakis; D. Patterson,2002,,https://www.semanticscholar.org/paper/27ba60a48ae9bd4c5a6fa4df9ab0c64a66e89590
6bf8eb57d57be9d4a76e7d79b1b33a66ec0a4c14,"Trident: a scalable architecture for scalar, vector, and matrix operations",M. Soliman; S. Sedukhin,2002,,https://www.semanticscholar.org/paper/6bf8eb57d57be9d4a76e7d79b1b33a66ec0a4c14
81e106427ce03fc338eabf36174bfbd7412908af,EMSim: An Extensible Simulation Environment for Studying High Performance Microarchitectures,D. Ortiz-Arroyo,2002,,https://www.semanticscholar.org/paper/81e106427ce03fc338eabf36174bfbd7412908af
e9f4c5cbaf091ea9442755460ea52849030bdce9,Using Timetags for Program Dependency Enforcement,A. Khalafi; D. Morano; D. Kaeli; A. Uht,2002,,https://www.semanticscholar.org/paper/e9f4c5cbaf091ea9442755460ea52849030bdce9
f0190b4b2a2d08f2b561a950cda2cad1adb36907,Proposal and Design of a Parallel Queue Processor Architecture (PQP),M. Sowa; B. Abderazek; S. Shigeta; K. Nikolova; T. Yoshinaga,2002,IASTED PDCS,https://www.semanticscholar.org/paper/f0190b4b2a2d08f2b561a950cda2cad1adb36907
8bae097bc3bfb41bddbaeb3f3ae100b6dee04c11,Automatic Differentiation of Algorithms: From Simulation to Optimization,G. Corliss; C. Faure; A. Griewank; L. Hascoët; U. Naumann,2002,Springer: New York,https://www.semanticscholar.org/paper/8bae097bc3bfb41bddbaeb3f3ae100b6dee04c11
3dbcf35de5a2184005577cc275c437b90349b6c6,Preserving Program Dependencies in a Distributed Microarchitecture,D. Morano,2002,,https://www.semanticscholar.org/paper/3dbcf35de5a2184005577cc275c437b90349b6c6
07843f8fbc6e19a82513e69a376a7341c6fcc7e9,Prediction and Speculation in ILP Processors,P. Mitrevski,2002,,https://www.semanticscholar.org/paper/07843f8fbc6e19a82513e69a376a7341c6fcc7e9
735728c809c1e5265c8f8a9ac24c76c97aa7c1f7,Adaptive explicitly parallel instruction computing,K. Palem; S. Talla,2001,,https://www.semanticscholar.org/paper/735728c809c1e5265c8f8a9ac24c76c97aa7c1f7
833fdd0ceaee2e475ec82cc8ff20a5cdbc75f5c8,Inherently Lower-Power High-Performance,Superscalar Architectures; V. Zyuban; P. Kogge,2001,,https://www.semanticscholar.org/paper/833fdd0ceaee2e475ec82cc8ff20a5cdbc75f5c8
b01bc837aeebf3b477a4999fa6bc7f4c9796b449,Towards adaptive balanced computing (abc) using reconfigurable functional caches (rfcs),Huesung Kim; Arun Kumar Somani; A. Tyagi,2001,,https://www.semanticscholar.org/paper/b01bc837aeebf3b477a4999fa6bc7f4c9796b449
d7542863cbef00853e65bf631345e244def0b501,Dynamic Register Renaming Through Virtual-Physical Registers,Teresa Monreal Arnal; Antonio González; M. Valero; José González; V. Viñals,2000,J. Instr. Level Parallelism,https://www.semanticscholar.org/paper/d7542863cbef00853e65bf631345e244def0b501
3316f40826d22d8ab231e108e114896f79d4f16d,Arquiteturas multi-tarefas simultâneas: SEMPRE: arquitetura SMT com capacidade de execução e escalonamento de processos,R. A. L. Gonçalves,2000,,https://www.semanticscholar.org/paper/3316f40826d22d8ab231e108e114896f79d4f16d
e0279155ac29597b61d466d68852d6c190952c85,Improving Context-Based Load Value Prediction,Martin Burtscher,2000,,https://www.semanticscholar.org/paper/e0279155ac29597b61d466d68852d6c190952c85
5fed86507a1a50f2031eb06041fbee043db38efd,for Energy Efficiency* Optimization of High-Performance Superscalar Architectures,V. Zyuban; P. Kogge,2000,,https://www.semanticscholar.org/paper/5fed86507a1a50f2031eb06041fbee043db38efd
c5d20efaca5a0920281a89cf65c2d22fc8aab173,Overcoming the challenges to feedback-directed optimization (Keynote Talk),Michael D. Smith,2000,Workshop on Dynamic and Adaptive Compilation and Optimization,https://www.semanticscholar.org/paper/c5d20efaca5a0920281a89cf65c2d22fc8aab173
8b36f4de09dd42e13309b48aebcc77170a3d267b,A Simulator for SMT Architectures: Evaluating Instruction Cache Topologies,R. Gonçalves; E. Ayguad; M. Valero; P. Navaux,2000,,https://www.semanticscholar.org/paper/8b36f4de09dd42e13309b48aebcc77170a3d267b
0ad20b6e662ac0059e945a90de063f285a7b2b2e,Methodologies for the Design of Application-Specific Reconfigurable VLIW Processors,Laura Pozzi; Mariagiovanna Sami,2000,,https://www.semanticscholar.org/paper/0ad20b6e662ac0059e945a90de063f285a7b2b2e
c62346777670fa2361ccb9721243372105ca5532,The Design Space of Register Renaming Techniques in Superscalar Processors,Dezsõ Sima Kandó,1999,,https://www.semanticscholar.org/paper/c62346777670fa2361ccb9721243372105ca5532
b4c78bbee2199a8a1d6a4efd2cb53cb17975d09f,Load Value Prediction Using Prediction Outcome Histories,Martin Burtscher; B. Zorn,1999,,https://www.semanticscholar.org/paper/b4c78bbee2199a8a1d6a4efd2cb53cb17975d09f
74f55d7da18c25d08285185b0e26c2cfdc7124f1,Parallelism in contextual processing,Paul Stephen Rehfuss; D. Hammerstrom,1999,,https://www.semanticscholar.org/paper/74f55d7da18c25d08285185b0e26c2cfdc7124f1
b1d286688fe9b7937cf0039e2daffe136e8f46d6,Trace processors: exploiting hierarchy and speculation,E. Rotenberg; James E. Smith,1999,,https://www.semanticscholar.org/paper/b1d286688fe9b7937cf0039e2daffe136e8f46d6
b3059bdb5f44a5d3838c9ea1245928746a33e999,Data Flow: Detecting and Resolving Data Hazards,A. Omondi,1999,,https://www.semanticscholar.org/paper/b3059bdb5f44a5d3838c9ea1245928746a33e999
91dcbd0c539d09ec628cf1c61a1cb4951cf6f43a,EXPLOITING HIERARCHY AND SPECULA TION,E. Rotenberg,1999,,https://www.semanticscholar.org/paper/91dcbd0c539d09ec628cf1c61a1cb4951cf6f43a
f6e5ee8067b5c8ef667e98155483bac70e72be7c,The limits of a decoupled out-of-order superscalar architecture,Graham P. Jones,1999,,https://www.semanticscholar.org/paper/f6e5ee8067b5c8ef667e98155483bac70e72be7c
b126a86c6bcf41a31a9e4807349e29e91727ba51,Investigation of a simultaneous multithreaded architecture,Marc Torrant,1999,,https://www.semanticscholar.org/paper/b126a86c6bcf41a31a9e4807349e29e91727ba51
ede867499e902df4fba277057cf02b931f1ef124,Fundamentals of Pipelining,A. Omondi,1999,,https://www.semanticscholar.org/paper/ede867499e902df4fba277057cf02b931f1ef124
6f8143511aa9773db39673fe83e5d6e951a01a2e,DETERMINISTIC FEATURES IN THE EVOLUTION OF MICROPROCESSORS,,1999,,https://www.semanticscholar.org/paper/6f8143511aa9773db39673fe83e5d6e951a01a2e
30e3eeeae2936c1040c81ee2432079726c7a9944,"Compilation Techniques for Exploiting Instruction Level Parallelism , a Survey",L. Pozzi,1999,,https://www.semanticscholar.org/paper/30e3eeeae2936c1040c81ee2432079726c7a9944
9006dd3de280c07caa3c080933b185e286d83283,SIMULATION STUDY OF MULTITHREADED VIRTUAL PROCESSOR,Ben Lee; Hantak Kwak; Ryan Carlson; Suk-Han Yoon; Han Woo-Jong,1998,,https://www.semanticscholar.org/paper/9006dd3de280c07caa3c080933b185e286d83283
23800ca99c86b8d89116aa44463ad768cac61c21,Profile-Supported Confidence Estimation for Load-Value-Prediction,Martin Burtscher; B. Zorn,1998,,https://www.semanticscholar.org/paper/23800ca99c86b8d89116aa44463ad768cac61c21
eadb3e98600cd09d95c70e8216743519627fd5c8,Algebraic Models of Superscalar Microprocessor Implementations: A Case Study,A. Fox; N. A. Harman,1998,Prospects for Hardware Foundations,https://www.semanticscholar.org/paper/eadb3e98600cd09d95c70e8216743519627fd5c8
558029d083f549c79f6f544840d3719035312da2,On the effect of Multithreading in the Performance of Superscalar Processors,D. O. Arroyo,1997,,https://www.semanticscholar.org/paper/558029d083f549c79f6f544840d3719035312da2
17f1a7850c9f888a5b51dd44af18492ec007c071,Data prefetch mechanisms for accelerating symbolic and numeric computation,Luddy Harrison; S. Mehrotra,1996,,https://www.semanticscholar.org/paper/17f1a7850c9f888a5b51dd44af18492ec007c071
deddd209190b5859f91906e0cb589bde296eaa56,More on Conjunctive Selection Condition and Branch Prediction CS 764 Class Project-Fall 2002,Jichuan Chang,,,https://www.semanticscholar.org/paper/deddd209190b5859f91906e0cb589bde296eaa56
9a1c04d3382ca2d22642a569665a9527edbd8ada,"TO TCAD , DO NOT DISTRIBUTE ! MicroArchitecture and Floorplanning Co-Optimization",Changbo Long; Lucanus J. Simonson; W. Liao; Lei He,,,https://www.semanticscholar.org/paper/9a1c04d3382ca2d22642a569665a9527edbd8ada
67588439130a6c8c27b5a66451cd34c77958ff29,A Two-way Superscalar Processor with Out-of-Order Execution and Early Branch Resolution,,,,https://www.semanticscholar.org/paper/67588439130a6c8c27b5a66451cd34c77958ff29
