#include <stdint.h>

#include <core.h>
#include <acpi.h>
#include <module.h>
#include <serial.h>
#include <avmf.h>
#include <pager.h>

#include <pcie.h>

static struct acpi_mcfg* mcfg_table = NULL;
static int mcfg_num_segs = 0;

uint8_t pcie_init() {
    mcfg_table = acpi_get_mcfg();
    if (mcfg_table == NULL) {
        serial_print("[PCIe] Did not get MCFG Table! Using PCI\n");
        return 1;
    }
    mcfg_num_segs = (mcfg_table->header.length - sizeof(struct acpi_mcfg) - 8) / sizeof(struct acpi_mcfg_entry);
    for (int i = 0; i < mcfg_num_segs; i++) {
        struct acpi_mcfg_entry* e = &mcfg_table->entries[i];

        uint32_t bus_count = e->end_bus - e->start_bus + 1;
        uint64_t size = (uint64_t)bus_count << 20;

        uint64_t virt_base = PCIE_VIRT_BASE + ((uint64_t)e->pcie_segment << 28);
        pager_map_range(virt_base, e->base_addr, size, PAGE_PRESENT | PAGE_RW | PAGE_PCD);
    }
    
    serial_print("[PCIe] Registering Modules...\n");
    for (uint16_t b = 0; b < PCI_MAX_BUS; b++) {
        for (uint8_t s = 0; s < PCI_MAX_SLOT; s++) {
            for (uint8_t f = 0; f < PCI_MAX_FUNC; f++) {
                uint32_t data = pcie_read(b, s, f, 0);
                uint16_t vendor = data & 0xFFFF;
                uint32_t class_data = pcie_read(b, s, f, 0x08);
                uint8_t class = (class_data >> 24) & 0xFF;
                uint8_t class_sub = (class_data >> 16) & 0xFF;
                uint8_t class_progif = (class_data >> 8) & 0xFF;
                uint8_t revision = (class_data & 0xFF);

                struct AOS_Module* m = module_get_first_applicable_driver(class, class_sub, 1, class_progif, 1, revision, 1, vendor, 1);
                if (!m || m->hdr.type != MODULE_TYPE_DRIVER) continue;
                if (module_already_initialized(m)) continue;
                serial_printf("[PCIe] Registering Module %s, Got for Class:%d SClass:%d Progif:%d\n", m->hdr.name, class, class_sub, class_progif);

                m->Modules.driver_module.pcie_device.bus = b;
                m->Modules.driver_module.pcie_device.slot = s;
                m->Modules.driver_module.pcie_device.func = f;
                m->Modules.driver_module.pcie_device.bar0 = pcie_read(b, s, f, 0x10);
                m->Modules.driver_module.pcie_device.class_code = class;
                m->Modules.driver_module.pcie_device.subclass = class_sub;
                m->Modules.driver_module.pcie_device.vendor_id = vendor;
                m->Modules.driver_module.pcie_device.prog_if = class_progif;
                m->Modules.driver_module.pcie_device.device_id = (class_data >> 16) & 0xFFFF;

                switch (m->Modules.driver_module.type) {
                    case MODULE_DRIVER_TYPE_SATA: {
                        //m->Modules.driver_module.DriverConnections.drive_connector.pcie_device = &m->Modules.driver_module.pcie_device;
                        break;
                    }
                    case MODULE_DRIVER_TYPE_GPU: {
                        //m->Modules.driver_module.DriverConnections.gpu_connector.pcie_device = &m->Modules.driver_module.pcie_device;
                        break;
                    }
                    default: break;
                }

                module_register(m);
            }
        }
    }
    serial_print("[PCIe] Modules Registered\n");

    return 1;
}

static int get_segment(uint8_t bus) {
    if (mcfg_table) {
        for (int i = 0; i < mcfg_num_segs; i++) {
            struct acpi_mcfg_entry* e = &mcfg_table->entries[i];

            if (bus >= e->start_bus && bus <= e->end_bus) return i;
        }
    }
    return 0;
}

uint32_t pcie_read_bar(uint8_t bus, uint8_t slot, uint8_t func, uint8_t bar_index) {
    return pcie_read(bus, slot, func, PCI_BAR0 + (bar_index * 4));
}

uint32_t pcie_read(uint8_t bus, uint8_t slot, uint8_t func, uint8_t offset) {
    if (mcfg_table) {
        int eidx = get_segment(bus);
        if (eidx >= 0 && eidx < mcfg_num_segs) {
            struct acpi_mcfg_entry* e = &mcfg_table->entries[eidx];
            uint64_t virt_addr = (uint64_t)(PCIE_VIRT_BASE + ((uint64_t)e->pcie_segment << 28) + (((uint64_t)bus - e->start_bus) << 20) + ((uint64_t)slot << 15) + ((uint64_t)func << 12) + (offset));
            return *(volatile uint32_t*)(virt_addr);
        }
    }
    uint32_t addr = (1U << 31) | (bus << 16) | (slot << 11) | (func << 8) | (offset & 0xFC);
    outl(0xCF8, addr);
    return inl(0xCFC);
}

int pcie_find(uint8_t* bus, uint8_t* slot, uint8_t* func, uint32_t* bar0, uint8_t target_class, uint16_t target_vendor, uint8_t use_vendor) {
    for (uint16_t b = 0; b < PCI_MAX_BUS; b++) {
        for (uint8_t s = 0; s < PCI_MAX_SLOT; s++) {
            for (uint8_t f = 0; f < PCI_MAX_FUNC; f++) {
                uint32_t data = pcie_read(b, s, f, 0);
                uint16_t vendor = data & 0xFFFF;
                if (use_vendor && vendor != target_vendor) continue;
                uint32_t class_data = pcie_read(b, s, f, 0x08);
                uint8_t class = (class_data >> 24) & 0xFF;
                if (class == target_class) {
                    *bus = b;
                    *slot = s;
                    *func = f;
                    *bar0 = pcie_read(b, s, f, 0x10);
                    return 1;
                }
            }
        }
    }
    return 0;
}

int pcie_find_ex(uint8_t* bus, uint8_t* slot, uint8_t* func, uint32_t* bar0, uint8_t target_class, uint8_t target_subclass, uint8_t target_progifclass, uint16_t target_vendor, uint8_t use_vendor) {
    // Pci find Extended
    for (uint16_t b = 0; b < PCI_MAX_BUS; b++) {
        for (uint8_t s = 0; s < PCI_MAX_SLOT; s++) {
            for (uint8_t f = 0; f < PCI_MAX_FUNC; f++) {
                uint32_t data = pcie_read(b, s, f, 0);
                uint16_t vendor = data & 0xFFFF;
                if (vendor == 0xFFFF || (use_vendor == 1 && vendor != target_vendor)) continue;
                uint32_t class_data = pcie_read(b, s, f, 0x08);
                uint8_t class = (class_data >> 24) & 0xFF;
                uint8_t class_sub = (class_data >> 16) & 0xFF;
                uint8_t class_progif = (class_data >> 8) & 0xFF;
                if (
                    class == target_class &&
                    class_sub == target_subclass &&
                    class_progif == target_progifclass
                ) {
                    *bus = b;
                    *slot = s;
                    *func = f;
                    *bar0 = pcie_read(b, s, f, 0x10);
                    return 1;
                }
            }
        }
    }
    return 0;
}

int pcie_find_rex(uint8_t* bus, uint8_t* slot, uint8_t* func, uint32_t* bar0, uint8_t target_class, uint8_t target_subclass, uint8_t target_progifclass, uint8_t target_revision, uint16_t target_vendor, uint8_t use_vendor) {
    // Pci find Revision-Extended
    for (uint16_t b = 0; b < PCI_MAX_BUS; b++) {
        for (uint8_t s = 0; s < PCI_MAX_SLOT; s++) {
            for (uint8_t f = 0; f < PCI_MAX_FUNC; f++) {
                uint32_t data = pcie_read(b, s, f, 0);
                uint16_t vendor = data & 0xFFFF;
                if (vendor == 0xFFFF || (use_vendor == 0 && vendor != target_vendor)) continue;
                uint32_t class_data = pcie_read(b, s, f, 0x08);
                uint8_t class = (class_data >> 24) & 0xFF;
                uint8_t class_sub = (class_data >> 16) & 0xFF;
                uint8_t class_progif = (class_data >> 8) & 0xFF;
                uint8_t revision = (class_data & 0xFF);
                if (
                    class == target_class &&
                    class_sub == target_subclass &&
                    class_progif == target_progifclass &&
                    revision == target_revision
                ) {
                    *bus = b;
                    *slot = s;
                    *func = f;
                    *bar0 = pcie_read(b, s, f, 0x10);
                    return 1;
                }
            }
        }
    }
    return 0;
}

uint16_t pcie_config_read16(uint8_t bus, uint8_t slot, uint8_t func, uint8_t offset) {
    uint32_t value = pcie_read(bus, slot, func, offset & 0xFC);

    if (offset & 2)
        return (uint16_t)(value >> 16);
    else
        return (uint16_t)(value & 0xFFFF);
}

int pcie_write(uint8_t bus, uint8_t slot, uint8_t func, uint8_t offset, uint32_t value) {
    if (mcfg_table) {
        int eidx = get_segment(bus);
        if (eidx >= 0 && eidx < mcfg_num_segs) {
            struct acpi_mcfg_entry* e = &mcfg_table->entries[eidx];

            uint64_t virt_addr =(uint64_t)(PCIE_VIRT_BASE + ((uint64_t)e->pcie_segment << 28) + (((uint64_t)bus - e->start_bus) << 20) + ((uint64_t)slot << 15) + ((uint64_t)func << 12) + offset);

            *(volatile uint32_t*)virt_addr = value;
            return 1;
        }
    }

    // Legacy
    uint32_t addr = (1U << 31) | (bus << 16) | (slot << 11) | (func << 8) | (offset & 0xFC);

    outl(0xCF8, addr);
    outl(0xCFC, value);
    return 1;
}

void pcie_enable_busmaster(uint8_t bus, uint8_t slot, uint8_t func) {
    uint32_t cmd_reg = pcie_read(bus, slot, func, 0x04);
    cmd_reg |= (1 << 1); // memory space enable
    cmd_reg |= (1 << 2); // bus master enable
    pcie_write(bus, slot, func, 0x04, cmd_reg);
}