<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3231' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser20validateMIMGAddrSizeERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='391' u='r' c='_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='717' u='r' c='_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='296' u='r' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='638' u='r' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEiRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='199' u='r' c='_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='324' u='r' c='_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='336' u='r' c='_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='360' u='r' c='_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4095' u='r' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5182' u='r' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5222' u='r' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6784' u='r' c='_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='434' u='r' c='_ZN12_GLOBAL__N_17getRegsEjRKN4llvm11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='545' u='r' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer11CombineInfo5setMIEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEERKNS2_11SIInstrInfoERKNS2_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1289' u='r' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer19mergeBufferLoadPairERNS0_11CombineInfoES2_RKN4llvm15SmallVectorImplIPNS3_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1355' u='r' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer20mergeTBufferLoadPairERNS0_11CombineInfoES2_RKN4llvm15SmallVectorImplIPNS3_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1435' u='r' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer21mergeTBufferStorePairERNS0_11CombineInfoES2_RKN4llvm15SmallVectorImplIPNS3_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1596' u='r' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer20mergeBufferStorePairERNS0_11CombineInfoES2_RKN4llvm15SmallVectorImplIPNS3_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='725' u='r' c='_ZL25buildMUBUFOffsetLoadStoreRKN4llvm12GCNSubtargetERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil'/>
