 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Tue Mar 17 18:15:38 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 33.09%

  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1680   0.0000   0.3331 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0308   0.2010   0.5341 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.8504   0.0000   0.5341 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5341 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.8504      0.0000     0.5341 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5341 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.8504   0.0000   0.5341 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0308   0.0000 &   0.5341 f
  data arrival time                                                                    0.5341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  clock reconvergence pessimism                                            -0.0034     0.3852
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3852 r
  library hold time                                                         0.0169     0.4021
  data required time                                                                   0.4021
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4021
  data arrival time                                                                   -0.5341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1320


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1680   0.0000   0.3330 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0344   0.2039   0.5369 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   4.3841   0.0000   0.5369 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5369 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   4.3841       0.0000     0.5369 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5369 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   4.3841   0.0000   0.5369 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0344   0.0001 &   0.5370 f
  data arrival time                                                                    0.5370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  clock reconvergence pessimism                                            -0.0034     0.3852
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3852 r
  library hold time                                                         0.0161     0.4013
  data required time                                                                   0.4013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4013
  data arrival time                                                                   -0.5370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1357


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3376     0.3376
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.0897   0.0000   0.3376 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0608   0.2135   0.5510 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2  16.0365   0.0000   0.5510 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5510 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)  16.0365            0.0000     0.5510 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.5510 f
  core/be/be_checker/dispatch_pkt_o[41] (net)          16.0365              0.0000     0.5510 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.5510 f
  core/be/dispatch_pkt[41] (net)                       16.0365              0.0000     0.5510 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.5510 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)       16.0365              0.0000     0.5510 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.5510 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)  16.0365           0.0000     0.5510 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0608  -0.0103 &   0.5407 f
  data arrival time                                                                    0.5407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                            -0.0050     0.3916
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.3916 r
  library hold time                                                         0.0130     0.4045
  data required time                                                                   0.4045
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4045
  data arrival time                                                                   -0.5407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1361


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1675   0.0000   0.3335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0394   0.2080   0.5415 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   6.5624   0.0000   0.5415 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5415 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   6.5624      0.0000     0.5415 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5415 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   6.5624   0.0000   0.5415 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0394   0.0002 &   0.5417 f
  data arrival time                                                                    0.5417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3885     0.3885
  clock reconvergence pessimism                                            -0.0034     0.3851
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3851 r
  library hold time                                                         0.0149     0.4000
  data required time                                                                   0.4000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4000
  data arrival time                                                                   -0.5417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1417


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1681   0.0000   0.3335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0315   0.2016   0.5350 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   3.1469   0.0000   0.5350 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5350 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   3.1469       0.0000     0.5350 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5350 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   3.1469   0.0000   0.5350 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0315   0.0000 &   0.5351 f
  data arrival time                                                                    0.5351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  clock reconvergence pessimism                                            -0.0034     0.3743
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3743 r
  library hold time                                                         0.0173     0.3916
  data required time                                                                   0.3916
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3916
  data arrival time                                                                   -0.5351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1435


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1680   0.0000   0.3331 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0341   0.1844   0.5175 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   3.0228   0.0000   0.5175 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5175 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   3.0228      0.0000     0.5175 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5175 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   3.0228   0.0000   0.5175 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0341   0.0000 &   0.5175 r
  data arrival time                                                                    0.5175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  clock reconvergence pessimism                                            -0.0034     0.3852
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3852 r
  library hold time                                                        -0.0255     0.3597
  data required time                                                                   0.3597
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3597
  data arrival time                                                                   -0.5175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1578


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1680   0.0000   0.3330 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0383   0.1872   0.5203 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   4.5566   0.0000   0.5203 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5203 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   4.5566       0.0000     0.5203 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5203 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   4.5566   0.0000   0.5203 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0383   0.0001 &   0.5203 r
  data arrival time                                                                    0.5203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  clock reconvergence pessimism                                            -0.0034     0.3852
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3852 r
  library hold time                                                        -0.0268     0.3585
  data required time                                                                   0.3585
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3585
  data arrival time                                                                   -0.5203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1619


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1747   0.0000    0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0296    0.2006     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.3386      0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5786 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.3386    0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.3386            0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0296    0.0000 &   0.5786 f
  data arrival time                                                                    0.5786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3939 r
  library hold time                                                         0.0198     0.4137
  data required time                                                                   0.4137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4137
  data arrival time                                                                   -0.5786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1649


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1747   0.0000    0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0296    0.2006     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.3413      0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5786 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.3413    0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.3413            0.0000     0.5786 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0296    0.0000 &   0.5786 f
  data arrival time                                                                    0.5786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.3939 r
  library hold time                                                         0.0198     0.4137
  data required time                                                                   0.4137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4137
  data arrival time                                                                   -0.5786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1649


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1747   0.0000   0.3781 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0303   0.2012     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.6388     0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5793 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.6388    0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.6388           0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0303   0.0000 &   0.5793 f
  data arrival time                                                                    0.5793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                         0.0197     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.5793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1658


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3376     0.3376
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.0897   0.0000   0.3376 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0695   0.1964   0.5340 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2  16.2387   0.0000   0.5340 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5340 r
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)  16.2387            0.0000     0.5340 r
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.5340 r
  core/be/be_checker/dispatch_pkt_o[41] (net)          16.2387              0.0000     0.5340 r
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.5340 r
  core/be/dispatch_pkt[41] (net)                       16.2387              0.0000     0.5340 r
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.5340 r
  core/be/be_calculator/dispatch_pkt_i[41] (net)       16.2387              0.0000     0.5340 r
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.5340 r
  core/be/be_calculator/reservation_reg/data_i[41] (net)  16.2387           0.0000     0.5340 r
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0695  -0.0117 &   0.5223 r
  data arrival time                                                                    0.5223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                            -0.0050     0.3916
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.3916 r
  library hold time                                                        -0.0354     0.3562
  data required time                                                                   0.3562
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3562
  data arrival time                                                                   -0.5223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1661


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1747   0.0000    0.3782 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0308    0.2016     0.5797 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.8416      0.0000     0.5797 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5797 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.8416    0.0000     0.5797 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5797 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.8416           0.0000     0.5797 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0308   0.0000 &   0.5797 f
  data arrival time                                                                    0.5797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                         0.0196     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.5797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1662


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1747   0.0000   0.3781 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0318   0.2024     0.5805 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.3109     0.0000     0.5805 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5805 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.3109    0.0000     0.5805 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5805 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.3109           0.0000     0.5805 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0318   0.0000 &   0.5806 f
  data arrival time                                                                    0.5806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                         0.0193     0.4132
  data required time                                                                   0.4132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4132
  data arrival time                                                                   -0.5806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1674


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1747   0.0000    0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0321    0.2026     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   3.4126      0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5806 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   3.4126    0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   3.4126           0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0321   0.0000 &   0.5806 f
  data arrival time                                                                    0.5806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  clock reconvergence pessimism                                            -0.0051     0.3940
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.3940 r
  library hold time                                                         0.0193     0.4132
  data required time                                                                   0.4132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4132
  data arrival time                                                                   -0.5806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1674


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1747   0.0000   0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0321   0.2026     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   3.4084     0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5806 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   3.4084    0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   3.4084           0.0000     0.5806 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0321   0.0000 &   0.5806 f
  data arrival time                                                                    0.5806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                         0.0193     0.4132
  data required time                                                                   0.4132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4132
  data arrival time                                                                   -0.5806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1675


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1747   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0322    0.2027     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   3.4555      0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5807 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   3.4555    0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   3.4555            0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0322    0.0000 &   0.5807 f
  data arrival time                                                                    0.5807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  clock reconvergence pessimism                                            -0.0051     0.3940
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3940 r
  library hold time                                                         0.0192     0.4132
  data required time                                                                   0.4132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4132
  data arrival time                                                                   -0.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1675


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1675   0.0000   0.3335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0444   0.1912   0.5247 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   6.7348   0.0000   0.5247 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5247 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   6.7348      0.0000     0.5247 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5247 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   6.7348   0.0000   0.5247 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0444   0.0002 &   0.5249 r
  data arrival time                                                                    0.5249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3885     0.3885
  clock reconvergence pessimism                                            -0.0034     0.3851
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3851 r
  library hold time                                                        -0.0286     0.3565
  data required time                                                                   0.3565
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3565
  data arrival time                                                                   -0.5249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1683


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1747   0.0000    0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0348    0.2048     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   4.5686      0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.5828 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   4.5686    0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   4.5686           0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0348  -0.0008 &   0.5820 f
  data arrival time                                                                    0.5820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0051     0.3938
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.3938 r
  library hold time                                                         0.0187     0.4125
  data required time                                                                   0.4125
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4125
  data arrival time                                                                   -0.5820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1695


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1681   0.0000   0.3335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0349   0.1850   0.5184 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   3.3194   0.0000   0.5184 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5184 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   3.3194       0.0000     0.5184 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5184 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   3.3194   0.0000   0.5184 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0349   0.0000 &   0.5185 r
  data arrival time                                                                    0.5185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3777     0.3777
  clock reconvergence pessimism                                            -0.0034     0.3743
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3743 r
  library hold time                                                        -0.0258     0.3484
  data required time                                                                   0.3484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3484
  data arrival time                                                                   -0.5185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1700


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3557     0.3557
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1613   0.0000   0.3557 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0291   0.1990     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.0995     0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5548 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.0995   0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.0995           0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0291   0.0000 &   0.5548 f
  data arrival time                                                                    0.5548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  clock reconvergence pessimism                                            -0.0044     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                         0.0170     0.3751
  data required time                                                                   0.3751
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3751
  data arrival time                                                                   -0.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3562     0.3562
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1613   0.0000    0.3562 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0293    0.1992     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.1885      0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5554 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.1885   0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.1885           0.0000     0.5554 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0293   0.0000 &   0.5554 f
  data arrival time                                                                    0.5554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  clock reconvergence pessimism                                            -0.0044     0.3586
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3586 r
  library hold time                                                         0.0169     0.3756
  data required time                                                                   0.3756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3756
  data arrival time                                                                   -0.5554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1682    0.0000     0.3816 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0289    0.1995     0.5811 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.0324        0.0000     0.5811 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5811 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.0324              0.0000     0.5811 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5811 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.0324             0.0000     0.5811 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0289    0.0000 &   0.5811 f
  data arrival time                                                                    0.5811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  clock reconvergence pessimism                                            -0.0052     0.3838
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                         0.0175     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.5811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3898     0.3898
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.2038   0.0000    0.3898 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0294    0.2030     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.2959      0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5927 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.2959              0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.2959           0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0294   0.0000 &   0.5928 f
  data arrival time                                                                    0.5928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  clock reconvergence pessimism                                            -0.0051     0.3929
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3929 r
  library hold time                                                         0.0199     0.4128
  data required time                                                                   0.4128
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4128
  data arrival time                                                                   -0.5928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3669     0.3669
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1865   0.0000   0.3669 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0291   0.2012     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.1447     0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5682 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.1447   0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.1447           0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0291   0.0000 &   0.5682 f
  data arrival time                                                                    0.5682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3739     0.3739
  clock reconvergence pessimism                                            -0.0044     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                         0.0187     0.3882
  data required time                                                                   0.3882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3882
  data arrival time                                                                   -0.5682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1682    0.0000     0.3816 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0291    0.1996     0.5812 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.1088        0.0000     0.5812 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5812 f
  core/be/be_calculator/exc_stage_r[9] (net)            2.1088              0.0000     0.5812 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5812 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.1088             0.0000     0.5812 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0291    0.0000 &   0.5812 f
  data arrival time                                                                    0.5812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  clock reconvergence pessimism                                            -0.0052     0.3838
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                         0.0174     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1682   0.0000     0.3817 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0291    0.1996     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.1021       0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5813 f
  core/be/be_calculator/exc_stage_r[12] (net)           2.1021              0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.1021             0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0291    0.0000 &   0.5813 f
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  clock reconvergence pessimism                                            -0.0052     0.3838
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                         0.0175     0.4013
  data required time                                                                   0.4013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4013
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1682   0.0000     0.3817 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0291    0.1996     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.1060       0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5813 f
  core/be/be_calculator/exc_stage_r[14] (net)           2.1060              0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.1060             0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0291    0.0000 &   0.5813 f
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  clock reconvergence pessimism                                            -0.0052     0.3838
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                         0.0174     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1682    0.0000     0.3816 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0291    0.1997     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.1410        0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.5813 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.1410              0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.1410             0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0291    0.0000 &   0.5813 f
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  clock reconvergence pessimism                                            -0.0052     0.3838
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                         0.0174     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.2038   0.0000    0.3900 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0289    0.2026     0.5926 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.0787      0.0000     0.5926 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5926 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.0787              0.0000     0.5926 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5926 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.0787           0.0000     0.5926 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0289   0.0000 &   0.5926 f
  data arrival time                                                                    0.5926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3976     0.3976
  clock reconvergence pessimism                                            -0.0051     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3924 r
  library hold time                                                         0.0200     0.4124
  data required time                                                                   0.4124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4124
  data arrival time                                                                   -0.5926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1665   0.0000   0.3801 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0290   0.1995   0.5796 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.0917   0.0000   0.5796 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5796 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.0917      0.0000     0.5796 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5796 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.0917   0.0000   0.5796 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0290   0.0000 &   0.5796 f
  data arrival time                                                                    0.5796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                            -0.0052     0.3821
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3821 r
  library hold time                                                         0.0173     0.3995
  data required time                                                                   0.3995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3995
  data arrival time                                                                   -0.5796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.2038   0.0000    0.3901 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0289    0.2026     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.0961      0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5927 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.0961              0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.0961           0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0289   0.0000 &   0.5927 f
  data arrival time                                                                    0.5927

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3976     0.3976
  clock reconvergence pessimism                                            -0.0051     0.3925
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3925 r
  library hold time                                                         0.0200     0.4125
  data required time                                                                   0.4125
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4125
  data arrival time                                                                   -0.5927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1682    0.0000     0.3816 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0292    0.1997     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.1653        0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5813 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.1653              0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.1653              0.0000     0.5813 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0292    0.0000 &   0.5813 f
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0052     0.3836
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3836 r
  library hold time                                                         0.0174     0.4011
  data required time                                                                   0.4011
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4011
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.2040   0.0000   0.3916 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0289   0.2026     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   2.0847     0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5942 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   2.0847    0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   2.0847           0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0289   0.0000 &   0.5942 f
  data arrival time                                                                    0.5942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                         0.0200     0.4139
  data required time                                                                   0.4139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4139
  data arrival time                                                                   -0.5942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1865   0.0000    0.3670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0294    0.2014     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.2522      0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5684 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.2522   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.2522           0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0294   0.0000 &   0.5684 f
  data arrival time                                                                    0.5684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3739     0.3739
  clock reconvergence pessimism                                            -0.0044     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                         0.0187     0.3882
  data required time                                                                   0.3882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3882
  data arrival time                                                                   -0.5684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1665   0.0000   0.3805 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0290   0.1994   0.5799 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.0846   0.0000   0.5799 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5799 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.0846      0.0000     0.5799 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5799 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.0846   0.0000   0.5799 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0290   0.0000 &   0.5799 f
  data arrival time                                                                    0.5799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  clock reconvergence pessimism                                            -0.0052     0.3822
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3822 r
  library hold time                                                         0.0173     0.3995
  data required time                                                                   0.3995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3995
  data arrival time                                                                   -0.5799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3568     0.3568
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1613   0.0000    0.3568 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0295    0.1994     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.2950      0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5562 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.2950   0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.2950           0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0295   0.0000 &   0.5562 f
  data arrival time                                                                    0.5562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3633     0.3633
  clock reconvergence pessimism                                            -0.0044     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3589 r
  library hold time                                                         0.0169     0.3758
  data required time                                                                   0.3758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3758
  data arrival time                                                                   -0.5562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.2038   0.0000    0.3905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0289    0.2026     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.0957      0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5931 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.0957              0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.0957           0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0289   0.0000 &   0.5931 f
  data arrival time                                                                    0.5931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  clock reconvergence pessimism                                            -0.0051     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                         0.0200     0.4127
  data required time                                                                   0.4127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4127
  data arrival time                                                                   -0.5931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1737   0.0000   0.3836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0294   0.2004     0.5840 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.2773     0.0000     0.5840 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5840 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.2773          0.0000     0.5840 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5840 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.2773           0.0000     0.5840 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0294   0.0000 &   0.5840 f
  data arrival time                                                                    0.5840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  clock reconvergence pessimism                                            -0.0050     0.3859
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3859 r
  library hold time                                                         0.0177     0.4036
  data required time                                                                   0.4036
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4036
  data arrival time                                                                   -0.5840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3803     0.3803
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1665   0.0000   0.3803 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0293   0.1997   0.5800 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.2255   0.0000   0.5800 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5800 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.2255      0.0000     0.5800 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5800 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.2255   0.0000   0.5800 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0293   0.0000 &   0.5800 f
  data arrival time                                                                    0.5800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0052     0.3823
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                         0.0173     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1665   0.0000   0.3813 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0295   0.1998   0.5811 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.2811   0.0000   0.5811 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5811 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.2811      0.0000     0.5811 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5811 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.2811   0.0000   0.5811 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0295   0.0000 &   0.5811 f
  data arrival time                                                                    0.5811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  clock reconvergence pessimism                                            -0.0052     0.3834
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3834 r
  library hold time                                                         0.0172     0.4006
  data required time                                                                   0.4006
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4006
  data arrival time                                                                   -0.5811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3834     0.3834
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1737   0.0000   0.3834 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0298   0.2007     0.5842 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.4505     0.0000     0.5842 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5842 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.4505          0.0000     0.5842 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5842 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.4505           0.0000     0.5842 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0298   0.0000 &   0.5842 f
  data arrival time                                                                    0.5842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  clock reconvergence pessimism                                            -0.0050     0.3859
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3859 r
  library hold time                                                         0.0177     0.4035
  data required time                                                                   0.4035
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4035
  data arrival time                                                                   -0.5842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3815     0.3815
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1682    0.0000     0.3815 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0303    0.2007     0.5821 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.6584        0.0000     0.5821 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5821 f
  core/be/be_calculator/exc_stage_r[2] (net)            2.6584              0.0000     0.5821 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5821 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.6584              0.0000     0.5821 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0303   -0.0007 &   0.5814 f
  data arrival time                                                                    0.5814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0052     0.3836
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3836 r
  library hold time                                                         0.0172     0.4008
  data required time                                                                   0.4008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4008
  data arrival time                                                                   -0.5814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3556     0.3556
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1612   0.0000   0.3556 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0292   0.1991     0.5547 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.1400     0.0000     0.5547 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5547 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.1400   0.0000     0.5547 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5547 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.1400           0.0000     0.5547 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0292   0.0000 &   0.5547 f
  data arrival time                                                                    0.5547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0044     0.3570
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3570 r
  library hold time                                                         0.0169     0.3740
  data required time                                                                   0.3740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3740
  data arrival time                                                                   -0.5547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1680   0.0000   0.3331 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0296   0.2000   0.5331 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.3273   0.0000   0.5331 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5331 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.3273      0.0000     0.5331 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5331 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.3273   0.0000   0.5331 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0296   0.0000 &   0.5331 f
  data arrival time                                                                    0.5331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3395     0.3395
  clock reconvergence pessimism                                            -0.0044     0.3351
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3351 r
  library hold time                                                         0.0173     0.3524
  data required time                                                                   0.3524
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3524
  data arrival time                                                                   -0.5331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.2039   0.0000    0.3896 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0305    0.2038     0.5934 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.7500      0.0000     0.5934 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5934 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.7500              0.0000     0.5934 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5934 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.7500           0.0000     0.5934 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0305   0.0000 &   0.5935 f
  data arrival time                                                                    0.5935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3982     0.3982
  clock reconvergence pessimism                                            -0.0051     0.3931
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3931 r
  library hold time                                                         0.0196     0.4127
  data required time                                                                   0.4127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4127
  data arrival time                                                                   -0.5935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.2039   0.0000    0.3909 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0297    0.2032     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.4200      0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5942 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.4200              0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.4200           0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0297   0.0000 &   0.5942 f
  data arrival time                                                                    0.5942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  clock reconvergence pessimism                                            -0.0051     0.3935
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3935 r
  library hold time                                                         0.0198     0.4134
  data required time                                                                   0.4134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4134
  data arrival time                                                                   -0.5942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1865   0.0000   0.3670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0300   0.2019     0.5689 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   2.5134     0.0000     0.5689 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5689 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   2.5134   0.0000     0.5689 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5689 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   2.5134           0.0000     0.5689 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0300   0.0000 &   0.5690 f
  data arrival time                                                                    0.5690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3739     0.3739
  clock reconvergence pessimism                                            -0.0044     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                         0.0185     0.3880
  data required time                                                                   0.3880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3880
  data arrival time                                                                   -0.5690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1681   0.0000   0.3334 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0298   0.2002   0.5336 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.4050   0.0000   0.5336 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5336 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.4050      0.0000     0.5336 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5336 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.4050   0.0000   0.5336 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0298   0.0000 &   0.5336 f
  data arrival time                                                                    0.5336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3398     0.3398
  clock reconvergence pessimism                                            -0.0044     0.3354
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0173     0.3527
  data required time                                                                   0.3527
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3527
  data arrival time                                                                   -0.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1675   0.0000   0.3334 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0298   0.2002   0.5336 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   2.4371   0.0000   0.5336 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5336 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   2.4371       0.0000     0.5336 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5336 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   2.4371   0.0000   0.5336 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0298   0.0000 &   0.5336 f
  data arrival time                                                                    0.5336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0044     0.3353
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                         0.0173     0.3526
  data required time                                                                   0.3526
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3526
  data arrival time                                                                   -0.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.2039   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0301    0.2035     0.5950 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.5884      0.0000     0.5950 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5950 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.5884   0.0000     0.5950 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5950 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.5884           0.0000     0.5950 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0301  -0.0006 &   0.5944 f
  data arrival time                                                                    0.5944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                         0.0197     0.4134
  data required time                                                                   0.4134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4134
  data arrival time                                                                   -0.5944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1824   0.0000    0.3891 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0298    0.2014     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.4336      0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5905 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.4336              0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.4336           0.0000     0.5905 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0298   0.0000 &   0.5905 f
  data arrival time                                                                    0.5905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3964     0.3964
  clock reconvergence pessimism                                            -0.0052     0.3912
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3912 r
  library hold time                                                         0.0183     0.4095
  data required time                                                                   0.4095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4095
  data arrival time                                                                   -0.5905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3902     0.3902
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.2038   0.0000    0.3902 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0295    0.2031     0.5932 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.3433      0.0000     0.5932 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5932 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.3433              0.0000     0.5932 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5932 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.3433           0.0000     0.5932 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0295   0.0000 &   0.5932 f
  data arrival time                                                                    0.5932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  clock reconvergence pessimism                                            -0.0051     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3924 r
  library hold time                                                         0.0198     0.4122
  data required time                                                                   0.4122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4122
  data arrival time                                                                   -0.5932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1737   0.0000   0.3838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0300   0.2009     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.5276     0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.5847 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.5276          0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.5276           0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0300   0.0000 &   0.5847 f
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3911     0.3911
  clock reconvergence pessimism                                            -0.0050     0.3861
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3861 r
  library hold time                                                         0.0176     0.4037
  data required time                                                                   0.4037
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4037
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3913     0.3913
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.2039   0.0000    0.3913 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0297    0.2032     0.5945 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.4136      0.0000     0.5945 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5945 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.4136              0.0000     0.5945 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5945 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.4136           0.0000     0.5945 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0297   0.0000 &   0.5945 f
  data arrival time                                                                    0.5945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                         0.0198     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.5945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1865   0.0000   0.3683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0311   0.2028     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.9877     0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5711 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.9877              0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.9877           0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0311  -0.0009 &   0.5702 f
  data arrival time                                                                    0.5702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                            -0.0044     0.3708
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.3708 r
  library hold time                                                         0.0183     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.5702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.2038   0.0000    0.3897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0300    0.2034     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.5302      0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5931 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.5302              0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.5302           0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0300   0.0000 &   0.5931 f
  data arrival time                                                                    0.5931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  clock reconvergence pessimism                                            -0.0051     0.3923
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3923 r
  library hold time                                                         0.0197     0.4120
  data required time                                                                   0.4120
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4120
  data arrival time                                                                   -0.5931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3568     0.3568
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1613   0.0000    0.3568 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0302    0.1999     0.5567 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   2.5678      0.0000     0.5567 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5567 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   2.5678   0.0000     0.5567 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5567 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   2.5678           0.0000     0.5567 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0302   0.0000 &   0.5567 f
  data arrival time                                                                    0.5567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3633     0.3633
  clock reconvergence pessimism                                            -0.0044     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3589 r
  library hold time                                                         0.0167     0.3756
  data required time                                                                   0.3756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3756
  data arrival time                                                                   -0.5567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3559     0.3559
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1613   0.0000   0.3559 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0299   0.1997     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   2.4519     0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5556 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   2.4519   0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   2.4519           0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0299   0.0000 &   0.5556 f
  data arrival time                                                                    0.5556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  clock reconvergence pessimism                                            -0.0044     0.3577
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3577 r
  library hold time                                                         0.0168     0.3745
  data required time                                                                   0.3745
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3745
  data arrival time                                                                   -0.5556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1825   0.0000    0.3896 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0300    0.2016     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.5304      0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5912 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.5304              0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.5304           0.0000     0.5912 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0300   0.0000 &   0.5912 f
  data arrival time                                                                    0.5912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0052     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3919 r
  library hold time                                                         0.0182     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1825   0.0000    0.3892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0297    0.2014     0.5906 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   2.4097      0.0000     0.5906 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5906 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    2.4097              0.0000     0.5906 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5906 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   2.4097           0.0000     0.5906 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0297   0.0000 &   0.5906 f
  data arrival time                                                                    0.5906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3964     0.3964
  clock reconvergence pessimism                                            -0.0052     0.3912
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3912 r
  library hold time                                                         0.0183     0.4095
  data required time                                                                   0.4095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4095
  data arrival time                                                                   -0.5906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1824   0.0000    0.3892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0295    0.2012     0.5904 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.3218      0.0000     0.5904 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5904 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.3218              0.0000     0.5904 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5904 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.3218           0.0000     0.5904 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0295   0.0000 &   0.5904 f
  data arrival time                                                                    0.5904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3961     0.3961
  clock reconvergence pessimism                                            -0.0052     0.3910
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3910 r
  library hold time                                                         0.0183     0.4093
  data required time                                                                   0.4093
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4093
  data arrival time                                                                   -0.5904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1675   0.0000   0.3334 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0300   0.2003   0.5337 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.5005   0.0000   0.5337 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5337 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.5005       0.0000     0.5337 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5337 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.5005   0.0000   0.5337 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0300   0.0000 &   0.5338 f
  data arrival time                                                                    0.5338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0044     0.3353
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                         0.0172     0.3525
  data required time                                                                   0.3525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3525
  data arrival time                                                                   -0.5338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.2039   0.0000    0.3901 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0311    0.2043     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   3.0075      0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5944 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   3.0075              0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   3.0075           0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0311   0.0000 &   0.5944 f
  data arrival time                                                                    0.5944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                         0.0195     0.4132
  data required time                                                                   0.4132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4132
  data arrival time                                                                   -0.5944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3815     0.3815
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1682    0.0000     0.3815 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0303    0.2006     0.5821 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.6205        0.0000     0.5821 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.5821 f
  core/be/be_calculator/exc_stage_r[4] (net)            2.6205              0.0000     0.5821 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.5821 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.6205              0.0000     0.5821 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0303    0.0000 &   0.5821 f
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0052     0.3837
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.3837 r
  library hold time                                                         0.0172     0.4008
  data required time                                                                   0.4008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4008
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.2039   0.0000    0.3905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0295    0.2031     0.5935 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.3473      0.0000     0.5935 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5935 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.3473              0.0000     0.5935 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5935 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.3473           0.0000     0.5935 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0295   0.0000 &   0.5935 f
  data arrival time                                                                    0.5935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  clock reconvergence pessimism                                            -0.0051     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3924 r
  library hold time                                                         0.0198     0.4122
  data required time                                                                   0.4122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4122
  data arrival time                                                                   -0.5935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3908     0.3908
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.2039   0.0000    0.3908 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0306    0.2039     0.5947 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.7945      0.0000     0.5947 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5947 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.7945              0.0000     0.5947 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5947 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.7945           0.0000     0.5947 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0306   0.0000 &   0.5947 f
  data arrival time                                                                    0.5947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  clock reconvergence pessimism                                            -0.0051     0.3936
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3936 r
  library hold time                                                         0.0196     0.4132
  data required time                                                                   0.4132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4132
  data arrival time                                                                   -0.5947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1675   0.0000   0.3337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0302   0.2005   0.5342 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   2.5840   0.0000   0.5342 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5342 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   2.5840       0.0000     0.5342 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5342 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   2.5840   0.0000   0.5342 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0302   0.0000 &   0.5342 f
  data arrival time                                                                    0.5342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  clock reconvergence pessimism                                            -0.0044     0.3356
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3356 r
  library hold time                                                         0.0171     0.3528
  data required time                                                                   0.3528
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3528
  data arrival time                                                                   -0.5342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1865   0.0000     0.3683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0305    0.2024     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.7669       0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5707 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.7669              0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.7669            0.0000     0.5707 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0305    0.0000 &   0.5707 f
  data arrival time                                                                    0.5707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                            -0.0044     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.3709 r
  library hold time                                                         0.0184     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.5707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3918     0.3918
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.2039   0.0000    0.3918 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0301    0.2036     0.5954 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.6041      0.0000     0.5954 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5954 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.6041              0.0000     0.5954 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5954 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.6041            0.0000     0.5954 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0301    0.0000 &   0.5954 f
  data arrival time                                                                    0.5954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  clock reconvergence pessimism                                            -0.0051     0.3942
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3942 r
  library hold time                                                         0.0197     0.4139
  data required time                                                                   0.4139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4139
  data arrival time                                                                   -0.5954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1737   0.0000    0.3836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0303    0.2011     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.6619      0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.5847 f
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.6619          0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.6619           0.0000     0.5847 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0303   0.0000 &   0.5847 f
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  clock reconvergence pessimism                                            -0.0050     0.3857
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.3857 r
  library hold time                                                         0.0175     0.4032
  data required time                                                                   0.4032
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4032
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.2039   0.0000    0.3916 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0298    0.2033     0.5949 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.4669      0.0000     0.5949 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5949 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.4669              0.0000     0.5949 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5949 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.4669           0.0000     0.5949 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0298   0.0000 &   0.5949 f
  data arrival time                                                                    0.5949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  clock reconvergence pessimism                                            -0.0051     0.3936
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3936 r
  library hold time                                                         0.0198     0.4134
  data required time                                                                   0.4134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4134
  data arrival time                                                                   -0.5949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1613   0.0000    0.3561 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0305    0.2002     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.7345      0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5564 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.7345   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.7345           0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0305   0.0000 &   0.5564 f
  data arrival time                                                                    0.5564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3626     0.3626
  clock reconvergence pessimism                                            -0.0044     0.3583
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3583 r
  library hold time                                                         0.0166     0.3749
  data required time                                                                   0.3749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3749
  data arrival time                                                                   -0.5564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1682   0.0000     0.3817 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0305    0.2008     0.5825 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.7315       0.0000     0.5825 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5825 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.7315              0.0000     0.5825 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5825 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.7315             0.0000     0.5825 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0305    0.0000 &   0.5825 f
  data arrival time                                                                    0.5825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  clock reconvergence pessimism                                            -0.0052     0.3839
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3839 r
  library hold time                                                         0.0171     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.5825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1747   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0304    0.2013     0.5792 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   2.6989      0.0000     0.5792 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5792 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   2.6989    0.0000     0.5792 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5792 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   2.6989           0.0000     0.5792 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0304   0.0000 &   0.5792 f
  data arrival time                                                                    0.5792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0051     0.3800
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3800 r
  library hold time                                                         0.0176     0.3976
  data required time                                                                   0.3976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3976
  data arrival time                                                                   -0.5792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1865   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0305    0.2023     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   2.7315      0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5696 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   2.7315   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   2.7315           0.0000     0.5696 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0305   0.0000 &   0.5697 f
  data arrival time                                                                    0.5697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3740     0.3740
  clock reconvergence pessimism                                            -0.0044     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3696 r
  library hold time                                                         0.0184     0.3880
  data required time                                                                   0.3880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3880
  data arrival time                                                                   -0.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1681   0.0000   0.3335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0303   0.2007   0.5341 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   2.6551   0.0000   0.5341 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5341 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   2.6551       0.0000     0.5341 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5341 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   2.6551   0.0000   0.5341 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0303   0.0000 &   0.5341 f
  data arrival time                                                                    0.5341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0044     0.3353
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                         0.0172     0.3525
  data required time                                                                   0.3525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3525
  data arrival time                                                                   -0.5341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.2038   0.0000    0.3901 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0320    0.2051     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.4342      0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5952 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.4342   0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.4342           0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0320  -0.0006 &   0.5946 f
  data arrival time                                                                    0.5946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                         0.0193     0.4129
  data required time                                                                   0.4129
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4129
  data arrival time                                                                   -0.5946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1747   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0305    0.2014     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.7496      0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5793 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.7496    0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.7496            0.0000     0.5793 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0305    0.0000 &   0.5793 f
  data arrival time                                                                    0.5793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0051     0.3800
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.3800 r
  library hold time                                                         0.0176     0.3976
  data required time                                                                   0.3976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3976
  data arrival time                                                                   -0.5793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.2039   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0301    0.2036     0.5951 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.6041      0.0000     0.5951 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5951 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.6041             0.0000     0.5951 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5951 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.6041           0.0000     0.5951 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0301   0.0000 &   0.5951 f
  data arrival time                                                                    0.5951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                         0.0197     0.4134
  data required time                                                                   0.4134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4134
  data arrival time                                                                   -0.5951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1824   0.0000    0.3897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0304    0.2020     0.5917 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.7168      0.0000     0.5917 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5917 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.7168              0.0000     0.5917 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5917 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.7168           0.0000     0.5917 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0304   0.0000 &   0.5917 f
  data arrival time                                                                    0.5917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0052     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3919 r
  library hold time                                                         0.0181     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.5917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1675   0.0000   0.3333 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0306   0.2008   0.5342 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.7707   0.0000   0.5342 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5342 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.7707      0.0000     0.5342 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5342 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.7707   0.0000   0.5342 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0306   0.0000 &   0.5342 f
  data arrival time                                                                    0.5342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3398     0.3398
  clock reconvergence pessimism                                            -0.0044     0.3354
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0170     0.3525
  data required time                                                                   0.3525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3525
  data arrival time                                                                   -0.5342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1613   0.0000    0.3565 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0301    0.1999     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.5332      0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5564 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.5332   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.5332           0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0301   0.0000 &   0.5564 f
  data arrival time                                                                    0.5564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  clock reconvergence pessimism                                            -0.0044     0.3579
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                         0.0167     0.3747
  data required time                                                                   0.3747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3747
  data arrival time                                                                   -0.5564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1675   0.0000   0.3337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0305   0.2007   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.7220   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.7220      0.0000     0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.7220   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0305   0.0000 &   0.5344 f
  data arrival time                                                                    0.5344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  clock reconvergence pessimism                                            -0.0044     0.3356
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.3356 r
  library hold time                                                         0.0171     0.3527
  data required time                                                                   0.3527
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3527
  data arrival time                                                                   -0.5344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3336     0.3336
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1675   0.0000   0.3336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0306   0.2008   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.7554   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.7554      0.0000     0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.7554   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0306   0.0000 &   0.5344 f
  data arrival time                                                                    0.5344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  clock reconvergence pessimism                                            -0.0044     0.3356
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.3356 r
  library hold time                                                         0.0171     0.3526
  data required time                                                                   0.3526
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3526
  data arrival time                                                                   -0.5344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.2045   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0303    0.2037     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.6798      0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5952 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.6798              0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.6798           0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0303   0.0000 &   0.5952 f
  data arrival time                                                                    0.5952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                         0.0197     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.5952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3557     0.3557
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1612   0.0000    0.3557 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0311    0.2007     0.5563 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.9819      0.0000     0.5563 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5563 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.9819   0.0000     0.5563 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5563 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.9819           0.0000     0.5563 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0311   0.0000 &   0.5564 f
  data arrival time                                                                    0.5564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  clock reconvergence pessimism                                            -0.0044     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                         0.0165     0.3746
  data required time                                                                   0.3746
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3746
  data arrival time                                                                   -0.5564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.2038   0.0000    0.3904 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0304    0.2037     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.7046      0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5942 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.7046              0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.7046           0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0304   0.0000 &   0.5942 f
  data arrival time                                                                    0.5942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  clock reconvergence pessimism                                            -0.0051     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                         0.0197     0.4123
  data required time                                                                   0.4123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4123
  data arrival time                                                                   -0.5942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.2039   0.0000     0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0305    0.2038     0.5953 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.7528       0.0000     0.5953 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5953 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.7528             0.0000     0.5953 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5953 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.7528            0.0000     0.5953 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0305    0.0000 &   0.5954 f
  data arrival time                                                                    0.5954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3939 r
  library hold time                                                         0.0196     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.5954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1665   0.0000   0.3807 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0303   0.2005   0.5812 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.6508   0.0000   0.5812 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5812 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.6508      0.0000     0.5812 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5812 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.6508   0.0000   0.5812 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0303   0.0000 &   0.5812 f
  data arrival time                                                                    0.5812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0052     0.3823
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                         0.0170     0.3993
  data required time                                                                   0.3993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3993
  data arrival time                                                                   -0.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1613   0.0000   0.3565 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0302   0.2000     0.5565 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.5981     0.0000     0.5565 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5565 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.5981   0.0000     0.5565 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5565 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.5981           0.0000     0.5565 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0302   0.0000 &   0.5565 f
  data arrival time                                                                    0.5565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  clock reconvergence pessimism                                            -0.0044     0.3579
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                         0.0167     0.3746
  data required time                                                                   0.3746
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3746
  data arrival time                                                                   -0.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3918     0.3918
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.2039   0.0000    0.3918 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0303    0.2037     0.5955 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.6876      0.0000     0.5955 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5955 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.6876              0.0000     0.5955 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5955 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.6876           0.0000     0.5955 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0303   0.0000 &   0.5956 f
  data arrival time                                                                    0.5956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  clock reconvergence pessimism                                            -0.0051     0.3940
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3940 r
  library hold time                                                         0.0197     0.4136
  data required time                                                                   0.4136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4136
  data arrival time                                                                   -0.5956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.2038   0.0000    0.3905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0305    0.2039     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.7843      0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5944 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.7843              0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.7843           0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0305   0.0000 &   0.5944 f
  data arrival time                                                                    0.5944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3979     0.3979
  clock reconvergence pessimism                                            -0.0051     0.3928
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3928 r
  library hold time                                                         0.0196     0.4124
  data required time                                                                   0.4124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4124
  data arrival time                                                                   -0.5944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1680   0.0000   0.3331 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0312   0.2013   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   3.0071   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   3.0071      0.0000     0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   3.0071   0.0000   0.5344 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0312   0.0000 &   0.5345 f
  data arrival time                                                                    0.5345

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3399     0.3399
  clock reconvergence pessimism                                            -0.0044     0.3355
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3355 r
  library hold time                                                         0.0169     0.3524
  data required time                                                                   0.3524
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3524
  data arrival time                                                                   -0.5345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.2038   0.0000    0.3903 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0306    0.2039     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.8055      0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5942 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.8055              0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.8055           0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0306   0.0000 &   0.5942 f
  data arrival time                                                                    0.5942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  clock reconvergence pessimism                                            -0.0051     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3926 r
  library hold time                                                         0.0196     0.4122
  data required time                                                                   0.4122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4122
  data arrival time                                                                   -0.5942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1824   0.0000    0.3892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0304    0.2020     0.5911 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.7098      0.0000     0.5911 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5911 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.7098              0.0000     0.5911 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5911 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.7098           0.0000     0.5911 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0304   0.0000 &   0.5912 f
  data arrival time                                                                    0.5912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3961     0.3961
  clock reconvergence pessimism                                            -0.0052     0.3909
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3909 r
  library hold time                                                         0.0181     0.4091
  data required time                                                                   0.4091
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4091
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.2039   0.0000    0.3900 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0309    0.2042     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.9503      0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5942 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.9503              0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.9503           0.0000     0.5942 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0309   0.0000 &   0.5943 f
  data arrival time                                                                    0.5943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  clock reconvergence pessimism                                            -0.0051     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3926 r
  library hold time                                                         0.0195     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.5943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.2038   0.0000    0.3903 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0308    0.2041     0.5943 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.8778      0.0000     0.5943 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5943 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.8778              0.0000     0.5943 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5943 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.8778           0.0000     0.5943 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0308   0.0000 &   0.5944 f
  data arrival time                                                                    0.5944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  clock reconvergence pessimism                                            -0.0051     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3926 r
  library hold time                                                         0.0196     0.4122
  data required time                                                                   0.4122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4122
  data arrival time                                                                   -0.5944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.2038   0.0000    0.3895 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0308    0.2041     0.5937 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.9050      0.0000     0.5937 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5937 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.9050              0.0000     0.5937 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5937 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.9050           0.0000     0.5937 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0308   0.0000 &   0.5937 f
  data arrival time                                                                    0.5937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0051     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3919 r
  library hold time                                                         0.0195     0.4115
  data required time                                                                   0.4115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4115
  data arrival time                                                                   -0.5937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3563     0.3563
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1613   0.0000   0.3563 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0307   0.2003     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.7948     0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5566 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.7948   0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.7948           0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0307   0.0000 &   0.5567 f
  data arrival time                                                                    0.5567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  clock reconvergence pessimism                                            -0.0044     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                         0.0166     0.3744
  data required time                                                                   0.3744
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3744
  data arrival time                                                                   -0.5567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1681   0.0000   0.3332 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0314   0.2015   0.5346 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.0910   0.0000   0.5346 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5346 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.0910      0.0000     0.5346 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5346 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.0910   0.0000   0.5346 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0314  -0.0004 &   0.5343 f
  data arrival time                                                                    0.5343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3395     0.3395
  clock reconvergence pessimism                                            -0.0044     0.3351
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3351 r
  library hold time                                                         0.0169     0.3520
  data required time                                                                   0.3520
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3520
  data arrival time                                                                   -0.5343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1613   0.0000    0.3567 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0313    0.2008     0.5576 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   3.0479      0.0000     0.5576 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5576 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   3.0479    0.0000     0.5576 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5576 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   3.0479           0.0000     0.5576 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0313   0.0000 &   0.5576 f
  data arrival time                                                                    0.5576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3632     0.3632
  clock reconvergence pessimism                                            -0.0044     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3589 r
  library hold time                                                         0.0165     0.3753
  data required time                                                                   0.3753
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3753
  data arrival time                                                                   -0.5576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3556     0.3556
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1612   0.0000   0.3556 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0307   0.2003     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   2.7824     0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5559 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   2.7824   0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   2.7824           0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0307   0.0000 &   0.5560 f
  data arrival time                                                                    0.5560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0044     0.3571
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3571 r
  library hold time                                                         0.0166     0.3736
  data required time                                                                   0.3736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3736
  data arrival time                                                                   -0.5560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3811     0.3811
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1665   0.0000   0.3811 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0304   0.2006   0.5816 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.6778   0.0000   0.5816 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5816 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.6778      0.0000     0.5816 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5816 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.6778   0.0000   0.5816 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0304   0.0000 &   0.5817 f
  data arrival time                                                                    0.5817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0052     0.3823
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                         0.0170     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.5817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.2040   0.0000    0.3923 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0319    0.2050     0.5973 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   3.3658      0.0000     0.5973 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5973 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   3.3658   0.0000     0.5973 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5973 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   3.3658           0.0000     0.5973 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0319  -0.0009 &   0.5964 f
  data arrival time                                                                    0.5964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  clock reconvergence pessimism                                            -0.0051     0.3947
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3947 r
  library hold time                                                         0.0193     0.4141
  data required time                                                                   0.4141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4141
  data arrival time                                                                   -0.5964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1675   0.0000   0.3337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0311   0.2012   0.5349 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   2.9765   0.0000   0.5349 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5349 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   2.9765      0.0000     0.5349 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5349 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   2.9765   0.0000   0.5349 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0311   0.0000 &   0.5349 f
  data arrival time                                                                    0.5349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  clock reconvergence pessimism                                            -0.0044     0.3356
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.3356 r
  library hold time                                                         0.0169     0.3525
  data required time                                                                   0.3525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3525
  data arrival time                                                                   -0.5349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1681   0.0000   0.3335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0311   0.2013   0.5348 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.9779   0.0000   0.5348 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5348 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.9779       0.0000     0.5348 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5348 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.9779   0.0000   0.5348 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0311   0.0000 &   0.5348 f
  data arrival time                                                                    0.5348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3398     0.3398
  clock reconvergence pessimism                                            -0.0044     0.3354
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0170     0.3524
  data required time                                                                   0.3524
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3524
  data arrival time                                                                   -0.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1664   0.0000   0.3792 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0307   0.2008   0.5800 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.8287   0.0000   0.5800 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5800 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.8287      0.0000     0.5800 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5800 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.8287   0.0000   0.5800 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0307   0.0000 &   0.5800 f
  data arrival time                                                                    0.5800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3859     0.3859
  clock reconvergence pessimism                                            -0.0052     0.3807
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                         0.0169     0.3976
  data required time                                                                   0.3976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3976
  data arrival time                                                                   -0.5800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.2040   0.0000   0.3923 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0309   0.2042     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   2.9601     0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5966 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   2.9601    0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   2.9601           0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0309   0.0000 &   0.5966 f
  data arrival time                                                                    0.5966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  clock reconvergence pessimism                                            -0.0051     0.3946
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3946 r
  library hold time                                                         0.0195     0.4142
  data required time                                                                   0.4142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4142
  data arrival time                                                                   -0.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1825   0.0000    0.3895 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0310    0.2024     0.5919 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.9484      0.0000     0.5919 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5919 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.9484              0.0000     0.5919 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5919 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.9484           0.0000     0.5919 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0310   0.0000 &   0.5920 f
  data arrival time                                                                    0.5920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0052     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3915 r
  library hold time                                                         0.0180     0.4095
  data required time                                                                   0.4095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4095
  data arrival time                                                                   -0.5920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.2040   0.0000    0.3924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0310    0.2043     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   3.0031      0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5967 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   3.0031    0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   3.0031           0.0000     0.5967 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0310   0.0000 &   0.5967 f
  data arrival time                                                                    0.5967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  clock reconvergence pessimism                                            -0.0051     0.3947
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3947 r
  library hold time                                                         0.0195     0.4142
  data required time                                                                   0.4142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4142
  data arrival time                                                                   -0.5967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1679   0.0000   0.3330 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0314   0.2015   0.5346 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   3.1317   0.0000   0.5346 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5346 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   3.1317      0.0000     0.5346 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5346 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   3.1317   0.0000   0.5346 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0314   0.0000 &   0.5346 f
  data arrival time                                                                    0.5346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3396     0.3396
  clock reconvergence pessimism                                            -0.0044     0.3352
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3352 r
  library hold time                                                         0.0169     0.3521
  data required time                                                                   0.3521
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3521
  data arrival time                                                                   -0.5346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3562     0.3562
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1613   0.0000    0.3562 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0311    0.2007     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.9878      0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5569 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.9878   0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.9878           0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0311   0.0000 &   0.5569 f
  data arrival time                                                                    0.5569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  clock reconvergence pessimism                                            -0.0044     0.3579
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                         0.0165     0.3744
  data required time                                                                   0.3744
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3744
  data arrival time                                                                   -0.5569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3568     0.3568
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1613   0.0000    0.3568 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0316    0.2011     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   3.1700      0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5579 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   3.1700    0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   3.1700           0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0316   0.0000 &   0.5579 f
  data arrival time                                                                    0.5579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3633     0.3633
  clock reconvergence pessimism                                            -0.0044     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3590 r
  library hold time                                                         0.0164     0.3753
  data required time                                                                   0.3753
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3753
  data arrival time                                                                   -0.5579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.2038   0.0000    0.3901 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0310    0.2043     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.9977      0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5944 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.9977   0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.9977           0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0310   0.0000 &   0.5945 f
  data arrival time                                                                    0.5945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  clock reconvergence pessimism                                            -0.0051     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3924 r
  library hold time                                                         0.0195     0.4119
  data required time                                                                   0.4119
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4119
  data arrival time                                                                   -0.5945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1675   0.0000   0.3332 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0317   0.2017   0.5349 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   3.2372   0.0000   0.5349 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5349 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   3.2372      0.0000     0.5349 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5349 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   3.2372   0.0000   0.5349 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0317  -0.0004 &   0.5345 f
  data arrival time                                                                    0.5345

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3395     0.3395
  clock reconvergence pessimism                                            -0.0044     0.3351
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3351 r
  library hold time                                                         0.0168     0.3519
  data required time                                                                   0.3519
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3519
  data arrival time                                                                   -0.5345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1613   0.0000   0.3566 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0318   0.2013     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   3.2814     0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5578 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   3.2814    0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   3.2814           0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0318   0.0000 &   0.5579 f
  data arrival time                                                                    0.5579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3633     0.3633
  clock reconvergence pessimism                                            -0.0044     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3589 r
  library hold time                                                         0.0163     0.3753
  data required time                                                                   0.3753
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3753
  data arrival time                                                                   -0.5579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1825   0.0000    0.3896 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0314    0.2027     0.5923 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.1180      0.0000     0.5923 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5923 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.1180              0.0000     0.5923 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5923 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.1180           0.0000     0.5923 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0314   0.0000 &   0.5923 f
  data arrival time                                                                    0.5923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3970     0.3970
  clock reconvergence pessimism                                            -0.0052     0.3918
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3918 r
  library hold time                                                         0.0179     0.4097
  data required time                                                                   0.4097
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4097
  data arrival time                                                                   -0.5923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.2038   0.0000   0.3901 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0315   0.2046     0.5947 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   3.1860     0.0000     0.5947 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5947 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   3.1860   0.0000     0.5947 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5947 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   3.1860           0.0000     0.5947 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0315   0.0000 &   0.5948 f
  data arrival time                                                                    0.5948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  clock reconvergence pessimism                                            -0.0051     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                         0.0194     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.5948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1675   0.0000   0.3333 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0314   0.2014   0.5348 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   3.0973   0.0000   0.5348 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5348 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   3.0973      0.0000     0.5348 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5348 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   3.0973   0.0000   0.5348 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0314   0.0000 &   0.5348 f
  data arrival time                                                                    0.5348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0044     0.3353
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                         0.0169     0.3522
  data required time                                                                   0.3522
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3522
  data arrival time                                                                   -0.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1661   0.0000   0.3792 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0313   0.2012   0.5805 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   3.0544   0.0000   0.5805 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5805 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   3.0544      0.0000     0.5805 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5805 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   3.0544   0.0000   0.5805 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0313   0.0000 &   0.5805 f
  data arrival time                                                                    0.5805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3862     0.3862
  clock reconvergence pessimism                                            -0.0052     0.3810
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3810 r
  library hold time                                                         0.0168     0.3978
  data required time                                                                   0.3978
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3978
  data arrival time                                                                   -0.5805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3913     0.3913
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.2039   0.0000   0.3913 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0303   0.2037     0.5951 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.6963     0.0000     0.5951 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5951 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.6963   0.0000     0.5951 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5951 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.6963           0.0000     0.5951 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0303   0.0000 &   0.5951 f
  data arrival time                                                                    0.5951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  clock reconvergence pessimism                                            -0.0051     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                         0.0197     0.4124
  data required time                                                                   0.4124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4124
  data arrival time                                                                   -0.5951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.2038   0.0000    0.3899 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0313    0.2045     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   3.1003      0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5944 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   3.1003              0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   3.1003           0.0000     0.5944 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0313   0.0000 &   0.5944 f
  data arrival time                                                                    0.5944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3973     0.3973
  clock reconvergence pessimism                                            -0.0051     0.3922
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.3922 r
  library hold time                                                         0.0194     0.4117
  data required time                                                                   0.4117
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4117
  data arrival time                                                                   -0.5944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1747   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0316    0.2022     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.2019      0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5801 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.2019    0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.2019            0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0316    0.0000 &   0.5801 f
  data arrival time                                                                    0.5801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0051     0.3800
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.3800 r
  library hold time                                                         0.0173     0.3974
  data required time                                                                   0.3974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3974
  data arrival time                                                                   -0.5801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1824   0.0000    0.3897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0322    0.2034     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   3.4723      0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5931 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   3.4723              0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   3.4723           0.0000     0.5931 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0322  -0.0007 &   0.5924 f
  data arrival time                                                                    0.5924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0052     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3919 r
  library hold time                                                         0.0177     0.4096
  data required time                                                                   0.4096
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4096
  data arrival time                                                                   -0.5924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1680   0.0000   0.3331 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0322   0.2021   0.5352 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   3.4436   0.0000   0.5352 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5352 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   3.4436      0.0000     0.5352 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5352 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   3.4436   0.0000   0.5352 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0322  -0.0006 &   0.5347 f
  data arrival time                                                                    0.5347

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3395     0.3395
  clock reconvergence pessimism                                            -0.0044     0.3351
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3351 r
  library hold time                                                         0.0167     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.5347
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1665   0.0000   0.3813 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0324   0.2022   0.5834 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   3.5314   0.0000   0.5834 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5834 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   3.5314      0.0000     0.5834 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5834 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   3.5314   0.0000   0.5834 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0324  -0.0006 &   0.5829 f
  data arrival time                                                                    0.5829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  clock reconvergence pessimism                                            -0.0052     0.3834
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3834 r
  library hold time                                                         0.0166     0.3999
  data required time                                                                   0.3999
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3999
  data arrival time                                                                   -0.5829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1675   0.0000   0.3333 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0317   0.2017   0.5350 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   3.2352   0.0000   0.5350 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5350 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   3.2352      0.0000     0.5350 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5350 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   3.2352   0.0000   0.5350 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0317   0.0000 &   0.5350 f
  data arrival time                                                                    0.5350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3396     0.3396
  clock reconvergence pessimism                                            -0.0044     0.3352
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3352 r
  library hold time                                                         0.0168     0.3520
  data required time                                                                   0.3520
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3520
  data arrival time                                                                   -0.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.2039   0.0000    0.3907 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0320    0.2050     0.5957 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   3.3983      0.0000     0.5957 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5957 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    3.3983              0.0000     0.5957 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5957 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   3.3983           0.0000     0.5957 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0320   0.0000 &   0.5958 f
  data arrival time                                                                    0.5958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0051     0.3935
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3935 r
  library hold time                                                         0.0193     0.4128
  data required time                                                                   0.4128
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4128
  data arrival time                                                                   -0.5958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3555     0.3555
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1612   0.0000   0.3555 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0313   0.2009     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   3.0668     0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   3.0668   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   3.0668           0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0313   0.0000 &   0.5564 f
  data arrival time                                                                    0.5564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  clock reconvergence pessimism                                            -0.0044     0.3569
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3569 r
  library hold time                                                         0.0164     0.3734
  data required time                                                                   0.3734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3734
  data arrival time                                                                   -0.5564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1665   0.0000   0.3814 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0319   0.2018   0.5832 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   3.3110   0.0000   0.5832 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5832 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   3.3110      0.0000     0.5832 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5832 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   3.3110   0.0000   0.5832 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0319   0.0000 &   0.5832 f
  data arrival time                                                                    0.5832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  clock reconvergence pessimism                                            -0.0052     0.3834
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3834 r
  library hold time                                                         0.0167     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1665   0.0000   0.3814 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0309   0.2010   0.5823 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.8931   0.0000   0.5823 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5823 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.8931      0.0000     0.5823 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5823 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.8931   0.0000   0.5823 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0309   0.0000 &   0.5824 f
  data arrival time                                                                    0.5824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0052     0.3823
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                         0.0169     0.3993
  data required time                                                                   0.3993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3993
  data arrival time                                                                   -0.5824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.2038   0.0000    0.3905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0316    0.2047     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   3.2287      0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5952 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    3.2287              0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   3.2287           0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0316   0.0000 &   0.5952 f
  data arrival time                                                                    0.5952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  clock reconvergence pessimism                                            -0.0051     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                         0.0194     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.5952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.2038   0.0000    0.3903 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0317    0.2049     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   3.3008      0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5952 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   3.3008              0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   3.3008           0.0000     0.5952 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0317   0.0000 &   0.5952 f
  data arrival time                                                                    0.5952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3979     0.3979
  clock reconvergence pessimism                                            -0.0051     0.3928
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3928 r
  library hold time                                                         0.0193     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.5952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1675   0.0000   0.3334 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0319   0.2019   0.5353 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   3.3288   0.0000   0.5353 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5353 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   3.3288       0.0000     0.5353 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5353 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   3.3288   0.0000   0.5353 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0319   0.0000 &   0.5353 f
  data arrival time                                                                    0.5353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3398     0.3398
  clock reconvergence pessimism                                            -0.0044     0.3354
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                         0.0168     0.3522
  data required time                                                                   0.3522
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3522
  data arrival time                                                                   -0.5353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3914     0.3914
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.2039   0.0000   0.3914 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0312   0.2044     0.5958 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   3.0614     0.0000     0.5958 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5958 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   3.0614   0.0000     0.5958 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5958 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   3.0614           0.0000     0.5958 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0312   0.0000 &   0.5958 f
  data arrival time                                                                    0.5958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0051     0.3931
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3931 r
  library hold time                                                         0.0195     0.4126
  data required time                                                                   0.4126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4126
  data arrival time                                                                   -0.5958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1681   0.0000   0.3334 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0318   0.2019   0.5353 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   3.3029   0.0000   0.5353 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5353 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   3.3029       0.0000     0.5353 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5353 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   3.3029   0.0000   0.5353 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0318   0.0000 &   0.5354 f
  data arrival time                                                                    0.5354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0044     0.3353
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                         0.0168     0.3522
  data required time                                                                   0.3522
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3522
  data arrival time                                                                   -0.5354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.2040   0.0000    0.3924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0324    0.2054     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   3.5927      0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5978 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    3.5927              0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   3.5927           0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0324  -0.0005 &   0.5973 f
  data arrival time                                                                    0.5973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  clock reconvergence pessimism                                            -0.0051     0.3949
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3949 r
  library hold time                                                         0.0192     0.4141
  data required time                                                                   0.4141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4141
  data arrival time                                                                   -0.5973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3912     0.3912
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.2039   0.0000    0.3912 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0322    0.2052     0.5964 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   3.4885      0.0000     0.5964 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5964 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   3.4885              0.0000     0.5964 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5964 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   3.4885           0.0000     0.5964 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0322   0.0000 &   0.5964 f
  data arrival time                                                                    0.5964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0051     0.3938
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3938 r
  library hold time                                                         0.0192     0.4131
  data required time                                                                   0.4131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4131
  data arrival time                                                                   -0.5964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.2045   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0319    0.2051     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   3.3862      0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5966 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   3.3862              0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   3.3862           0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0319   0.0000 &   0.5966 f
  data arrival time                                                                    0.5966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                         0.0193     0.4133
  data required time                                                                   0.4133
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4133
  data arrival time                                                                   -0.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1613   0.0000    0.3566 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0316    0.2011     0.5577 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   3.1735      0.0000     0.5577 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5577 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   3.1735   0.0000     0.5577 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5577 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   3.1735           0.0000     0.5577 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0316   0.0000 &   0.5577 f
  data arrival time                                                                    0.5577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  clock reconvergence pessimism                                            -0.0044     0.3580
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                         0.0164     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.5577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.2039   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0319    0.2050     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.3559      0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5965 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.3559    0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.3559           0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0319   0.0000 &   0.5965 f
  data arrival time                                                                    0.5965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0051     0.3938
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3938 r
  library hold time                                                         0.0193     0.4131
  data required time                                                                   0.4131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4131
  data arrival time                                                                   -0.5965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.2039   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0319    0.2050     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   3.3833      0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5966 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   3.3833    0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   3.3833           0.0000     0.5966 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0319   0.0000 &   0.5966 f
  data arrival time                                                                    0.5966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0051     0.3938
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3938 r
  library hold time                                                         0.0193     0.4131
  data required time                                                                   0.4131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4131
  data arrival time                                                                   -0.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1824   0.0000    0.3889 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0321    0.2033     0.5922 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.4212      0.0000     0.5922 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5922 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.4212              0.0000     0.5922 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5922 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.4212           0.0000     0.5922 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0321   0.0000 &   0.5922 f
  data arrival time                                                                    0.5922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3961     0.3961
  clock reconvergence pessimism                                            -0.0052     0.3909
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3909 r
  library hold time                                                         0.0178     0.4087
  data required time                                                                   0.4087
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4087
  data arrival time                                                                   -0.5922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.2040   0.0000    0.3924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0320    0.2051     0.5975 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   3.4346      0.0000     0.5975 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5975 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   3.4346   0.0000     0.5975 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5975 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   3.4346           0.0000     0.5975 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0320   0.0000 &   0.5975 f
  data arrival time                                                                    0.5975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  clock reconvergence pessimism                                            -0.0051     0.3946
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3946 r
  library hold time                                                         0.0193     0.4139
  data required time                                                                   0.4139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4139
  data arrival time                                                                   -0.5975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1665   0.0000   0.3814 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0304   0.2005   0.5819 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.6654   0.0000   0.5819 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5819 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.6654      0.0000     0.5819 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5819 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.6654   0.0000   0.5819 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0304   0.0000 &   0.5819 f
  data arrival time                                                                    0.5819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3864     0.3864
  clock reconvergence pessimism                                            -0.0052     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                         0.0170     0.3982
  data required time                                                                   0.3982
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3982
  data arrival time                                                                   -0.5819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1613   0.0000   0.3566 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0313   0.2008     0.5574 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   3.0605     0.0000     0.5574 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5574 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   3.0605   0.0000     0.5574 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5574 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   3.0605           0.0000     0.5574 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0313   0.0000 &   0.5574 f
  data arrival time                                                                    0.5574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0044     0.3571
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3571 r
  library hold time                                                         0.0164     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.5574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1865   0.0000    0.3683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0331    0.2044     0.5727 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   3.8499      0.0000     0.5727 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5727 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    3.8499              0.0000     0.5727 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5727 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   3.8499           0.0000     0.5727 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0331   0.0000 &   0.5727 f
  data arrival time                                                                    0.5727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                            -0.0044     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.3709 r
  library hold time                                                         0.0178     0.3887
  data required time                                                                   0.3887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3887
  data arrival time                                                                   -0.5727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1664   0.0000   0.3796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0320   0.2019   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   3.3790   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   3.3790      0.0000     0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   3.3790   0.0000   0.5815 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0320   0.0000 &   0.5815 f
  data arrival time                                                                    0.5815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3859     0.3859
  clock reconvergence pessimism                                            -0.0052     0.3807
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                         0.0166     0.3973
  data required time                                                                   0.3973
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3973
  data arrival time                                                                   -0.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1747   0.0000    0.3783 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0329    0.2033     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   3.7471      0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5815 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   3.7471    0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   3.7471           0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0329   0.0000 &   0.5816 f
  data arrival time                                                                    0.5816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3853     0.3853
  clock reconvergence pessimism                                            -0.0051     0.3802
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.3802 r
  library hold time                                                         0.0170     0.3972
  data required time                                                                   0.3972
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3972
  data arrival time                                                                   -0.5816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1613   0.0000   0.3565 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0320   0.2014     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.3604     0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5579 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.3604    0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.3604           0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0320   0.0000 &   0.5579 f
  data arrival time                                                                    0.5579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0044     0.3570
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3570 r
  library hold time                                                         0.0163     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.5579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3917     0.3917
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.2045   0.0000    0.3917 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0316    0.2048     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   3.2318      0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5965 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   3.2318              0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   3.2318           0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0316   0.0000 &   0.5965 f
  data arrival time                                                                    0.5965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0034     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                         0.0179     0.4115
  data required time                                                                   0.4115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4115
  data arrival time                                                                   -0.5965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.2039   0.0000    0.3916 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0334    0.2062     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.0005      0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5978 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.0005    0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.0005           0.0000     0.5978 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0334   0.0001 &   0.5979 f
  data arrival time                                                                    0.5979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0051     0.3938
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3938 r
  library hold time                                                         0.0190     0.4127
  data required time                                                                   0.4127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4127
  data arrival time                                                                   -0.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.2040   0.0000    0.3921 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0340    0.2067     0.5988 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   4.2711      0.0000     0.5988 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5988 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   4.2711              0.0000     0.5988 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5988 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   4.2711           0.0000     0.5988 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0340   0.0001 &   0.5989 f
  data arrival time                                                                    0.5989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  clock reconvergence pessimism                                            -0.0051     0.3947
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3947 r
  library hold time                                                         0.0188     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.5989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1681   0.0000   0.3331 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0347   0.2042   0.5373 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   4.5326   0.0000   0.5373 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5373 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   4.5326       0.0000     0.5373 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5373 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   4.5326   0.0000   0.5373 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0347   0.0001 &   0.5374 f
  data arrival time                                                                    0.5374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3393     0.3393
  clock reconvergence pessimism                                            -0.0044     0.3350
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3350 r
  library hold time                                                         0.0161     0.3511
  data required time                                                                   0.3511
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3511
  data arrival time                                                                   -0.5374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1863


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1747   0.0000    0.3783 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0362    0.2060     0.5842 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   5.1743      0.0000     0.5842 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5842 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   5.1743    0.0000     0.5842 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5842 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   5.1743           0.0000     0.5842 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0362  -0.0010 &   0.5833 f
  data arrival time                                                                    0.5833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3853     0.3853
  clock reconvergence pessimism                                            -0.0051     0.3802
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3802 r
  library hold time                                                         0.0163     0.3965
  data required time                                                                   0.3965
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3965
  data arrival time                                                                   -0.5833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.1865   0.0000   0.3681 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0925   0.2436 @   0.6117 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2  30.4734   0.0000   0.6117 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6117 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)  30.4734             0.0000     0.6117 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_02_0)     0.0000     0.6117 f
  core/be/be_checker/dispatch_pkt_o[5] (net)           30.4734              0.0000     0.6117 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_02_0)             0.0000     0.6117 f
  core/be/dispatch_pkt[5] (net)                        30.4734              0.0000     0.6117 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_02_0)       0.0000     0.6117 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)        30.4734              0.0000     0.6117 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.6117 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)  30.4734            0.0000     0.6117 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0926   -0.0129 @   0.5989 f
  data arrival time                                                                    0.5989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  clock reconvergence pessimism                                            -0.0044     0.3961
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.3961 r
  library hold time                                                         0.0108     0.4069
  data required time                                                                   0.4069
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4069
  data arrival time                                                                   -0.5989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.0897   0.0000   0.3374 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0510   0.2069   0.5443 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2  11.6351   0.0000   0.5443 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5443 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)  11.6351            0.0000     0.5443 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.5443 f
  core/be/be_checker/dispatch_pkt_o[47] (net)          11.6351              0.0000     0.5443 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.5443 f
  core/be/dispatch_pkt[47] (net)                       11.6351              0.0000     0.5443 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.5443 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)       11.6351              0.0000     0.5443 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.5443 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)  11.6351           0.0000     0.5443 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0510  -0.0084 &   0.5359 f
  data arrival time                                                                    0.5359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3438     0.3438
  clock reconvergence pessimism                                            -0.0050     0.3388
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.3388 r
  library hold time                                                         0.0048     0.3436
  data required time                                                                   0.3436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3436
  data arrival time                                                                   -0.5359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1923


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.0897   0.0000   0.3370 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0536   0.2086   0.5456 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2  12.8037   0.0000   0.5456 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5456 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)  12.8037            0.0000     0.5456 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.5456 f
  core/be/be_checker/dispatch_pkt_o[50] (net)          12.8037              0.0000     0.5456 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.5456 f
  core/be/dispatch_pkt[50] (net)                       12.8037              0.0000     0.5456 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.5456 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)       12.8037              0.0000     0.5456 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.5456 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)  12.8037           0.0000     0.5456 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0536  -0.0101 &   0.5355 f
  data arrival time                                                                    0.5355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3435     0.3435
  clock reconvergence pessimism                                            -0.0050     0.3385
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.3385 r
  library hold time                                                         0.0044     0.3429
  data required time                                                                   0.3429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3429
  data arrival time                                                                   -0.5355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1926


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.0897   0.0000   0.3344 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0561   0.2104   0.5448 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2  13.9462   0.0000   0.5448 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5448 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)  13.9462            0.0000     0.5448 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.5448 f
  core/be/be_checker/dispatch_pkt_o[52] (net)          13.9462              0.0000     0.5448 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.5448 f
  core/be/dispatch_pkt[52] (net)                       13.9462              0.0000     0.5448 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.5448 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)       13.9462              0.0000     0.5448 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5448 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)  13.9462           0.0000     0.5448 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0561  -0.0094 &   0.5354 f
  data arrival time                                                                    0.5354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3431     0.3431
  clock reconvergence pessimism                                            -0.0050     0.3381
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.3381 r
  library hold time                                                         0.0039     0.3420
  data required time                                                                   0.3420
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3420
  data arrival time                                                                   -0.5354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1934


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1747   0.0000    0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0327    0.1840     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.5110      0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5620 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.5110    0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.5110            0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0327    0.0000 &   0.5620 r
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3939 r
  library hold time                                                        -0.0256     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1937


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1747   0.0000    0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0327    0.1840     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.5137      0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5620 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.5137    0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.5137            0.0000     0.5620 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0327    0.0000 &   0.5620 r
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.3939 r
  library hold time                                                        -0.0256     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0910   0.0000   0.3417 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0371   0.1777     0.5194 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   4.0747     0.0000     0.5194 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.5194 r
  core/be/be_calculator/wb_pkt_o[52] (net)              4.0747              0.0000     0.5194 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.5194 r
  core/be/wb_pkt[52] (net)                              4.0747              0.0000     0.5194 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0371    0.0000 &   0.5195 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0487    0.0780 @   0.5975 r
  core/be/n109 (net)                            5      36.2592              0.0000     0.5975 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.5975 r
  core/be/be_checker/wb_pkt_i[52] (net)                36.2592              0.0000     0.5975 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.5975 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      36.2592              0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.5975 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  36.2592     0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  36.2592   0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0354  -0.0034 @   0.5941 r d 
  data arrival time                                                                    0.5941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1940


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3893     0.3893
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.2038   0.0000   0.3893 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0536   0.2210     0.6102 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2  12.8492     0.0000     0.6102 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.6102 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)  12.8492            0.0000     0.6102 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.6102 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)  12.8492           0.0000     0.6102 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0536  -0.0087 &   0.6015 f
  data arrival time                                                                    0.6015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  clock reconvergence pessimism                                            -0.0051     0.3929
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.3929 r
  library hold time                                                         0.0144     0.4073
  data required time                                                                   0.4073
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4073
  data arrival time                                                                   -0.6015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1942


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0910   0.0000   0.3417 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0371   0.1777     0.5194 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   4.0747     0.0000     0.5194 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.5194 r
  core/be/be_calculator/wb_pkt_o[52] (net)              4.0747              0.0000     0.5194 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.5194 r
  core/be/wb_pkt[52] (net)                              4.0747              0.0000     0.5194 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0371    0.0000 &   0.5195 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0487    0.0780 @   0.5975 r
  core/be/n109 (net)                            5      36.2592              0.0000     0.5975 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.5975 r
  core/be/be_checker/wb_pkt_i[52] (net)                36.2592              0.0000     0.5975 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.5975 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      36.2592              0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.5975 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  36.2592     0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  36.2592   0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0354  -0.0040 @   0.5935 r d 
  data arrival time                                                                    0.5935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_calculator/comp_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.0910   0.0000    0.3436 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0383    0.1980     0.5415 f
  core/be/be_calculator/comp_stage_reg/data_o[98] (net)     1   6.0308      0.0000     0.5415 f
  core/be/be_calculator/comp_stage_reg/data_o[98] (bsg_dff_width_p320_0)    0.0000     0.5415 f
  core/be/be_calculator/comp_stage_r_1__34_ (net)       6.0308              0.0000     0.5415 f
  core/be/be_calculator/comp_stage_mux/data0_i[162] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5415 f
  core/be/be_calculator/comp_stage_mux/data0_i[162] (net)   6.0308          0.0000     0.5415 f
  core/be/be_calculator/comp_stage_mux/U36/INP (NBUFFX2)          0.0383   -0.0062 &   0.5353 f
  core/be/be_calculator/comp_stage_mux/U36/Z (NBUFFX2)            0.0328    0.0558     0.5912 f
  core/be/be_calculator/comp_stage_mux/data_o[162] (net)     3  11.7020     0.0000     0.5912 f
  core/be/be_calculator/comp_stage_mux/data_o[162] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5912 f
  core/be/be_calculator/comp_stage_n[98] (net)         11.7020              0.0000     0.5912 f
  core/be/be_calculator/comp_stage_reg/data_i[162] (bsg_dff_width_p320_0)   0.0000     0.5912 f
  core/be/be_calculator/comp_stage_reg/data_i[162] (net)  11.7020           0.0000     0.5912 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_162_/D (DFFX1)   0.0328  -0.0010 &   0.5902 f
  data arrival time                                                                    0.5902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0050     0.3786
  core/be/be_calculator/comp_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3786 r
  library hold time                                                         0.0170     0.3956
  data required time                                                                   0.3956
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3956
  data arrival time                                                                   -0.5902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1747   0.0000   0.3781 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0335   0.1846     0.5627 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.8112     0.0000     0.5627 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5627 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.8112    0.0000     0.5627 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5627 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.8112           0.0000     0.5627 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0335   0.0000 &   0.5627 r
  data arrival time                                                                    0.5627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                        -0.0259     0.3680
  data required time                                                                   0.3680
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3680
  data arrival time                                                                   -0.5627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1947


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.0897   0.0000   0.3374 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0505   0.2065   0.5439 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2  11.4056   0.0000   0.5439 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5439 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)  11.4056            0.0000     0.5439 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.5439 f
  core/be/be_checker/dispatch_pkt_o[48] (net)          11.4056              0.0000     0.5439 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.5439 f
  core/be/dispatch_pkt[48] (net)                       11.4056              0.0000     0.5439 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.5439 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)       11.4056              0.0000     0.5439 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.5439 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)  11.4056           0.0000     0.5439 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0505  -0.0055 &   0.5384 f
  data arrival time                                                                    0.5384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  clock reconvergence pessimism                                            -0.0050     0.3386
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.3386 r
  library hold time                                                         0.0049     0.3436
  data required time                                                                   0.3436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3436
  data arrival time                                                                   -0.5384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.0897   0.0000   0.3373 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0519   0.2075   0.5449 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2  12.0594   0.0000   0.5449 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5449 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)  12.0594            0.0000     0.5449 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.5449 f
  core/be/be_checker/dispatch_pkt_o[49] (net)          12.0594              0.0000     0.5449 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.5449 f
  core/be/dispatch_pkt[49] (net)                       12.0594              0.0000     0.5449 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.5449 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)       12.0594              0.0000     0.5449 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.5449 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)  12.0594           0.0000     0.5449 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0519  -0.0063 &   0.5386 f
  data arrival time                                                                    0.5386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3438     0.3438
  clock reconvergence pessimism                                            -0.0050     0.3388
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.3388 r
  library hold time                                                         0.0047     0.3434
  data required time                                                                   0.3434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3434
  data arrival time                                                                   -0.5386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1747   0.0000    0.3782 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0341    0.1849     0.5631 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   3.0140      0.0000     0.5631 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5631 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   3.0140    0.0000     0.5631 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5631 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   3.0140           0.0000     0.5631 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0341   0.0000 &   0.5631 r
  data arrival time                                                                    0.5631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                        -0.0260     0.3679
  data required time                                                                   0.3679
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3679
  data arrival time                                                                   -0.5631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0910   0.0000   0.3433 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0440   0.1822     0.5255 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1   6.5466     0.0000     0.5255 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.5255 r
  core/be/be_calculator/wb_pkt_o[36] (net)              6.5466              0.0000     0.5255 r
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.5255 r
  core/be/wb_pkt[36] (net)                              6.5466              0.0000     0.5255 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0440   -0.0005 &   0.5250 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0522    0.0817 @   0.6067 r
  core/be/n97 (net)                             5      43.4879              0.0000     0.6067 r
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.6067 r
  core/be/be_checker/wb_pkt_i[36] (net)                43.4879              0.0000     0.6067 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.6067 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      43.4879              0.0000     0.6067 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.6067 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  43.4879     0.0000     0.6067 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6067 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  43.4879   0.0000     0.6067 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[36] (saed90_64x32_2P)   0.0522  -0.0106 @   0.5961 r d 
  data arrival time                                                                    0.5961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.0897   0.0000   0.3370 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0536   0.2087   0.5456 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2  12.8163   0.0000   0.5456 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5456 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)  12.8163            0.0000     0.5456 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.5456 f
  core/be/be_checker/dispatch_pkt_o[51] (net)          12.8163              0.0000     0.5456 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.5456 f
  core/be/dispatch_pkt[51] (net)                       12.8163              0.0000     0.5456 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.5456 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)       12.8163              0.0000     0.5456 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.5456 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)  12.8163           0.0000     0.5456 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0536  -0.0068 &   0.5388 f
  data arrival time                                                                    0.5388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  clock reconvergence pessimism                                            -0.0050     0.3384
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.3384 r
  library hold time                                                         0.0044     0.3428
  data required time                                                                   0.3428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3428
  data arrival time                                                                   -0.5388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0370   0.1777     0.5201 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   4.0634     0.0000     0.5201 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5201 r
  core/be/be_calculator/wb_pkt_o[53] (net)              4.0634              0.0000     0.5201 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5201 r
  core/be/wb_pkt[53] (net)                              4.0634              0.0000     0.5201 r
  core/be/icc_place58/INP (NBUFFX8)                               0.0370    0.0000 &   0.5201 r
  core/be/icc_place58/Z (NBUFFX8)                                 0.0489    0.0788 @   0.5989 r
  core/be/n111 (net)                            5      38.6422              0.0000     0.5989 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5989 r
  core/be/be_checker/wb_pkt_i[53] (net)                38.6422              0.0000     0.5989 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5989 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      38.6422              0.0000     0.5989 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5989 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  38.6422     0.0000     0.5989 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5989 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  38.6422   0.0000     0.5989 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0355  -0.0026 @   0.5962 r d 
  data arrival time                                                                    0.5962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1747   0.0000   0.3781 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0354   0.1858     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.4833     0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5639 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.4833    0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.4833           0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0354   0.0000 &   0.5639 r
  data arrival time                                                                    0.5639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                        -0.0264     0.3675
  data required time                                                                   0.3675
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3675
  data arrival time                                                                   -0.5639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1747   0.0000    0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0357    0.1860     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   3.5850      0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5639 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   3.5850    0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   3.5850           0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0357   0.0000 &   0.5640 r
  data arrival time                                                                    0.5640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  clock reconvergence pessimism                                            -0.0051     0.3940
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.3940 r
  library hold time                                                        -0.0265     0.3675
  data required time                                                                   0.3675
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3675
  data arrival time                                                                   -0.5640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1747   0.0000   0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0357   0.1860     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   3.5808     0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5639 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   3.5808    0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   3.5808           0.0000     0.5639 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0357   0.0000 &   0.5640 r
  data arrival time                                                                    0.5640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                        -0.0265     0.3674
  data required time                                                                   0.3674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3674
  data arrival time                                                                   -0.5640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1747   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0358    0.1861     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   3.6279      0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5640 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   3.6279    0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   3.6279            0.0000     0.5640 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0358    0.0000 &   0.5640 r
  data arrival time                                                                    0.5640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  clock reconvergence pessimism                                            -0.0051     0.3940
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3940 r
  library hold time                                                        -0.0265     0.3675
  data required time                                                                   0.3675
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3675
  data arrival time                                                                   -0.5640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0910   0.0000   0.3410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0370   0.1776     0.5186 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.0404     0.0000     0.5186 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5186 r
  core/be/be_calculator/wb_pkt_o[54] (net)              4.0404              0.0000     0.5186 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5186 r
  core/be/wb_pkt[54] (net)                              4.0404              0.0000     0.5186 r
  core/be/icc_place54/INP (NBUFFX8)                               0.0370    0.0000 &   0.5186 r
  core/be/icc_place54/Z (NBUFFX8)                                 0.0457    0.0772 @   0.5958 r
  core/be/n107 (net)                            5      31.6084              0.0000     0.5958 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5958 r
  core/be/be_checker/wb_pkt_i[54] (net)                31.6084              0.0000     0.5958 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5958 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      31.6084              0.0000     0.5958 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5958 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  31.6084     0.0000     0.5958 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5958 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  31.6084   0.0000     0.5958 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0331   0.0009 @   0.5967 r d 
  data arrival time                                                                    0.5967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1966


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0375   0.1780     0.5204 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   4.2324     0.0000     0.5204 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5204 r
  core/be/be_calculator/wb_pkt_o[61] (net)              4.2324              0.0000     0.5204 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5204 r
  core/be/wb_pkt[61] (net)                              4.2324              0.0000     0.5204 r
  core/be/icc_place64/INP (NBUFFX8)                               0.0375    0.0000 &   0.5205 r
  core/be/icc_place64/Z (NBUFFX8)                                 0.0488    0.0781 @   0.5986 r
  core/be/n117 (net)                            5      36.2389              0.0000     0.5986 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5986 r
  core/be/be_checker/wb_pkt_i[61] (net)                36.2389              0.0000     0.5986 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5986 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      36.2389              0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5986 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  36.2389     0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  36.2389   0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0354  -0.0018 @   0.5968 r d 
  data arrival time                                                                    0.5968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0364   0.1773     0.5212 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   3.8409     0.0000     0.5212 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5212 r
  core/be/be_calculator/wb_pkt_o[34] (net)              3.8409              0.0000     0.5212 r
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5212 r
  core/be/wb_pkt[34] (net)                              3.8409              0.0000     0.5212 r
  core/be/icc_place51/INP (NBUFFX8)                               0.0364    0.0000 &   0.5212 r
  core/be/icc_place51/Z (NBUFFX8)                                 0.0512    0.0797 @   0.6009 r
  core/be/n104 (net)                            5      43.6055              0.0000     0.6009 r
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.6009 r
  core/be/be_checker/wb_pkt_i[34] (net)                43.6055              0.0000     0.6009 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.6009 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      43.6055              0.0000     0.6009 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.6009 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  43.6055     0.0000     0.6009 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6009 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  43.6055   0.0000     0.6009 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[34] (saed90_64x32_2P)   0.0372  -0.0041 @   0.5968 r d 
  data arrival time                                                                    0.5968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0513   0.1866     0.5283 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   9.3020     0.0000     0.5283 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5283 r
  core/be/be_calculator/wb_pkt_o[50] (net)              9.3020              0.0000     0.5283 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5283 r
  core/be/wb_pkt[50] (net)                              9.3020              0.0000     0.5283 r
  core/be/icc_place57/INP (NBUFFX8)                               0.0513   -0.0099 &   0.5184 r
  core/be/icc_place57/Z (NBUFFX8)                                 0.0497    0.0824 @   0.6008 r
  core/be/n110 (net)                            5      38.2733              0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[50] (net)                38.2733              0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      38.2733              0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  38.2733     0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  38.2733   0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0497  -0.0039 @   0.5969 r d 
  data arrival time                                                                    0.5969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0364   0.1773     0.5212 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   3.8409     0.0000     0.5212 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5212 r
  core/be/be_calculator/wb_pkt_o[34] (net)              3.8409              0.0000     0.5212 r
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5212 r
  core/be/wb_pkt[34] (net)                              3.8409              0.0000     0.5212 r
  core/be/icc_place51/INP (NBUFFX8)                               0.0364    0.0000 &   0.5212 r
  core/be/icc_place51/Z (NBUFFX8)                                 0.0512    0.0797 @   0.6009 r
  core/be/n104 (net)                            5      43.6055              0.0000     0.6009 r
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.6009 r
  core/be/be_checker/wb_pkt_i[34] (net)                43.6055              0.0000     0.6009 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.6009 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      43.6055              0.0000     0.6009 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.6009 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  43.6055     0.0000     0.6009 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6009 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  43.6055   0.0000     0.6009 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[34] (saed90_64x32_2P)   0.0372  -0.0051 @   0.5959 r d 
  data arrival time                                                                    0.5959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1970


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0371   0.1777     0.5193 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.0733     0.0000     0.5193 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5193 r
  core/be/be_calculator/wb_pkt_o[48] (net)              4.0733              0.0000     0.5193 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5193 r
  core/be/wb_pkt[48] (net)                              4.0733              0.0000     0.5193 r
  core/be/icc_place50/INP (NBUFFX8)                               0.0371    0.0000 &   0.5193 r
  core/be/icc_place50/Z (NBUFFX8)                                 0.0455    0.0770 @   0.5963 r
  core/be/n103 (net)                            5      30.8981              0.0000     0.5963 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5963 r
  core/be/be_checker/wb_pkt_i[48] (net)                30.8981              0.0000     0.5963 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5963 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      30.8981              0.0000     0.5963 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5963 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  30.8981     0.0000     0.5963 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5963 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  30.8981   0.0000     0.5963 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0329   0.0009 @   0.5972 r d 
  data arrival time                                                                    0.5972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.0897   0.0000   0.3353 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0564   0.2106   0.5458 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2  14.0743   0.0000   0.5458 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5458 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)  14.0743            0.0000     0.5458 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.5458 f
  core/be/be_checker/dispatch_pkt_o[62] (net)          14.0743              0.0000     0.5458 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.5458 f
  core/be/dispatch_pkt[62] (net)                       14.0743              0.0000     0.5458 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.5458 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)       14.0743              0.0000     0.5458 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.5458 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)  14.0743           0.0000     0.5458 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0564  -0.0082 &   0.5376 f
  data arrival time                                                                    0.5376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  clock reconvergence pessimism                                            -0.0050     0.3366
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.3366 r
  library hold time                                                         0.0038     0.3404
  data required time                                                                   0.3404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3404
  data arrival time                                                                   -0.5376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0910   0.0000   0.3410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0370   0.1776     0.5186 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.0404     0.0000     0.5186 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5186 r
  core/be/be_calculator/wb_pkt_o[54] (net)              4.0404              0.0000     0.5186 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5186 r
  core/be/wb_pkt[54] (net)                              4.0404              0.0000     0.5186 r
  core/be/icc_place54/INP (NBUFFX8)                               0.0370    0.0000 &   0.5186 r
  core/be/icc_place54/Z (NBUFFX8)                                 0.0457    0.0772 @   0.5958 r
  core/be/n107 (net)                            5      31.6084              0.0000     0.5958 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5958 r
  core/be/be_checker/wb_pkt_i[54] (net)                31.6084              0.0000     0.5958 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5958 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      31.6084              0.0000     0.5958 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5958 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  31.6084     0.0000     0.5958 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5958 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  31.6084   0.0000     0.5958 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0331   0.0004 @   0.5962 r d 
  data arrival time                                                                    0.5962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0513   0.1866     0.5283 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   9.3020     0.0000     0.5283 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5283 r
  core/be/be_calculator/wb_pkt_o[50] (net)              9.3020              0.0000     0.5283 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5283 r
  core/be/wb_pkt[50] (net)                              9.3020              0.0000     0.5283 r
  core/be/icc_place57/INP (NBUFFX8)                               0.0513   -0.0099 &   0.5184 r
  core/be/icc_place57/Z (NBUFFX8)                                 0.0497    0.0824 @   0.6008 r
  core/be/n110 (net)                            5      38.2733              0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[50] (net)                38.2733              0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      38.2733              0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  38.2733     0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  38.2733   0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0497  -0.0045 @   0.5963 r d 
  data arrival time                                                                    0.5963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0375   0.1780     0.5204 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   4.2324     0.0000     0.5204 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5204 r
  core/be/be_calculator/wb_pkt_o[61] (net)              4.2324              0.0000     0.5204 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5204 r
  core/be/wb_pkt[61] (net)                              4.2324              0.0000     0.5204 r
  core/be/icc_place64/INP (NBUFFX8)                               0.0375    0.0000 &   0.5205 r
  core/be/icc_place64/Z (NBUFFX8)                                 0.0488    0.0781 @   0.5986 r
  core/be/n117 (net)                            5      36.2389              0.0000     0.5986 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5986 r
  core/be/be_checker/wb_pkt_i[61] (net)                36.2389              0.0000     0.5986 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5986 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      36.2389              0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5986 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  36.2389     0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  36.2389   0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0355  -0.0022 @   0.5963 r d 
  data arrival time                                                                    0.5963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3377     0.3377
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.0897   0.0000   0.3377 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0566   0.2107   0.5484 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2  14.1514   0.0000   0.5484 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5484 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)  14.1514            0.0000     0.5484 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.5484 f
  core/be/be_checker/dispatch_pkt_o[44] (net)          14.1514              0.0000     0.5484 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.5484 f
  core/be/dispatch_pkt[44] (net)                       14.1514              0.0000     0.5484 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.5484 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)       14.1514              0.0000     0.5484 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.5484 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)  14.1514           0.0000     0.5484 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0566  -0.0079 &   0.5404 f
  data arrival time                                                                    0.5404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3441     0.3441
  clock reconvergence pessimism                                            -0.0050     0.3391
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.3391 r
  library hold time                                                         0.0038     0.3429
  data required time                                                                   0.3429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3429
  data arrival time                                                                   -0.5404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.0897   0.0000   0.3370 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0476   0.2045   0.5416 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2  10.1095   0.0000   0.5416 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5416 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)  10.1095            0.0000     0.5416 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.5416 f
  core/be/be_checker/dispatch_pkt_o[54] (net)          10.1095              0.0000     0.5416 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.5416 f
  core/be/dispatch_pkt[54] (net)                       10.1095              0.0000     0.5416 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.5416 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)       10.1095              0.0000     0.5416 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.5416 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)  10.1095           0.0000     0.5416 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0476   0.0001 &   0.5416 f
  data arrival time                                                                    0.5416

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  clock reconvergence pessimism                                            -0.0050     0.3386
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.3386 r
  library hold time                                                         0.0055     0.3441
  data required time                                                                   0.3441
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3441
  data arrival time                                                                   -0.5416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0370   0.1777     0.5201 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   4.0634     0.0000     0.5201 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5201 r
  core/be/be_calculator/wb_pkt_o[53] (net)              4.0634              0.0000     0.5201 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5201 r
  core/be/wb_pkt[53] (net)                              4.0634              0.0000     0.5201 r
  core/be/icc_place58/INP (NBUFFX8)                               0.0370    0.0000 &   0.5201 r
  core/be/icc_place58/Z (NBUFFX8)                                 0.0489    0.0788 @   0.5989 r
  core/be/n111 (net)                            5      38.6422              0.0000     0.5989 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5989 r
  core/be/be_checker/wb_pkt_i[53] (net)                38.6422              0.0000     0.5989 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5989 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      38.6422              0.0000     0.5989 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5989 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  38.6422     0.0000     0.5989 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5989 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  38.6422   0.0000     0.5989 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0355  -0.0024 @   0.5964 r d 
  data arrival time                                                                    0.5964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0365   0.1773     0.5212 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (net)     1   3.8721     0.0000     0.5212 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (bsg_dff_width_p320_0)   0.0000     0.5212 r
  core/be/be_calculator/wb_pkt_o[35] (net)              3.8721              0.0000     0.5212 r
  core/be/be_calculator/wb_pkt_o[35] (bp_be_calculator_top_02_0)            0.0000     0.5212 r
  core/be/wb_pkt[35] (net)                              3.8721              0.0000     0.5212 r
  core/be/icc_place47/INP (NBUFFX8)                               0.0365    0.0000 &   0.5212 r
  core/be/icc_place47/Z (NBUFFX8)                                 0.0483    0.0785 @   0.5997 r
  core/be/n100 (net)                            5      37.7575              0.0000     0.5997 r
  core/be/be_checker/wb_pkt_i[35] (bp_be_checker_top_02_0)                  0.0000     0.5997 r
  core/be/be_checker/wb_pkt_i[35] (net)                37.7575              0.0000     0.5997 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (bp_be_scheduler_02_0)          0.0000     0.5997 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (net)      37.7575              0.0000     0.5997 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (bp_be_regfile_02_0)   0.0000   0.5997 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (net)  37.7575     0.0000     0.5997 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5997 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (net)  37.7575   0.0000     0.5997 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[35] (saed90_64x32_2P)   0.0350  -0.0019 @   0.5978 r d 
  data arrival time                                                                    0.5978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.0897   0.0000   0.3373 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0558   0.2102   0.5475 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2  13.8277   0.0000   0.5475 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5475 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)  13.8277            0.0000     0.5475 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.5475 f
  core/be/be_checker/dispatch_pkt_o[46] (net)          13.8277              0.0000     0.5475 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.5475 f
  core/be/dispatch_pkt[46] (net)                       13.8277              0.0000     0.5475 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.5475 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)       13.8277              0.0000     0.5475 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.5475 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)  13.8277           0.0000     0.5475 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0558  -0.0067 &   0.5408 f
  data arrival time                                                                    0.5408

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3441     0.3441
  clock reconvergence pessimism                                            -0.0050     0.3391
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.3391 r
  library hold time                                                         0.0039     0.3430
  data required time                                                                   0.3430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3430
  data arrival time                                                                   -0.5408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1978


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0910   0.0000   0.3433 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0440   0.1822     0.5255 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1   6.5466     0.0000     0.5255 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.5255 r
  core/be/be_calculator/wb_pkt_o[36] (net)              6.5466              0.0000     0.5255 r
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.5255 r
  core/be/wb_pkt[36] (net)                              6.5466              0.0000     0.5255 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0440   -0.0005 &   0.5250 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0522    0.0817 @   0.6067 r
  core/be/n97 (net)                             5      43.4879              0.0000     0.6067 r
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.6067 r
  core/be/be_checker/wb_pkt_i[36] (net)                43.4879              0.0000     0.6067 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.6067 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      43.4879              0.0000     0.6067 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.6067 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  43.4879     0.0000     0.6067 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6067 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  43.4879   0.0000     0.6067 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[36] (saed90_64x32_2P)   0.0522  -0.0099 @   0.5968 r d 
  data arrival time                                                                    0.5968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0371   0.1777     0.5193 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.0733     0.0000     0.5193 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5193 r
  core/be/be_calculator/wb_pkt_o[48] (net)              4.0733              0.0000     0.5193 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5193 r
  core/be/wb_pkt[48] (net)                              4.0733              0.0000     0.5193 r
  core/be/icc_place50/INP (NBUFFX8)                               0.0371    0.0000 &   0.5193 r
  core/be/icc_place50/Z (NBUFFX8)                                 0.0455    0.0770 @   0.5963 r
  core/be/n103 (net)                            5      30.8981              0.0000     0.5963 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5963 r
  core/be/be_checker/wb_pkt_i[48] (net)                30.8981              0.0000     0.5963 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5963 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      30.8981              0.0000     0.5963 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5963 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  30.8981     0.0000     0.5963 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5963 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  30.8981   0.0000     0.5963 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0329   0.0004 @   0.5968 r d 
  data arrival time                                                                    0.5968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3347     0.3347
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.0897   0.0000   0.3347 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0569   0.2109   0.5457 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2  14.2827   0.0000   0.5457 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5457 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)  14.2827            0.0000     0.5457 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.5457 f
  core/be/be_checker/dispatch_pkt_o[55] (net)          14.2827              0.0000     0.5457 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.5457 f
  core/be/dispatch_pkt[55] (net)                       14.2827              0.0000     0.5457 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.5457 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)       14.2827              0.0000     0.5457 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.5457 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)  14.2827           0.0000     0.5457 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0569  -0.0076 &   0.5380 f
  data arrival time                                                                    0.5380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0050     0.3361
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.3361 r
  library hold time                                                         0.0038     0.3399
  data required time                                                                   0.3399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3399
  data arrival time                                                                   -0.5380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.0897   0.0000   0.3353 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0552   0.2098   0.5450 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2  13.5260   0.0000   0.5450 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5450 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)  13.5260            0.0000     0.5450 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.5450 f
  core/be/be_checker/dispatch_pkt_o[58] (net)          13.5260              0.0000     0.5450 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.5450 f
  core/be/dispatch_pkt[58] (net)                       13.5260              0.0000     0.5450 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.5450 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)       13.5260              0.0000     0.5450 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.5450 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)  13.5260           0.0000     0.5450 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0552  -0.0059 &   0.5391 f
  data arrival time                                                                    0.5391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  clock reconvergence pessimism                                            -0.0050     0.3366
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.3366 r
  library hold time                                                         0.0041     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.5391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0365   0.1773     0.5212 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (net)     1   3.8721     0.0000     0.5212 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (bsg_dff_width_p320_0)   0.0000     0.5212 r
  core/be/be_calculator/wb_pkt_o[35] (net)              3.8721              0.0000     0.5212 r
  core/be/be_calculator/wb_pkt_o[35] (bp_be_calculator_top_02_0)            0.0000     0.5212 r
  core/be/wb_pkt[35] (net)                              3.8721              0.0000     0.5212 r
  core/be/icc_place47/INP (NBUFFX8)                               0.0365    0.0000 &   0.5212 r
  core/be/icc_place47/Z (NBUFFX8)                                 0.0483    0.0785 @   0.5997 r
  core/be/n100 (net)                            5      37.7575              0.0000     0.5997 r
  core/be/be_checker/wb_pkt_i[35] (bp_be_checker_top_02_0)                  0.0000     0.5997 r
  core/be/be_checker/wb_pkt_i[35] (net)                37.7575              0.0000     0.5997 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (bp_be_scheduler_02_0)          0.0000     0.5997 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (net)      37.7575              0.0000     0.5997 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (bp_be_regfile_02_0)   0.0000   0.5997 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (net)  37.7575     0.0000     0.5997 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5997 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (net)  37.7575   0.0000     0.5997 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[35] (saed90_64x32_2P)   0.0350  -0.0023 @   0.5974 r d 
  data arrival time                                                                    0.5974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1866   0.0000     0.3689 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0527    0.2189     0.5878 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2  12.4656       0.0000     0.5878 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.5878 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)  12.4656          0.0000     0.5878 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.5878 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)  12.4656            0.0000     0.5878 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0527   -0.0035 &   0.5843 f
  data arrival time                                                                    0.5843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0044     0.3725
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.3725 r
  library hold time                                                         0.0133     0.3858
  data required time                                                                   0.3858
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3858
  data arrival time                                                                   -0.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0910   0.0000   0.3436 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0408   0.1801     0.5237 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     1   5.4025     0.0000     0.5237 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.5237 r
  core/be/be_calculator/wb_pkt_o[37] (net)              5.4025              0.0000     0.5237 r
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_02_0)            0.0000     0.5237 r
  core/be/wb_pkt[37] (net)                              5.4025              0.0000     0.5237 r
  core/be/icc_place48/INP (NBUFFX8)                               0.0408   -0.0016 &   0.5221 r
  core/be/icc_place48/Z (NBUFFX8)                                 0.0510    0.0810 @   0.6031 r
  core/be/n101 (net)                            5      43.5236              0.0000     0.6031 r
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_02_0)                  0.0000     0.6031 r
  core/be/be_checker/wb_pkt_i[37] (net)                43.5236              0.0000     0.6031 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_02_0)          0.0000     0.6031 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      43.5236              0.0000     0.6031 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_02_0)   0.0000   0.6031 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  43.5236     0.0000     0.6031 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6031 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (net)  43.5236   0.0000     0.6031 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[37] (saed90_64x32_2P)   0.0510  -0.0044 @   0.5987 r d 
  data arrival time                                                                    0.5987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0713   0.1976     0.5392 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     2  16.9449     0.0000     0.5392 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5392 r
  core/be/be_calculator/wb_pkt_o[49] (net)             16.9449              0.0000     0.5392 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5392 r
  core/be/wb_pkt[49] (net)                             16.9449              0.0000     0.5392 r
  core/be/icc_place83/INP (NBUFFX8)                               0.0713   -0.0123 &   0.5269 r
  core/be/icc_place83/Z (NBUFFX8)                                 0.0446    0.0850 @   0.6120 r
  core/be/n170 (net)                            3      27.4099              0.0000     0.6120 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6120 r
  core/be/be_checker/wb_pkt_i[49] (net)                27.4099              0.0000     0.6120 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6120 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.4099              0.0000     0.6120 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6120 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.4099     0.0000     0.6120 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6120 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.4099   0.0000     0.6120 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0322  -0.0132 @   0.5988 r d 
  data arrival time                                                                    0.5988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0369   0.1775     0.5215 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     1   3.9983     0.0000     0.5215 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.5215 r
  core/be/be_calculator/wb_pkt_o[5] (net)               3.9983              0.0000     0.5215 r
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)             0.0000     0.5215 r
  core/be/wb_pkt[5] (net)                               3.9983              0.0000     0.5215 r
  core/be/icc_place39/INP (NBUFFX8)                               0.0369    0.0000 &   0.5215 r
  core/be/icc_place39/Z (NBUFFX8)                                 0.0523    0.0806 @   0.6020 r
  core/be/n92 (net)                             5      45.9027              0.0000     0.6020 r
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)                   0.0000     0.6020 r
  core/be/be_checker/wb_pkt_i[5] (net)                 45.9027              0.0000     0.6020 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)           0.0000     0.6020 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       45.9027              0.0000     0.6020 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)   0.0000   0.6020 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  45.9027      0.0000     0.6020 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6020 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)  45.9027    0.0000     0.6020 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[5] (saed90_64x32_2P)   0.0523  -0.0033 @   0.5988 r d 
  data arrival time                                                                    0.5988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3376     0.3376
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.0897   0.0000   0.3376 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0570   0.2110   0.5486 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2  14.3422   0.0000   0.5486 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5486 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)  14.3422            0.0000     0.5486 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.5486 f
  core/be/be_checker/dispatch_pkt_o[45] (net)          14.3422              0.0000     0.5486 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.5486 f
  core/be/dispatch_pkt[45] (net)                       14.3422              0.0000     0.5486 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.5486 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)       14.3422              0.0000     0.5486 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.5486 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)  14.3422           0.0000     0.5486 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0570  -0.0071 &   0.5415 f
  data arrival time                                                                    0.5415

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3441     0.3441
  clock reconvergence pessimism                                            -0.0050     0.3391
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.3391 r
  library hold time                                                         0.0037     0.3428
  data required time                                                                   0.3428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3428
  data arrival time                                                                   -0.5415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3780     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1747   0.0000    0.3780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0389    0.1881     0.5661 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   4.7410      0.0000     0.5661 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.5661 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   4.7410    0.0000     0.5661 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.5661 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   4.7410           0.0000     0.5661 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0389  -0.0009 &   0.5652 r
  data arrival time                                                                    0.5652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0051     0.3938
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.3938 r
  library hold time                                                        -0.0273     0.3665
  data required time                                                                   0.3665
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3665
  data arrival time                                                                   -0.5652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.0897   0.0000   0.3353 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0556   0.2101   0.5454 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2  13.7349   0.0000   0.5454 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5454 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)  13.7349            0.0000     0.5454 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.5454 f
  core/be/be_checker/dispatch_pkt_o[59] (net)          13.7349              0.0000     0.5454 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.5454 f
  core/be/dispatch_pkt[59] (net)                       13.7349              0.0000     0.5454 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.5454 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)       13.7349              0.0000     0.5454 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.5454 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)  13.7349           0.0000     0.5454 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0556  -0.0057 &   0.5396 f
  data arrival time                                                                    0.5396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  clock reconvergence pessimism                                            -0.0050     0.3366
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.3366 r
  library hold time                                                         0.0040     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.5396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0910   0.0000   0.3436 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0408   0.1801     0.5237 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     1   5.4025     0.0000     0.5237 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.5237 r
  core/be/be_calculator/wb_pkt_o[37] (net)              5.4025              0.0000     0.5237 r
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_02_0)            0.0000     0.5237 r
  core/be/wb_pkt[37] (net)                              5.4025              0.0000     0.5237 r
  core/be/icc_place48/INP (NBUFFX8)                               0.0408   -0.0016 &   0.5221 r
  core/be/icc_place48/Z (NBUFFX8)                                 0.0510    0.0810 @   0.6031 r
  core/be/n101 (net)                            5      43.5236              0.0000     0.6031 r
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_02_0)                  0.0000     0.6031 r
  core/be/be_checker/wb_pkt_i[37] (net)                43.5236              0.0000     0.6031 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_02_0)          0.0000     0.6031 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      43.5236              0.0000     0.6031 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_02_0)   0.0000   0.6031 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  43.5236     0.0000     0.6031 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6031 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (net)  43.5236   0.0000     0.6031 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[37] (saed90_64x32_2P)   0.0510  -0.0051 @   0.5980 r d 
  data arrival time                                                                    0.5980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)   0.1865   0.0000   0.3686 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/Q (DFFX1)   0.0485   0.2160     0.5846 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (net)     3  10.5853     0.0000     0.5846 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (bsg_dff_width_p415_0)   0.0000     0.5846 f
  core/be/be_calculator/commit_pkt_o[29] (net)         10.5853              0.0000     0.5846 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (bsg_dff_width_p415_0)   0.0000     0.5846 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (net)  10.5853           0.0000     0.5846 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/D (DFFX1)   0.0485   0.0000 &   0.5847 f
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3756     0.3756
  clock reconvergence pessimism                                            -0.0044     0.3712
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)          0.0000     0.3712 r
  library hold time                                                         0.0143     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0369   0.1775     0.5215 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     1   3.9983     0.0000     0.5215 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.5215 r
  core/be/be_calculator/wb_pkt_o[5] (net)               3.9983              0.0000     0.5215 r
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)             0.0000     0.5215 r
  core/be/wb_pkt[5] (net)                               3.9983              0.0000     0.5215 r
  core/be/icc_place39/INP (NBUFFX8)                               0.0369    0.0000 &   0.5215 r
  core/be/icc_place39/Z (NBUFFX8)                                 0.0523    0.0806 @   0.6020 r
  core/be/n92 (net)                             5      45.9027              0.0000     0.6020 r
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)                   0.0000     0.6020 r
  core/be/be_checker/wb_pkt_i[5] (net)                 45.9027              0.0000     0.6020 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)           0.0000     0.6020 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       45.9027              0.0000     0.6020 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)   0.0000   0.6020 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  45.9027      0.0000     0.6020 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6020 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)  45.9027    0.0000     0.6020 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[5] (saed90_64x32_2P)   0.0523  -0.0038 @   0.5983 r d 
  data arrival time                                                                    0.5983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0713   0.1976     0.5392 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     2  16.9449     0.0000     0.5392 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5392 r
  core/be/be_calculator/wb_pkt_o[49] (net)             16.9449              0.0000     0.5392 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5392 r
  core/be/wb_pkt[49] (net)                             16.9449              0.0000     0.5392 r
  core/be/icc_place83/INP (NBUFFX8)                               0.0713   -0.0123 &   0.5269 r
  core/be/icc_place83/Z (NBUFFX8)                                 0.0446    0.0850 @   0.6120 r
  core/be/n170 (net)                            3      27.4099              0.0000     0.6120 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6120 r
  core/be/be_checker/wb_pkt_i[49] (net)                27.4099              0.0000     0.6120 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6120 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.4099              0.0000     0.6120 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6120 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.4099     0.0000     0.6120 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6120 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.4099   0.0000     0.6120 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0322  -0.0136 @   0.5984 r d 
  data arrival time                                                                    0.5984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1995


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_274_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)   0.2039   0.0000   0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/Q (DFFX1)   0.0537   0.2210     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_o[191] (net)     3  12.8874     0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_o[191] (bsg_dff_width_p415_0)   0.0000     0.6126 f
  core/be/be_calculator/commit_pkt_o[13] (net)         12.8874              0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_i[274] (bsg_dff_width_p415_0)   0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_i[274] (net)  12.8874           0.0000     0.6126 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/D (DFFX1)   0.0537  -0.0049 &   0.6077 f
  data arrival time                                                                    0.6077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                         0.0144     0.4080
  data required time                                                                   0.4080
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4080
  data arrival time                                                                   -0.6077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3367     0.3367
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.0897   0.0000   0.3367 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0541   0.2090   0.5458 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2  13.0576   0.0000   0.5458 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5458 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)  13.0576            0.0000     0.5458 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.5458 f
  core/be/be_checker/dispatch_pkt_o[61] (net)          13.0576              0.0000     0.5458 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.5458 f
  core/be/dispatch_pkt[61] (net)                       13.0576              0.0000     0.5458 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.5458 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)       13.0576              0.0000     0.5458 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.5458 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)  13.0576           0.0000     0.5458 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0541  -0.0053 &   0.5404 f
  data arrival time                                                                    0.5404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0050     0.3361
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.3361 r
  library hold time                                                         0.0043     0.3404
  data required time                                                                   0.3404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3404
  data arrival time                                                                   -0.5404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0910   0.0000   0.3427 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0378   0.1782     0.5208 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.3319     0.0000     0.5208 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5208 r
  core/be/be_calculator/wb_pkt_o[62] (net)              4.3319              0.0000     0.5208 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5208 r
  core/be/wb_pkt[62] (net)                              4.3319              0.0000     0.5208 r
  core/be/icc_place60/INP (NBUFFX8)                               0.0378    0.0000 &   0.5209 r
  core/be/icc_place60/Z (NBUFFX8)                                 0.0484    0.0785 @   0.5994 r
  core/be/n113 (net)                            5      36.3267              0.0000     0.5994 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5994 r
  core/be/be_checker/wb_pkt_i[62] (net)                36.3267              0.0000     0.5994 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5994 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      36.3267              0.0000     0.5994 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5994 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  36.3267     0.0000     0.5994 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5994 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  36.3267   0.0000     0.5994 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0484   0.0009 @   0.6003 r d 
  data arrival time                                                                    0.6003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3422     0.3422
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0910   0.0000   0.3422 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0405   0.1799     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   5.2992     0.0000     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[59] (net)              5.2992              0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5222 r
  core/be/wb_pkt[59] (net)                              5.2992              0.0000     0.5222 r
  core/be/icc_place65/INP (NBUFFX8)                               0.0405   -0.0012 &   0.5210 r
  core/be/icc_place65/Z (NBUFFX8)                                 0.0485    0.0788 @   0.5998 r
  core/be/n118 (net)                            5      35.7284              0.0000     0.5998 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5998 r
  core/be/be_checker/wb_pkt_i[59] (net)                35.7284              0.0000     0.5998 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5998 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      35.7284              0.0000     0.5998 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5998 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  35.7284     0.0000     0.5998 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5998 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  35.7284   0.0000     0.5998 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0352   0.0007 @   0.6005 r d 
  data arrival time                                                                    0.6005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0910   0.0000   0.3427 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0378   0.1782     0.5208 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.3319     0.0000     0.5208 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5208 r
  core/be/be_calculator/wb_pkt_o[62] (net)              4.3319              0.0000     0.5208 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5208 r
  core/be/wb_pkt[62] (net)                              4.3319              0.0000     0.5208 r
  core/be/icc_place60/INP (NBUFFX8)                               0.0378    0.0000 &   0.5209 r
  core/be/icc_place60/Z (NBUFFX8)                                 0.0484    0.0785 @   0.5994 r
  core/be/n113 (net)                            5      36.3267              0.0000     0.5994 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5994 r
  core/be/be_checker/wb_pkt_i[62] (net)                36.3267              0.0000     0.5994 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5994 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      36.3267              0.0000     0.5994 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5994 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  36.3267     0.0000     0.5994 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5994 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  36.3267   0.0000     0.5994 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0484   0.0002 @   0.5996 r d 
  data arrival time                                                                    0.5996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3432     0.3432
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0910   0.0000   0.3432 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0376   0.1780     0.5213 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     1   4.2601     0.0000     0.5213 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5213 r
  core/be/be_calculator/wb_pkt_o[38] (net)              4.2601              0.0000     0.5213 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5213 r
  core/be/wb_pkt[38] (net)                              4.2601              0.0000     0.5213 r
  core/be/icc_place32/INP (NBUFFX8)                               0.0376    0.0000 &   0.5213 r
  core/be/icc_place32/Z (NBUFFX8)                                 0.0505    0.0795 @   0.6008 r
  core/be/n85 (net)                             5      41.6445              0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[38] (net)                41.6445              0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      41.6445              0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  41.6445     0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  41.6445   0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[38] (saed90_64x32_2P)   0.0367   0.0001 @   0.6009 r d 
  data arrival time                                                                    0.6009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3422     0.3422
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0910   0.0000   0.3422 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0405   0.1799     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   5.2992     0.0000     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[59] (net)              5.2992              0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5222 r
  core/be/wb_pkt[59] (net)                              5.2992              0.0000     0.5222 r
  core/be/icc_place65/INP (NBUFFX8)                               0.0405   -0.0012 &   0.5210 r
  core/be/icc_place65/Z (NBUFFX8)                                 0.0485    0.0788 @   0.5998 r
  core/be/n118 (net)                            5      35.7284              0.0000     0.5998 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5998 r
  core/be/be_checker/wb_pkt_i[59] (net)                35.7284              0.0000     0.5998 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5998 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      35.7284              0.0000     0.5998 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5998 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  35.7284     0.0000     0.5998 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5998 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  35.7284   0.0000     0.5998 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0353   0.0001 @   0.5999 r d 
  data arrival time                                                                    0.5999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.5999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.0897   0.0000   0.3344 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0539   0.2089   0.5433 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2  12.9744   0.0000   0.5433 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5433 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)  12.9744            0.0000     0.5433 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.5433 f
  core/be/be_checker/dispatch_pkt_o[56] (net)          12.9744              0.0000     0.5433 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.5433 f
  core/be/dispatch_pkt[56] (net)                       12.9744              0.0000     0.5433 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.5433 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)       12.9744              0.0000     0.5433 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.5433 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)  12.9744           0.0000     0.5433 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0539   0.0002 &   0.5435 f
  data arrival time                                                                    0.5435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3431     0.3431
  clock reconvergence pessimism                                            -0.0050     0.3381
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.3381 r
  library hold time                                                         0.0043     0.3424
  data required time                                                                   0.3424
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3424
  data arrival time                                                                   -0.5435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3859     0.3859
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.2064   0.0000   0.3859 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0689   0.2310   0.6169 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2  19.6483   0.0000   0.6169 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6169 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)  19.6483            0.0000     0.6169 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.6169 f
  core/be/be_checker/dispatch_pkt_o[33] (net)          19.6483              0.0000     0.6169 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.6169 f
  core/be/dispatch_pkt[33] (net)                       19.6483              0.0000     0.6169 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.6169 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)       19.6483              0.0000     0.6169 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.6169 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)  19.6483           0.0000     0.6169 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0689  -0.0152 &   0.6017 f
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3940     0.3940
  clock reconvergence pessimism                                            -0.0050     0.3890
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.3890 r
  library hold time                                                         0.0114     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.0897   0.0000   0.3344 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0547   0.2095   0.5439 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2  13.3291   0.0000   0.5439 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5439 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)  13.3291            0.0000     0.5439 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.5439 f
  core/be/be_checker/dispatch_pkt_o[60] (net)          13.3291              0.0000     0.5439 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.5439 f
  core/be/dispatch_pkt[60] (net)                       13.3291              0.0000     0.5439 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.5439 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)       13.3291              0.0000     0.5439 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.5439 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)  13.3291           0.0000     0.5439 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0547  -0.0022 &   0.5417 f
  data arrival time                                                                    0.5417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0050     0.3361
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.3361 r
  library hold time                                                         0.0042     0.3403
  data required time                                                                   0.3403
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3403
  data arrival time                                                                   -0.5417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3432     0.3432
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0910   0.0000   0.3432 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0376   0.1780     0.5213 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     1   4.2601     0.0000     0.5213 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5213 r
  core/be/be_calculator/wb_pkt_o[38] (net)              4.2601              0.0000     0.5213 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5213 r
  core/be/wb_pkt[38] (net)                              4.2601              0.0000     0.5213 r
  core/be/icc_place32/INP (NBUFFX8)                               0.0376    0.0000 &   0.5213 r
  core/be/icc_place32/Z (NBUFFX8)                                 0.0505    0.0795 @   0.6008 r
  core/be/n85 (net)                             5      41.6445              0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[38] (net)                41.6445              0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      41.6445              0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  41.6445     0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  41.6445   0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[38] (saed90_64x32_2P)   0.0367  -0.0003 @   0.6004 r d 
  data arrival time                                                                    0.6004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.2066   0.0000   0.3890 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0589   0.2248   0.6138 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2  15.2228   0.0000   0.6138 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6138 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)  15.2228            0.0000     0.6138 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.6138 f
  core/be/be_checker/dispatch_pkt_o[43] (net)          15.2228              0.0000     0.6138 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.6138 f
  core/be/dispatch_pkt[43] (net)                       15.2228              0.0000     0.6138 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.6138 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)       15.2228              0.0000     0.6138 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.6138 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)  15.2228           0.0000     0.6138 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0589  -0.0073 &   0.6065 f
  data arrival time                                                                    0.6065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  clock reconvergence pessimism                                            -0.0050     0.3915
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.3915 r
  library hold time                                                         0.0134     0.4049
  data required time                                                                   0.4049
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4049
  data arrival time                                                                   -0.6065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0400   0.1796     0.5220 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   5.1243     0.0000     0.5220 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5220 r
  core/be/be_calculator/wb_pkt_o[58] (net)              5.1243              0.0000     0.5220 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5220 r
  core/be/wb_pkt[58] (net)                              5.1243              0.0000     0.5220 r
  core/be/icc_place63/INP (NBUFFX8)                               0.0400    0.0001 &   0.5220 r
  core/be/icc_place63/Z (NBUFFX8)                                 0.0471    0.0783 @   0.6004 r
  core/be/n116 (net)                            5      33.6112              0.0000     0.6004 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6004 r
  core/be/be_checker/wb_pkt_i[58] (net)                33.6112              0.0000     0.6004 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6004 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      33.6112              0.0000     0.6004 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6004 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  33.6112     0.0000     0.6004 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6004 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  33.6112   0.0000     0.6004 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0341   0.0014 @   0.6018 r d 
  data arrival time                                                                    0.6018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/Q (DFFX1)   0.0694   0.2190     0.5629 f
  core/be/be_calculator/comp_stage_reg/data_o[201] (net)     3  19.8623     0.0000     0.5629 f
  core/be/be_calculator/comp_stage_reg/data_o[201] (bsg_dff_width_p320_0)   0.0000     0.5629 f
  core/be/be_calculator/wb_pkt_o[9] (net)              19.8623              0.0000     0.5629 f
  core/be/be_calculator/wb_pkt_o[9] (bp_be_calculator_top_02_0)             0.0000     0.5629 f
  core/be/wb_pkt[9] (net)                              19.8623              0.0000     0.5629 f
  core/be/be_checker/wb_pkt_i[9] (bp_be_checker_top_02_0)                   0.0000     0.5629 f
  core/be/be_checker/wb_pkt_i[9] (net)                 19.8623              0.0000     0.5629 f
  core/be/be_checker/scheduler/wb_pkt_i[9] (bp_be_scheduler_02_0)           0.0000     0.5629 f
  core/be/be_checker/scheduler/wb_pkt_i[9] (net)       19.8623              0.0000     0.5629 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (bp_be_regfile_02_0)   0.0000   0.5629 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (net)  19.8623      0.0000     0.5629 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[9] (bsg_dff_width_p68_0)   0.0000   0.5629 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[9] (net)  19.8623   0.0000   0.5629 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_9_/D (DFFX1)   0.0694  -0.0155 &   0.5475 f
  data arrival time                                                                    0.5475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  clock reconvergence pessimism                                            -0.0050     0.3440
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3440 r
  library hold time                                                         0.0015     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.5475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.2065   0.0000   0.3892 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0605   0.2258   0.6150 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2  15.9198   0.0000   0.6150 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6150 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)  15.9198            0.0000     0.6150 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.6150 f
  core/be/be_checker/dispatch_pkt_o[42] (net)          15.9198              0.0000     0.6150 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.6150 f
  core/be/dispatch_pkt[42] (net)                       15.9198              0.0000     0.6150 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.6150 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)       15.9198              0.0000     0.6150 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.6150 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)  15.9198           0.0000     0.6150 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0605  -0.0084 &   0.6066 f
  data arrival time                                                                    0.6066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                            -0.0050     0.3916
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.3916 r
  library hold time                                                         0.0130     0.4046
  data required time                                                                   0.4046
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4046
  data arrival time                                                                   -0.6066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0910   0.0000   0.3417 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0601   0.1915     0.5332 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  12.6595     0.0000     0.5332 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5332 r
  core/be/be_calculator/wb_pkt_o[55] (net)             12.6595              0.0000     0.5332 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5332 r
  core/be/wb_pkt[55] (net)                             12.6595              0.0000     0.5332 r
  core/be/icc_place59/INP (NBUFFX8)                               0.0601   -0.0047 &   0.5285 r
  core/be/icc_place59/Z (NBUFFX8)                                 0.0438    0.0815 @   0.6100 r
  core/be/n112 (net)                            3      25.4443              0.0000     0.6100 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.6100 r
  core/be/be_checker/wb_pkt_i[55] (net)                25.4443              0.0000     0.6100 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.6100 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      25.4443              0.0000     0.6100 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.6100 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  25.4443     0.0000     0.6100 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6100 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  25.4443   0.0000     0.6100 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0317  -0.0078 @   0.6021 r d 
  data arrival time                                                                    0.6021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_289_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3669     0.3669
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)   0.1865   0.0000   0.3669 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/Q (DFFX1)   0.0535   0.2195     0.5864 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (net)     3  12.8247     0.0000     0.5864 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (bsg_dff_width_p415_0)   0.0000     0.5864 f
  core/be/be_calculator/commit_pkt_o[28] (net)         12.8247              0.0000     0.5864 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (bsg_dff_width_p415_0)   0.0000     0.5864 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (net)  12.8247           0.0000     0.5864 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/D (DFFX1)   0.0535  -0.0007 &   0.5857 f
  data arrival time                                                                    0.5857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3748     0.3748
  clock reconvergence pessimism                                            -0.0044     0.3704
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/CLK (DFFX1)          0.0000     0.3704 r
  library hold time                                                         0.0131     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0400   0.1796     0.5220 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   5.1243     0.0000     0.5220 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5220 r
  core/be/be_calculator/wb_pkt_o[58] (net)              5.1243              0.0000     0.5220 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5220 r
  core/be/wb_pkt[58] (net)                              5.1243              0.0000     0.5220 r
  core/be/icc_place63/INP (NBUFFX8)                               0.0400    0.0001 &   0.5220 r
  core/be/icc_place63/Z (NBUFFX8)                                 0.0471    0.0783 @   0.6004 r
  core/be/n116 (net)                            5      33.6112              0.0000     0.6004 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6004 r
  core/be/be_checker/wb_pkt_i[58] (net)                33.6112              0.0000     0.6004 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6004 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      33.6112              0.0000     0.6004 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6004 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  33.6112     0.0000     0.6004 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6004 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  33.6112   0.0000     0.6004 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0341   0.0010 @   0.6013 r d 
  data arrival time                                                                    0.6013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3863     0.3863
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.2064   0.0000   0.3863 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0605   0.2258   0.6121 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2  15.9256   0.0000   0.6121 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6121 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)  15.9256            0.0000     0.6121 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.6121 f
  core/be/be_checker/dispatch_pkt_o[34] (net)          15.9256              0.0000     0.6121 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.6121 f
  core/be/dispatch_pkt[34] (net)                       15.9256              0.0000     0.6121 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.6121 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)       15.9256              0.0000     0.6121 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.6121 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)  15.9256           0.0000     0.6121 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0605  -0.0077 &   0.6044 f
  data arrival time                                                                    0.6044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3939     0.3939
  clock reconvergence pessimism                                            -0.0050     0.3889
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.3889 r
  library hold time                                                         0.0130     0.4019
  data required time                                                                   0.4019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4019
  data arrival time                                                                   -0.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3423     0.3423
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0910   0.0000   0.3423 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0435   0.1819     0.5242 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   6.3817     0.0000     0.5242 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5242 r
  core/be/be_calculator/wb_pkt_o[44] (net)              6.3817              0.0000     0.5242 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5242 r
  core/be/wb_pkt[44] (net)                              6.3817              0.0000     0.5242 r
  core/be/icc_place31/INP (NBUFFX8)                               0.0435    0.0001 &   0.5243 r
  core/be/icc_place31/Z (NBUFFX8)                                 0.0493    0.0803 @   0.6046 r
  core/be/n84 (net)                             5      37.7339              0.0000     0.6046 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.6046 r
  core/be/be_checker/wb_pkt_i[44] (net)                37.7339              0.0000     0.6046 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.6046 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      37.7339              0.0000     0.6046 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.6046 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  37.7339     0.0000     0.6046 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6046 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  37.7339   0.0000     0.6046 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0493  -0.0019 @   0.6027 r d 
  data arrival time                                                                    0.6027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0910   0.0000   0.3417 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0601   0.1915     0.5332 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  12.6595     0.0000     0.5332 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5332 r
  core/be/be_calculator/wb_pkt_o[55] (net)             12.6595              0.0000     0.5332 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5332 r
  core/be/wb_pkt[55] (net)                             12.6595              0.0000     0.5332 r
  core/be/icc_place59/INP (NBUFFX8)                               0.0601   -0.0047 &   0.5285 r
  core/be/icc_place59/Z (NBUFFX8)                                 0.0438    0.0815 @   0.6100 r
  core/be/n112 (net)                            3      25.4443              0.0000     0.6100 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.6100 r
  core/be/be_checker/wb_pkt_i[55] (net)                25.4443              0.0000     0.6100 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.6100 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      25.4443              0.0000     0.6100 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.6100 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  25.4443     0.0000     0.6100 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6100 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  25.4443   0.0000     0.6100 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0317  -0.0083 @   0.6017 r d 
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.2065   0.0000   0.3873 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0640   0.2279   0.6152 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2  17.4660   0.0000   0.6152 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6152 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)  17.4660            0.0000     0.6152 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.6152 f
  core/be/be_checker/dispatch_pkt_o[31] (net)          17.4660              0.0000     0.6152 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.6152 f
  core/be/dispatch_pkt[31] (net)                       17.4660              0.0000     0.6152 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.6152 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)       17.4660              0.0000     0.6152 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.6152 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)  17.4660           0.0000     0.6152 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0640  -0.0102 &   0.6050 f
  data arrival time                                                                    0.6050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3946     0.3946
  clock reconvergence pessimism                                            -0.0050     0.3896
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.3896 r
  library hold time                                                         0.0122     0.4018
  data required time                                                                   0.4018
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4018
  data arrival time                                                                   -0.6050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3423     0.3423
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0910   0.0000   0.3423 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0435   0.1819     0.5242 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   6.3817     0.0000     0.5242 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5242 r
  core/be/be_calculator/wb_pkt_o[44] (net)              6.3817              0.0000     0.5242 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5242 r
  core/be/wb_pkt[44] (net)                              6.3817              0.0000     0.5242 r
  core/be/icc_place31/INP (NBUFFX8)                               0.0435    0.0001 &   0.5243 r
  core/be/icc_place31/Z (NBUFFX8)                                 0.0493    0.0803 @   0.6046 r
  core/be/n84 (net)                             5      37.7339              0.0000     0.6046 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.6046 r
  core/be/be_checker/wb_pkt_i[44] (net)                37.7339              0.0000     0.6046 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.6046 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      37.7339              0.0000     0.6046 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.6046 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  37.7339     0.0000     0.6046 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6046 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  37.7339   0.0000     0.6046 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0493  -0.0023 @   0.6023 r d 
  data arrival time                                                                    0.6023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.2066   0.0000   0.3886 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0608   0.2260   0.6146 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2  16.0592   0.0000   0.6146 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6146 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)  16.0592            0.0000     0.6146 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.6146 f
  core/be/be_checker/dispatch_pkt_o[38] (net)          16.0592              0.0000     0.6146 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.6146 f
  core/be/dispatch_pkt[38] (net)                       16.0592              0.0000     0.6146 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.6146 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)       16.0592              0.0000     0.6146 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.6146 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)  16.0592           0.0000     0.6146 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0608  -0.0061 &   0.6085 f
  data arrival time                                                                    0.6085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  clock reconvergence pessimism                                            -0.0050     0.3913
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.3913 r
  library hold time                                                         0.0130     0.4042
  data required time                                                                   0.4042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4042
  data arrival time                                                                   -0.6085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3418     0.3418
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0910   0.0000   0.3418 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0573   0.2115     0.5532 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  14.4968     0.0000     0.5532 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5532 f
  core/be/be_calculator/wb_pkt_o[63] (net)             14.4968              0.0000     0.5532 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5532 f
  core/be/wb_pkt[63] (net)                             14.4968              0.0000     0.5532 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5532 f
  core/be/be_checker/wb_pkt_i[63] (net)                14.4968              0.0000     0.5532 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5532 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      14.4968              0.0000     0.5532 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5532 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  14.4968     0.0000     0.5532 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[63] (bsg_dff_width_p68_0)   0.0000   0.5532 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[63] (net)  14.4968   0.0000   0.5532 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_63_/D (DFFX1)   0.0573  -0.0009 &   0.5523 f
  data arrival time                                                                    0.5523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  clock reconvergence pessimism                                            -0.0050     0.3440
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_63_/CLK (DFFX1)   0.0000   0.3440 r
  library hold time                                                         0.0038     0.3479
  data required time                                                                   0.3479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3479
  data arrival time                                                                   -0.5523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0910   0.0000   0.3417 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0332   0.1938     0.5355 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.7996     0.0000     0.5355 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.5355 f
  core/be/be_calculator/wb_pkt_o[52] (net)              3.7996              0.0000     0.5355 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.5355 f
  core/be/wb_pkt[52] (net)                              3.7996              0.0000     0.5355 f
  core/be/icc_place56/INP (NBUFFX8)                               0.0332    0.0000 &   0.5355 f
  core/be/icc_place56/Z (NBUFFX8)                                 0.0429    0.0732 @   0.6087 f
  core/be/n109 (net)                            5      35.9497              0.0000     0.6087 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.6087 f
  core/be/be_checker/wb_pkt_i[52] (net)                35.9497              0.0000     0.6087 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.6087 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      35.9497              0.0000     0.6087 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.6087 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  35.9497     0.0000     0.6087 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6087 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  35.9497   0.0000     0.6087 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0429  -0.0037 @   0.6050 f d 
  data arrival time                                                                    0.6050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3557     0.3557
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1613   0.0000   0.3557 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0320   0.1825     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.2720     0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5382 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.2720   0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.2720           0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0320   0.0000 &   0.5382 r
  data arrival time                                                                    0.5382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  clock reconvergence pessimism                                            -0.0044     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                        -0.0248     0.3333
  data required time                                                                   0.3333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3333
  data arrival time                                                                   -0.5382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3562     0.3562
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1613   0.0000    0.3562 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0323    0.1826     0.5388 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.3609      0.0000     0.5388 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5388 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.3609   0.0000     0.5388 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5388 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.3609           0.0000     0.5388 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0323   0.0000 &   0.5388 r
  data arrival time                                                                    0.5388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  clock reconvergence pessimism                                            -0.0044     0.3586
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3586 r
  library hold time                                                        -0.0248     0.3338
  data required time                                                                   0.3338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3338
  data arrival time                                                                   -0.5388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.1865   0.0000   0.3679 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0634   0.2259   0.5938 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3  17.2111   0.0000   0.5938 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5938 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)  17.2111           0.0000     0.5938 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_02_0)   0.0000     0.5938 f
  core/be/be_checker/dispatch_pkt_o[233] (net)         17.2111              0.0000     0.5938 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_02_0)           0.0000     0.5938 f
  core/be/dispatch_pkt[229] (net)                      17.2111              0.0000     0.5938 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_02_0)     0.0000     0.5938 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)      17.2111              0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)  17.2111            0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0634   -0.0050 &   0.5888 f
  data arrival time                                                                    0.5888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0044     0.3727
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.3727 r
  library hold time                                                         0.0108     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0910   0.0000   0.3417 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0332   0.1938     0.5355 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.7996     0.0000     0.5355 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.5355 f
  core/be/be_calculator/wb_pkt_o[52] (net)              3.7996              0.0000     0.5355 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.5355 f
  core/be/wb_pkt[52] (net)                              3.7996              0.0000     0.5355 f
  core/be/icc_place56/INP (NBUFFX8)                               0.0332    0.0000 &   0.5355 f
  core/be/icc_place56/Z (NBUFFX8)                                 0.0429    0.0732 @   0.6087 f
  core/be/n109 (net)                            5      35.9497              0.0000     0.6087 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.6087 f
  core/be/be_checker/wb_pkt_i[52] (net)                35.9497              0.0000     0.6087 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.6087 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      35.9497              0.0000     0.6087 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.6087 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  35.9497     0.0000     0.6087 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6087 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  35.9497   0.0000     0.6087 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0429  -0.0043 @   0.6044 f d 
  data arrival time                                                                    0.6044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1682    0.0000     0.3816 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0319    0.1829     0.5645 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.2048        0.0000     0.5645 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5645 r
  core/be/be_calculator/exc_stage_r[7] (net)            2.2048              0.0000     0.5645 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5645 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.2048             0.0000     0.5645 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0319    0.0000 &   0.5645 r
  data arrival time                                                                    0.5645

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  clock reconvergence pessimism                                            -0.0052     0.3838
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                        -0.0248     0.3589
  data required time                                                                   0.3589
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3589
  data arrival time                                                                   -0.5645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3568     0.3568
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1613   0.0000    0.3568 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0326    0.1828     0.5396 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.4674      0.0000     0.5396 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5396 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.4674   0.0000     0.5396 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5396 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.4674           0.0000     0.5396 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0326   0.0000 &   0.5396 r
  data arrival time                                                                    0.5396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3633     0.3633
  clock reconvergence pessimism                                            -0.0044     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3589 r
  library hold time                                                        -0.0249     0.3340
  data required time                                                                   0.3340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3340
  data arrival time                                                                   -0.5396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3438     0.3438
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.0910   0.0000   0.3438 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0761   0.2232     0.5670 f
  core/be/be_calculator/comp_stage_reg/data_o[225] (net)     3  22.8359     0.0000     0.5670 f
  core/be/be_calculator/comp_stage_reg/data_o[225] (bsg_dff_width_p320_0)   0.0000     0.5670 f
  core/be/be_calculator/wb_pkt_o[33] (net)             22.8359              0.0000     0.5670 f
  core/be/be_calculator/wb_pkt_o[33] (bp_be_calculator_top_02_0)            0.0000     0.5670 f
  core/be/wb_pkt[33] (net)                             22.8359              0.0000     0.5670 f
  core/be/be_checker/wb_pkt_i[33] (bp_be_checker_top_02_0)                  0.0000     0.5670 f
  core/be/be_checker/wb_pkt_i[33] (net)                22.8359              0.0000     0.5670 f
  core/be/be_checker/scheduler/wb_pkt_i[33] (bp_be_scheduler_02_0)          0.0000     0.5670 f
  core/be/be_checker/scheduler/wb_pkt_i[33] (net)      22.8359              0.0000     0.5670 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (bp_be_regfile_02_0)   0.0000   0.5670 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (net)  22.8359     0.0000     0.5670 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[33] (bsg_dff_width_p68_0)   0.0000   0.5670 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[33] (net)  22.8359   0.0000   0.5670 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_33_/D (DFFX1)   0.0761  -0.0155 &   0.5514 f
  data arrival time                                                                    0.5514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  clock reconvergence pessimism                                            -0.0050     0.3455
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3455 r
  library hold time                                                         0.0002     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.5514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1665   0.0000   0.3801 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0320   0.1829   0.5630 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.2641   0.0000   0.5630 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5630 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.2641      0.0000     0.5630 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5630 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.2641   0.0000   0.5630 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0320   0.0000 &   0.5630 r
  data arrival time                                                                    0.5630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                            -0.0052     0.3821
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3821 r
  library hold time                                                        -0.0248     0.3573
  data required time                                                                   0.3573
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3573
  data arrival time                                                                   -0.5630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1682    0.0000     0.3816 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0321    0.1831     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.2812        0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5647 r
  core/be/be_calculator/exc_stage_r[9] (net)            2.2812              0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.2812             0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0321    0.0000 &   0.5647 r
  data arrival time                                                                    0.5647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  clock reconvergence pessimism                                            -0.0052     0.3838
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                        -0.0249     0.3589
  data required time                                                                   0.3589
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3589
  data arrival time                                                                   -0.5647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1682   0.0000     0.3817 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0321    0.1831     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.2745       0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5647 r
  core/be/be_calculator/exc_stage_r[12] (net)           2.2745              0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.2745             0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0321    0.0000 &   0.5648 r
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  clock reconvergence pessimism                                            -0.0052     0.3838
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                        -0.0249     0.3590
  data required time                                                                   0.3590
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3590
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1682   0.0000     0.3817 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0321    0.1831     0.5648 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.2784       0.0000     0.5648 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5648 r
  core/be/be_calculator/exc_stage_r[14] (net)           2.2784              0.0000     0.5648 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5648 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.2784             0.0000     0.5648 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0321    0.0000 &   0.5648 r
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  clock reconvergence pessimism                                            -0.0052     0.3838
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                        -0.0249     0.3589
  data required time                                                                   0.3589
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3589
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1682    0.0000     0.3816 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0322    0.1831     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.3134        0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.5647 r
  core/be/be_calculator/exc_stage_r[8] (net)            2.3134              0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.3134             0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0322    0.0000 &   0.5647 r
  data arrival time                                                                    0.5647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  clock reconvergence pessimism                                            -0.0052     0.3838
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.3838 r
  library hold time                                                        -0.0249     0.3589
  data required time                                                                   0.3589
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3589
  data arrival time                                                                   -0.5647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3556     0.3556
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1612   0.0000   0.3556 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0321   0.1826     0.5381 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.3124     0.0000     0.5381 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5381 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.3124   0.0000     0.5381 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5381 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.3124           0.0000     0.5381 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0321   0.0000 &   0.5381 r
  data arrival time                                                                    0.5381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0044     0.3570
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3570 r
  library hold time                                                        -0.0248     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.5381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0516   0.1868     0.5284 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   9.4245     0.0000     0.5284 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5284 r
  core/be/be_calculator/wb_pkt_o[56] (net)              9.4245              0.0000     0.5284 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5284 r
  core/be/wb_pkt[56] (net)                              9.4245              0.0000     0.5284 r
  core/be/icc_place61/INP (NBUFFX8)                               0.0516   -0.0072 &   0.5212 r
  core/be/icc_place61/Z (NBUFFX8)                                 0.0496    0.0824 @   0.6037 r
  core/be/n114 (net)                            5      38.0618              0.0000     0.6037 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.6037 r
  core/be/be_checker/wb_pkt_i[56] (net)                38.0618              0.0000     0.6037 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.6037 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      38.0618              0.0000     0.6037 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.6037 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  38.0618     0.0000     0.6037 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6037 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  38.0618   0.0000     0.6037 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0496   0.0024 @   0.6061 r d 
  data arrival time                                                                    0.6061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1665   0.0000   0.3805 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0320   0.1829   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.2570   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.2570      0.0000     0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.2570   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0320   0.0000 &   0.5634 r
  data arrival time                                                                    0.5634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  clock reconvergence pessimism                                            -0.0052     0.3822
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3822 r
  library hold time                                                        -0.0248     0.3574
  data required time                                                                   0.3574
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3574
  data arrival time                                                                   -0.5634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1682    0.0000     0.3816 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0322    0.1832     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.3377        0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5647 r
  core/be/be_calculator/exc_stage_r[3] (net)            2.3377              0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.3377              0.0000     0.5647 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0322    0.0000 &   0.5647 r
  data arrival time                                                                    0.5647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0052     0.3836
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3836 r
  library hold time                                                        -0.0249     0.3587
  data required time                                                                   0.3587
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3587
  data arrival time                                                                   -0.5647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0728   0.2211     0.5628 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     3  21.3864     0.0000     0.5628 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5628 f
  core/be/be_calculator/wb_pkt_o[43] (net)             21.3864              0.0000     0.5628 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5628 f
  core/be/wb_pkt[43] (net)                             21.3864              0.0000     0.5628 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5628 f
  core/be/be_checker/wb_pkt_i[43] (net)                21.3864              0.0000     0.5628 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5628 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      21.3864              0.0000     0.5628 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5628 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  21.3864     0.0000     0.5628 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[43] (bsg_dff_width_p68_0)   0.0000   0.5628 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[43] (net)  21.3864   0.0000   0.5628 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_43_/D (DFFX1)   0.0728  -0.0107 &   0.5521 f
  data arrival time                                                                    0.5521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  clock reconvergence pessimism                                            -0.0050     0.3452
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_43_/CLK (DFFX1)   0.0000   0.3452 r
  library hold time                                                         0.0008     0.3460
  data required time                                                                   0.3460
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3460
  data arrival time                                                                   -0.5521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3803     0.3803
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1665   0.0000   0.3803 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0324   0.1831   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.3979   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.3979      0.0000     0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.3979   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0324   0.0000 &   0.5635 r
  data arrival time                                                                    0.5635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0052     0.3823
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                        -0.0250     0.3574
  data required time                                                                   0.3574
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3574
  data arrival time                                                                   -0.5635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.2040   0.0000   0.3924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0309   0.2042     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.9244     0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5965 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.9244   0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.9244           0.0000     0.5965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0309   0.0000 &   0.5966 f
  data arrival time                                                                    0.5966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3756     0.3756
  clock reconvergence pessimism                                            -0.0034     0.3721
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3721 r
  library hold time                                                         0.0183     0.3905
  data required time                                                                   0.3905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3905
  data arrival time                                                                   -0.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1665   0.0000   0.3813 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0325   0.1832   0.5645 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.4535   0.0000   0.5645 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5645 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.4535      0.0000     0.5645 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5645 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.4535   0.0000   0.5645 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0325   0.0000 &   0.5646 r
  data arrival time                                                                    0.5646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  clock reconvergence pessimism                                            -0.0052     0.3834
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3834 r
  library hold time                                                        -0.0250     0.3584
  data required time                                                                   0.3584
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3584
  data arrival time                                                                   -0.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3864     0.3864
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.2064   0.0000   0.3864 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0637   0.2277   0.6141 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2  17.3314   0.0000   0.6141 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6141 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)  17.3314            0.0000     0.6141 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.6141 f
  core/be/be_checker/dispatch_pkt_o[32] (net)          17.3314              0.0000     0.6141 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.6141 f
  core/be/dispatch_pkt[32] (net)                       17.3314              0.0000     0.6141 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.6141 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)       17.3314              0.0000     0.6141 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.6141 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)  17.3314           0.0000     0.6141 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0637  -0.0067 &   0.6075 f
  data arrival time                                                                    0.6075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3939     0.3939
  clock reconvergence pessimism                                            -0.0050     0.3889
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.3889 r
  library hold time                                                         0.0123     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3559     0.3559
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1613   0.0000   0.3559 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0330   0.1831     0.5390 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   2.6243     0.0000     0.5390 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5390 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   2.6243   0.0000     0.5390 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5390 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   2.6243           0.0000     0.5390 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0330   0.0000 &   0.5391 r
  data arrival time                                                                    0.5391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  clock reconvergence pessimism                                            -0.0044     0.3577
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3577 r
  library hold time                                                        -0.0251     0.3327
  data required time                                                                   0.3327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3327
  data arrival time                                                                   -0.5391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3568     0.3568
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1613   0.0000    0.3568 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0333    0.1833     0.5401 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   2.7402      0.0000     0.5401 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5401 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   2.7402   0.0000     0.5401 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5401 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   2.7402           0.0000     0.5401 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0333   0.0000 &   0.5401 r
  data arrival time                                                                    0.5401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3633     0.3633
  clock reconvergence pessimism                                            -0.0044     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3589 r
  library hold time                                                        -0.0252     0.3337
  data required time                                                                   0.3337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3337
  data arrival time                                                                   -0.5401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3815     0.3815
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1682    0.0000     0.3815 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0336    0.1841     0.5655 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.8308        0.0000     0.5655 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5655 r
  core/be/be_calculator/exc_stage_r[2] (net)            2.8308              0.0000     0.5655 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5655 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.8308              0.0000     0.5655 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0336   -0.0009 &   0.5647 r
  data arrival time                                                                    0.5647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0052     0.3836
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3836 r
  library hold time                                                        -0.0253     0.3583
  data required time                                                                   0.3583
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3583
  data arrival time                                                                   -0.5647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.2040   0.0000   0.3923 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0313   0.2045     0.5968 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   3.1046     0.0000     0.5968 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5968 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   3.1046   0.0000     0.5968 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5968 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   3.1046           0.0000     0.5968 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0313   0.0000 &   0.5968 f
  data arrival time                                                                    0.5968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3756     0.3756
  clock reconvergence pessimism                                            -0.0034     0.3722
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3722 r
  library hold time                                                         0.0182     0.3904
  data required time                                                                   0.3904
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3904
  data arrival time                                                                   -0.5968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1680   0.0000   0.3331 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0327   0.1834   0.5165 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.4997   0.0000   0.5165 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5165 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.4997      0.0000     0.5165 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5165 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.4997   0.0000   0.5165 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0327   0.0000 &   0.5166 r
  data arrival time                                                                    0.5166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3395     0.3395
  clock reconvergence pessimism                                            -0.0044     0.3351
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3351 r
  library hold time                                                        -0.0251     0.3101
  data required time                                                                   0.3101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3101
  data arrival time                                                                   -0.5166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0516   0.1868     0.5284 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   9.4245     0.0000     0.5284 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5284 r
  core/be/be_calculator/wb_pkt_o[56] (net)              9.4245              0.0000     0.5284 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5284 r
  core/be/wb_pkt[56] (net)                              9.4245              0.0000     0.5284 r
  core/be/icc_place61/INP (NBUFFX8)                               0.0516   -0.0072 &   0.5212 r
  core/be/icc_place61/Z (NBUFFX8)                                 0.0496    0.0824 @   0.6037 r
  core/be/n114 (net)                            5      38.0618              0.0000     0.6037 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.6037 r
  core/be/be_checker/wb_pkt_i[56] (net)                38.0618              0.0000     0.6037 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.6037 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      38.0618              0.0000     0.6037 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.6037 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  38.0618     0.0000     0.6037 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6037 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  38.0618   0.0000     0.6037 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0496   0.0019 @   0.6056 r d 
  data arrival time                                                                    0.6056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1737   0.0000   0.3836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0325   0.1838     0.5674 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.4497     0.0000     0.5674 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5674 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.4497          0.0000     0.5674 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5674 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.4497           0.0000     0.5674 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0325   0.0000 &   0.5674 r
  data arrival time                                                                    0.5674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  clock reconvergence pessimism                                            -0.0050     0.3859
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3859 r
  library hold time                                                        -0.0251     0.3608
  data required time                                                                   0.3608
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3608
  data arrival time                                                                   -0.5674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1681   0.0000   0.3334 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0329   0.1836   0.5170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.5774   0.0000   0.5170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5170 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.5774      0.0000     0.5170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.5774   0.0000   0.5170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0329   0.0000 &   0.5171 r
  data arrival time                                                                    0.5171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3398     0.3398
  clock reconvergence pessimism                                            -0.0044     0.3354
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                        -0.0251     0.3103
  data required time                                                                   0.3103
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3103
  data arrival time                                                                   -0.5171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1675   0.0000   0.3334 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0330   0.1836   0.5170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   2.6095   0.0000   0.5170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5170 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   2.6095       0.0000     0.5170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   2.6095   0.0000   0.5170 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0330   0.0000 &   0.5170 r
  data arrival time                                                                    0.5170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0044     0.3353
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                        -0.0252     0.3102
  data required time                                                                   0.3102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3102
  data arrival time                                                                   -0.5170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1613   0.0000    0.3561 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0338    0.1837     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.9069      0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5398 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.9069   0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.9069           0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0338   0.0000 &   0.5398 r
  data arrival time                                                                    0.5398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3626     0.3626
  clock reconvergence pessimism                                            -0.0044     0.3583
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3583 r
  library hold time                                                        -0.0253     0.3330
  data required time                                                                   0.3330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3330
  data arrival time                                                                   -0.5398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3834     0.3834
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1737   0.0000   0.3834 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0330   0.1841     0.5675 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.6229     0.0000     0.5675 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5675 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.6229          0.0000     0.5675 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5675 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.6229           0.0000     0.5675 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0330   0.0000 &   0.5676 r
  data arrival time                                                                    0.5676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  clock reconvergence pessimism                                            -0.0050     0.3859
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3859 r
  library hold time                                                        -0.0253     0.3606
  data required time                                                                   0.3606
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3606
  data arrival time                                                                   -0.5676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_/CLK (DFFX1)   0.1747   0.0000   0.3784 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_/Q (DFFX1)   0.0762   0.2328   0.6111 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[84] (net)     7  22.8493   0.0000   0.6111 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[84] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6111 f
  core/be/be_checker/scheduler/dispatch_pkt_o[236] (net)  22.8493           0.0000     0.6111 f
  core/be/be_checker/scheduler/dispatch_pkt_o[236] (bp_be_scheduler_02_0)   0.0000     0.6111 f
  core/be/be_checker/n36 (net)                         22.8493              0.0000     0.6111 f
  core/be/be_checker/dispatch_pkt_o[236] (bp_be_checker_top_02_0)           0.0000     0.6111 f
  core/be/n141 (net)                                   22.8493              0.0000     0.6111 f
  core/be/be_calculator/dispatch_pkt_i[236] (bp_be_calculator_top_02_0)     0.0000     0.6111 f
  core/be/be_calculator/dispatch_pkt_i[236] (net)      22.8493              0.0000     0.6111 f
  core/be/be_calculator/calc_stage_reg/data_i[26] (bsg_dff_width_p415_0)    0.0000     0.6111 f
  core/be/be_calculator/calc_stage_reg/data_i[26] (net)  22.8493            0.0000     0.6111 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/D (DFFX1)   0.0762    0.0004 &   0.6116 f
  data arrival time                                                                    0.6116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  clock reconvergence pessimism                                            -0.0051     0.3947
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)           0.0000     0.3947 r
  library hold time                                                         0.0099     0.4046
  data required time                                                                   0.4046
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4046
  data arrival time                                                                   -0.6116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1613   0.0000    0.3565 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0332    0.1833     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.7056      0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5398 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.7056   0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.7056           0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0332   0.0000 &   0.5398 r
  data arrival time                                                                    0.5398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  clock reconvergence pessimism                                            -0.0044     0.3579
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                        -0.0251     0.3328
  data required time                                                                   0.3328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3328
  data arrival time                                                                   -0.5398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1675   0.0000   0.3334 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0331   0.1837   0.5172 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.6729   0.0000   0.5172 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5172 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.6729       0.0000     0.5172 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5172 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.6729   0.0000   0.5172 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0331   0.0000 &   0.5172 r
  data arrival time                                                                    0.5172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0044     0.3353
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                        -0.0252     0.3101
  data required time                                                                   0.3101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3101
  data arrival time                                                                   -0.5172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3815     0.3815
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1682    0.0000     0.3815 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0335    0.1840     0.5655 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.7929        0.0000     0.5655 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.5655 r
  core/be/be_calculator/exc_stage_r[4] (net)            2.7929              0.0000     0.5655 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.5655 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.7929              0.0000     0.5655 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0335    0.0000 &   0.5655 r
  data arrival time                                                                    0.5655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0052     0.3837
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.3837 r
  library hold time                                                        -0.0253     0.3583
  data required time                                                                   0.3583
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3583
  data arrival time                                                                   -0.5655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1613   0.0000   0.3565 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0334   0.1834     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.7705     0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5399 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.7705   0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.7705           0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0334   0.0000 &   0.5400 r
  data arrival time                                                                    0.5400

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  clock reconvergence pessimism                                            -0.0044     0.3579
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                        -0.0252     0.3328
  data required time                                                                   0.3328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3328
  data arrival time                                                                   -0.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3557     0.3557
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1612   0.0000    0.3557 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0345    0.1841     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   3.1543      0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5398 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   3.1543   0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   3.1543           0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0345   0.0000 &   0.5398 r
  data arrival time                                                                    0.5398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  clock reconvergence pessimism                                            -0.0044     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                        -0.0255     0.3326
  data required time                                                                   0.3326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3326
  data arrival time                                                                   -0.5398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.2066   0.0000   0.3889 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0620   0.2267   0.6156 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2  16.5634   0.0000   0.6156 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6156 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)  16.5634            0.0000     0.6156 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.6156 f
  core/be/be_checker/dispatch_pkt_o[39] (net)          16.5634              0.0000     0.6156 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.6156 f
  core/be/dispatch_pkt[39] (net)                       16.5634              0.0000     0.6156 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.6156 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)       16.5634              0.0000     0.6156 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.6156 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)  16.5634           0.0000     0.6156 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0620  -0.0044 &   0.6112 f
  data arrival time                                                                    0.6112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3963     0.3963
  clock reconvergence pessimism                                            -0.0050     0.3913
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.3913 r
  library hold time                                                         0.0127     0.4040
  data required time                                                                   0.4040
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4040
  data arrival time                                                                   -0.6112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1675   0.0000   0.3337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0334   0.1839   0.5176 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   2.7564   0.0000   0.5176 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5176 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   2.7564       0.0000     0.5176 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5176 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   2.7564   0.0000   0.5176 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0334   0.0000 &   0.5176 r
  data arrival time                                                                    0.5176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  clock reconvergence pessimism                                            -0.0044     0.3356
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3356 r
  library hold time                                                        -0.0253     0.3104
  data required time                                                                   0.3104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3104
  data arrival time                                                                   -0.5176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3669     0.3669
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1865   0.0000   0.3669 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0322   0.1846     0.5515 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.3171     0.0000     0.5515 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5515 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.3171   0.0000     0.5515 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5515 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.3171           0.0000     0.5515 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0322   0.0000 &   0.5515 r
  data arrival time                                                                    0.5515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3739     0.3739
  clock reconvergence pessimism                                            -0.0044     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                        -0.0252     0.3443
  data required time                                                                   0.3443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3443
  data arrival time                                                                   -0.5515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1737   0.0000   0.3838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0332   0.1843     0.5681 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.7000     0.0000     0.5681 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.5681 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.7000          0.0000     0.5681 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.5681 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.7000           0.0000     0.5681 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0332   0.0000 &   0.5681 r
  data arrival time                                                                    0.5681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3911     0.3911
  clock reconvergence pessimism                                            -0.0050     0.3861
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3861 r
  library hold time                                                        -0.0253     0.3608
  data required time                                                                   0.3608
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3608
  data arrival time                                                                   -0.5681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0331   0.1937     0.5362 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.7883     0.0000     0.5362 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5362 f
  core/be/be_calculator/wb_pkt_o[53] (net)              3.7883              0.0000     0.5362 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5362 f
  core/be/wb_pkt[53] (net)                              3.7883              0.0000     0.5362 f
  core/be/icc_place58/INP (NBUFFX8)                               0.0331    0.0000 &   0.5362 f
  core/be/icc_place58/Z (NBUFFX8)                                 0.0437    0.0736 @   0.6098 f
  core/be/n111 (net)                            5      38.3326              0.0000     0.6098 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6098 f
  core/be/be_checker/wb_pkt_i[53] (net)                38.3326              0.0000     0.6098 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6098 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      38.3326              0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6098 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  38.3326     0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  38.3326   0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0317  -0.0023 @   0.6075 f d 
  data arrival time                                                                    0.6075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3817     0.3817
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1682   0.0000     0.3817 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0338    0.1842     0.5659 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.9039       0.0000     0.5659 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5659 r
  core/be/be_calculator/exc_stage_r[13] (net)           2.9039              0.0000     0.5659 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5659 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.9039             0.0000     0.5659 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0338    0.0000 &   0.5659 r
  data arrival time                                                                    0.5659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  clock reconvergence pessimism                                            -0.0052     0.3839
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3839 r
  library hold time                                                        -0.0254     0.3585
  data required time                                                                   0.3585
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3585
  data arrival time                                                                   -0.5659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0910   0.0000   0.3410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0331   0.1937     0.5347 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   3.7653     0.0000     0.5347 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5347 f
  core/be/be_calculator/wb_pkt_o[54] (net)              3.7653              0.0000     0.5347 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5347 f
  core/be/wb_pkt[54] (net)                              3.7653              0.0000     0.5347 f
  core/be/icc_place54/INP (NBUFFX8)                               0.0331    0.0000 &   0.5347 f
  core/be/icc_place54/Z (NBUFFX8)                                 0.0406    0.0719 @   0.6067 f
  core/be/n107 (net)                            5      31.2988              0.0000     0.6067 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.6067 f
  core/be/be_checker/wb_pkt_i[54] (net)                31.2988              0.0000     0.6067 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.6067 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      31.2988              0.0000     0.6067 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.6067 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  31.2988     0.0000     0.6067 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6067 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  31.2988   0.0000     0.6067 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0294   0.0010 @   0.6076 f d 
  data arrival time                                                                    0.6076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0910   0.0000   0.3411 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0787   0.2248     0.5659 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  24.0028     0.0000     0.5659 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5659 f
  core/be/be_calculator/wb_pkt_o[45] (net)             24.0028              0.0000     0.5659 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5659 f
  core/be/wb_pkt[45] (net)                             24.0028              0.0000     0.5659 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5659 f
  core/be/be_checker/wb_pkt_i[45] (net)                24.0028              0.0000     0.5659 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5659 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      24.0028              0.0000     0.5659 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5659 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  24.0028     0.0000     0.5659 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[45] (bsg_dff_width_p68_0)   0.0000   0.5659 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[45] (net)  24.0028   0.0000   0.5659 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_/D (DFFX1)   0.0787  -0.0127 &   0.5532 f
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3510     0.3510
  clock reconvergence pessimism                                            -0.0050     0.3460
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_/CLK (DFFX1)   0.0000   0.3460 r
  library hold time                                                        -0.0003     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1681   0.0000   0.3335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0336   0.1841   0.5175 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   2.8275   0.0000   0.5175 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5175 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   2.8275       0.0000     0.5175 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5175 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   2.8275   0.0000   0.5175 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0336   0.0000 &   0.5175 r
  data arrival time                                                                    0.5175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0044     0.3353
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                        -0.0253     0.3100
  data required time                                                                   0.3100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3100
  data arrival time                                                                   -0.5175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1675   0.0000   0.3333 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0339   0.1842   0.5176 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.9431   0.0000   0.5176 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5176 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.9431      0.0000     0.5176 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5176 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.9431   0.0000   0.5176 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0339   0.0000 &   0.5176 r
  data arrival time                                                                    0.5176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3398     0.3398
  clock reconvergence pessimism                                            -0.0044     0.3354
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                        -0.0254     0.3100
  data required time                                                                   0.3100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3100
  data arrival time                                                                   -0.5176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3563     0.3563
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1613   0.0000   0.3563 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0340   0.1838     0.5401 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.9672     0.0000     0.5401 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5401 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.9672   0.0000     0.5401 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5401 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.9672           0.0000     0.5401 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0340   0.0000 &   0.5401 r
  data arrival time                                                                    0.5401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  clock reconvergence pessimism                                            -0.0044     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                        -0.0253     0.3325
  data required time                                                                   0.3325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3325
  data arrival time                                                                   -0.5401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1865   0.0000    0.3670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0325    0.1848     0.5518 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.4246      0.0000     0.5518 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5518 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.4246   0.0000     0.5518 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5518 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.4246           0.0000     0.5518 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0325   0.0000 &   0.5518 r
  data arrival time                                                                    0.5518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3739     0.3739
  clock reconvergence pessimism                                            -0.0044     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                        -0.0253     0.3442
  data required time                                                                   0.3442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3442
  data arrival time                                                                   -0.5518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1675   0.0000   0.3337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0338   0.1841   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.8944   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.8944      0.0000     0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.8944   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0338   0.0000 &   0.5178 r
  data arrival time                                                                    0.5178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  clock reconvergence pessimism                                            -0.0044     0.3356
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.3356 r
  library hold time                                                        -0.0254     0.3102
  data required time                                                                   0.3102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3102
  data arrival time                                                                   -0.5178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0335   0.1941     0.5365 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.9573     0.0000     0.5365 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5365 f
  core/be/be_calculator/wb_pkt_o[61] (net)              3.9573              0.0000     0.5365 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5365 f
  core/be/wb_pkt[61] (net)                              3.9573              0.0000     0.5365 f
  core/be/icc_place64/INP (NBUFFX8)                               0.0335    0.0000 &   0.5365 f
  core/be/icc_place64/Z (NBUFFX8)                                 0.0430    0.0732 @   0.6098 f
  core/be/n117 (net)                            5      35.9293              0.0000     0.6098 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.6098 f
  core/be/be_checker/wb_pkt_i[61] (net)                35.9293              0.0000     0.6098 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.6098 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      35.9293              0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.6098 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  35.9293     0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  35.9293   0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0430  -0.0021 @   0.6077 f d 
  data arrival time                                                                    0.6077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3336     0.3336
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1675   0.0000   0.3336 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0339   0.1842   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.9278   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.9278      0.0000     0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.9278   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0339   0.0000 &   0.5178 r
  data arrival time                                                                    0.5178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  clock reconvergence pessimism                                            -0.0044     0.3356
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.3356 r
  library hold time                                                        -0.0254     0.3102
  data required time                                                                   0.3102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3102
  data arrival time                                                                   -0.5178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0643   0.2158     0.5582 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  17.5920     0.0000     0.5582 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5582 f
  core/be/be_calculator/wb_pkt_o[40] (net)             17.5920              0.0000     0.5582 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5582 f
  core/be/wb_pkt[40] (net)                             17.5920              0.0000     0.5582 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5582 f
  core/be/be_checker/wb_pkt_i[40] (net)                17.5920              0.0000     0.5582 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5582 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      17.5920              0.0000     0.5582 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5582 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  17.5920     0.0000     0.5582 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[40] (bsg_dff_width_p68_0)   0.0000   0.5582 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[40] (net)  17.5920   0.0000   0.5582 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_/D (DFFX1)   0.0643  -0.0016 &   0.5566 f
  data arrival time                                                                    0.5566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  clock reconvergence pessimism                                            -0.0050     0.3465
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_/CLK (DFFX1)   0.0000   0.3465 r
  library hold time                                                         0.0025     0.3490
  data required time                                                                   0.3490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3490
  data arrival time                                                                   -0.5566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1665   0.0000   0.3807 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0336   0.1839   0.5646 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.8232   0.0000   0.5646 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5646 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.8232      0.0000     0.5646 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5646 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.8232   0.0000   0.5646 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0336   0.0000 &   0.5646 r
  data arrival time                                                                    0.5646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0052     0.3823
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                        -0.0253     0.3570
  data required time                                                                   0.3570
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3570
  data arrival time                                                                   -0.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3556     0.3556
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1612   0.0000   0.3556 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0339   0.1837     0.5393 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   2.9548     0.0000     0.5393 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5393 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   2.9548   0.0000     0.5393 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5393 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   2.9548           0.0000     0.5393 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0339   0.0000 &   0.5394 r
  data arrival time                                                                    0.5394

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0044     0.3571
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3571 r
  library hold time                                                        -0.0253     0.3317
  data required time                                                                   0.3317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3317
  data arrival time                                                                   -0.5394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.2065   0.0000   0.3892 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0623   0.2269   0.6161 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2  16.7099   0.0000   0.6161 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6161 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)  16.7099            0.0000     0.6161 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.6161 f
  core/be/be_checker/dispatch_pkt_o[40] (net)          16.7099              0.0000     0.6161 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.6161 f
  core/be/dispatch_pkt[40] (net)                       16.7099              0.0000     0.6161 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.6161 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)       16.7099              0.0000     0.6161 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.6161 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)  16.7099           0.0000     0.6161 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0623  -0.0042 &   0.6119 f
  data arrival time                                                                    0.6119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                            -0.0050     0.3916
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.3916 r
  library hold time                                                         0.0126     0.4042
  data required time                                                                   0.4042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4042
  data arrival time                                                                   -0.6119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1613   0.0000    0.3567 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0347    0.1842     0.5410 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   3.2203      0.0000     0.5410 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5410 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   3.2203    0.0000     0.5410 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5410 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   3.2203           0.0000     0.5410 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0347   0.0000 &   0.5410 r
  data arrival time                                                                    0.5410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3632     0.3632
  clock reconvergence pessimism                                            -0.0044     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3589 r
  library hold time                                                        -0.0256     0.3333
  data required time                                                                   0.3333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3333
  data arrival time                                                                   -0.5410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3883     0.3883
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.2066   0.0000   0.3883 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0620   0.2267   0.6151 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2  16.5958   0.0000   0.6151 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6151 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)  16.5958            0.0000     0.6151 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.6151 f
  core/be/be_checker/dispatch_pkt_o[36] (net)          16.5958              0.0000     0.6151 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.6151 f
  core/be/dispatch_pkt[36] (net)                       16.5958              0.0000     0.6151 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.6151 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)       16.5958              0.0000     0.6151 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.6151 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)  16.5958           0.0000     0.6151 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0620  -0.0042 &   0.6109 f
  data arrival time                                                                    0.6109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3955     0.3955
  clock reconvergence pessimism                                            -0.0050     0.3905
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.3905 r
  library hold time                                                         0.0127     0.4031
  data required time                                                                   0.4031
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4031
  data arrival time                                                                   -0.6109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1737   0.0000    0.3836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0336    0.1845     0.5681 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.8343      0.0000     0.5681 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.5681 r
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.8343          0.0000     0.5681 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.5681 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.8343           0.0000     0.5681 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0336   0.0000 &   0.5681 r
  data arrival time                                                                    0.5681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  clock reconvergence pessimism                                            -0.0050     0.3857
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.3857 r
  library hold time                                                        -0.0254     0.3603
  data required time                                                                   0.3603
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3603
  data arrival time                                                                   -0.5681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.2038   0.0000    0.3897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0879    0.2421     0.6318 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2  27.9590      0.0000     0.6318 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.6318 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)  27.9590            0.0000     0.6318 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.6318 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)  27.9590           0.0000     0.6318 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0879  -0.0246 &   0.6072 f
  data arrival time                                                                    0.6072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0051     0.3916
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.3916 r
  library hold time                                                         0.0078     0.3993
  data required time                                                                   0.3993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3993
  data arrival time                                                                   -0.6072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3562     0.3562
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1613   0.0000    0.3562 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0345    0.1841     0.5403 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   3.1602      0.0000     0.5403 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5403 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   3.1602   0.0000     0.5403 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5403 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   3.1602           0.0000     0.5403 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0345   0.0000 &   0.5403 r
  data arrival time                                                                    0.5403

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  clock reconvergence pessimism                                            -0.0044     0.3579
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                        -0.0255     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.5403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1680   0.0000   0.3331 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0345   0.1847   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   3.1795   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   3.1795      0.0000     0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   3.1795   0.0000   0.5178 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0345   0.0000 &   0.5178 r
  data arrival time                                                                    0.5178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3399     0.3399
  clock reconvergence pessimism                                            -0.0044     0.3355
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3355 r
  library hold time                                                        -0.0256     0.3099
  data required time                                                                   0.3099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3099
  data arrival time                                                                   -0.5178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3568     0.3568
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1613   0.0000    0.3568 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0350    0.1844     0.5413 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   3.3424      0.0000     0.5413 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5413 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   3.3424    0.0000     0.5413 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5413 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   3.3424           0.0000     0.5413 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0350   0.0000 &   0.5413 r
  data arrival time                                                                    0.5413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3633     0.3633
  clock reconvergence pessimism                                            -0.0044     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3590 r
  library hold time                                                        -0.0257     0.3333
  data required time                                                                   0.3333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3333
  data arrival time                                                                   -0.5413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0332   0.1938     0.5354 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.7982     0.0000     0.5354 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5354 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.7982              0.0000     0.5354 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5354 f
  core/be/wb_pkt[48] (net)                              3.7982              0.0000     0.5354 f
  core/be/icc_place50/INP (NBUFFX8)                               0.0332    0.0000 &   0.5354 f
  core/be/icc_place50/Z (NBUFFX8)                                 0.0403    0.0718 @   0.6072 f
  core/be/n103 (net)                            5      30.5886              0.0000     0.6072 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.6072 f
  core/be/be_checker/wb_pkt_i[48] (net)                30.5886              0.0000     0.6072 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.6072 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      30.5886              0.0000     0.6072 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.6072 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  30.5886     0.0000     0.6072 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6072 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  30.5886   0.0000     0.6072 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0292   0.0010 @   0.6081 f d 
  data arrival time                                                                    0.6081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1824   0.0000    0.3891 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0330    0.1848     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.6060      0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5739 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.6060              0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.6060           0.0000     0.5739 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0330   0.0000 &   0.5739 r
  data arrival time                                                                    0.5739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3964     0.3964
  clock reconvergence pessimism                                            -0.0052     0.3912
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3912 r
  library hold time                                                        -0.0254     0.3659
  data required time                                                                   0.3659
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3659
  data arrival time                                                                   -0.5739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1747   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0337    0.1847     0.5626 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   2.8713      0.0000     0.5626 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5626 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   2.8713    0.0000     0.5626 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5626 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   2.8713           0.0000     0.5626 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0337   0.0000 &   0.5626 r
  data arrival time                                                                    0.5626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0051     0.3800
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3800 r
  library hold time                                                        -0.0255     0.3546
  data required time                                                                   0.3546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3546
  data arrival time                                                                   -0.5626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3811     0.3811
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1665   0.0000   0.3811 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0336   0.1840   0.5650 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.8502   0.0000   0.5650 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5650 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.8502      0.0000     0.5650 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5650 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.8502   0.0000   0.5650 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0336   0.0000 &   0.5651 r
  data arrival time                                                                    0.5651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0052     0.3823
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                        -0.0253     0.3570
  data required time                                                                   0.3570
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3570
  data arrival time                                                                   -0.5651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1613   0.0000   0.3566 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0353   0.1847     0.5412 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   3.4538     0.0000     0.5412 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5412 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   3.4538    0.0000     0.5412 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5412 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   3.4538           0.0000     0.5412 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0353   0.0000 &   0.5413 r
  data arrival time                                                                    0.5413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3633     0.3633
  clock reconvergence pessimism                                            -0.0044     0.3589
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3589 r
  library hold time                                                        -0.0258     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.5413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0331   0.1937     0.5362 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.7883     0.0000     0.5362 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5362 f
  core/be/be_calculator/wb_pkt_o[53] (net)              3.7883              0.0000     0.5362 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5362 f
  core/be/wb_pkt[53] (net)                              3.7883              0.0000     0.5362 f
  core/be/icc_place58/INP (NBUFFX8)                               0.0331    0.0000 &   0.5362 f
  core/be/icc_place58/Z (NBUFFX8)                                 0.0437    0.0736 @   0.6098 f
  core/be/n111 (net)                            5      38.3326              0.0000     0.6098 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6098 f
  core/be/be_checker/wb_pkt_i[53] (net)                38.3326              0.0000     0.6098 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6098 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      38.3326              0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6098 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  38.3326     0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  38.3326   0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0318  -0.0028 @   0.6070 f d 
  data arrival time                                                                    0.6070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0910   0.0000   0.3433 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0389   0.1984     0.5417 f
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1   6.2715     0.0000     0.5417 f
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.5417 f
  core/be/be_calculator/wb_pkt_o[36] (net)              6.2715              0.0000     0.5417 f
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.5417 f
  core/be/wb_pkt[36] (net)                              6.2715              0.0000     0.5417 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0389   -0.0004 &   0.5413 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0469    0.0762 @   0.6175 f
  core/be/n97 (net)                             5      43.0652              0.0000     0.6175 f
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.6175 f
  core/be/be_checker/wb_pkt_i[36] (net)                43.0652              0.0000     0.6175 f
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.6175 f
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      43.0652              0.0000     0.6175 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.6175 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  43.0652     0.0000     0.6175 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6175 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  43.0652   0.0000     0.6175 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[36] (saed90_64x32_2P)   0.0469  -0.0093 @   0.6082 f d 
  data arrival time                                                                    0.6082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1747   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0338    0.1848     0.5626 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.9220      0.0000     0.5626 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5626 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.9220    0.0000     0.5626 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5626 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.9220            0.0000     0.5626 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0338    0.0000 &   0.5626 r
  data arrival time                                                                    0.5626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0051     0.3800
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.3800 r
  library hold time                                                        -0.0255     0.3545
  data required time                                                                   0.3545
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3545
  data arrival time                                                                   -0.5626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1824   0.0000    0.3892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0327    0.1846     0.5738 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.4942      0.0000     0.5738 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5738 r
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.4942              0.0000     0.5738 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5738 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.4942           0.0000     0.5738 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0327   0.0000 &   0.5738 r
  data arrival time                                                                    0.5738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3961     0.3961
  clock reconvergence pessimism                                            -0.0052     0.3910
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3910 r
  library hold time                                                        -0.0253     0.3657
  data required time                                                                   0.3657
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3657
  data arrival time                                                                   -0.5738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_/CLK (DFFX1)   0.1865   0.0000   0.3683 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_/Q (DFFX1)   0.0897   0.2417   0.6100 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[96] (net)     7  28.7413   0.0000   0.6100 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[96] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6100 f
  core/be/be_checker/scheduler/dispatch_pkt_o[248] (net)  28.7413           0.0000     0.6100 f
  core/be/be_checker/scheduler/dispatch_pkt_o[248] (bp_be_scheduler_02_0)   0.0000     0.6100 f
  core/be/be_checker/dispatch_pkt_o[248] (net)         28.7413              0.0000     0.6100 f
  core/be/be_checker/dispatch_pkt_o[248] (bp_be_checker_top_02_0)           0.0000     0.6100 f
  core/be/dispatch_pkt[244] (net)                      28.7413              0.0000     0.6100 f
  core/be/be_calculator/dispatch_pkt_i[248] (bp_be_calculator_top_02_0)     0.0000     0.6100 f
  core/be/be_calculator/dispatch_pkt_i[248] (net)      28.7413              0.0000     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_i[38] (bsg_dff_width_p415_0)    0.0000     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_i[38] (net)  28.7413            0.0000     0.6100 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/D (DFFX1)   0.0897    0.0011 &   0.6111 f
  data arrival time                                                                    0.6111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0034     0.3955
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)           0.0000     0.3955 r
  library hold time                                                         0.0075     0.4030
  data required time                                                                   0.4030
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4030
  data arrival time                                                                   -0.6111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1825   0.0000    0.3892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0329    0.1848     0.5740 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   2.5821      0.0000     0.5740 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5740 r
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    2.5821              0.0000     0.5740 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5740 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   2.5821           0.0000     0.5740 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0329   0.0000 &   0.5740 r
  data arrival time                                                                    0.5740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3964     0.3964
  clock reconvergence pessimism                                            -0.0052     0.3912
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3912 r
  library hold time                                                        -0.0254     0.3658
  data required time                                                                   0.3658
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3658
  data arrival time                                                                   -0.5740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3410     0.3410
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0910   0.0000   0.3410 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0331   0.1937     0.5347 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   3.7653     0.0000     0.5347 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5347 f
  core/be/be_calculator/wb_pkt_o[54] (net)              3.7653              0.0000     0.5347 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5347 f
  core/be/wb_pkt[54] (net)                              3.7653              0.0000     0.5347 f
  core/be/icc_place54/INP (NBUFFX8)                               0.0331    0.0000 &   0.5347 f
  core/be/icc_place54/Z (NBUFFX8)                                 0.0406    0.0719 @   0.6067 f
  core/be/n107 (net)                            5      31.2988              0.0000     0.6067 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.6067 f
  core/be/be_checker/wb_pkt_i[54] (net)                31.2988              0.0000     0.6067 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.6067 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      31.2988              0.0000     0.6067 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.6067 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  31.2988     0.0000     0.6067 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6067 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  31.2988   0.0000     0.6067 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0294   0.0004 @   0.6071 f d 
  data arrival time                                                                    0.6071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1825   0.0000    0.3896 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0332    0.1850     0.5746 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.7028      0.0000     0.5746 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5746 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.7028              0.0000     0.5746 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5746 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.7028           0.0000     0.5746 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0332   0.0000 &   0.5746 r
  data arrival time                                                                    0.5746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0052     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3919 r
  library hold time                                                        -0.0255     0.3664
  data required time                                                                   0.3664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3664
  data arrival time                                                                   -0.5746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1664   0.0000   0.3792 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0341   0.1842   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   3.0011   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   3.0011      0.0000     0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   3.0011   0.0000   0.5634 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0341   0.0000 &   0.5634 r
  data arrival time                                                                    0.5634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3859     0.3859
  clock reconvergence pessimism                                            -0.0052     0.3807
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                        -0.0255     0.3552
  data required time                                                                   0.3552
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3552
  data arrival time                                                                   -0.5634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1681   0.0000   0.3332 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0348   0.1849   0.5180 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.2634   0.0000   0.5180 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5180 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.2634      0.0000     0.5180 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5180 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.2634   0.0000   0.5180 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0348  -0.0004 &   0.5176 r
  data arrival time                                                                    0.5176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3395     0.3395
  clock reconvergence pessimism                                            -0.0044     0.3351
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3351 r
  library hold time                                                        -0.0257     0.3094
  data required time                                                                   0.3094
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3094
  data arrival time                                                                   -0.5176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0326   0.1933     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   3.5658     0.0000     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[34] (net)              3.5658              0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5373 f
  core/be/wb_pkt[34] (net)                              3.5658              0.0000     0.5373 f
  core/be/icc_place51/INP (NBUFFX8)                               0.0326    0.0000 &   0.5373 f
  core/be/icc_place51/Z (NBUFFX8)                                 0.0458    0.0746 @   0.6119 f
  core/be/n104 (net)                            5      43.1828              0.0000     0.6119 f
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.6119 f
  core/be/be_checker/wb_pkt_i[34] (net)                43.1828              0.0000     0.6119 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.6119 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      43.1828              0.0000     0.6119 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.6119 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  43.1828     0.0000     0.6119 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6119 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  43.1828   0.0000     0.6119 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[34] (saed90_64x32_2P)   0.0333  -0.0036 @   0.6083 f d 
  data arrival time                                                                    0.6083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0910   0.0000   0.3419 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0505   0.1862     0.5281 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   8.9955     0.0000     0.5281 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5281 r
  core/be/be_calculator/wb_pkt_o[47] (net)              8.9955              0.0000     0.5281 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5281 r
  core/be/wb_pkt[47] (net)                              8.9955              0.0000     0.5281 r
  core/be/icc_place24/INP (NBUFFX8)                               0.0505    0.0003 &   0.5284 r
  core/be/icc_place24/Z (NBUFFX8)                                 0.0492    0.0818 @   0.6102 r
  core/be/n77 (net)                             5      36.8315              0.0000     0.6102 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.6102 r
  core/be/be_checker/wb_pkt_i[47] (net)                36.8315              0.0000     0.6102 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.6102 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      36.8315              0.0000     0.6102 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.6102 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  36.8315     0.0000     0.6102 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6102 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  36.8315   0.0000     0.6102 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0492  -0.0018 @   0.6084 r d 
  data arrival time                                                                    0.6084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1675   0.0000   0.3337 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0345   0.1846   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   3.1489   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   3.1489      0.0000     0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   3.1489   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0345   0.0000 &   0.5183 r
  data arrival time                                                                    0.5183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3400     0.3400
  clock reconvergence pessimism                                            -0.0044     0.3356
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.3356 r
  library hold time                                                        -0.0256     0.3100
  data required time                                                                   0.3100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3100
  data arrival time                                                                   -0.5183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1865   0.0000   0.3670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0332   0.1853     0.5523 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   2.6858     0.0000     0.5523 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5523 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   2.6858   0.0000     0.5523 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5523 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   2.6858           0.0000     0.5523 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0332   0.0000 &   0.5523 r
  data arrival time                                                                    0.5523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3739     0.3739
  clock reconvergence pessimism                                            -0.0044     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                        -0.0255     0.3440
  data required time                                                                   0.3440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3440
  data arrival time                                                                   -0.5523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0335   0.1941     0.5365 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.9573     0.0000     0.5365 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5365 f
  core/be/be_calculator/wb_pkt_o[61] (net)              3.9573              0.0000     0.5365 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5365 f
  core/be/wb_pkt[61] (net)                              3.9573              0.0000     0.5365 f
  core/be/icc_place64/INP (NBUFFX8)                               0.0335    0.0000 &   0.5365 f
  core/be/icc_place64/Z (NBUFFX8)                                 0.0430    0.0732 @   0.6098 f
  core/be/n117 (net)                            5      35.9293              0.0000     0.6098 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.6098 f
  core/be/be_checker/wb_pkt_i[61] (net)                35.9293              0.0000     0.6098 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.6098 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      35.9293              0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.6098 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  35.9293     0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  35.9293   0.0000     0.6098 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0430  -0.0026 @   0.6072 f d 
  data arrival time                                                                    0.6072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1681   0.0000   0.3335 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0345   0.1846   0.5182 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   3.1503   0.0000   0.5182 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5182 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   3.1503       0.0000     0.5182 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5182 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   3.1503   0.0000   0.5182 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0345   0.0000 &   0.5182 r
  data arrival time                                                                    0.5182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3398     0.3398
  clock reconvergence pessimism                                            -0.0044     0.3354
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                        -0.0256     0.3098
  data required time                                                                   0.3098
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3098
  data arrival time                                                                   -0.5182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1865   0.0000   0.3683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0345   0.1861     0.5544 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   3.1601     0.0000     0.5544 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5544 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    3.1601              0.0000     0.5544 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5544 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   3.1601           0.0000     0.5544 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0345  -0.0010 &   0.5534 r
  data arrival time                                                                    0.5534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                            -0.0044     0.3708
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.3708 r
  library hold time                                                        -0.0259     0.3450
  data required time                                                                   0.3450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3450
  data arrival time                                                                   -0.5534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3555     0.3555
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1612   0.0000   0.3555 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0347   0.1843     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   3.2392     0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5398 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   3.2392   0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   3.2392           0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0347   0.0000 &   0.5398 r
  data arrival time                                                                    0.5398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  clock reconvergence pessimism                                            -0.0044     0.3569
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3569 r
  library hold time                                                        -0.0256     0.3314
  data required time                                                                   0.3314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3314
  data arrival time                                                                   -0.5398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1679   0.0000   0.3330 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0349   0.1849   0.5179 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   3.3041   0.0000   0.5179 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5179 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   3.3041      0.0000     0.5179 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5179 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   3.3041   0.0000   0.5179 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0349   0.0000 &   0.5180 r
  data arrival time                                                                    0.5180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3396     0.3396
  clock reconvergence pessimism                                            -0.0044     0.3352
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3352 r
  library hold time                                                        -0.0257     0.3095
  data required time                                                                   0.3095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3095
  data arrival time                                                                   -0.5180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0326   0.1933     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   3.5658     0.0000     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[34] (net)              3.5658              0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5373 f
  core/be/wb_pkt[34] (net)                              3.5658              0.0000     0.5373 f
  core/be/icc_place51/INP (NBUFFX8)                               0.0326    0.0000 &   0.5373 f
  core/be/icc_place51/Z (NBUFFX8)                                 0.0458    0.0746 @   0.6119 f
  core/be/n104 (net)                            5      43.1828              0.0000     0.6119 f
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.6119 f
  core/be/be_checker/wb_pkt_i[34] (net)                43.1828              0.0000     0.6119 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.6119 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      43.1828              0.0000     0.6119 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.6119 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  43.1828     0.0000     0.6119 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6119 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  43.1828   0.0000     0.6119 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[34] (saed90_64x32_2P)   0.0334  -0.0045 @   0.6074 f d 
  data arrival time                                                                    0.6074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1661   0.0000   0.3792 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0347   0.1846   0.5638 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   3.2268   0.0000   0.5638 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5638 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   3.2268      0.0000     0.5638 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5638 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   3.2268   0.0000   0.5638 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0347   0.0000 &   0.5639 r
  data arrival time                                                                    0.5639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3862     0.3862
  clock reconvergence pessimism                                            -0.0052     0.3810
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3810 r
  library hold time                                                        -0.0256     0.3553
  data required time                                                                   0.3553
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3553
  data arrival time                                                                   -0.5639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3349     0.3349
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.0897   0.0000   0.3349 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0614   0.2138   0.5488 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2  16.3143   0.0000   0.5488 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5488 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)  16.3143            0.0000     0.5488 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.5488 f
  core/be/be_checker/dispatch_pkt_o[57] (net)          16.3143              0.0000     0.5488 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.5488 f
  core/be/dispatch_pkt[57] (net)                       16.3143              0.0000     0.5488 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.5488 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)       16.3143              0.0000     0.5488 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.5488 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)  16.3143           0.0000     0.5488 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0614  -0.0008 &   0.5480 f
  data arrival time                                                                    0.5480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3415     0.3415
  clock reconvergence pessimism                                            -0.0050     0.3365
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.3365 r
  library hold time                                                         0.0029     0.3395
  data required time                                                                   0.3395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3395
  data arrival time                                                                   -0.5480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3917     0.3917
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.2040   0.0000   0.3917 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0606   0.2256     0.6173 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2  15.9490     0.0000     0.6173 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.6173 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)   15.9490              0.0000     0.6173 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.6173 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)  15.9490           0.0000     0.6173 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0606  -0.0028 &   0.6145 f
  data arrival time                                                                    0.6145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3982     0.3982
  clock reconvergence pessimism                                            -0.0051     0.3931
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.3931 r
  library hold time                                                         0.0128     0.4059
  data required time                                                                   0.4059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4059
  data arrival time                                                                   -0.6145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1675   0.0000   0.3332 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0352   0.1851   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   3.4096   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   3.4096      0.0000     0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   3.4096   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0352  -0.0004 &   0.5179 r
  data arrival time                                                                    0.5179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3395     0.3395
  clock reconvergence pessimism                                            -0.0044     0.3351
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3351 r
  library hold time                                                        -0.0258     0.3093
  data required time                                                                   0.3093
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3093
  data arrival time                                                                   -0.5179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_11_/CLK (DFFX1)      0.1363    0.0000     0.3532 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_11_/Q (DFFX1)        0.0388    0.2048     0.5580 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[11] (net)     2   6.2748           0.0000     0.5580 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[11] (bsg_dff_reset_width_p84_0)    0.0000     0.5580 f
  core/fe/pc_gen/pc_if1[11] (net)                       6.2748              0.0000     0.5580 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[53] (bsg_dff_reset_width_p84_0)    0.0000     0.5580 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[53] (net)      6.2748              0.0000     0.5580 f
  core/fe/pc_gen/pc_gen_stage_reg/U50/IN1 (AND2X1)                0.0388    0.0001 &   0.5581 f
  core/fe/pc_gen/pc_gen_stage_reg/U50/Q (AND2X1)                  0.0258    0.0510     0.6091 f
  core/fe/pc_gen/pc_gen_stage_reg/n108 (net)     1      2.2324              0.0000     0.6091 f
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_53_/D (DFFX1)        0.0258    0.0000 &   0.6091 f
  data arrival time                                                                    0.6091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  clock reconvergence pessimism                                            -0.0041     0.3766
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_53_/CLK (DFFX1)                0.0000     0.3766 r
  library hold time                                                         0.0239     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.6091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1675   0.0000   0.3333 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0348   0.1848   0.5182 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   3.2698   0.0000   0.5182 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5182 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   3.2698      0.0000     0.5182 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5182 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   3.2698   0.0000   0.5182 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0348   0.0000 &   0.5182 r
  data arrival time                                                                    0.5182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0044     0.3353
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                        -0.0257     0.3096
  data required time                                                                   0.3096
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3096
  data arrival time                                                                   -0.5182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0332   0.1938     0.5354 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.7982     0.0000     0.5354 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5354 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.7982              0.0000     0.5354 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5354 f
  core/be/wb_pkt[48] (net)                              3.7982              0.0000     0.5354 f
  core/be/icc_place50/INP (NBUFFX8)                               0.0332    0.0000 &   0.5354 f
  core/be/icc_place50/Z (NBUFFX8)                                 0.0403    0.0718 @   0.6072 f
  core/be/n103 (net)                            5      30.5886              0.0000     0.6072 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.6072 f
  core/be/be_checker/wb_pkt_i[48] (net)                30.5886              0.0000     0.6072 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.6072 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      30.5886              0.0000     0.6072 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.6072 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  30.5886     0.0000     0.6072 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6072 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  30.5886   0.0000     0.6072 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0292   0.0005 @   0.6076 f d 
  data arrival time                                                                    0.6076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3898     0.3898
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.2038   0.0000    0.3898 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0326    0.1863     0.5761 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.4683      0.0000     0.5761 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5761 r
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.4683              0.0000     0.5761 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5761 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.4683           0.0000     0.5761 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0326   0.0000 &   0.5761 r
  data arrival time                                                                    0.5761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  clock reconvergence pessimism                                            -0.0051     0.3929
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3929 r
  library hold time                                                        -0.0256     0.3673
  data required time                                                                   0.3673
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3673
  data arrival time                                                                   -0.5761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0452   0.2031     0.5447 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   9.0269     0.0000     0.5447 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5447 f
  core/be/be_calculator/wb_pkt_o[50] (net)              9.0269              0.0000     0.5447 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5447 f
  core/be/wb_pkt[50] (net)                              9.0269              0.0000     0.5447 f
  core/be/icc_place57/INP (NBUFFX8)                               0.0452   -0.0091 &   0.5356 f
  core/be/icc_place57/Z (NBUFFX8)                                 0.0446    0.0766 @   0.6122 f
  core/be/n110 (net)                            5      37.9638              0.0000     0.6122 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6122 f
  core/be/be_checker/wb_pkt_i[50] (net)                37.9638              0.0000     0.6122 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6122 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      37.9638              0.0000     0.6122 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6122 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  37.9638     0.0000     0.6122 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6122 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  37.9638   0.0000     0.6122 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0446  -0.0033 @   0.6089 f d 
  data arrival time                                                                    0.6089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1824   0.0000    0.3897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0338    0.1853     0.5751 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.8892      0.0000     0.5751 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5751 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.8892              0.0000     0.5751 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5751 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.8892           0.0000     0.5751 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0338   0.0000 &   0.5751 r
  data arrival time                                                                    0.5751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0052     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3919 r
  library hold time                                                        -0.0256     0.3663
  data required time                                                                   0.3663
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3663
  data arrival time                                                                   -0.5751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1665   0.0000   0.3813 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0360   0.1855   0.5668 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   3.7038   0.0000   0.5668 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5668 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   3.7038      0.0000     0.5668 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5668 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   3.7038   0.0000   0.5668 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0360  -0.0006 &   0.5662 r
  data arrival time                                                                    0.5662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  clock reconvergence pessimism                                            -0.0052     0.3834
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3834 r
  library hold time                                                        -0.0260     0.3573
  data required time                                                                   0.3573
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3573
  data arrival time                                                                   -0.5662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1680   0.0000   0.3331 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0358   0.1855   0.5186 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   3.6160   0.0000   0.5186 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5186 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   3.6160      0.0000     0.5186 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5186 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   3.6160   0.0000   0.5186 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0358  -0.0007 &   0.5179 r
  data arrival time                                                                    0.5179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3395     0.3395
  clock reconvergence pessimism                                            -0.0044     0.3351
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3351 r
  library hold time                                                        -0.0260     0.3091
  data required time                                                                   0.3091
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3091
  data arrival time                                                                   -0.5179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1613   0.0000    0.3566 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0350    0.1845     0.5411 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   3.3459      0.0000     0.5411 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5411 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   3.3459   0.0000     0.5411 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5411 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   3.3459           0.0000     0.5411 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0350   0.0000 &   0.5411 r
  data arrival time                                                                    0.5411

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  clock reconvergence pessimism                                            -0.0044     0.3580
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                        -0.0257     0.3323
  data required time                                                                   0.3323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3323
  data arrival time                                                                   -0.5411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0327   0.1934     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[227] (net)     1   3.5970     0.0000     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[227] (bsg_dff_width_p320_0)   0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[35] (net)              3.5970              0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[35] (bp_be_calculator_top_02_0)            0.0000     0.5373 f
  core/be/wb_pkt[35] (net)                              3.5970              0.0000     0.5373 f
  core/be/icc_place47/INP (NBUFFX8)                               0.0327    0.0000 &   0.5373 f
  core/be/icc_place47/Z (NBUFFX8)                                 0.0431    0.0733 @   0.6106 f
  core/be/n100 (net)                            5      37.3348              0.0000     0.6106 f
  core/be/be_checker/wb_pkt_i[35] (bp_be_checker_top_02_0)                  0.0000     0.6106 f
  core/be/be_checker/wb_pkt_i[35] (net)                37.3348              0.0000     0.6106 f
  core/be/be_checker/scheduler/wb_pkt_i[35] (bp_be_scheduler_02_0)          0.0000     0.6106 f
  core/be/be_checker/scheduler/wb_pkt_i[35] (net)      37.3348              0.0000     0.6106 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (bp_be_regfile_02_0)   0.0000   0.6106 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (net)  37.3348     0.0000     0.6106 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6106 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (net)  37.3348   0.0000     0.6106 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[35] (saed90_64x32_2P)   0.0312  -0.0016 @   0.6090 f d 
  data arrival time                                                                    0.6090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0910   0.0000   0.3412 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0858   0.2291     0.5703 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  27.1399     0.0000     0.5703 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.5703 f
  core/be/be_calculator/wb_pkt_o[41] (net)             27.1399              0.0000     0.5703 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.5703 f
  core/be/wb_pkt[41] (net)                             27.1399              0.0000     0.5703 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5703 f
  core/be/be_checker/wb_pkt_i[41] (net)                27.1399              0.0000     0.5703 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5703 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      27.1399              0.0000     0.5703 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5703 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  27.1399     0.0000     0.5703 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[41] (bsg_dff_width_p68_0)   0.0000   0.5703 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[41] (net)  27.1399   0.0000   0.5703 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_/D (DFFX1)   0.0858  -0.0191 &   0.5512 f
  data arrival time                                                                    0.5512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  clock reconvergence pessimism                                            -0.0050     0.3441
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_/CLK (DFFX1)   0.0000   0.3441 r
  library hold time                                                        -0.0017     0.3423
  data required time                                                                   0.3423
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3423
  data arrival time                                                                   -0.5512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1865   0.0000     0.3683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0339    0.1857     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.9393       0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5540 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.9393              0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.9393            0.0000     0.5540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0339    0.0000 &   0.5540 r
  data arrival time                                                                    0.5540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                            -0.0044     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.3709 r
  library hold time                                                        -0.0257     0.3451
  data required time                                                                   0.3451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3451
  data arrival time                                                                   -0.5540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1665   0.0000   0.3814 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0342   0.1844   0.5657 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   3.0655   0.0000   0.5657 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5657 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   3.0655      0.0000     0.5657 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5657 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   3.0655   0.0000   0.5657 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0342   0.0000 &   0.5657 r
  data arrival time                                                                    0.5657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0052     0.3823
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3823 r
  library hold time                                                        -0.0255     0.3568
  data required time                                                                   0.3568
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3568
  data arrival time                                                                   -0.5657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.2038   0.0000    0.3900 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0320    0.1859     0.5759 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.2511      0.0000     0.5759 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5759 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.2511              0.0000     0.5759 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5759 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.2511           0.0000     0.5759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0320   0.0000 &   0.5759 r
  data arrival time                                                                    0.5759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3976     0.3976
  clock reconvergence pessimism                                            -0.0051     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3924 r
  library hold time                                                        -0.0255     0.3670
  data required time                                                                   0.3670
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3670
  data arrival time                                                                   -0.5759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3523     0.3523
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_1_/CLK (DFFX1)       0.1362    0.0000     0.3523 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_1_/Q (DFFX1)         0.0396    0.2054     0.5576 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[1] (net)     2   6.5819            0.0000     0.5576 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[1] (bsg_dff_reset_width_p84_0)     0.0000     0.5576 f
  core/fe/pc_gen/pc_if1[1] (net)                        6.5819              0.0000     0.5576 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[43] (bsg_dff_reset_width_p84_0)    0.0000     0.5576 f
  core/fe/pc_gen/pc_gen_stage_reg/data_i[43] (net)      6.5819              0.0000     0.5576 f
  core/fe/pc_gen/pc_gen_stage_reg/U54/IN1 (AND2X1)                0.0396    0.0001 &   0.5578 f
  core/fe/pc_gen/pc_gen_stage_reg/U54/Q (AND2X1)                  0.0263    0.0515     0.6093 f
  core/fe/pc_gen/pc_gen_stage_reg/n88 (net)     1       2.3970              0.0000     0.6093 f
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_43_/D (DFFX1)        0.0263    0.0000 &   0.6093 f
  data arrival time                                                                    0.6093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  clock reconvergence pessimism                                            -0.0041     0.3766
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_43_/CLK (DFFX1)                0.0000     0.3766 r
  library hold time                                                         0.0238     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.6093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1675   0.0000   0.3333 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0352   0.1851   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   3.4076   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   3.4076      0.0000     0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   3.4076   0.0000   0.5183 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0352   0.0000 &   0.5184 r
  data arrival time                                                                    0.5184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3396     0.3396
  clock reconvergence pessimism                                            -0.0044     0.3352
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3352 r
  library hold time                                                        -0.0258     0.3094
  data required time                                                                   0.3094
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3094
  data arrival time                                                                   -0.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0910   0.0000   0.3419 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0505   0.1862     0.5281 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   8.9955     0.0000     0.5281 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5281 r
  core/be/be_calculator/wb_pkt_o[47] (net)              8.9955              0.0000     0.5281 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5281 r
  core/be/wb_pkt[47] (net)                              8.9955              0.0000     0.5281 r
  core/be/icc_place24/INP (NBUFFX8)                               0.0505    0.0003 &   0.5284 r
  core/be/icc_place24/Z (NBUFFX8)                                 0.0492    0.0818 @   0.6102 r
  core/be/n77 (net)                             5      36.8315              0.0000     0.6102 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.6102 r
  core/be/be_checker/wb_pkt_i[47] (net)                36.8315              0.0000     0.6102 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.6102 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      36.8315              0.0000     0.6102 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.6102 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  36.8315     0.0000     0.6102 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6102 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  36.8315   0.0000     0.6102 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0492  -0.0023 @   0.6079 r d 
  data arrival time                                                                    0.6079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1665   0.0000   0.3814 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0354   0.1851   0.5665 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   3.4834   0.0000   0.5665 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5665 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   3.4834      0.0000     0.5665 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5665 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   3.4834   0.0000   0.5665 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0354   0.0000 &   0.5666 r
  data arrival time                                                                    0.5666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3886     0.3886
  clock reconvergence pessimism                                            -0.0052     0.3834
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3834 r
  library hold time                                                        -0.0259     0.3576
  data required time                                                                   0.3576
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3576
  data arrival time                                                                   -0.5666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.2038   0.0000    0.3901 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0321    0.1859     0.5760 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.2685      0.0000     0.5760 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5760 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.2685              0.0000     0.5760 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5760 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.2685           0.0000     0.5760 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0321   0.0000 &   0.5761 r
  data arrival time                                                                    0.5761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3976     0.3976
  clock reconvergence pessimism                                            -0.0051     0.3925
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3925 r
  library hold time                                                        -0.0255     0.3671
  data required time                                                                   0.3671
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3671
  data arrival time                                                                   -0.5761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.2040   0.0000   0.3916 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0321   0.1859     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   2.2571     0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5775 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   2.2571    0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   2.2571           0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0321   0.0000 &   0.5775 r
  data arrival time                                                                    0.5775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                        -0.0255     0.3685
  data required time                                                                   0.3685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3685
  data arrival time                                                                   -0.5775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3673     0.3673
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1865   0.0000    0.3673 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0338    0.1857     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   2.9039      0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5530 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   2.9039   0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   2.9039           0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0338   0.0000 &   0.5530 r
  data arrival time                                                                    0.5530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3740     0.3740
  clock reconvergence pessimism                                            -0.0044     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3696 r
  library hold time                                                        -0.0257     0.3439
  data required time                                                                   0.3439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3439
  data arrival time                                                                   -0.5530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.2038   0.0000    0.3905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0321    0.1859     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.2681      0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5764 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.2681              0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.2681           0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0321   0.0000 &   0.5764 r
  data arrival time                                                                    0.5764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  clock reconvergence pessimism                                            -0.0051     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                        -0.0255     0.3673
  data required time                                                                   0.3673
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3673
  data arrival time                                                                   -0.5764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1824   0.0000    0.3892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0337    0.1853     0.5745 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.8822      0.0000     0.5745 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5745 r
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.8822              0.0000     0.5745 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5745 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.8822           0.0000     0.5745 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0337   0.0000 &   0.5745 r
  data arrival time                                                                    0.5745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3961     0.3961
  clock reconvergence pessimism                                            -0.0052     0.3909
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3909 r
  library hold time                                                        -0.0256     0.3653
  data required time                                                                   0.3653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3653
  data arrival time                                                                   -0.5745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1675   0.0000   0.3334 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0354   0.1852   0.5187 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   3.5012   0.0000   0.5187 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5187 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   3.5012       0.0000     0.5187 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5187 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   3.5012   0.0000   0.5187 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0354   0.0000 &   0.5187 r
  data arrival time                                                                    0.5187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3398     0.3398
  clock reconvergence pessimism                                            -0.0044     0.3354
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3354 r
  library hold time                                                        -0.0259     0.3095
  data required time                                                                   0.3095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3095
  data arrival time                                                                   -0.5187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1681   0.0000   0.3334 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0354   0.1852   0.5187 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   3.4753   0.0000   0.5187 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5187 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   3.4753       0.0000     0.5187 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5187 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   3.4753   0.0000   0.5187 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0354   0.0000 &   0.5187 r
  data arrival time                                                                    0.5187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3397     0.3397
  clock reconvergence pessimism                                            -0.0044     0.3353
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3353 r
  library hold time                                                        -0.0259     0.3095
  data required time                                                                   0.3095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3095
  data arrival time                                                                   -0.5187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1747   0.0000    0.3779 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0351    0.1856     0.5635 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.3743      0.0000     0.5635 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5635 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.3743    0.0000     0.5635 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5635 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.3743            0.0000     0.5635 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0351    0.0000 &   0.5635 r
  data arrival time                                                                    0.5635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0051     0.3800
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.3800 r
  library hold time                                                        -0.0259     0.3541
  data required time                                                                   0.3541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3541
  data arrival time                                                                   -0.5635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3566     0.3566
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1613   0.0000   0.3566 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0347   0.1842     0.5408 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   3.2329     0.0000     0.5408 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5408 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   3.2329   0.0000     0.5408 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5408 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   3.2329           0.0000     0.5408 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0347   0.0000 &   0.5408 r
  data arrival time                                                                    0.5408

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0044     0.3571
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3571 r
  library hold time                                                        -0.0256     0.3315
  data required time                                                                   0.3315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3315
  data arrival time                                                                   -0.5408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0452   0.2031     0.5447 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   9.0269     0.0000     0.5447 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5447 f
  core/be/be_calculator/wb_pkt_o[50] (net)              9.0269              0.0000     0.5447 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5447 f
  core/be/wb_pkt[50] (net)                              9.0269              0.0000     0.5447 f
  core/be/icc_place57/INP (NBUFFX8)                               0.0452   -0.0091 &   0.5356 f
  core/be/icc_place57/Z (NBUFFX8)                                 0.0446    0.0766 @   0.6122 f
  core/be/n110 (net)                            5      37.9638              0.0000     0.6122 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6122 f
  core/be/be_checker/wb_pkt_i[50] (net)                37.9638              0.0000     0.6122 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6122 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      37.9638              0.0000     0.6122 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6122 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  37.9638     0.0000     0.6122 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6122 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  37.9638   0.0000     0.6122 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0446  -0.0039 @   0.6083 f d 
  data arrival time                                                                    0.6083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1665   0.0000   0.3814 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0336   0.1839   0.5653 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.8378   0.0000   0.5653 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5653 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.8378      0.0000     0.5653 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5653 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.8378   0.0000   0.5653 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0336   0.0000 &   0.5653 r
  data arrival time                                                                    0.5653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3864     0.3864
  clock reconvergence pessimism                                            -0.0052     0.3812
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3812 r
  library hold time                                                        -0.0253     0.3559
  data required time                                                                   0.3559
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3559
  data arrival time                                                                   -0.5653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1825   0.0000    0.3895 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0344    0.1857     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   3.1208      0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5753 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   3.1208              0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   3.1208           0.0000     0.5753 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0344   0.0000 &   0.5753 r
  data arrival time                                                                    0.5753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  clock reconvergence pessimism                                            -0.0052     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3915 r
  library hold time                                                        -0.0258     0.3657
  data required time                                                                   0.3657
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3657
  data arrival time                                                                   -0.5753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_/CLK (DFFX1)   0.1865   0.0000   0.3683 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_/Q (DFFX1)   0.0897   0.2417   0.6100 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[96] (net)     7  28.7413   0.0000   0.6100 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[96] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6100 f
  core/be/be_checker/scheduler/dispatch_pkt_o[248] (net)  28.7413           0.0000     0.6100 f
  core/be/be_checker/scheduler/dispatch_pkt_o[248] (bp_be_scheduler_02_0)   0.0000     0.6100 f
  core/be/be_checker/dispatch_pkt_o[248] (net)         28.7413              0.0000     0.6100 f
  core/be/be_checker/dispatch_pkt_o[248] (bp_be_checker_top_02_0)           0.0000     0.6100 f
  core/be/dispatch_pkt[244] (net)                      28.7413              0.0000     0.6100 f
  core/be/be_calculator/dispatch_pkt_i[248] (bp_be_calculator_top_02_0)     0.0000     0.6100 f
  core/be/be_calculator/dispatch_pkt_i[248] (net)      28.7413              0.0000     0.6100 f
  core/be/be_calculator/reservation_reg/data_i[248] (bsg_dff_width_p295_0)   0.0000    0.6100 f
  core/be/be_calculator/reservation_reg/data_i[248] (net)  28.7413          0.0000     0.6100 f
  core/be/be_calculator/reservation_reg/data_r_reg_248_/D (DFFX1)   0.0897   0.0011 &   0.6111 f
  data arrival time                                                                    0.6111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  clock reconvergence pessimism                                            -0.0034     0.3941
  core/be/be_calculator/reservation_reg/data_r_reg_248_/CLK (DFFX1)         0.0000     0.3941 r
  library hold time                                                         0.0075     0.4015
  data required time                                                                   0.4015
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4015
  data arrival time                                                                   -0.6111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3909     0.3909
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.2039   0.0000    0.3909 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0330    0.1865     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.5924      0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5775 r
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.5924              0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.5924           0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0330   0.0000 &   0.5775 r
  data arrival time                                                                    0.5775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  clock reconvergence pessimism                                            -0.0051     0.3935
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3935 r
  library hold time                                                        -0.0257     0.3678
  data required time                                                                   0.3678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3678
  data arrival time                                                                   -0.5775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0327   0.1934     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[227] (net)     1   3.5970     0.0000     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[227] (bsg_dff_width_p320_0)   0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[35] (net)              3.5970              0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[35] (bp_be_calculator_top_02_0)            0.0000     0.5373 f
  core/be/wb_pkt[35] (net)                              3.5970              0.0000     0.5373 f
  core/be/icc_place47/INP (NBUFFX8)                               0.0327    0.0000 &   0.5373 f
  core/be/icc_place47/Z (NBUFFX8)                                 0.0431    0.0733 @   0.6106 f
  core/be/n100 (net)                            5      37.3348              0.0000     0.6106 f
  core/be/be_checker/wb_pkt_i[35] (bp_be_checker_top_02_0)                  0.0000     0.6106 f
  core/be/be_checker/wb_pkt_i[35] (net)                37.3348              0.0000     0.6106 f
  core/be/be_checker/scheduler/wb_pkt_i[35] (bp_be_scheduler_02_0)          0.0000     0.6106 f
  core/be/be_checker/scheduler/wb_pkt_i[35] (net)      37.3348              0.0000     0.6106 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (bp_be_regfile_02_0)   0.0000   0.6106 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (net)  37.3348     0.0000     0.6106 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6106 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (net)  37.3348   0.0000     0.6106 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[35] (saed90_64x32_2P)   0.0313  -0.0021 @   0.6086 f d 
  data arrival time                                                                    0.6086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.2039   0.0000    0.3896 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0339    0.1871     0.5767 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.9224      0.0000     0.5767 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5767 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.9224              0.0000     0.5767 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5767 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.9224           0.0000     0.5767 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0339   0.0000 &   0.5768 r
  data arrival time                                                                    0.5768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3982     0.3982
  clock reconvergence pessimism                                            -0.0051     0.3931
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3931 r
  library hold time                                                        -0.0260     0.3671
  data required time                                                                   0.3671
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3671
  data arrival time                                                                   -0.5768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.1612   0.0000   0.3554 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0732   0.2298     0.5852 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (net)     3  21.5165     0.0000     0.5852 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (bsg_dff_width_p415_0)   0.0000     0.5852 f
  core/be/be_calculator/commit_pkt_o[22] (net)         21.5165              0.0000     0.5852 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (bsg_dff_width_p415_0)   0.0000     0.5852 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (net)  21.5165           0.0000     0.5852 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/D (DFFX1)   0.0732  -0.0114 &   0.5738 f
  data arrival time                                                                    0.5738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3613     0.3613
  clock reconvergence pessimism                                            -0.0044     0.3569
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)          0.0000     0.3569 r
  library hold time                                                         0.0072     0.3642
  data required time                                                                   0.3642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3642
  data arrival time                                                                   -0.5738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.2065   0.0000   0.3875 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0646   0.2283   0.6158 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2  17.7162   0.0000   0.6158 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6158 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)  17.7162            0.0000     0.6158 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.6158 f
  core/be/be_checker/dispatch_pkt_o[37] (net)          17.7162              0.0000     0.6158 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.6158 f
  core/be/dispatch_pkt[37] (net)                       17.7162              0.0000     0.6158 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.6158 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)       17.7162              0.0000     0.6158 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.6158 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)  17.7162           0.0000     0.6158 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0646  -0.0035 &   0.6123 f
  data arrival time                                                                    0.6123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3955     0.3955
  clock reconvergence pessimism                                            -0.0050     0.3904
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.3904 r
  library hold time                                                         0.0121     0.4026
  data required time                                                                   0.4026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4026
  data arrival time                                                                   -0.6123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.2039   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0334    0.1868     0.5783 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.7608      0.0000     0.5783 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5783 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.7608   0.0000     0.5783 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5783 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.7608           0.0000     0.5783 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0334  -0.0007 &   0.5776 r
  data arrival time                                                                    0.5776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                        -0.0258     0.3679
  data required time                                                                   0.3679
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3679
  data arrival time                                                                   -0.5776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3902     0.3902
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.2038   0.0000    0.3902 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0328    0.1864     0.5765 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.5157      0.0000     0.5765 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5765 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.5157              0.0000     0.5765 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5765 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.5157           0.0000     0.5765 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0328   0.0000 &   0.5765 r
  data arrival time                                                                    0.5765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  clock reconvergence pessimism                                            -0.0051     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3924 r
  library hold time                                                        -0.0257     0.3668
  data required time                                                                   0.3668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3668
  data arrival time                                                                   -0.5765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1825   0.0000    0.3896 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0349    0.1861     0.5756 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.2904      0.0000     0.5756 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5756 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.2904              0.0000     0.5756 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5756 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.2904           0.0000     0.5756 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0349   0.0000 &   0.5757 r
  data arrival time                                                                    0.5757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3970     0.3970
  clock reconvergence pessimism                                            -0.0052     0.3918
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3918 r
  library hold time                                                        -0.0259     0.3658
  data required time                                                                   0.3658
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3658
  data arrival time                                                                   -0.5757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3913     0.3913
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.2039   0.0000    0.3913 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0330    0.1865     0.5778 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.5860      0.0000     0.5778 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5778 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.5860              0.0000     0.5778 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5778 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.5860           0.0000     0.5778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0330   0.0000 &   0.5778 r
  data arrival time                                                                    0.5778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                        -0.0257     0.3680
  data required time                                                                   0.3680
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3680
  data arrival time                                                                   -0.5778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.2038   0.0000    0.3897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0333    0.1867     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.7026      0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5764 r
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.7026              0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.7026           0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0333   0.0000 &   0.5764 r
  data arrival time                                                                    0.5764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  clock reconvergence pessimism                                            -0.0051     0.3923
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3923 r
  library hold time                                                        -0.0258     0.3665
  data required time                                                                   0.3665
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3665
  data arrival time                                                                   -0.5764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0910   0.0000   0.3433 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0389   0.1984     0.5417 f
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1   6.2715     0.0000     0.5417 f
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.5417 f
  core/be/be_calculator/wb_pkt_o[36] (net)              6.2715              0.0000     0.5417 f
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.5417 f
  core/be/wb_pkt[36] (net)                              6.2715              0.0000     0.5417 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0389   -0.0004 &   0.5413 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0469    0.0762 @   0.6175 f
  core/be/n97 (net)                             5      43.0652              0.0000     0.6175 f
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.6175 f
  core/be/be_checker/wb_pkt_i[36] (net)                43.0652              0.0000     0.6175 f
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.6175 f
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      43.0652              0.0000     0.6175 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.6175 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  43.0652     0.0000     0.6175 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6175 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  43.0652   0.0000     0.6175 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[36] (saed90_64x32_2P)   0.0469  -0.0087 @   0.6088 f d 
  data arrival time                                                                    0.6088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1824   0.0000    0.3897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0358    0.1867     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   3.6447      0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5764 r
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   3.6447              0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   3.6447           0.0000     0.5764 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0358  -0.0007 &   0.5757 r
  data arrival time                                                                    0.5757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0052     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3919 r
  library hold time                                                        -0.0262     0.3657
  data required time                                                                   0.3657
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3657
  data arrival time                                                                   -0.5757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)   0.1865   0.0000   0.3679 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)   0.0725   0.2315   0.5994 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (net)     3  21.2369   0.0000   0.5994 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5994 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (net)  21.2369           0.0000     0.5994 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (bp_be_scheduler_02_0)   0.0000     0.5994 f
  core/be/be_checker/dispatch_pkt_o[229] (net)         21.2369              0.0000     0.5994 f
  core/be/be_checker/dispatch_pkt_o[229] (bp_be_checker_top_02_0)           0.0000     0.5994 f
  core/be/dispatch_pkt[225] (net)                      21.2369              0.0000     0.5994 f
  core/be/be_calculator/dispatch_pkt_i[229] (bp_be_calculator_top_02_0)     0.0000     0.5994 f
  core/be/be_calculator/dispatch_pkt_i[229] (net)      21.2369              0.0000     0.5994 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (bsg_dff_width_p415_0)    0.0000     0.5994 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (net)  21.2369            0.0000     0.5994 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)   0.0725   -0.0076 &   0.5918 f
  data arrival time                                                                    0.5918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0044     0.3725
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)           0.0000     0.3725 r
  library hold time                                                         0.0092     0.3818
  data required time                                                                   0.3818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3818
  data arrival time                                                                   -0.5918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0330   0.1936     0.5375 f
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     1   3.7232     0.0000     0.5375 f
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.5375 f
  core/be/be_calculator/wb_pkt_o[5] (net)               3.7232              0.0000     0.5375 f
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)             0.0000     0.5375 f
  core/be/wb_pkt[5] (net)                               3.7232              0.0000     0.5375 f
  core/be/icc_place39/INP (NBUFFX8)                               0.0330    0.0000 &   0.5376 f
  core/be/icc_place39/Z (NBUFFX8)                                 0.0468    0.0755 @   0.6130 f
  core/be/n92 (net)                             5      45.4800              0.0000     0.6130 f
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)                   0.0000     0.6130 f
  core/be/be_checker/wb_pkt_i[5] (net)                 45.4800              0.0000     0.6130 f
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)           0.0000     0.6130 f
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       45.4800              0.0000     0.6130 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)   0.0000   0.6130 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  45.4800      0.0000     0.6130 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6130 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)  45.4800    0.0000     0.6130 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[5] (saed90_64x32_2P)   0.0468  -0.0029 @   0.6102 f d 
  data arrival time                                                                    0.6102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/Q (DFFX1)   0.0805   0.2022     0.5462 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (net)     3  20.4298     0.0000     0.5462 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (bsg_dff_width_p320_0)   0.0000     0.5462 r
  core/be/be_calculator/wb_pkt_o[9] (net)              20.4298              0.0000     0.5462 r
  core/be/be_calculator/wb_pkt_o[9] (bp_be_calculator_top_02_0)             0.0000     0.5462 r
  core/be/wb_pkt[9] (net)                              20.4298              0.0000     0.5462 r
  core/be/be_checker/wb_pkt_i[9] (bp_be_checker_top_02_0)                   0.0000     0.5462 r
  core/be/be_checker/wb_pkt_i[9] (net)                 20.4298              0.0000     0.5462 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (bp_be_scheduler_02_0)           0.0000     0.5462 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (net)       20.4298              0.0000     0.5462 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (bp_be_regfile_02_0)   0.0000   0.5462 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (net)  20.4298      0.0000     0.5462 r
  core/be/be_checker/scheduler/int_regfile/U231/INP (NBUFFX8)     0.0805   -0.0168 &   0.5293 r
  core/be/be_checker/scheduler/int_regfile/U231/Z (NBUFFX8)       0.0446    0.0866 @   0.6159 r
  core/be/be_checker/scheduler/int_regfile/n118 (net)     2  24.6037        0.0000     0.6159 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6159 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (net)  24.6037    0.0000     0.6159 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[9] (saed90_64x32_2P)   0.0322  -0.0057 @   0.6102 r d 
  data arrival time                                                                    0.6102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.2039   0.0000    0.3905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0328    0.1864     0.5768 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.5197      0.0000     0.5768 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5768 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.5197              0.0000     0.5768 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5768 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.5197           0.0000     0.5768 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0328   0.0000 &   0.5768 r
  data arrival time                                                                    0.5768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  clock reconvergence pessimism                                            -0.0051     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3924 r
  library hold time                                                        -0.0257     0.3667
  data required time                                                                   0.3667
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3667
  data arrival time                                                                   -0.5768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3565     0.3565
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1613   0.0000   0.3565 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0355   0.1848     0.5413 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.5328     0.0000     0.5413 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5413 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.5328    0.0000     0.5413 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5413 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.5328           0.0000     0.5413 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0355   0.0000 &   0.5413 r
  data arrival time                                                                    0.5413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0044     0.3570
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3570 r
  library hold time                                                        -0.0258     0.3312
  data required time                                                                   0.3312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3312
  data arrival time                                                                   -0.5413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1664   0.0000   0.3796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0356   0.1852   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   3.5514   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   3.5514      0.0000     0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   3.5514   0.0000   0.5649 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0356   0.0000 &   0.5649 r
  data arrival time                                                                    0.5649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3859     0.3859
  clock reconvergence pessimism                                            -0.0052     0.3807
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3807 r
  library hold time                                                        -0.0259     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.5649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0910   0.0000   0.3436 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0362   0.1963     0.5398 f
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     1   5.1274     0.0000     0.5398 f
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.5398 f
  core/be/be_calculator/wb_pkt_o[37] (net)              5.1274              0.0000     0.5398 f
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_02_0)            0.0000     0.5398 f
  core/be/wb_pkt[37] (net)                              5.1274              0.0000     0.5398 f
  core/be/icc_place48/INP (NBUFFX8)                               0.0362   -0.0015 &   0.5383 f
  core/be/icc_place48/Z (NBUFFX8)                                 0.0459    0.0757 @   0.6141 f
  core/be/n101 (net)                            5      43.1008              0.0000     0.6141 f
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_02_0)                  0.0000     0.6141 f
  core/be/be_checker/wb_pkt_i[37] (net)                43.1008              0.0000     0.6141 f
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_02_0)          0.0000     0.6141 f
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      43.1008              0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_02_0)   0.0000   0.6141 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  43.1008     0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (net)  43.1008   0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[37] (saed90_64x32_2P)   0.0459  -0.0038 @   0.6103 f d 
  data arrival time                                                                    0.6103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.2039   0.0000    0.3901 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0346    0.1876     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   3.1800      0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5777 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   3.1800              0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   3.1800           0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0346   0.0000 &   0.5777 r
  data arrival time                                                                    0.5777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                        -0.0262     0.3675
  data required time                                                                   0.3675
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3675
  data arrival time                                                                   -0.5777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3908     0.3908
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.2039   0.0000    0.3908 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0340    0.1872     0.5780 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.9669      0.0000     0.5780 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5780 r
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.9669              0.0000     0.5780 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5780 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.9669           0.0000     0.5780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0340   0.0000 &   0.5780 r
  data arrival time                                                                    0.5780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  clock reconvergence pessimism                                            -0.0051     0.3936
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3936 r
  library hold time                                                        -0.0260     0.3676
  data required time                                                                   0.3676
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3676
  data arrival time                                                                   -0.5780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.2039   0.0000    0.3916 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0331    0.1866     0.5782 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.6393      0.0000     0.5782 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5782 r
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.6393              0.0000     0.5782 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5782 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.6393           0.0000     0.5782 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0331   0.0000 &   0.5782 r
  data arrival time                                                                    0.5782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  clock reconvergence pessimism                                            -0.0051     0.3936
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3936 r
  library hold time                                                        -0.0257     0.3678
  data required time                                                                   0.3678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3678
  data arrival time                                                                   -0.5782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3918     0.3918
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.2039   0.0000    0.3918 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0335    0.1868     0.5787 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.7765      0.0000     0.5787 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5787 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.7765              0.0000     0.5787 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5787 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.7765            0.0000     0.5787 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0335    0.0000 &   0.5787 r
  data arrival time                                                                    0.5787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  clock reconvergence pessimism                                            -0.0051     0.3942
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3942 r
  library hold time                                                        -0.0259     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.2038   0.0000    0.3901 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0357    0.1884     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.6066      0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5785 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.6066   0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.6066           0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0357  -0.0007 &   0.5777 r
  data arrival time                                                                    0.5777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                        -0.0265     0.3672
  data required time                                                                   0.3672
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3672
  data arrival time                                                                   -0.5777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.2039   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0335    0.1868     0.5784 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.7765      0.0000     0.5784 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5784 r
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.7765             0.0000     0.5784 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5784 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.7765           0.0000     0.5784 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0335   0.0000 &   0.5784 r
  data arrival time                                                                    0.5784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                        -0.0259     0.3679
  data required time                                                                   0.3679
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3679
  data arrival time                                                                   -0.5784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_281_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)   0.1612   0.0000   0.3547 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/Q (DFFX1)   0.0812   0.2348     0.5895 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (net)     3  25.0865     0.0000     0.5895 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (bsg_dff_width_p415_0)   0.0000     0.5895 f
  core/be/be_calculator/commit_pkt_o[20] (net)         25.0865              0.0000     0.5895 f
  core/be/be_calculator/calc_stage_reg/data_i[281] (bsg_dff_width_p415_0)   0.0000     0.5895 f
  core/be/be_calculator/calc_stage_reg/data_i[281] (net)  25.0865           0.0000     0.5895 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/D (DFFX1)   0.0812  -0.0159 &   0.5736 f
  data arrival time                                                                    0.5736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  clock reconvergence pessimism                                            -0.0044     0.3571
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/CLK (DFFX1)          0.0000     0.3571 r
  library hold time                                                         0.0059     0.3630
  data required time                                                                   0.3630
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3630
  data arrival time                                                                   -0.5736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0910   0.0000   0.3436 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0362   0.1963     0.5398 f
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     1   5.1274     0.0000     0.5398 f
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.5398 f
  core/be/be_calculator/wb_pkt_o[37] (net)              5.1274              0.0000     0.5398 f
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_02_0)            0.0000     0.5398 f
  core/be/wb_pkt[37] (net)                              5.1274              0.0000     0.5398 f
  core/be/icc_place48/INP (NBUFFX8)                               0.0362   -0.0015 &   0.5383 f
  core/be/icc_place48/Z (NBUFFX8)                                 0.0459    0.0757 @   0.6141 f
  core/be/n101 (net)                            5      43.1008              0.0000     0.6141 f
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_02_0)                  0.0000     0.6141 f
  core/be/be_checker/wb_pkt_i[37] (net)                43.1008              0.0000     0.6141 f
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_02_0)          0.0000     0.6141 f
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      43.1008              0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_02_0)   0.0000   0.6141 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  43.1008     0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (net)  43.1008   0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[37] (saed90_64x32_2P)   0.0459  -0.0045 @   0.6096 f d 
  data arrival time                                                                    0.6096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.2045   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0337    0.1870     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.8522      0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5785 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.8522              0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.8522           0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0337   0.0000 &   0.5785 r
  data arrival time                                                                    0.5785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3988     0.3988
  clock reconvergence pessimism                                            -0.0051     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                        -0.0259     0.3678
  data required time                                                                   0.3678
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3678
  data arrival time                                                                   -0.5785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.2038   0.0000    0.3904 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0337    0.1870     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.8770      0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5775 r
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.8770              0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.8770           0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0337   0.0000 &   0.5775 r
  data arrival time                                                                    0.5775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  clock reconvergence pessimism                                            -0.0051     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                        -0.0259     0.3668
  data required time                                                                   0.3668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3668
  data arrival time                                                                   -0.5775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.2039   0.0000     0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0339    0.1871     0.5786 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.9252       0.0000     0.5786 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5786 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.9252             0.0000     0.5786 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5786 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.9252            0.0000     0.5786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0339    0.0000 &   0.5787 r
  data arrival time                                                                    0.5787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3939 r
  library hold time                                                        -0.0260     0.3679
  data required time                                                                   0.3679
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3679
  data arrival time                                                                   -0.5787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0330   0.1936     0.5375 f
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     1   3.7232     0.0000     0.5375 f
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.5375 f
  core/be/be_calculator/wb_pkt_o[5] (net)               3.7232              0.0000     0.5375 f
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)             0.0000     0.5375 f
  core/be/wb_pkt[5] (net)                               3.7232              0.0000     0.5375 f
  core/be/icc_place39/INP (NBUFFX8)                               0.0330    0.0000 &   0.5376 f
  core/be/icc_place39/Z (NBUFFX8)                                 0.0468    0.0755 @   0.6130 f
  core/be/n92 (net)                             5      45.4800              0.0000     0.6130 f
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)                   0.0000     0.6130 f
  core/be/be_checker/wb_pkt_i[5] (net)                 45.4800              0.0000     0.6130 f
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)           0.0000     0.6130 f
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       45.4800              0.0000     0.6130 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)   0.0000   0.6130 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  45.4800      0.0000     0.6130 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6130 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)  45.4800    0.0000     0.6130 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[5] (saed90_64x32_2P)   0.0468  -0.0034 @   0.6097 f d 
  data arrival time                                                                    0.6097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1824   0.0000    0.3889 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0357    0.1866     0.5755 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.5936      0.0000     0.5755 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5755 r
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.5936              0.0000     0.5755 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5755 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.5936           0.0000     0.5755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0357   0.0000 &   0.5755 r
  data arrival time                                                                    0.5755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3961     0.3961
  clock reconvergence pessimism                                            -0.0052     0.3909
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3909 r
  library hold time                                                        -0.0262     0.3647
  data required time                                                                   0.3647
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3647
  data arrival time                                                                   -0.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3918     0.3918
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.2039   0.0000    0.3918 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0337    0.1870     0.5788 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.8600      0.0000     0.5788 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5788 r
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.8600              0.0000     0.5788 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5788 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.8600           0.0000     0.5788 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0337   0.0000 &   0.5789 r
  data arrival time                                                                    0.5789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  clock reconvergence pessimism                                            -0.0051     0.3940
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3940 r
  library hold time                                                        -0.0259     0.3681
  data required time                                                                   0.3681
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3681
  data arrival time                                                                   -0.5789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.0910   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/Q (DFFX1)   0.0805   0.2022     0.5462 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (net)     3  20.4298     0.0000     0.5462 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (bsg_dff_width_p320_0)   0.0000     0.5462 r
  core/be/be_calculator/wb_pkt_o[9] (net)              20.4298              0.0000     0.5462 r
  core/be/be_calculator/wb_pkt_o[9] (bp_be_calculator_top_02_0)             0.0000     0.5462 r
  core/be/wb_pkt[9] (net)                              20.4298              0.0000     0.5462 r
  core/be/be_checker/wb_pkt_i[9] (bp_be_checker_top_02_0)                   0.0000     0.5462 r
  core/be/be_checker/wb_pkt_i[9] (net)                 20.4298              0.0000     0.5462 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (bp_be_scheduler_02_0)           0.0000     0.5462 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (net)       20.4298              0.0000     0.5462 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (bp_be_regfile_02_0)   0.0000   0.5462 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (net)  20.4298      0.0000     0.5462 r
  core/be/be_checker/scheduler/int_regfile/U231/INP (NBUFFX8)     0.0805   -0.0168 &   0.5293 r
  core/be/be_checker/scheduler/int_regfile/U231/Z (NBUFFX8)       0.0446    0.0866 @   0.6159 r
  core/be/be_checker/scheduler/int_regfile/n118 (net)     2  24.6037        0.0000     0.6159 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6159 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (net)  24.6037    0.0000     0.6159 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[9] (saed90_64x32_2P)   0.0322  -0.0062 @   0.6097 r d 
  data arrival time                                                                    0.6097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.2038   0.0000    0.3905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0340    0.1872     0.5776 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.9567      0.0000     0.5776 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5776 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.9567              0.0000     0.5776 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5776 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.9567           0.0000     0.5776 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0340   0.0000 &   0.5777 r
  data arrival time                                                                    0.5777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3979     0.3979
  clock reconvergence pessimism                                            -0.0051     0.3928
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3928 r
  library hold time                                                        -0.0260     0.3668
  data required time                                                                   0.3668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3668
  data arrival time                                                                   -0.5777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2109


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3869     0.3869
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.2065   0.0000   0.3869 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0658   0.2290   0.6159 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2  18.2737   0.0000   0.6159 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6159 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)  18.2737            0.0000     0.6159 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.6159 f
  core/be/be_checker/dispatch_pkt_o[35] (net)          18.2737              0.0000     0.6159 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.6159 f
  core/be/dispatch_pkt[35] (net)                       18.2737              0.0000     0.6159 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.6159 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)       18.2737              0.0000     0.6159 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.6159 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)  18.2737           0.0000     0.6159 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0658  -0.0041 &   0.6118 f
  data arrival time                                                                    0.6118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3941     0.3941
  clock reconvergence pessimism                                            -0.0050     0.3890
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.3890 r
  library hold time                                                         0.0119     0.4009
  data required time                                                                   0.4009
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4009
  data arrival time                                                                   -0.6118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2109


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.2038   0.0000    0.3903 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0340    0.1872     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.9779      0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5775 r
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.9779              0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.9779           0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0340   0.0000 &   0.5775 r
  data arrival time                                                                    0.5775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  clock reconvergence pessimism                                            -0.0051     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3926 r
  library hold time                                                        -0.0260     0.3666
  data required time                                                                   0.3666
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3666
  data arrival time                                                                   -0.5775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.2039   0.0000    0.3900 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0344    0.1875     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   3.1227      0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5775 r
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    3.1227              0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   3.1227           0.0000     0.5775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0344   0.0000 &   0.5775 r
  data arrival time                                                                    0.5775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  clock reconvergence pessimism                                            -0.0051     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3926 r
  library hold time                                                        -0.0261     0.3665
  data required time                                                                   0.3665
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3665
  data arrival time                                                                   -0.5775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.2038   0.0000    0.3903 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0342    0.1873     0.5776 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   3.0502      0.0000     0.5776 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5776 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   3.0502              0.0000     0.5776 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5776 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   3.0502           0.0000     0.5776 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0342   0.0000 &   0.5776 r
  data arrival time                                                                    0.5776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  clock reconvergence pessimism                                            -0.0051     0.3926
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3926 r
  library hold time                                                        -0.0261     0.3666
  data required time                                                                   0.3666
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3666
  data arrival time                                                                   -0.5776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1747   0.0000    0.3783 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0366    0.1866     0.5649 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   3.9195      0.0000     0.5649 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5649 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   3.9195    0.0000     0.5649 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5649 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   3.9195           0.0000     0.5649 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0366   0.0000 &   0.5649 r
  data arrival time                                                                    0.5649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3853     0.3853
  clock reconvergence pessimism                                            -0.0051     0.3802
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.3802 r
  library hold time                                                        -0.0263     0.3538
  data required time                                                                   0.3538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3538
  data arrival time                                                                   -0.5649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.2038   0.0000    0.3895 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0343    0.1874     0.5769 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   3.0774      0.0000     0.5769 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5769 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   3.0774              0.0000     0.5769 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5769 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   3.0774           0.0000     0.5769 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0343   0.0000 &   0.5770 r
  data arrival time                                                                    0.5770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0051     0.3919
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3919 r
  library hold time                                                        -0.0261     0.3659
  data required time                                                                   0.3659
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3659
  data arrival time                                                                   -0.5770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.2040   0.0000    0.3923 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0356    0.1882     0.5806 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   3.5382      0.0000     0.5806 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5806 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   3.5382   0.0000     0.5806 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5806 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   3.5382           0.0000     0.5806 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0356  -0.0011 &   0.5795 r
  data arrival time                                                                    0.5795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  clock reconvergence pessimism                                            -0.0051     0.3947
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3947 r
  library hold time                                                        -0.0264     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3351     0.3351
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.0897   0.0000   0.3351 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0681   0.2180   0.5531 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2  19.2838   0.0000   0.5531 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5531 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)  19.2838            0.0000     0.5531 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.5531 f
  core/be/be_checker/dispatch_pkt_o[53] (net)          19.2838              0.0000     0.5531 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.5531 f
  core/be/dispatch_pkt[53] (net)                       19.2838              0.0000     0.5531 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.5531 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)       19.2838              0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)  19.2838           0.0000     0.5531 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0681  -0.0036 &   0.5495 f
  data arrival time                                                                    0.5495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  clock reconvergence pessimism                                            -0.0050     0.3366
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.3366 r
  library hold time                                                         0.0016     0.3382
  data required time                                                                   0.3382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3382
  data arrival time                                                                   -0.5495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3422     0.3422
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0910   0.0000   0.3422 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0360   0.1961     0.5383 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   5.0241     0.0000     0.5383 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5383 f
  core/be/be_calculator/wb_pkt_o[59] (net)              5.0241              0.0000     0.5383 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5383 f
  core/be/wb_pkt[59] (net)                              5.0241              0.0000     0.5383 f
  core/be/icc_place65/INP (NBUFFX8)                               0.0360   -0.0010 &   0.5373 f
  core/be/icc_place65/Z (NBUFFX8)                                 0.0427    0.0738 @   0.6111 f
  core/be/n118 (net)                            5      35.4189              0.0000     0.6111 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.6111 f
  core/be/be_checker/wb_pkt_i[59] (net)                35.4189              0.0000     0.6111 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.6111 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      35.4189              0.0000     0.6111 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.6111 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  35.4189     0.0000     0.6111 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6111 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  35.4189   0.0000     0.6111 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0427   0.0003 @   0.6114 f d 
  data arrival time                                                                    0.6114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3432     0.3432
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0910   0.0000   0.3432 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0336   0.1941     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     1   3.9850     0.0000     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[38] (net)              3.9850              0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5373 f
  core/be/wb_pkt[38] (net)                              3.9850              0.0000     0.5373 f
  core/be/icc_place32/INP (NBUFFX8)                               0.0336    0.0000 &   0.5374 f
  core/be/icc_place32/Z (NBUFFX8)                                 0.0450    0.0738 @   0.6112 f
  core/be/n85 (net)                             5      41.2218              0.0000     0.6112 f
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.6112 f
  core/be/be_checker/wb_pkt_i[38] (net)                41.2218              0.0000     0.6112 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.6112 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      41.2218              0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.6112 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  41.2218     0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  41.2218   0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[38] (saed90_64x32_2P)   0.0328   0.0003 @   0.6115 f d 
  data arrival time                                                                    0.6115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.2040   0.0000   0.3923 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0344   0.1875     0.5799 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   3.1325     0.0000     0.5799 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5799 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   3.1325    0.0000     0.5799 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5799 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   3.1325           0.0000     0.5799 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0344   0.0000 &   0.5799 r
  data arrival time                                                                    0.5799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  clock reconvergence pessimism                                            -0.0051     0.3946
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3946 r
  library hold time                                                        -0.0261     0.3685
  data required time                                                                   0.3685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3685
  data arrival time                                                                   -0.5799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0910   0.0000   0.3427 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0338   0.1943     0.5369 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.0568     0.0000     0.5369 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5369 f
  core/be/be_calculator/wb_pkt_o[62] (net)              4.0568              0.0000     0.5369 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5369 f
  core/be/wb_pkt[62] (net)                              4.0568              0.0000     0.5369 f
  core/be/icc_place60/INP (NBUFFX8)                               0.0338    0.0000 &   0.5370 f
  core/be/icc_place60/Z (NBUFFX8)                                 0.0433    0.0733 @   0.6103 f
  core/be/n113 (net)                            5      36.0171              0.0000     0.6103 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.6103 f
  core/be/be_checker/wb_pkt_i[62] (net)                36.0171              0.0000     0.6103 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.6103 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      36.0171              0.0000     0.6103 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.6103 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  36.0171     0.0000     0.6103 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6103 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  36.0171   0.0000     0.6103 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0433   0.0012 @   0.6115 f d 
  data arrival time                                                                    0.6115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.2040   0.0000    0.3924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0346    0.1876     0.5800 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   3.1755      0.0000     0.5800 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5800 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   3.1755    0.0000     0.5800 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5800 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   3.1755           0.0000     0.5800 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0346   0.0000 &   0.5800 r
  data arrival time                                                                    0.5800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  clock reconvergence pessimism                                            -0.0051     0.3947
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3947 r
  library hold time                                                        -0.0262     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.5800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0619   0.2144     0.5560 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     2  16.5498     0.0000     0.5560 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5560 f
  core/be/be_calculator/wb_pkt_o[49] (net)             16.5498              0.0000     0.5560 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5560 f
  core/be/wb_pkt[49] (net)                             16.5498              0.0000     0.5560 f
  core/be/icc_place83/INP (NBUFFX8)                               0.0619   -0.0111 &   0.5449 f
  core/be/icc_place83/Z (NBUFFX8)                                 0.0391    0.0783 @   0.6232 f
  core/be/n170 (net)                            3      27.2375              0.0000     0.6232 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6232 f
  core/be/be_checker/wb_pkt_i[49] (net)                27.2375              0.0000     0.6232 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6232 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.2375              0.0000     0.6232 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6232 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.2375     0.0000     0.6232 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6232 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.2375   0.0000     0.6232 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0282  -0.0117 @   0.6116 f d 
  data arrival time                                                                    0.6116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.2038   0.0000    0.3901 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0345    0.1876     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   3.1701      0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5777 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   3.1701   0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   3.1701           0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0345   0.0000 &   0.5777 r
  data arrival time                                                                    0.5777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3975     0.3975
  clock reconvergence pessimism                                            -0.0051     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3924 r
  library hold time                                                        -0.0261     0.3663
  data required time                                                                   0.3663
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3663
  data arrival time                                                                   -0.5777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3913     0.3913
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.2039   0.0000   0.3913 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0337   0.1870     0.5783 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.8687     0.0000     0.5783 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5783 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.8687   0.0000     0.5783 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5783 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.8687           0.0000     0.5783 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0337   0.0000 &   0.5784 r
  data arrival time                                                                    0.5784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  clock reconvergence pessimism                                            -0.0051     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                        -0.0259     0.3668
  data required time                                                                   0.3668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3668
  data arrival time                                                                   -0.5784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2116


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3901     0.3901
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.2038   0.0000   0.3901 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0351   0.1879     0.5780 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   3.3584     0.0000     0.5780 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5780 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   3.3584   0.0000     0.5780 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5780 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   3.3584           0.0000     0.5780 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0351   0.0000 &   0.5780 r
  data arrival time                                                                    0.5780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  clock reconvergence pessimism                                            -0.0051     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                        -0.0263     0.3664
  data required time                                                                   0.3664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3664
  data arrival time                                                                   -0.5780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2116


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0910   0.0000   0.3434 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0770   0.2004     0.5439 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     3  19.0911     0.0000     0.5439 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5439 r
  core/be/be_calculator/wb_pkt_o[57] (net)             19.0911              0.0000     0.5439 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5439 r
  core/be/wb_pkt[57] (net)                             19.0911              0.0000     0.5439 r
  core/be/icc_place66/INP (NBUFFX8)                               0.0770   -0.0168 &   0.5270 r
  core/be/icc_place66/Z (NBUFFX8)                                 0.0420    0.0851 @   0.6121 r
  core/be/n119 (net)                            3      21.5574              0.0000     0.6121 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6121 r
  core/be/be_checker/wb_pkt_i[57] (net)                21.5574              0.0000     0.6121 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6121 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      21.5574              0.0000     0.6121 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6121 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  21.5574     0.0000     0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  21.5574   0.0000     0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0303  -0.0003 @   0.6118 r d 
  data arrival time                                                                    0.6118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)   0.1865   0.0000   0.3678 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)   0.0725   0.2315   0.5993 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (net)     3  21.2112   0.0000   0.5993 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5993 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (net)  21.2112           0.0000     0.5993 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (bp_be_scheduler_02_0)   0.0000     0.5993 f
  core/be/be_checker/dispatch_pkt_o[232] (net)         21.2112              0.0000     0.5993 f
  core/be/be_checker/dispatch_pkt_o[232] (bp_be_checker_top_02_0)           0.0000     0.5993 f
  core/be/dispatch_pkt[228] (net)                      21.2112              0.0000     0.5993 f
  core/be/be_calculator/dispatch_pkt_i[232] (bp_be_calculator_top_02_0)     0.0000     0.5993 f
  core/be/be_calculator/dispatch_pkt_i[232] (net)      21.2112              0.0000     0.5993 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (bsg_dff_width_p415_0)    0.0000     0.5993 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (net)  21.2112            0.0000     0.5993 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)   0.0725   -0.0058 &   0.5935 f
  data arrival time                                                                    0.5935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0044     0.3725
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)           0.0000     0.3725 r
  library hold time                                                         0.0092     0.3818
  data required time                                                                   0.3818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3818
  data arrival time                                                                   -0.5935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.2038   0.0000    0.3899 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0348    0.1877     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   3.2728      0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5777 r
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   3.2728              0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   3.2728           0.0000     0.5777 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0348   0.0000 &   0.5777 r
  data arrival time                                                                    0.5777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3973     0.3973
  clock reconvergence pessimism                                            -0.0051     0.3922
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.3922 r
  library hold time                                                        -0.0262     0.3660
  data required time                                                                   0.3660
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3660
  data arrival time                                                                   -0.5777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1865   0.0000    0.3683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0369    0.1877     0.5560 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   4.0223      0.0000     0.5560 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5560 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    4.0223              0.0000     0.5560 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5560 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   4.0223           0.0000     0.5560 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0369   0.0000 &   0.5560 r
  data arrival time                                                                    0.5560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                            -0.0044     0.3709
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.3709 r
  library hold time                                                        -0.0266     0.3443
  data required time                                                                   0.3443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3443
  data arrival time                                                                   -0.5560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_282_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3557     0.3557
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)   0.1619   0.0000   0.3557 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/Q (DFFX1)   0.0679   0.2266     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (net)     3  19.1634     0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (bsg_dff_width_p415_0)   0.0000     0.5823 f
  core/be/be_calculator/commit_pkt_o[21] (net)         19.1634              0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (bsg_dff_width_p415_0)   0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (net)  19.1634           0.0000     0.5823 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/D (DFFX1)   0.0679  -0.0050 &   0.5773 f
  data arrival time                                                                    0.5773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3618     0.3618
  clock reconvergence pessimism                                            -0.0044     0.3574
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/CLK (DFFX1)          0.0000     0.3574 r
  library hold time                                                         0.0081     0.3655
  data required time                                                                   0.3655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3655
  data arrival time                                                                   -0.5773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2118


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3422     0.3422
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0910   0.0000   0.3422 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0360   0.1961     0.5383 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   5.0241     0.0000     0.5383 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5383 f
  core/be/be_calculator/wb_pkt_o[59] (net)              5.0241              0.0000     0.5383 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5383 f
  core/be/wb_pkt[59] (net)                              5.0241              0.0000     0.5383 f
  core/be/icc_place65/INP (NBUFFX8)                               0.0360   -0.0010 &   0.5373 f
  core/be/icc_place65/Z (NBUFFX8)                                 0.0427    0.0738 @   0.6111 f
  core/be/n118 (net)                            5      35.4189              0.0000     0.6111 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.6111 f
  core/be/be_checker/wb_pkt_i[59] (net)                35.4189              0.0000     0.6111 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.6111 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      35.4189              0.0000     0.6111 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.6111 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  35.4189     0.0000     0.6111 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6111 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  35.4189   0.0000     0.6111 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0427  -0.0004 @   0.6107 f d 
  data arrival time                                                                    0.6107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0910   0.0000   0.3427 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0338   0.1943     0.5369 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.0568     0.0000     0.5369 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5369 f
  core/be/be_calculator/wb_pkt_o[62] (net)              4.0568              0.0000     0.5369 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5369 f
  core/be/wb_pkt[62] (net)                              4.0568              0.0000     0.5369 f
  core/be/icc_place60/INP (NBUFFX8)                               0.0338    0.0000 &   0.5370 f
  core/be/icc_place60/Z (NBUFFX8)                                 0.0433    0.0733 @   0.6103 f
  core/be/n113 (net)                            5      36.0171              0.0000     0.6103 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.6103 f
  core/be/be_checker/wb_pkt_i[62] (net)                36.0171              0.0000     0.6103 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.6103 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      36.0171              0.0000     0.6103 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.6103 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  36.0171     0.0000     0.6103 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6103 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  36.0171   0.0000     0.6103 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0433   0.0006 @   0.6108 f d 
  data arrival time                                                                    0.6108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.2039   0.0000    0.3907 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0356    0.1883     0.5790 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   3.5707      0.0000     0.5790 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5790 r
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    3.5707              0.0000     0.5790 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5790 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   3.5707           0.0000     0.5790 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0356   0.0000 &   0.5790 r
  data arrival time                                                                    0.5790

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  clock reconvergence pessimism                                            -0.0051     0.3935
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3935 r
  library hold time                                                        -0.0265     0.3670
  data required time                                                                   0.3670
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3670
  data arrival time                                                                   -0.5790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2120


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3905     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.2038   0.0000    0.3905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0352    0.1880     0.5784 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   3.4011      0.0000     0.5784 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5784 r
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    3.4011              0.0000     0.5784 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5784 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   3.4011           0.0000     0.5784 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0352   0.0000 &   0.5785 r
  data arrival time                                                                    0.5785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  clock reconvergence pessimism                                            -0.0051     0.3927
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3927 r
  library hold time                                                        -0.0263     0.3664
  data required time                                                                   0.3664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3664
  data arrival time                                                                   -0.5785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3432     0.3432
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0910   0.0000   0.3432 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0336   0.1941     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     1   3.9850     0.0000     0.5373 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[38] (net)              3.9850              0.0000     0.5373 f
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5373 f
  core/be/wb_pkt[38] (net)                              3.9850              0.0000     0.5373 f
  core/be/icc_place32/INP (NBUFFX8)                               0.0336    0.0000 &   0.5374 f
  core/be/icc_place32/Z (NBUFFX8)                                 0.0450    0.0738 @   0.6112 f
  core/be/n85 (net)                             5      41.2218              0.0000     0.6112 f
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.6112 f
  core/be/be_checker/wb_pkt_i[38] (net)                41.2218              0.0000     0.6112 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.6112 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      41.2218              0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.6112 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  41.2218     0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  41.2218   0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[38] (saed90_64x32_2P)   0.0329  -0.0002 @   0.6110 f d 
  data arrival time                                                                    0.6110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.2038   0.0000    0.3903 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0354    0.1881     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   3.4732      0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5785 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   3.4732              0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   3.4732           0.0000     0.5785 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0354   0.0000 &   0.5785 r
  data arrival time                                                                    0.5785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3979     0.3979
  clock reconvergence pessimism                                            -0.0051     0.3928
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3928 r
  library hold time                                                        -0.0264     0.3664
  data required time                                                                   0.3664
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3664
  data arrival time                                                                   -0.5785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3917     0.3917
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.2045   0.0000    0.3917 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0352    0.1880     0.5797 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   3.4042      0.0000     0.5797 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5797 r
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   3.4042              0.0000     0.5797 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5797 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   3.4042           0.0000     0.5797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0352   0.0000 &   0.5798 r
  data arrival time                                                                    0.5798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0034     0.3937
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3937 r
  library hold time                                                        -0.0260     0.3676
  data required time                                                                   0.3676
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3676
  data arrival time                                                                   -0.5798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3914     0.3914
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.2039   0.0000   0.3914 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0347   0.1877     0.5790 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   3.2338     0.0000     0.5790 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5790 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   3.2338   0.0000     0.5790 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5790 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   3.2338           0.0000     0.5790 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0347   0.0000 &   0.5791 r
  data arrival time                                                                    0.5791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  clock reconvergence pessimism                                            -0.0051     0.3931
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3931 r
  library hold time                                                        -0.0262     0.3670
  data required time                                                                   0.3670
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3670
  data arrival time                                                                   -0.5791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_279_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)   0.1612   0.0000   0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/Q (DFFX1)   0.0931   0.2415     0.5962 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (net)     3  30.2194     0.0000     0.5962 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (bsg_dff_width_p415_0)   0.0000     0.5962 f
  core/be/be_calculator/commit_pkt_o[18] (net)         30.2194              0.0000     0.5962 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (bsg_dff_width_p415_0)   0.0000     0.5962 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (net)  30.2194           0.0000     0.5962 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/D (DFFX1)   0.0931  -0.0230 &   0.5732 f
  data arrival time                                                                    0.5732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0044     0.3570
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/CLK (DFFX1)          0.0000     0.3570 r
  library hold time                                                         0.0040     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3418     0.3418
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0910   0.0000   0.3418 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0663   0.1950     0.5368 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  15.0643     0.0000     0.5368 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5368 r
  core/be/be_calculator/wb_pkt_o[63] (net)             15.0643              0.0000     0.5368 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5368 r
  core/be/wb_pkt[63] (net)                             15.0643              0.0000     0.5368 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5368 r
  core/be/be_checker/wb_pkt_i[63] (net)                15.0643              0.0000     0.5368 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5368 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      15.0643              0.0000     0.5368 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5368 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  15.0643     0.0000     0.5368 r
  core/be/be_checker/scheduler/int_regfile/U243/INP (NBUFFX8)     0.0663   -0.0011 &   0.5357 r
  core/be/be_checker/scheduler/int_regfile/U243/Z (NBUFFX8)       0.0427    0.0823 @   0.6180 r
  core/be/be_checker/scheduler/int_regfile/n130 (net)     2  22.3897        0.0000     0.6180 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6180 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  22.3897   0.0000     0.6180 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0309  -0.0069 @   0.6111 r d 
  data arrival time                                                                    0.6111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3438     0.3438
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.0910   0.0000   0.3438 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0884   0.2062     0.5501 r
  core/be/be_calculator/comp_stage_reg/data_o[225] (net)     3  23.4034     0.0000     0.5501 r
  core/be/be_calculator/comp_stage_reg/data_o[225] (bsg_dff_width_p320_0)   0.0000     0.5501 r
  core/be/be_calculator/wb_pkt_o[33] (net)             23.4034              0.0000     0.5501 r
  core/be/be_calculator/wb_pkt_o[33] (bp_be_calculator_top_02_0)            0.0000     0.5501 r
  core/be/wb_pkt[33] (net)                             23.4034              0.0000     0.5501 r
  core/be/be_checker/wb_pkt_i[33] (bp_be_checker_top_02_0)                  0.0000     0.5501 r
  core/be/be_checker/wb_pkt_i[33] (net)                23.4034              0.0000     0.5501 r
  core/be/be_checker/scheduler/wb_pkt_i[33] (bp_be_scheduler_02_0)          0.0000     0.5501 r
  core/be/be_checker/scheduler/wb_pkt_i[33] (net)      23.4034              0.0000     0.5501 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (bp_be_regfile_02_0)   0.0000   0.5501 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (net)  23.4034     0.0000     0.5501 r
  core/be/be_checker/scheduler/int_regfile/U235/INP (NBUFFX8)     0.0884   -0.0168 &   0.5333 r
  core/be/be_checker/scheduler/int_regfile/U235/Z (NBUFFX8)       0.0428    0.0876 @   0.6208 r
  core/be/be_checker/scheduler/int_regfile/n122 (net)     2  20.1323        0.0000     0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (net)  20.1323   0.0000     0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[33] (saed90_64x32_2P)   0.0309  -0.0085 @   0.6123 r d 
  data arrival time                                                                    0.6123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.2040   0.0000    0.3924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0362    0.1887     0.5811 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   3.7651      0.0000     0.5811 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5811 r
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    3.7651              0.0000     0.5811 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5811 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   3.7651           0.0000     0.5811 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0362  -0.0006 &   0.5805 r
  data arrival time                                                                    0.5805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  clock reconvergence pessimism                                            -0.0051     0.3949
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3949 r
  library hold time                                                        -0.0266     0.3683
  data required time                                                                   0.3683
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3683
  data arrival time                                                                   -0.5805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_267_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)   0.2040   0.0000   0.3916 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/Q (DFFX1)   0.0765   0.2354     0.6270 f
  core/be/be_calculator/calc_stage_reg/data_o[184] (net)     3  22.9881     0.0000     0.6270 f
  core/be/be_calculator/calc_stage_reg/data_o[184] (bsg_dff_width_p415_0)   0.0000     0.6270 f
  core/be/be_calculator/commit_pkt_o[6] (net)          22.9881              0.0000     0.6270 f
  core/be/be_calculator/calc_stage_reg/data_i[267] (bsg_dff_width_p415_0)   0.0000     0.6270 f
  core/be/be_calculator/calc_stage_reg/data_i[267] (net)  22.9881           0.0000     0.6270 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/D (DFFX1)   0.0765  -0.0103 &   0.6167 f
  data arrival time                                                                    0.6167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  clock reconvergence pessimism                                            -0.0051     0.3946
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/CLK (DFFX1)          0.0000     0.3946 r
  library hold time                                                         0.0098     0.4044
  data required time                                                                   0.4044
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4044
  data arrival time                                                                   -0.6167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0910   0.0000   0.3427 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0745   0.2222     0.5649 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3  22.1214     0.0000     0.5649 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5649 f
  core/be/be_calculator/wb_pkt_o[39] (net)             22.1214              0.0000     0.5649 f
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5649 f
  core/be/wb_pkt[39] (net)                             22.1214              0.0000     0.5649 f
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5649 f
  core/be/be_checker/wb_pkt_i[39] (net)                22.1214              0.0000     0.5649 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5649 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      22.1214              0.0000     0.5649 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5649 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  22.1214     0.0000     0.5649 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[39] (bsg_dff_width_p68_0)   0.0000   0.5649 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[39] (net)  22.1214   0.0000   0.5649 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_39_/D (DFFX1)   0.0745  -0.0070 &   0.5579 f
  data arrival time                                                                    0.5579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                            -0.0050     0.3451
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_39_/CLK (DFFX1)   0.0000   0.3451 r
  library hold time                                                         0.0005     0.3456
  data required time                                                                   0.3456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3456
  data arrival time                                                                   -0.5579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3418     0.3418
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0910   0.0000   0.3418 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0541   0.1882     0.5300 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     2  10.3901     0.0000     0.5300 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5300 r
  core/be/be_calculator/wb_pkt_o[51] (net)             10.3901              0.0000     0.5300 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5300 r
  core/be/wb_pkt[51] (net)                             10.3901              0.0000     0.5300 r
  core/be/icc_place82/INP (NBUFFX8)                               0.0541   -0.0009 &   0.5291 r
  core/be/icc_place82/Z (NBUFFX8)                                 0.0466    0.0814 @   0.6104 r
  core/be/n169 (net)                            3      30.7705              0.0000     0.6104 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.6104 r
  core/be/be_checker/wb_pkt_i[51] (net)                30.7705              0.0000     0.6104 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.6104 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      30.7705              0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.6104 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  30.7705     0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  30.7705   0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0466   0.0020 @   0.6124 r d 
  data arrival time                                                                    0.6124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0619   0.2144     0.5560 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     2  16.5498     0.0000     0.5560 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5560 f
  core/be/be_calculator/wb_pkt_o[49] (net)             16.5498              0.0000     0.5560 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5560 f
  core/be/wb_pkt[49] (net)                             16.5498              0.0000     0.5560 f
  core/be/icc_place83/INP (NBUFFX8)                               0.0619   -0.0111 &   0.5449 f
  core/be/icc_place83/Z (NBUFFX8)                                 0.0391    0.0783 @   0.6232 f
  core/be/n170 (net)                            3      27.2375              0.0000     0.6232 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6232 f
  core/be/be_checker/wb_pkt_i[49] (net)                27.2375              0.0000     0.6232 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6232 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.2375              0.0000     0.6232 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6232 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.2375     0.0000     0.6232 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6232 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.2375   0.0000     0.6232 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0282  -0.0120 @   0.6112 f d 
  data arrival time                                                                    0.6112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3912     0.3912
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.2039   0.0000    0.3912 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0359    0.1885     0.5796 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   3.6609      0.0000     0.5796 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5796 r
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   3.6609              0.0000     0.5796 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5796 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   3.6609           0.0000     0.5796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0359   0.0000 &   0.5797 r
  data arrival time                                                                    0.5797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0051     0.3938
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3938 r
  library hold time                                                        -0.0265     0.3673
  data required time                                                                   0.3673
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3673
  data arrival time                                                                   -0.5797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.2045   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0356    0.1883     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   3.5586      0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5798 r
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   3.5586              0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   3.5586           0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0356   0.0000 &   0.5798 r
  data arrival time                                                                    0.5798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3939 r
  library hold time                                                        -0.0265     0.3675
  data required time                                                                   0.3675
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3675
  data arrival time                                                                   -0.5798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.2039   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0355    0.1882     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.5283      0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5798 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.5283    0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.5283           0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0355   0.0000 &   0.5798 r
  data arrival time                                                                    0.5798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0051     0.3938
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3938 r
  library hold time                                                        -0.0264     0.3674
  data required time                                                                   0.3674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3674
  data arrival time                                                                   -0.5798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.2039   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0356    0.1883     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   3.5557      0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5798 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   3.5557    0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   3.5557           0.0000     0.5798 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0356   0.0000 &   0.5798 r
  data arrival time                                                                    0.5798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0051     0.3938
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3938 r
  library hold time                                                        -0.0264     0.3674
  data required time                                                                   0.3674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3674
  data arrival time                                                                   -0.5798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0356   0.1957     0.5381 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   4.8492     0.0000     0.5381 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5381 f
  core/be/be_calculator/wb_pkt_o[58] (net)              4.8492              0.0000     0.5381 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5381 f
  core/be/wb_pkt[58] (net)                              4.8492              0.0000     0.5381 f
  core/be/icc_place63/INP (NBUFFX8)                               0.0356    0.0001 &   0.5382 f
  core/be/icc_place63/Z (NBUFFX8)                                 0.0420    0.0730 @   0.6112 f
  core/be/n116 (net)                            5      33.3016              0.0000     0.6112 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6112 f
  core/be/be_checker/wb_pkt_i[58] (net)                33.3016              0.0000     0.6112 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6112 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      33.3016              0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6112 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  33.3016     0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  33.3016   0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0304   0.0014 @   0.6126 f d 
  data arrival time                                                                    0.6126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0910   0.0000   0.3434 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0770   0.2004     0.5439 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     3  19.0911     0.0000     0.5439 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5439 r
  core/be/be_calculator/wb_pkt_o[57] (net)             19.0911              0.0000     0.5439 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5439 r
  core/be/wb_pkt[57] (net)                             19.0911              0.0000     0.5439 r
  core/be/icc_place66/INP (NBUFFX8)                               0.0770   -0.0168 &   0.5270 r
  core/be/icc_place66/Z (NBUFFX8)                                 0.0420    0.0851 @   0.6121 r
  core/be/n119 (net)                            3      21.5574              0.0000     0.6121 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6121 r
  core/be/be_checker/wb_pkt_i[57] (net)                21.5574              0.0000     0.6121 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6121 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      21.5574              0.0000     0.6121 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6121 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  21.5574     0.0000     0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  21.5574   0.0000     0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0303  -0.0007 @   0.6114 r d 
  data arrival time                                                                    0.6114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.2040   0.0000     0.3923 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0844    0.2402     0.6325 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2  26.4746       0.0000     0.6325 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.6325 f
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)   26.4746              0.0000     0.6325 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.6325 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)  26.4746            0.0000     0.6325 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0844   -0.0177 &   0.6148 f
  data arrival time                                                                    0.6148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  clock reconvergence pessimism                                            -0.0051     0.3939
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.3939 r
  library hold time                                                         0.0084     0.4023
  data required time                                                                   0.4023
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4023
  data arrival time                                                                   -0.6148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.2040   0.0000    0.3924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0357    0.1884     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   3.6070      0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5807 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   3.6070   0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   3.6070           0.0000     0.5807 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0357   0.0000 &   0.5808 r
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  clock reconvergence pessimism                                            -0.0051     0.3946
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3946 r
  library hold time                                                        -0.0265     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1681   0.0000   0.3331 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0388   0.1875   0.5206 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   4.7050   0.0000   0.5206 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5206 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   4.7050       0.0000     0.5206 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5206 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   4.7050   0.0000   0.5206 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0388   0.0001 &   0.5207 r
  data arrival time                                                                    0.5207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3393     0.3393
  clock reconvergence pessimism                                            -0.0044     0.3350
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3350 r
  library hold time                                                        -0.0269     0.3081
  data required time                                                                   0.3081
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3081
  data arrival time                                                                   -0.5207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.0897   0.0000   0.3374 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0579   0.1901   0.5275 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2  11.8373   0.0000   0.5275 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5275 r
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)  11.8373            0.0000     0.5275 r
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.5275 r
  core/be/be_checker/dispatch_pkt_o[47] (net)          11.8373              0.0000     0.5275 r
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.5275 r
  core/be/dispatch_pkt[47] (net)                       11.8373              0.0000     0.5275 r
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.5275 r
  core/be/be_calculator/dispatch_pkt_i[47] (net)       11.8373              0.0000     0.5275 r
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.5275 r
  core/be/be_calculator/reservation_reg/data_i[47] (net)  11.8373           0.0000     0.5275 r
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0579  -0.0092 &   0.5184 r
  data arrival time                                                                    0.5184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3438     0.3438
  clock reconvergence pessimism                                            -0.0050     0.3388
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.3388 r
  library hold time                                                        -0.0332     0.3056
  data required time                                                                   0.3056
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3056
  data arrival time                                                                   -0.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0612   0.1922     0.5338 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1  13.0939     0.0000     0.5338 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.5338 r
  core/be/be_calculator/wb_pkt_o[46] (net)             13.0939              0.0000     0.5338 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.5338 r
  core/be/wb_pkt[46] (net)                             13.0939              0.0000     0.5338 r
  core/be/icc_place23/INP (NBUFFX16)                              0.0612    0.0006 &   0.5344 r
  core/be/icc_place23/Z (NBUFFX16)                                0.0441    0.0802 @   0.6145 r
  core/be/n76 (net)                             5      42.1424              0.0000     0.6145 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.6145 r
  core/be/be_checker/wb_pkt_i[46] (net)                42.1424              0.0000     0.6145 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.6145 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      42.1424              0.0000     0.6145 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.6145 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  42.1424     0.0000     0.6145 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6145 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  42.1424   0.0000     0.6145 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0321  -0.0029 @   0.6117 r d 
  data arrival time                                                                    0.6117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_284_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.1612   0.0000   0.3547 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/Q (DFFX1)   0.1122   0.2525 @   0.6072 f
  core/be/be_calculator/calc_stage_reg/data_o[201] (net)     3  38.8509     0.0000     0.6072 f
  core/be/be_calculator/calc_stage_reg/data_o[201] (bsg_dff_width_p415_0)   0.0000     0.6072 f
  core/be/be_calculator/commit_pkt_o[23] (net)         38.8509              0.0000     0.6072 f
  core/be/be_calculator/calc_stage_reg/data_i[284] (bsg_dff_width_p415_0)   0.0000     0.6072 f
  core/be/be_calculator/calc_stage_reg/data_i[284] (net)  38.8509           0.0000     0.6072 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_284_/D (DFFX1)   0.1122  -0.0363 @   0.5708 f
  data arrival time                                                                    0.5708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  clock reconvergence pessimism                                            -0.0044     0.3571
  core/be/be_calculator/calc_stage_reg/data_r_reg_284_/CLK (DFFX1)          0.0000     0.3571 r
  library hold time                                                         0.0010     0.3580
  data required time                                                                   0.3580
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3580
  data arrival time                                                                   -0.5708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0910   0.0000   0.3412 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.1001   0.2119     0.5531 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  27.7073     0.0000     0.5531 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.5531 r
  core/be/be_calculator/wb_pkt_o[41] (net)             27.7073              0.0000     0.5531 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.5531 r
  core/be/wb_pkt[41] (net)                             27.7073              0.0000     0.5531 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5531 r
  core/be/be_checker/wb_pkt_i[41] (net)                27.7073              0.0000     0.5531 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5531 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      27.7073              0.0000     0.5531 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5531 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  27.7073     0.0000     0.5531 r
  core/be/be_checker/scheduler/int_regfile/U197/INP (NBUFFX8)     0.1001   -0.0219 &   0.5312 r
  core/be/be_checker/scheduler/int_regfile/U197/Z (NBUFFX8)       0.0418    0.0896 @   0.6208 r
  core/be/be_checker/scheduler/int_regfile/n84 (net)     2  16.1429         0.0000     0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  16.1429   0.0000     0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0301  -0.0078 @   0.6129 r d 
  data arrival time                                                                    0.6129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_278_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3555     0.3555
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)   0.1612   0.0000   0.3555 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/Q (DFFX1)   0.0792   0.2335     0.5890 f
  core/be/be_calculator/calc_stage_reg/data_o[195] (net)     3  24.1766     0.0000     0.5890 f
  core/be/be_calculator/calc_stage_reg/data_o[195] (bsg_dff_width_p415_0)   0.0000     0.5890 f
  core/be/be_calculator/commit_pkt_o[17] (net)         24.1766              0.0000     0.5890 f
  core/be/be_calculator/calc_stage_reg/data_i[278] (bsg_dff_width_p415_0)   0.0000     0.5890 f
  core/be/be_calculator/calc_stage_reg/data_i[278] (net)  24.1766           0.0000     0.5890 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/D (DFFX1)   0.0792  -0.0129 &   0.5761 f
  data arrival time                                                                    0.5761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3614     0.3614
  clock reconvergence pessimism                                            -0.0044     0.3570
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/CLK (DFFX1)          0.0000     0.3570 r
  library hold time                                                         0.0063     0.3633
  data required time                                                                   0.3633
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3633
  data arrival time                                                                   -0.5761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3418     0.3418
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0910   0.0000   0.3418 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0663   0.1950     0.5368 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  15.0643     0.0000     0.5368 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5368 r
  core/be/be_calculator/wb_pkt_o[63] (net)             15.0643              0.0000     0.5368 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5368 r
  core/be/wb_pkt[63] (net)                             15.0643              0.0000     0.5368 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5368 r
  core/be/be_checker/wb_pkt_i[63] (net)                15.0643              0.0000     0.5368 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5368 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      15.0643              0.0000     0.5368 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5368 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  15.0643     0.0000     0.5368 r
  core/be/be_checker/scheduler/int_regfile/U243/INP (NBUFFX8)     0.0663   -0.0011 &   0.5357 r
  core/be/be_checker/scheduler/int_regfile/U243/Z (NBUFFX8)       0.0427    0.0823 @   0.6180 r
  core/be/be_checker/scheduler/int_regfile/n130 (net)     2  22.3897        0.0000     0.6180 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6180 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  22.3897   0.0000     0.6180 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0309  -0.0050 @   0.6130 r d 
  data arrival time                                                                    0.6130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0612   0.1922     0.5338 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1  13.0939     0.0000     0.5338 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.5338 r
  core/be/be_calculator/wb_pkt_o[46] (net)             13.0939              0.0000     0.5338 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.5338 r
  core/be/wb_pkt[46] (net)                             13.0939              0.0000     0.5338 r
  core/be/icc_place23/INP (NBUFFX16)                              0.0612    0.0006 &   0.5344 r
  core/be/icc_place23/Z (NBUFFX16)                                0.0441    0.0802 @   0.6145 r
  core/be/n76 (net)                             5      42.1424              0.0000     0.6145 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.6145 r
  core/be/be_checker/wb_pkt_i[46] (net)                42.1424              0.0000     0.6145 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.6145 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      42.1424              0.0000     0.6145 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.6145 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  42.1424     0.0000     0.6145 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6145 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  42.1424   0.0000     0.6145 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0320  -0.0015 @   0.6130 r d 
  data arrival time                                                                    0.6130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3917     0.3917
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.2039   0.0000    0.3917 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0876    0.2420     0.6337 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2  27.8459      0.0000     0.6337 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.6337 f
  core/be/be_calculator/calc_status_o[25] (net)        27.8459              0.0000     0.6337 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.6337 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)  27.8459           0.0000     0.6337 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0876  -0.0189 &   0.6149 f
  data arrival time                                                                    0.6149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3992     0.3992
  clock reconvergence pessimism                                            -0.0051     0.3941
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3941 r
  library hold time                                                         0.0078     0.4019
  data required time                                                                   0.4019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4019
  data arrival time                                                                   -0.6149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3438     0.3438
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.0910   0.0000   0.3438 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0884   0.2062     0.5501 r
  core/be/be_calculator/comp_stage_reg/data_o[225] (net)     3  23.4034     0.0000     0.5501 r
  core/be/be_calculator/comp_stage_reg/data_o[225] (bsg_dff_width_p320_0)   0.0000     0.5501 r
  core/be/be_calculator/wb_pkt_o[33] (net)             23.4034              0.0000     0.5501 r
  core/be/be_calculator/wb_pkt_o[33] (bp_be_calculator_top_02_0)            0.0000     0.5501 r
  core/be/wb_pkt[33] (net)                             23.4034              0.0000     0.5501 r
  core/be/be_checker/wb_pkt_i[33] (bp_be_checker_top_02_0)                  0.0000     0.5501 r
  core/be/be_checker/wb_pkt_i[33] (net)                23.4034              0.0000     0.5501 r
  core/be/be_checker/scheduler/wb_pkt_i[33] (bp_be_scheduler_02_0)          0.0000     0.5501 r
  core/be/be_checker/scheduler/wb_pkt_i[33] (net)      23.4034              0.0000     0.5501 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (bp_be_regfile_02_0)   0.0000   0.5501 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (net)  23.4034     0.0000     0.5501 r
  core/be/be_checker/scheduler/int_regfile/U235/INP (NBUFFX8)     0.0884   -0.0168 &   0.5333 r
  core/be/be_checker/scheduler/int_regfile/U235/Z (NBUFFX8)       0.0428    0.0876 @   0.6208 r
  core/be/be_checker/scheduler/int_regfile/n122 (net)     2  20.1323        0.0000     0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (net)  20.1323   0.0000     0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[33] (saed90_64x32_2P)   0.0309  -0.0088 @   0.6121 r d 
  data arrival time                                                                    0.6121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2132


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3418     0.3418
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0910   0.0000   0.3418 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0541   0.1882     0.5300 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     2  10.3901     0.0000     0.5300 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5300 r
  core/be/be_calculator/wb_pkt_o[51] (net)             10.3901              0.0000     0.5300 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5300 r
  core/be/wb_pkt[51] (net)                             10.3901              0.0000     0.5300 r
  core/be/icc_place82/INP (NBUFFX8)                               0.0541   -0.0009 &   0.5291 r
  core/be/icc_place82/Z (NBUFFX8)                                 0.0466    0.0814 @   0.6104 r
  core/be/n169 (net)                            3      30.7705              0.0000     0.6104 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.6104 r
  core/be/be_checker/wb_pkt_i[51] (net)                30.7705              0.0000     0.6104 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.6104 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      30.7705              0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.6104 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  30.7705     0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  30.7705   0.0000     0.6104 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0466   0.0016 @   0.6121 r d 
  data arrival time                                                                    0.6121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2132


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/CLK (DFFX1)   0.1747   0.0000   0.3778 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/Q (DFFX1)   0.0776   0.2336   0.6115 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (net)     3  23.4652   0.0000   0.6115 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6115 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (net)  23.4652           0.0000     0.6115 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (bp_be_scheduler_02_0)   0.0000     0.6115 f
  core/be/be_checker/dispatch_pkt_o[222] (net)         23.4652              0.0000     0.6115 f
  core/be/be_checker/dispatch_pkt_o[222] (bp_be_checker_top_02_0)           0.0000     0.6115 f
  core/be/dispatch_pkt[218] (net)                      23.4652              0.0000     0.6115 f
  core/be/be_calculator/dispatch_pkt_i[222] (bp_be_calculator_top_02_0)     0.0000     0.6115 f
  core/be/be_calculator/dispatch_pkt_i[222] (net)      23.4652              0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (bsg_dff_width_p415_0)    0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (net)  23.4652            0.0000     0.6115 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/D (DFFX1)   0.0776   -0.0107 &   0.6008 f
  data arrival time                                                                    0.6008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3851     0.3851
  clock reconvergence pessimism                                            -0.0051     0.3800
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)           0.0000     0.3800 r
  library hold time                                                         0.0075     0.3875
  data required time                                                                   0.3875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3875
  data arrival time                                                                   -0.6008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0356   0.1957     0.5381 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   4.8492     0.0000     0.5381 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5381 f
  core/be/be_calculator/wb_pkt_o[58] (net)              4.8492              0.0000     0.5381 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5381 f
  core/be/wb_pkt[58] (net)                              4.8492              0.0000     0.5381 f
  core/be/icc_place63/INP (NBUFFX8)                               0.0356    0.0001 &   0.5382 f
  core/be/icc_place63/Z (NBUFFX8)                                 0.0420    0.0730 @   0.6112 f
  core/be/n116 (net)                            5      33.3016              0.0000     0.6112 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6112 f
  core/be/be_checker/wb_pkt_i[58] (net)                33.3016              0.0000     0.6112 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6112 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      33.3016              0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6112 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  33.3016     0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  33.3016   0.0000     0.6112 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0305   0.0010 @   0.6122 f d 
  data arrival time                                                                    0.6122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.0897   0.0000   0.3370 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0610   0.1918   0.5288 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2  13.0058   0.0000   0.5288 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5288 r
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)  13.0058            0.0000     0.5288 r
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.5288 r
  core/be/be_checker/dispatch_pkt_o[50] (net)          13.0058              0.0000     0.5288 r
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.5288 r
  core/be/dispatch_pkt[50] (net)                       13.0058              0.0000     0.5288 r
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.5288 r
  core/be/be_calculator/dispatch_pkt_i[50] (net)       13.0058              0.0000     0.5288 r
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.5288 r
  core/be/be_calculator/reservation_reg/data_i[50] (net)  13.0058           0.0000     0.5288 r
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0610  -0.0110 &   0.5178 r
  data arrival time                                                                    0.5178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3435     0.3435
  clock reconvergence pessimism                                            -0.0050     0.3385
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.3385 r
  library hold time                                                        -0.0340     0.3045
  data required time                                                                   0.3045
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3045
  data arrival time                                                                   -0.5178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3431     0.3431
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0910   0.0000   0.3431 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0769   0.2237     0.5668 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3  23.2092     0.0000     0.5668 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5668 f
  core/be/be_calculator/wb_pkt_o[42] (net)             23.2092              0.0000     0.5668 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5668 f
  core/be/wb_pkt[42] (net)                             23.2092              0.0000     0.5668 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5668 f
  core/be/be_checker/wb_pkt_i[42] (net)                23.2092              0.0000     0.5668 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5668 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      23.2092              0.0000     0.5668 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5668 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  23.2092     0.0000     0.5668 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[42] (bsg_dff_width_p68_0)   0.0000   0.5668 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[42] (net)  23.2092   0.0000   0.5668 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_42_/D (DFFX1)   0.0769  -0.0077 &   0.5591 f
  data arrival time                                                                    0.5591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3507     0.3507
  clock reconvergence pessimism                                            -0.0050     0.3457
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_42_/CLK (DFFX1)   0.0000   0.3457 r
  library hold time                                                         0.0000     0.3458
  data required time                                                                   0.3458
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3458
  data arrival time                                                                   -0.5591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2134


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0910   0.0000   0.3417 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0523   0.2080     0.5497 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  12.2472     0.0000     0.5497 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5497 f
  core/be/be_calculator/wb_pkt_o[55] (net)             12.2472              0.0000     0.5497 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5497 f
  core/be/wb_pkt[55] (net)                             12.2472              0.0000     0.5497 f
  core/be/icc_place59/INP (NBUFFX8)                               0.0523   -0.0043 &   0.5454 f
  core/be/icc_place59/Z (NBUFFX8)                                 0.0388    0.0752 @   0.6206 f
  core/be/n112 (net)                            3      25.2719              0.0000     0.6206 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.6206 f
  core/be/be_checker/wb_pkt_i[55] (net)                25.2719              0.0000     0.6206 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.6206 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      25.2719              0.0000     0.6206 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.6206 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  25.2719     0.0000     0.6206 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6206 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  25.2719   0.0000     0.6206 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0281  -0.0070 @   0.6136 f d 
  data arrival time                                                                    0.6136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2135


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1747   0.0000    0.3783 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0405    0.1892     0.5675 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   5.3467      0.0000     0.5675 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5675 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   5.3467    0.0000     0.5675 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5675 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   5.3467           0.0000     0.5675 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0405  -0.0012 &   0.5663 r
  data arrival time                                                                    0.5663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3853     0.3853
  clock reconvergence pessimism                                            -0.0051     0.3802
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3802 r
  library hold time                                                        -0.0275     0.3527
  data required time                                                                   0.3527
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3527
  data arrival time                                                                   -0.5663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2136


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1865   0.0000   0.3682 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.1380   0.2669 @   0.6351 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2  48.3806   0.0000   0.6351 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6351 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)  48.3806             0.0000     0.6351 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.6351 f
  core/be/be_checker/dispatch_pkt_o[6] (net)           48.3806              0.0000     0.6351 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.6351 f
  core/be/dispatch_pkt[6] (net)                        48.3806              0.0000     0.6351 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.6351 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)        48.3806              0.0000     0.6351 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.6351 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)  48.3806            0.0000     0.6351 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.1380   -0.0231 @   0.6120 f
  data arrival time                                                                    0.6120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  clock reconvergence pessimism                                            -0.0044     0.3962
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.3962 r
  library hold time                                                         0.0022     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2137


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0910   0.0000   0.3412 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.1001   0.2119     0.5531 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  27.7073     0.0000     0.5531 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.5531 r
  core/be/be_calculator/wb_pkt_o[41] (net)             27.7073              0.0000     0.5531 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.5531 r
  core/be/wb_pkt[41] (net)                             27.7073              0.0000     0.5531 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5531 r
  core/be/be_checker/wb_pkt_i[41] (net)                27.7073              0.0000     0.5531 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5531 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      27.7073              0.0000     0.5531 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5531 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  27.7073     0.0000     0.5531 r
  core/be/be_checker/scheduler/int_regfile/U197/INP (NBUFFX8)     0.1001   -0.0219 &   0.5312 r
  core/be/be_checker/scheduler/int_regfile/U197/Z (NBUFFX8)       0.0418    0.0896 @   0.6208 r
  core/be/be_checker/scheduler/int_regfile/n84 (net)     2  16.1429         0.0000     0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  16.1429   0.0000     0.6208 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0301  -0.0081 @   0.6126 r d 
  data arrival time                                                                    0.6126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2137


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.2040   0.0000   0.3925 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0953   0.2463     0.6388 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2  31.1428     0.0000     0.6388 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.6388 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)  31.1428             0.0000     0.6388 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.6388 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)  31.1428           0.0000     0.6388 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0953  -0.0237 &   0.6151 f
  data arrival time                                                                    0.6151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  clock reconvergence pessimism                                            -0.0051     0.3948
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.3948 r
  library hold time                                                         0.0065     0.4013
  data required time                                                                   0.4013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4013
  data arrival time                                                                   -0.6151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2138


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)   0.2039   0.0000   0.3904 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/Q (DFFX1)   0.0634   0.2273     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (net)     3  17.2019     0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (bsg_dff_width_p415_0)   0.0000     0.6177 f
  core/be/be_calculator/commit_pkt_o[27] (net)         17.2019              0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (bsg_dff_width_p415_0)   0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (net)  17.2019           0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/D (DFFX1)   0.0634   0.0003 &   0.6180 f
  data arrival time                                                                    0.6180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0051     0.3920
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)          0.0000     0.3920 r
  library hold time                                                         0.0122     0.4042
  data required time                                                                   0.4042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4042
  data arrival time                                                                   -0.6180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2138


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3423     0.3423
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0910   0.0000   0.3423 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0385   0.1981     0.5404 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   6.1066     0.0000     0.5404 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5404 f
  core/be/be_calculator/wb_pkt_o[44] (net)              6.1066              0.0000     0.5404 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5404 f
  core/be/wb_pkt[44] (net)                              6.1066              0.0000     0.5404 f
  core/be/icc_place31/INP (NBUFFX8)                               0.0385    0.0001 &   0.5405 f
  core/be/icc_place31/Z (NBUFFX8)                                 0.0440    0.0748 @   0.6153 f
  core/be/n84 (net)                             5      37.3112              0.0000     0.6153 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.6153 f
  core/be/be_checker/wb_pkt_i[44] (net)                37.3112              0.0000     0.6153 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.6153 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      37.3112              0.0000     0.6153 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.6153 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  37.3112     0.0000     0.6153 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6153 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  37.3112   0.0000     0.6153 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0440  -0.0013 @   0.6140 f d 
  data arrival time                                                                    0.6140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2139


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1865   0.0000   0.3679 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0694   0.2295   0.5975 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     3  19.8316   0.0000   0.5975 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5975 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)  19.8316           0.0000     0.5975 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_02_0)   0.0000     0.5975 f
  core/be/be_checker/dispatch_pkt_o[230] (net)         19.8316              0.0000     0.5975 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_02_0)           0.0000     0.5975 f
  core/be/dispatch_pkt[226] (net)                      19.8316              0.0000     0.5975 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_02_0)     0.0000     0.5975 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)      19.8316              0.0000     0.5975 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.5975 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)  19.8316            0.0000     0.5975 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0694   -0.0011 &   0.5963 f
  data arrival time                                                                    0.5963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0044     0.3727
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.3727 r
  library hold time                                                         0.0098     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.5963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2139


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.1865   0.0000   0.3678 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0729   0.2318   0.5996 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     3  21.4167   0.0000   0.5996 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5996 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)  21.4167           0.0000     0.5996 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_02_0)   0.0000     0.5996 f
  core/be/be_checker/dispatch_pkt_o[231] (net)         21.4167              0.0000     0.5996 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_02_0)           0.0000     0.5996 f
  core/be/dispatch_pkt[227] (net)                      21.4167              0.0000     0.5996 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_02_0)     0.0000     0.5996 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)      21.4167              0.0000     0.5996 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.5996 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)  21.4167            0.0000     0.5996 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0729   -0.0039 &   0.5957 f
  data arrival time                                                                    0.5957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  clock reconvergence pessimism                                            -0.0044     0.3726
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.3726 r
  library hold time                                                         0.0092     0.3817
  data required time                                                                   0.3817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3817
  data arrival time                                                                   -0.5957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2140


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0846   0.2043     0.5459 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     3  21.9539     0.0000     0.5459 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5459 r
  core/be/be_calculator/wb_pkt_o[43] (net)             21.9539              0.0000     0.5459 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5459 r
  core/be/wb_pkt[43] (net)                             21.9539              0.0000     0.5459 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5459 r
  core/be/be_checker/wb_pkt_i[43] (net)                21.9539              0.0000     0.5459 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5459 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      21.9539              0.0000     0.5459 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5459 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  21.9539     0.0000     0.5459 r
  core/be/be_checker/scheduler/int_regfile/U140/INP (NBUFFX8)     0.0846   -0.0100 &   0.5360 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX8)       0.0412    0.0858 @   0.6217 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2  17.0494         0.0000     0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  17.0494   0.0000     0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0297  -0.0076 @   0.6141 r d 
  data arrival time                                                                    0.6141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2140


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3915     0.3915
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)   0.2040   0.0000    0.3915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/Q (DFFX1)   0.0831    0.2395     0.6310 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (net)     2  25.9023      0.0000     0.6310 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (bsg_dff_width_p415_0)    0.0000     0.6310 f
  core/be/be_calculator/calc_stage_r_1__mem_v_ (net)   25.9023              0.0000     0.6310 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (bsg_dff_width_p415_0)   0.0000     0.6310 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (net)  25.9023           0.0000     0.6310 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)   0.0831  -0.0142 &   0.6168 f
  data arrival time                                                                    0.6168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3991     0.3991
  clock reconvergence pessimism                                            -0.0051     0.3940
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.3940 r
  library hold time                                                         0.0087     0.4027
  data required time                                                                   0.4027
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4027
  data arrival time                                                                   -0.6168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2141


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0910   0.0000   0.3417 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0523   0.2080     0.5497 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  12.2472     0.0000     0.5497 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5497 f
  core/be/be_calculator/wb_pkt_o[55] (net)             12.2472              0.0000     0.5497 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5497 f
  core/be/wb_pkt[55] (net)                             12.2472              0.0000     0.5497 f
  core/be/icc_place59/INP (NBUFFX8)                               0.0523   -0.0043 &   0.5454 f
  core/be/icc_place59/Z (NBUFFX8)                                 0.0388    0.0752 @   0.6206 f
  core/be/n112 (net)                            3      25.2719              0.0000     0.6206 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.6206 f
  core/be/be_checker/wb_pkt_i[55] (net)                25.2719              0.0000     0.6206 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.6206 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      25.2719              0.0000     0.6206 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.6206 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  25.2719     0.0000     0.6206 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6206 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  25.2719   0.0000     0.6206 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0281  -0.0075 @   0.6131 f d 
  data arrival time                                                                    0.6131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2142


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.2039   0.0000    0.3916 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0373    0.1894     0.5810 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.1729      0.0000     0.5810 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5810 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.1729    0.0000     0.5810 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5810 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.1729           0.0000     0.5810 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0373   0.0001 &   0.5811 r
  data arrival time                                                                    0.5811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3989     0.3989
  clock reconvergence pessimism                                            -0.0051     0.3938
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3938 r
  library hold time                                                        -0.0269     0.3669
  data required time                                                                   0.3669
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3669
  data arrival time                                                                   -0.5811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2142


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1863   0.0000   0.3650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0796   0.2359     0.6009 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)     4  24.3812     0.0000     0.6009 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (bsg_dff_width_p415_0)   0.0000     0.6009 f
  core/be/be_calculator/commit_pkt_o[100] (net)        24.3812              0.0000     0.6009 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (bsg_dff_width_p415_0)   0.0000     0.6009 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (net)  24.3812           0.0000     0.6009 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/D (DFFX1)   0.0796  -0.0096 &   0.5912 f
  data arrival time                                                                    0.5912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3733     0.3733
  clock reconvergence pessimism                                            -0.0044     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)          0.0000     0.3689 r
  library hold time                                                         0.0080     0.3769
  data required time                                                                   0.3769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3769
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2143


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)   0.1825   0.0000   0.3894 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/Q (DFFX1)   0.0666   0.2275     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (net)     4  18.6267     0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (bsg_dff_width_p415_0)   0.0000     0.6169 f
  core/be/be_calculator/commit_pkt_o[73] (net)         18.6267              0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (bsg_dff_width_p415_0)   0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (net)  18.6267           0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/D (DFFX1)   0.0666  -0.0008 &   0.6160 f
  data arrival time                                                                    0.6160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                            -0.0052     0.3917
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)          0.0000     0.3917 r
  library hold time                                                         0.0099     0.4016
  data required time                                                                   0.4016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4016
  data arrival time                                                                   -0.6160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2144


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.0897   0.0000   0.3344 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0640   0.1935   0.5279 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2  14.1484   0.0000   0.5279 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5279 r
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)  14.1484            0.0000     0.5279 r
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.5279 r
  core/be/be_checker/dispatch_pkt_o[52] (net)          14.1484              0.0000     0.5279 r
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.5279 r
  core/be/dispatch_pkt[52] (net)                       14.1484              0.0000     0.5279 r
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.5279 r
  core/be/be_calculator/dispatch_pkt_i[52] (net)       14.1484              0.0000     0.5279 r
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5279 r
  core/be/be_calculator/reservation_reg/data_i[52] (net)  14.1484           0.0000     0.5279 r
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0640  -0.0102 &   0.5178 r
  data arrival time                                                                    0.5178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3431     0.3431
  clock reconvergence pessimism                                            -0.0050     0.3381
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.3381 r
  library hold time                                                        -0.0348     0.3033
  data required time                                                                   0.3033
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3033
  data arrival time                                                                   -0.5178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2145


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.2040   0.0000    0.3921 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0380    0.1899     0.5820 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   4.4435      0.0000     0.5820 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5820 r
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   4.4435              0.0000     0.5820 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5820 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   4.4435           0.0000     0.5820 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0380   0.0001 &   0.5821 r
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  clock reconvergence pessimism                                            -0.0051     0.3947
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3947 r
  library hold time                                                        -0.0271     0.3676
  data required time                                                                   0.3676
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3676
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2145


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_286_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)   0.2039   0.0000   0.3904 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/Q (DFFX1)   0.0667   0.2294     0.6198 f
  core/be/be_calculator/calc_stage_reg/data_o[203] (net)     3  18.6695     0.0000     0.6198 f
  core/be/be_calculator/calc_stage_reg/data_o[203] (bsg_dff_width_p415_0)   0.0000     0.6198 f
  core/be/be_calculator/commit_pkt_o[25] (net)         18.6695              0.0000     0.6198 f
  core/be/be_calculator/calc_stage_reg/data_i[286] (bsg_dff_width_p415_0)   0.0000     0.6198 f
  core/be/be_calculator/calc_stage_reg/data_i[286] (net)  18.6695           0.0000     0.6198 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/D (DFFX1)   0.0667  -0.0016 &   0.6182 f
  data arrival time                                                                    0.6182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3972     0.3972
  clock reconvergence pessimism                                            -0.0051     0.3921
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/CLK (DFFX1)          0.0000     0.3921 r
  library hold time                                                         0.0116     0.4036
  data required time                                                                   0.4036
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4036
  data arrival time                                                                   -0.6182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2145


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3423     0.3423
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0910   0.0000   0.3423 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0385   0.1981     0.5404 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   6.1066     0.0000     0.5404 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5404 f
  core/be/be_calculator/wb_pkt_o[44] (net)              6.1066              0.0000     0.5404 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5404 f
  core/be/wb_pkt[44] (net)                              6.1066              0.0000     0.5404 f
  core/be/icc_place31/INP (NBUFFX8)                               0.0385    0.0001 &   0.5405 f
  core/be/icc_place31/Z (NBUFFX8)                                 0.0440    0.0748 @   0.6153 f
  core/be/n84 (net)                             5      37.3112              0.0000     0.6153 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.6153 f
  core/be/be_checker/wb_pkt_i[44] (net)                37.3112              0.0000     0.6153 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.6153 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      37.3112              0.0000     0.6153 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.6153 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  37.3112     0.0000     0.6153 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6153 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  37.3112   0.0000     0.6153 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0440  -0.0017 @   0.6136 f d 
  data arrival time                                                                    0.6136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2147


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0846   0.2043     0.5459 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     3  21.9539     0.0000     0.5459 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5459 r
  core/be/be_calculator/wb_pkt_o[43] (net)             21.9539              0.0000     0.5459 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5459 r
  core/be/wb_pkt[43] (net)                             21.9539              0.0000     0.5459 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5459 r
  core/be/be_checker/wb_pkt_i[43] (net)                21.9539              0.0000     0.5459 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5459 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      21.9539              0.0000     0.5459 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5459 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  21.9539     0.0000     0.5459 r
  core/be/be_checker/scheduler/int_regfile/U140/INP (NBUFFX8)     0.0846   -0.0100 &   0.5360 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX8)       0.0412    0.0858 @   0.6217 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2  17.0494         0.0000     0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  17.0494   0.0000     0.6217 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0297  -0.0080 @   0.6138 r d 
  data arrival time                                                                    0.6138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2149


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_188_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3558     0.3558
  core/be/be_calculator/calc_stage_reg/data_r_reg_105_/CLK (DFFX1)   0.1612   0.0000   0.3558 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_105_/Q (DFFX1)   0.0663   0.2256     0.5814 f
  core/be/be_calculator/calc_stage_reg/data_o[105] (net)     5  18.4868     0.0000     0.5814 f
  core/be/be_calculator/calc_stage_reg/data_o[105] (bsg_dff_width_p415_0)   0.0000     0.5814 f
  core/be/be_calculator/calc_status_o[16] (net)        18.4868              0.0000     0.5814 f
  core/be/be_calculator/calc_stage_reg/data_i[188] (bsg_dff_width_p415_0)   0.0000     0.5814 f
  core/be/be_calculator/calc_stage_reg/data_i[188] (net)  18.4868           0.0000     0.5814 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_188_/D (DFFX1)   0.0663   0.0000 &   0.5814 f
  data arrival time                                                                    0.5814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  clock reconvergence pessimism                                            -0.0044     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_188_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                         0.0083     0.3665
  data required time                                                                   0.3665
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3665
  data arrival time                                                                   -0.5814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2150


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3374     0.3374
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.0897   0.0000   0.3374 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0573   0.1898   0.5272 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2  11.6077   0.0000   0.5272 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5272 r
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)  11.6077            0.0000     0.5272 r
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.5272 r
  core/be/be_checker/dispatch_pkt_o[48] (net)          11.6077              0.0000     0.5272 r
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.5272 r
  core/be/dispatch_pkt[48] (net)                       11.6077              0.0000     0.5272 r
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.5272 r
  core/be/be_calculator/dispatch_pkt_i[48] (net)       11.6077              0.0000     0.5272 r
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.5272 r
  core/be/be_calculator/reservation_reg/data_i[48] (net)  11.6077           0.0000     0.5272 r
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0573  -0.0061 &   0.5210 r
  data arrival time                                                                    0.5210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  clock reconvergence pessimism                                            -0.0050     0.3386
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.3386 r
  library hold time                                                        -0.0330     0.3056
  data required time                                                                   0.3056
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3056
  data arrival time                                                                   -0.5210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2154


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.2040   0.0000    0.3924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0792    0.2371     0.6295 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2  24.1953      0.0000     0.6295 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.6295 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)  24.1953             0.0000     0.6295 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.6295 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)  24.1953           0.0000     0.6295 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0792  -0.0098 &   0.6197 f
  data arrival time                                                                    0.6197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  clock reconvergence pessimism                                            -0.0051     0.3948
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.3948 r
  library hold time                                                         0.0093     0.4042
  data required time                                                                   0.4042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4042
  data arrival time                                                                   -0.6197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2155


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_189_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3569     0.3569
  core/be/be_calculator/calc_stage_reg/data_r_reg_106_/CLK (DFFX1)   0.1613   0.0000   0.3569 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_106_/Q (DFFX1)   0.0671   0.2260     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_o[106] (net)     5  18.8173     0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_o[106] (bsg_dff_width_p415_0)   0.0000     0.5829 f
  core/be/be_calculator/calc_status_o[17] (net)        18.8173              0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_i[189] (bsg_dff_width_p415_0)   0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_i[189] (net)  18.8173           0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_189_/D (DFFX1)   0.0671   0.0001 &   0.5830 f
  data arrival time                                                                    0.5830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3636     0.3636
  clock reconvergence pessimism                                            -0.0044     0.3592
  core/be/be_calculator/calc_stage_reg/data_r_reg_189_/CLK (DFFX1)          0.0000     0.3592 r
  library hold time                                                         0.0082     0.3674
  data required time                                                                   0.3674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3674
  data arrival time                                                                   -0.5830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2156


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3373     0.3373
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.0897   0.0000   0.3373 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0590   0.1908   0.5281 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2  12.2615   0.0000   0.5281 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5281 r
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)  12.2615            0.0000     0.5281 r
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.5281 r
  core/be/be_checker/dispatch_pkt_o[49] (net)          12.2615              0.0000     0.5281 r
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.5281 r
  core/be/dispatch_pkt[49] (net)                       12.2615              0.0000     0.5281 r
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.5281 r
  core/be/be_calculator/dispatch_pkt_i[49] (net)       12.2615              0.0000     0.5281 r
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.5281 r
  core/be/be_calculator/reservation_reg/data_i[49] (net)  12.2615           0.0000     0.5281 r
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0590  -0.0070 &   0.5211 r
  data arrival time                                                                    0.5211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3438     0.3438
  clock reconvergence pessimism                                            -0.0050     0.3388
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.3388 r
  library hold time                                                        -0.0335     0.3053
  data required time                                                                   0.3053
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3053
  data arrival time                                                                   -0.5211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2159


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_266_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3916     0.3916
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)   0.2039   0.0000   0.3916 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/Q (DFFX1)   0.0689   0.2307     0.6223 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (net)     3  19.6336     0.0000     0.6223 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (bsg_dff_width_p415_0)   0.0000     0.6223 f
  core/be/be_calculator/commit_pkt_o[5] (net)          19.6336              0.0000     0.6223 f
  core/be/be_calculator/calc_stage_reg/data_i[266] (bsg_dff_width_p415_0)   0.0000     0.6223 f
  core/be/be_calculator/calc_stage_reg/data_i[266] (net)  19.6336           0.0000     0.6223 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/D (DFFX1)   0.0689  -0.0010 &   0.6213 f
  data arrival time                                                                    0.6213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3987     0.3987
  clock reconvergence pessimism                                            -0.0051     0.3936
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/CLK (DFFX1)          0.0000     0.3936 r
  library hold time                                                         0.0112     0.4048
  data required time                                                                   0.4048
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4048
  data arrival time                                                                   -0.6213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2165


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_100_/CLK (DFFX1)   0.1747   0.0000   0.3784 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_100_/Q (DFFX1)   0.0885   0.2401   0.6185 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[100] (net)     8  28.2514   0.0000   0.6185 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[100] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6185 f
  core/be/be_checker/scheduler/dispatch_pkt_o[252] (net)  28.2514           0.0000     0.6185 f
  core/be/be_checker/scheduler/dispatch_pkt_o[252] (bp_be_scheduler_02_0)   0.0000     0.6185 f
  core/be/be_checker/dispatch_pkt_o[252] (net)         28.2514              0.0000     0.6185 f
  core/be/be_checker/dispatch_pkt_o[252] (bp_be_checker_top_02_0)           0.0000     0.6185 f
  core/be/dispatch_pkt[248] (net)                      28.2514              0.0000     0.6185 f
  core/be/be_calculator/dispatch_pkt_i[252] (bp_be_calculator_top_02_0)     0.0000     0.6185 f
  core/be/be_calculator/dispatch_pkt_i[252] (net)      28.2514              0.0000     0.6185 f
  core/be/be_calculator/reservation_reg/data_i[252] (bsg_dff_width_p295_0)   0.0000    0.6185 f
  core/be/be_calculator/reservation_reg/data_i[252] (net)  28.2514          0.0000     0.6185 f
  core/be/be_calculator/reservation_reg/data_r_reg_252_/D (DFFX1)   0.0885   0.0005 &   0.6190 f
  data arrival time                                                                    0.6190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  clock reconvergence pessimism                                            -0.0051     0.3947
  core/be/be_calculator/reservation_reg/data_r_reg_252_/CLK (DFFX1)         0.0000     0.3947 r
  library hold time                                                         0.0077     0.4024
  data required time                                                                   0.4024
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4024
  data arrival time                                                                   -0.6190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2165


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_100_/CLK (DFFX1)   0.1747   0.0000   0.3784 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_100_/Q (DFFX1)   0.0885   0.2401   0.6185 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[100] (net)     8  28.2514   0.0000   0.6185 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[100] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6185 f
  core/be/be_checker/scheduler/dispatch_pkt_o[252] (net)  28.2514           0.0000     0.6185 f
  core/be/be_checker/scheduler/dispatch_pkt_o[252] (bp_be_scheduler_02_0)   0.0000     0.6185 f
  core/be/be_checker/dispatch_pkt_o[252] (net)         28.2514              0.0000     0.6185 f
  core/be/be_checker/dispatch_pkt_o[252] (bp_be_checker_top_02_0)           0.0000     0.6185 f
  core/be/dispatch_pkt[248] (net)                      28.2514              0.0000     0.6185 f
  core/be/be_calculator/dispatch_pkt_i[252] (bp_be_calculator_top_02_0)     0.0000     0.6185 f
  core/be/be_calculator/dispatch_pkt_i[252] (net)      28.2514              0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_i[42] (bsg_dff_width_p415_0)    0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_i[42] (net)  28.2514            0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/D (DFFX1)   0.0885    0.0005 &   0.6190 f
  data arrival time                                                                    0.6190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  clock reconvergence pessimism                                            -0.0051     0.3947
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)           0.0000     0.3947 r
  library hold time                                                         0.0077     0.4024
  data required time                                                                   0.4024
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4024
  data arrival time                                                                   -0.6190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2165


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3370     0.3370
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.0897   0.0000   0.3370 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0610   0.1919   0.5288 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2  13.0184   0.0000   0.5288 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5288 r
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)  13.0184            0.0000     0.5288 r
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.5288 r
  core/be/be_checker/dispatch_pkt_o[51] (net)          13.0184              0.0000     0.5288 r
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.5288 r
  core/be/dispatch_pkt[51] (net)                       13.0184              0.0000     0.5288 r
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.5288 r
  core/be/be_calculator/dispatch_pkt_i[51] (net)       13.0184              0.0000     0.5288 r
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.5288 r
  core/be/be_calculator/reservation_reg/data_i[51] (net)  13.0184           0.0000     0.5288 r
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0610  -0.0077 &   0.5211 r
  data arrival time                                                                    0.5211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  clock reconvergence pessimism                                            -0.0050     0.3384
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.3384 r
  library hold time                                                        -0.0340     0.3044
  data required time                                                                   0.3044
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3044
  data arrival time                                                                   -0.5211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2167


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.2038   0.0000     0.3900 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0922    0.2445     0.6345 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2  29.8037       0.0000     0.6345 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.6345 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)  29.8037            0.0000     0.6345 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.6345 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)  29.8037            0.0000     0.6345 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0922   -0.0183 &   0.6162 f
  data arrival time                                                                    0.6162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0051     0.3920
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.3920 r
  library hold time                                                         0.0070     0.3990
  data required time                                                                   0.3990
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3990
  data arrival time                                                                   -0.6162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2172


  Startpoint: clint/cmd_buffer/head_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/cmd_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3615     0.3615
  clint/cmd_buffer/head_r_reg/CLK (DFFX1)                         0.1745    0.0000     0.3615 r
  clint/cmd_buffer/head_r_reg/QN (DFFX1)                          0.0628    0.1580     0.5195 f
  clint/cmd_buffer/n9 (net)                     1       9.3107              0.0000     0.5195 f
  clint/cmd_buffer/U10/IN4 (OA221X1)                              0.0628   -0.0123 &   0.5072 f
  clint/cmd_buffer/U10/Q (OA221X1)                                0.0550    0.0975     0.6047 f
  clint/cmd_buffer/n11 (net)                    1       9.6188              0.0000     0.6047 f
  clint/cmd_buffer/head_r_reg/D (DFFX1)                           0.0550   -0.0106 &   0.5941 f
  data arrival time                                                                    0.5941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3668     0.3668
  clock reconvergence pessimism                                            -0.0018     0.3650
  clint/cmd_buffer/head_r_reg/CLK (DFFX1)                                   0.0000     0.3650 r
  library hold time                                                         0.0119     0.3769
  data required time                                                                   0.3769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3769
  data arrival time                                                                   -0.5941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2172


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3445     0.3445
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0910   0.0000   0.3445 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0594   0.1912     0.5356 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     3  12.4039     0.0000     0.5356 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.5356 r
  core/be/be_calculator/wb_pkt_o[60] (net)             12.4039              0.0000     0.5356 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.5356 r
  core/be/wb_pkt[60] (net)                             12.4039              0.0000     0.5356 r
  core/be/icc_place62/INP (NBUFFX8)                               0.0594    0.0003 &   0.5359 r
  core/be/icc_place62/Z (NBUFFX8)                                 0.0482    0.0838 @   0.6197 r
  core/be/n115 (net)                            3      35.2473              0.0000     0.6197 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.6197 r
  core/be/be_checker/wb_pkt_i[60] (net)                35.2473              0.0000     0.6197 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.6197 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      35.2473              0.0000     0.6197 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.6197 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  35.2473     0.0000     0.6197 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6197 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  35.2473   0.0000     0.6197 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0482  -0.0024 @   0.6174 r d 
  data arrival time                                                                    0.6174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2173


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0454   0.2033     0.5449 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   9.1494     0.0000     0.5449 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5449 f
  core/be/be_calculator/wb_pkt_o[56] (net)              9.1494              0.0000     0.5449 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5449 f
  core/be/wb_pkt[56] (net)                              9.1494              0.0000     0.5449 f
  core/be/icc_place61/INP (NBUFFX8)                               0.0454   -0.0065 &   0.5384 f
  core/be/icc_place61/Z (NBUFFX8)                                 0.0444    0.0767 @   0.6151 f
  core/be/n114 (net)                            5      37.7523              0.0000     0.6151 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.6151 f
  core/be/be_checker/wb_pkt_i[56] (net)                37.7523              0.0000     0.6151 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.6151 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      37.7523              0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.6151 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  37.7523     0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  37.7523   0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0444   0.0024 @   0.6175 f d 
  data arrival time                                                                    0.6175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2174


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0745   0.1992     0.5416 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  18.1595     0.0000     0.5416 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5416 r
  core/be/be_calculator/wb_pkt_o[40] (net)             18.1595              0.0000     0.5416 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5416 r
  core/be/wb_pkt[40] (net)                             18.1595              0.0000     0.5416 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5416 r
  core/be/be_checker/wb_pkt_i[40] (net)                18.1595              0.0000     0.5416 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5416 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      18.1595              0.0000     0.5416 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5416 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  18.1595     0.0000     0.5416 r
  core/be/be_checker/scheduler/int_regfile/U12/INP (NBUFFX8)      0.0745   -0.0019 &   0.5397 r
  core/be/be_checker/scheduler/int_regfile/U12/Z (NBUFFX8)        0.0413    0.0835 @   0.6232 r
  core/be/be_checker/scheduler/int_regfile/n69 (net)     2  18.5261         0.0000     0.6232 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6232 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  18.5261   0.0000     0.6232 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0298  -0.0055 @   0.6177 r d 
  data arrival time                                                                    0.6177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0050     0.3501
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.6177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2176


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3438     0.3438
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.0910   0.0000   0.3438 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0796   0.2254     0.5692 f
  core/be/be_calculator/comp_stage_reg/data_o[200] (net)     3  24.4205     0.0000     0.5692 f
  core/be/be_calculator/comp_stage_reg/data_o[200] (bsg_dff_width_p320_0)   0.0000     0.5692 f
  core/be/be_calculator/wb_pkt_o[8] (net)              24.4205              0.0000     0.5692 f
  core/be/be_calculator/wb_pkt_o[8] (bp_be_calculator_top_02_0)             0.0000     0.5692 f
  core/be/wb_pkt[8] (net)                              24.4205              0.0000     0.5692 f
  core/be/be_checker/wb_pkt_i[8] (bp_be_checker_top_02_0)                   0.0000     0.5692 f
  core/be/be_checker/wb_pkt_i[8] (net)                 24.4205              0.0000     0.5692 f
  core/be/be_checker/scheduler/wb_pkt_i[8] (bp_be_scheduler_02_0)           0.0000     0.5692 f
  core/be/be_checker/scheduler/wb_pkt_i[8] (net)       24.4205              0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (bp_be_regfile_02_0)   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (net)  24.4205      0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[8] (bsg_dff_width_p68_0)   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[8] (net)  24.4205   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_8_/D (DFFX1)   0.0796  -0.0081 &   0.5611 f
  data arrival time                                                                    0.5611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                            -0.0050     0.3440
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3440 r
  library hold time                                                        -0.0005     0.3435
  data required time                                                                   0.3435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3435
  data arrival time                                                                   -0.5611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2176


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_102_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)   0.1866   0.0000    0.3699 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/Q (DFFX1)   0.0695    0.2296     0.5995 f
  core/be/be_calculator/calc_stage_reg/data_o[19] (net)     5  19.8830      0.0000     0.5995 f
  core/be/be_calculator/calc_stage_reg/data_o[19] (bsg_dff_width_p415_0)    0.0000     0.5995 f
  core/be/be_calculator/calc_status_o[0] (net)         19.8830              0.0000     0.5995 f
  core/be/be_calculator/calc_stage_reg/data_i[102] (bsg_dff_width_p415_0)   0.0000     0.5995 f
  core/be/be_calculator/calc_stage_reg/data_i[102] (net)  19.8830           0.0000     0.5995 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_102_/D (DFFX1)   0.0695   0.0004 &   0.5999 f
  data arrival time                                                                    0.5999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  clock reconvergence pessimism                                            -0.0044     0.3725
  core/be/be_calculator/calc_stage_reg/data_r_reg_102_/CLK (DFFX1)          0.0000     0.3725 r
  library hold time                                                         0.0098     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.5999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2177


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_287_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3908     0.3908
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)   0.2039   0.0000   0.3908 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/Q (DFFX1)   0.0762   0.2352     0.6261 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (net)     3  22.8795     0.0000     0.6261 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (bsg_dff_width_p415_0)   0.0000     0.6261 f
  core/be/be_calculator/commit_pkt_o[26] (net)         22.8795              0.0000     0.6261 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (bsg_dff_width_p415_0)   0.0000     0.6261 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (net)  22.8795           0.0000     0.6261 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/D (DFFX1)   0.0762  -0.0057 &   0.6203 f
  data arrival time                                                                    0.6203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3979     0.3979
  clock reconvergence pessimism                                            -0.0051     0.3928
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/CLK (DFFX1)          0.0000     0.3928 r
  library hold time                                                         0.0099     0.4026
  data required time                                                                   0.4026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4026
  data arrival time                                                                   -0.6203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2177


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_318_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.1866   0.0000   0.3688 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0763   0.2338     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (net)     4  22.9013     0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (bsg_dff_width_p415_0)   0.0000     0.6027 f
  core/be/be_calculator/commit_pkt_o[96] (net)         22.9013              0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (bsg_dff_width_p415_0)   0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (net)  22.9013           0.0000     0.6027 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/D (DFFX1)   0.0763  -0.0042 &   0.5985 f
  data arrival time                                                                    0.5985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  clock reconvergence pessimism                                            -0.0044     0.3721
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/CLK (DFFX1)          0.0000     0.3721 r
  library hold time                                                         0.0086     0.3807
  data required time                                                                   0.3807
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3807
  data arrival time                                                                   -0.5985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2178


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_309_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.1866   0.0000   0.3690 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0780   0.2349     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (net)     4  23.6626     0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (bsg_dff_width_p415_0)   0.0000     0.6039 f
  core/be/be_calculator/commit_pkt_o[87] (net)         23.6626              0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (bsg_dff_width_p415_0)   0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (net)  23.6626           0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/D (DFFX1)   0.0780  -0.0063 &   0.5976 f
  data arrival time                                                                    0.5976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0044     0.3714
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/CLK (DFFX1)          0.0000     0.3714 r
  library hold time                                                         0.0083     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2179


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3917     0.3917
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.2039   0.0000    0.3917 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0853    0.2407     0.6324 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2  26.8454      0.0000     0.6324 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.6324 f
  core/be/be_calculator/calc_status_o[12] (net)        26.8454              0.0000     0.6324 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.6324 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)  26.8454            0.0000     0.6324 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0853   -0.0121 &   0.6202 f
  data arrival time                                                                    0.6202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3992     0.3992
  clock reconvergence pessimism                                            -0.0051     0.3941
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.3941 r
  library hold time                                                         0.0083     0.4024
  data required time                                                                   0.4024
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4024
  data arrival time                                                                   -0.6202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2179


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3445     0.3445
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0910   0.0000   0.3445 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0594   0.1912     0.5356 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     3  12.4039     0.0000     0.5356 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.5356 r
  core/be/be_calculator/wb_pkt_o[60] (net)             12.4039              0.0000     0.5356 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.5356 r
  core/be/wb_pkt[60] (net)                             12.4039              0.0000     0.5356 r
  core/be/icc_place62/INP (NBUFFX8)                               0.0594    0.0003 &   0.5359 r
  core/be/icc_place62/Z (NBUFFX8)                                 0.0482    0.0838 @   0.6197 r
  core/be/n115 (net)                            3      35.2473              0.0000     0.6197 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.6197 r
  core/be/be_checker/wb_pkt_i[60] (net)                35.2473              0.0000     0.6197 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.6197 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      35.2473              0.0000     0.6197 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.6197 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  35.2473     0.0000     0.6197 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6197 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  35.2473   0.0000     0.6197 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0482  -0.0028 @   0.6169 r d 
  data arrival time                                                                    0.6169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2180


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.0897   0.0000   0.3353 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0643   0.1937   0.5290 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2  14.2764   0.0000   0.5290 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5290 r
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)  14.2764            0.0000     0.5290 r
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.5290 r
  core/be/be_checker/dispatch_pkt_o[62] (net)          14.2764              0.0000     0.5290 r
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.5290 r
  core/be/dispatch_pkt[62] (net)                       14.2764              0.0000     0.5290 r
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.5290 r
  core/be/be_calculator/dispatch_pkt_i[62] (net)       14.2764              0.0000     0.5290 r
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.5290 r
  core/be/be_calculator/reservation_reg/data_i[62] (net)  14.2764           0.0000     0.5290 r
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0643  -0.0092 &   0.5198 r
  data arrival time                                                                    0.5198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  clock reconvergence pessimism                                            -0.0050     0.3366
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.3366 r
  library hold time                                                        -0.0349     0.3017
  data required time                                                                   0.3017
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3017
  data arrival time                                                                   -0.5198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2180


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0910   0.0000   0.3416 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0454   0.2033     0.5449 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   9.1494     0.0000     0.5449 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5449 f
  core/be/be_calculator/wb_pkt_o[56] (net)              9.1494              0.0000     0.5449 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5449 f
  core/be/wb_pkt[56] (net)                              9.1494              0.0000     0.5449 f
  core/be/icc_place61/INP (NBUFFX8)                               0.0454   -0.0065 &   0.5384 f
  core/be/icc_place61/Z (NBUFFX8)                                 0.0444    0.0767 @   0.6151 f
  core/be/n114 (net)                            5      37.7523              0.0000     0.6151 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.6151 f
  core/be/be_checker/wb_pkt_i[56] (net)                37.7523              0.0000     0.6151 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.6151 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      37.7523              0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.6151 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  37.7523     0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  37.7523   0.0000     0.6151 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0444   0.0019 @   0.6170 f d 
  data arrival time                                                                    0.6170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2181


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_319_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.1866   0.0000   0.3687 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0745   0.2327     0.6014 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (net)     4  22.1154     0.0000     0.6014 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (bsg_dff_width_p415_0)   0.0000     0.6014 f
  core/be/be_calculator/commit_pkt_o[97] (net)         22.1154              0.0000     0.6014 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (bsg_dff_width_p415_0)   0.0000     0.6014 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (net)  22.1154           0.0000     0.6014 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/D (DFFX1)   0.0745  -0.0020 &   0.5994 f
  data arrival time                                                                    0.5994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0044     0.3722
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/CLK (DFFX1)          0.0000     0.3722 r
  library hold time                                                         0.0089     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2183


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0910   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0745   0.1992     0.5416 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  18.1595     0.0000     0.5416 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5416 r
  core/be/be_calculator/wb_pkt_o[40] (net)             18.1595              0.0000     0.5416 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5416 r
  core/be/wb_pkt[40] (net)                             18.1595              0.0000     0.5416 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5416 r
  core/be/be_checker/wb_pkt_i[40] (net)                18.1595              0.0000     0.5416 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5416 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      18.1595              0.0000     0.5416 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5416 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  18.1595     0.0000     0.5416 r
  core/be/be_checker/scheduler/int_regfile/U12/INP (NBUFFX8)      0.0745   -0.0019 &   0.5397 r
  core/be/be_checker/scheduler/int_regfile/U12/Z (NBUFFX8)        0.0413    0.0835 @   0.6232 r
  core/be/be_checker/scheduler/int_regfile/n69 (net)     2  18.5261         0.0000     0.6232 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6232 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  18.5261   0.0000     0.6232 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0298  -0.0059 @   0.6173 r d 
  data arrival time                                                                    0.6173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0050     0.3489
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3489 r
  library hold time                                                         0.0500     0.3989
  data required time                                                                   0.3989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3989
  data arrival time                                                                   -0.6173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2184


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_317_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.1866   0.0000   0.3687 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0798   0.2360     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (net)     4  24.4661     0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (bsg_dff_width_p415_0)   0.0000     0.6047 f
  core/be/be_calculator/commit_pkt_o[95] (net)         24.4661              0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (bsg_dff_width_p415_0)   0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (net)  24.4661           0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/D (DFFX1)   0.0798  -0.0069 &   0.5978 f
  data arrival time                                                                    0.5978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0044     0.3713
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/CLK (DFFX1)          0.0000     0.3713 r
  library hold time                                                         0.0080     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.5978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2184


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3377     0.3377
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.0897   0.0000   0.3377 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0645   0.1938   0.5315 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2  14.3535   0.0000   0.5315 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5315 r
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)  14.3535            0.0000     0.5315 r
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.5315 r
  core/be/be_checker/dispatch_pkt_o[44] (net)          14.3535              0.0000     0.5315 r
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.5315 r
  core/be/dispatch_pkt[44] (net)                       14.3535              0.0000     0.5315 r
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.5315 r
  core/be/be_calculator/dispatch_pkt_i[44] (net)       14.3535              0.0000     0.5315 r
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.5315 r
  core/be/be_calculator/reservation_reg/data_i[44] (net)  14.3535           0.0000     0.5315 r
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0645  -0.0088 &   0.5227 r
  data arrival time                                                                    0.5227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3441     0.3441
  clock reconvergence pessimism                                            -0.0050     0.3391
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.3391 r
  library hold time                                                        -0.0349     0.3042
  data required time                                                                   0.3042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3042
  data arrival time                                                                   -0.5227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2185


1
