arch_info:
  name: arm

  encoding:
    - cond: &cond [ 'c','c','c','c' ]

    - i: &i [ 'i' ]
    - imm2: &imm2 [ 'i','i' ]
    - imm3: &imm3 [ 'i','i','i' ]
    - imm4: &imm4 [ 'i','i','i','i' ]
    - imm4L: &imm4L [ 'i','i','i','i' ]
    - imm4H: &imm4H [ 'i','i','i','i' ]
    - imm5: &imm5 [ 'i','i','i','i','i' ]
    - imm6: &imm6 [ 'i','i','i','i','i','i' ]
    - imm7: &imm7 [ 'i','i','i','i','i','i','i' ]
    - imm8: &imm8 [ 'i','i','i','i','i','i','i','i' ]
    - imm10: &imm10 [ 'i','i','i','i','i','i','i','i','i','i' ]
    - imm10L: &imm10L [ 'i','i','i','i','i','i','i','i','i','i' ]
    - imm10H: &imm10H [ 'i','i','i','i','i','i','i','i','i','i' ]
    - imm11: &imm11 [ 'i','i','i','i','i','i','i','i','i','i','i' ]
    - imm12: &imm12 [ 'i','i','i','i','i','i','i','i','i','i','i','i' ]
    - imm24: &imm24 [ 'i','i','i','i','i','i','i','i','i','i','i','i','i','i','i','i','i','i','i','i','i','i','i','i' ]

    - Ra4: &Ra4 [ 'a','a','a','a' ]
    - Rd4: &Rd4 [ 'd','d','d','d' ]
    - Rm3: &Rm3 [ 'm','m','m' ]
    - Rm4: &Rm4 [ 'm','m','m','m' ]
    - Rn3: &Rn3 [ 'n','n','n' ]
    - Rn4: &Rn4 [ 'n','n','n','n' ]
    - Rs4: &Rs4 [ 's','s','s','s' ]
    - Rt3: &Rt3 [ 't','t','t' ]
    - Rt4: &Rt4 [ 't','t','t','t' ]
    - Va: &Va [ 'a','a','a','a' ]
    - Vd: &Vd [ 'd','d','d','d' ]
    - Vm: &Vm [ 'm','m','m','m' ]
    - Vn: &Vn [ 'n','n','n','n' ]
    - Vs: &Vs [ 's','s','s','s' ]
    - Vt: &Vt [ 't','t','t','t' ]
    - Rt42: &Rt42 [ 't2','t2','t2','t2' ]
    - Rd4Lo: &Rd4Lo [ 'dlo','dlo','dlo','dlo' ]
    - Rd4Hi: &Rd4Hi [ 'dhi','dhi','dhi','dhi' ]
    - Rd4m: &Rd4m [ 'dm','dm','dm','dm' ]
    - Rd4n: &Rd4n [ 'dn','dn','dn','dn' ]
    - CRd4: &CRd4 [ 'd','d','d','d' ]
    - CRm4: &CRm4 [ 'm','m','m','m' ]
    - CRn4: &CRn4 [ 'n','n','n','n' ]

    - a: &a [ 'a' ]
    - b: &b [ 'b' ]
    - e: &e [ 'e' ]
    - B: &B [ 'b' ]
    - D: &D [ 'd' ]
    - E: &E [ 'e' ]
    - F: &F [ 'f' ]
    - H: &H [ 'h' ]
    - J: &J [ 'j' ]
    - L: &L [ 'l' ]
    - M: &M [ 'm' ]
    - N: &N [ 'n' ]
    - P: &P [ 'p' ]
    - Q: &Q [ 'q' ]
    - R: &R [ 'r' ]
    - S: &S [ 's' ]
    - T: &T [ 't' ]
    - U: &U [ 'u' ]
    - W: &W [ 'w' ]
    - DN: &DN [ 'dn' ]
    - DM: &DM [ 'dm' ]
    - J1: &J1 [ 'j1' ]
    - J2: &J2 [ 'j2' ]

    - type4: &type4 [ 't','t','t','t' ]
    - lsb: &lsb [ 'lsb','lsb','lsb','lsb','lsb' ]
    - msb: &msb [ 'msb','msb','msb','msb','msb' ]
    - op1: &op1 [ 'op' ]
    - op2: &op2 [ 'op','op' ]
    - coproc: &coproc [ 'coproc','coproc','coproc','coproc' ]
    - opc1: &opc1 [ 'opc1','opc1','opc1' ]
    - opc2: &opc2 [ 'opc2','opc2','opc2' ]
    - option: &option [ 'option','option','option','option' ]
    - firstcond: &firstcond [ 'firstcond','firstcond','firstcond','firstcond' ]
    - mask: &mask [ 'mask','mask','mask','mask' ]
    - register_list: &register_list [ ]
    - tb: &tb [ 'tb','tb' ]
    - widthm1: &widthm1 [ 'widthm1','widthm1','widthm1','widthm1','widthm1' ]
    - SBZ: &SBZ [ 'sbz','sbz','sbz','sbz' ]
    - sh: &sh [ 'sh' ]
    - sat_imm: &sat_imm [ 'sat_imm','sat_imm','sat_imm','sat_imm','sat_imm' ]
    - rotate: &rotate [ 'rotate','rotate' ]
    - size: &size [ 'size','size' ]
    - sz: &sz [ 'sz' ]
    - cmode: &cmode [ 'cmode','cmode','cmode','cmode' ]
    - sf: &sf [ 'sf' ]
    - sx: &sx [ 'sx' ]
    - align: &align [ 'align','align' ]
    - index_align: &index_align [ 'index_align','index_align','index_align','index_align' ]
    - len: &len [ 'len','len' ]
    - handler5: &handler5 [ 'h','h','h','h','h' ]
    - handler8: &handler8 [ 'h','h','h','h','h','h','h','h' ]

insn:

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ADC{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,1,0,1,0,*S,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADC{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,1,0,1,*S,*Rn4,*Rd4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADCS <Rd4n>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,0,1,0,1,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ADC{S}<c>.W <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,1,0,1,0,*S,*Rn4,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADC{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,0,1,*S,*Rn4,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADC{S}<c> <Rd4>,<Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,0,1,*S,*Rn4,*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADDS <Rd4>,<Rn4>,#<imm3>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,0,0,1,1,1,0,*imm3,*Rn4,*Rd4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADDS <Rd4n>,#<imm8>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 0,0,1,1,0,*Rd4n,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ADD{S}<c>.W <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,1,0,0,0,*S,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ADDW<c> <Rd4>,<Rn4>,#<imm12>'
    semantic: []
    mode: T4
    attribute: []
    encoding: [ 1,1,1,1,i,1,0,0,0,0,0,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADD{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,1,0,0,*S,*Rn4,*Rd4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADDS <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,0,0,1,1,0,0,*Rm4,*Rn4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ADD<c> <Rd4n>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 0,1,0,0,0,1,0,0,*DN,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ADD{S}<c>.W <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,1,0,0,0,*S,*Rn4,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADD{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,0,0,*S,*Rn4,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADD{S}<c> <Rd4>,<Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,0,0,*S,*Rn4,*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADD<c> <Rd4>,SP,#<imm>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,0,1,*Rd4,*imm8 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADD<c> SP,SP,#<imm>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,0,1,1,0,0,0,0,0,*imm7 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ADD{S}<c>.W <Rd4>,SP,#<const>'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,1,0,0,0,*S,1,1,0,1,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ADDW<c> <Rd4>,SP,#<imm12>'
    semantic: []
    mode: T4
    attribute: []
    encoding: [ 1,1,1,1,0,*i,1,0,0,0,0,0,1,1,0,1,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADD{S}<c> <Rd4>,SP,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,1,0,0,*S,1,1,0,1,*Rd4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADD<c> <Rd4m>, SP, <Rd4m>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,1,0,0,*DM,1,1,0,1,*Rd4m ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADD<c> SP,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 0,1,0,0,0,1,0,0,1,*Rm4,1,0,1 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ADD{S}<c>.W <Rd4>,SP,<Rm4>{,<shift>}'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,1,0,0,0,*S,1,1,0,1,0,*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADD{S}<c> <Rd4>,SP,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,0,0,*S,1,1,0,1,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADR<c> <Rd4>,<label>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,0,0,*Rd4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SUB <Rd4>,PC,#0'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,*i,1,0,1,0,1,0,1,1,1,1,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ADR<c>.W <Rd4>,<label>'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,0,*i,1,0,0,0,0,0,1,1,1,1,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ADR<c> <Rd4>,<label>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,1,0,0,0,1,1,1,1,*Rd4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SUB <Rd4>,PC,#0'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,0,1,0,0,1,0,0,1,1,1,1,*Rd4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'AND{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,0,0,0,0,*S,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'AND{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,0,0,0,*S,*Rn4,*Rd4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ANDS'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,0,0,0,0,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'AND{S}<c>.W <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,0,0,*S,*Rn4,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'AND{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,0,0,*S,*Rn4,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'AND{S}<c> <Rd4>,<Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,0,0,*S,*Rn4,*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ASRS <Rd4>,<Rm4>,#<imm>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,0,0,1,0,*imm5,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ASR{S}<c>.W <Rd4>,<Rm4>,#<imm>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,1,0,*S,1,1,1,1,(0),*imm3,*Rd4,*imm2,1,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ASR{S}<c> <Rd4>,<Rm4>,#<imm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,*imm5,1,0,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ASRS'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,0,1,0,0,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ASR{S}<c>.W <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,1,0,*S,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ASR{S}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,*Rm4,0,1,0,1,*Rn4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'B<c> <label>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,0,1,*cond,*imm8 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'B<c> <label>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,0,*imm11 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'B<c>.W <label>'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,0,*S,*cond,*imm6,1,0,*J1,0,*J2,*imm11 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'B<c>.W <label>'
    semantic: []
    mode: T4
    attribute: []
    encoding: [ 1,1,1,1,0,*S,*imm10,1,0,*J1,1,*J2,*imm11 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'B<c> <label>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,1,0,*imm24 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'BFC<c> <Rd4>,#<lsb>,#<width>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,(0),1,1,0,1,1,0,1,1,1,1,0,*imm3,*Rd4,*imm2,(0),*msb ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'BFC<c> <Rd4>,#<lsb>,#<width>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,1,1,0,*msb,*Rd4,*lsb,0,0,1,1,1,1,1 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'BFI<c> <Rd4>,<Rn4>,#<lsb>,#<width>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,(0),1,1,0,1,1,0,*Rn4,0,*imm3,*Rd4,*imm2,(0),*msb ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'BFI<c> <Rd4>,<Rn4>,#<lsb>,#<width>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,1,1,0,*msb,*Rd4,*lsb,0,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'BIC{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,0,0,0,1,*S,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BIC{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,1,1,0,*S,*Rn4,*Rd4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BICS   <Rd4n>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,1,1,1,0,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'BIC{S}<c>.W <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,0,1,*S,*Rn4,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BIC{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,1,0,*S,*Rn4,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BIC{S}<c> <Rd4>,<Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,1,0,*S,*Rn4,*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BKPT #<imm8>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,1,1,0,*imm8 ]

  - processor: ['ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BKPT #<imm16>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,1,0,*imm12,0,1,1,1,*imm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BL<c> <label>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*S,*imm10,1,1,*J1,1,*J2,*imm11 ]

  - processor: ['ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BLX<c> <label>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,*S,*imm10H,1,1,*J1,0,*J2,*imm10L,0 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BL<c> <label>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,1,1,*imm24 ]

  - processor: ['ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BLX <label>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,*H,*imm24 ]

  - processor: ['ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BLX<c> <Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,1,1,1,1,*Rm4,(0),(0),(0) ]

  - processor: ['ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BLX<c> <Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,1,0,(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),0,0,1,1,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BX<c> <Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,1,1,1,0,*Rm4,(0),(0),(0) ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'BX<c> Rm4'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,1,0,(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),0,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'BXJ<c> <Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,1,0,0,*Rm4,1,0,(0),0,(1),(1),(1),(1),(0),(0),(0),(0),(0),(0),(0),(0) ]

  - processor: ['ARMv5TEJ', 'ARMv6*', 'ARMv7']
    format: 'BXJ<c> <Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,1,0,(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),0,0,1,0,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'CB{N}Z <Rn4>,<label>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,*op1,0,*i,1,*imm5,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'CDP<c> <coproc>,<opc1>,<CRd4>,<CRn4>,<CRm4>,<opc2>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,*opc1,*CRn4,*CRd4,*coproc,*opc2,0,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'CDP<c> <coproc>,<opc1>,<CRd4>,<CRn4>,<CRm4>,<opc2>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,1,0,*opc1,*CRn4,*CRd4,*coproc,*opc2,0,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'CDP2<c> <coproc>,<opc1>,<CRd4>,<CRn4>,<CRm4>,<opc2>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,0,*opc1,*CRn4,*CRd4,*coproc,*opc2,0,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'VFP instructions'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,0,*opc1,*CRn4,*CRd4,*coproc,*opc2,0,*CRm4 ]

  - processor: ['ARMv7']
    format: 'CLREX<c>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,1,(1),(1),(1),(1),1,0,(0),0,(1),(1),(1),(1),0,0,1,0,(1),(1),(1),(1) ]

  - processor: ['ARMv6K', 'ARMv7']
    format: 'CLREX'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,1,0,1,0,1,1,1,(1),(1),(1),(1),(1),(1),(1),(1),(0),(0),(0),(0),0,0,0,1,(1),(1),(1),(1) ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'CLZ<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,1,1,*Rm4,1,1,1,1,*Rd4,1,0,0,0,*Rm4 ]

  - processor: ['ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CLZ<c> <Rd4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,1,1,0,(1),(1),(1),(1),*Rd4,(1),(1),(1),(1),0,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'CMN<c> <Rn4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,1,0,0,0,1,*Rn4,0,*imm3,1,1,1,1,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CMN<c> <Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,1,1,1,*Rn4,(0),(0),(0),(0),*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CMN<c> <Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,1,0,1,1,*Rm4,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'CMN<c>.W  <Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,1,0,0,0,1,*Rn4,(0),*imm3,1,1,1,1,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CMN<c> <Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,1,1,1,*Rn4,(0),(0),(0),(0),*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CMN<c> <Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,1,1,1,*Rn4,(0),(0),(0),(0),*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CMP<c> <Rn4>,#<imm8>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,0,1,0,1,*Rn4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'CMP<c>.W <Rn4>,#<const>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,1,1,0,1,1,*Rn4,0,*imm3,1,1,1,1,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CMP<c> <Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,1,0,1,*Rn4,(0),(0),(0),(0),*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CMP<c> <Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,1,0,1,0,*Rm4,*Rn4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CMP<c> <Rn4>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 0,1,0,0,0,1,0,1,*N,*Rm4,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'CMP<c>.W <Rn4>, <Rm4> {,<shift>}'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,1,1,0,1,1,*Rn4,(0),*imm3,1,1,1,1,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CMP<c> <Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,1,0,1,*Rn4,(0),(0),(0),(0),*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'CMP<c> <Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,1,0,1,*Rn4,(0),(0),(0),(0),*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv7', 'ARMv6T2)']
    format: 'DBG<c> #<option>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,0,(1),(1),(1),(1),1,0,(0),0,(0),0,0,0,1,1,1,1,*option ]

  - processor: ['ARMv7', 'ARMv6Kand', 'ARMv6T2)']
    format: 'DBG<c> #<option>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,0,1,0,0,0,0,0,(1),(1),(1),(1),(0),(0),(0),(0),1,1,1,1,*option ]

  - processor: ['ARMv7']
    format: 'DMB<c> #<option>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,1,(1),(1),(1),(1),1,0,(0),0,(1),(1),(1),(1),0,1,0,1,*option ]

  - processor: ['ARMv7']
    format: 'DMB #<option>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,1,0,1,0,1,1,1,(1),(1),(1),(1),(1),(1),(1),(1),(0),(0),(0),(0),0,1,0,1,*option ]

  - processor: ['ARMv7']
    format: 'DSB<c> #<option>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,1,(1),(1),(1),(1),1,0,(0),0,(1),(1),(1),(1),0,1,0,0,*option ]

  - processor: ['ARMv7']
    format: 'DSB #<option>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,1,0,1,0,1,1,1,(1),(1),(1),(1),(1),(1),(1),(1),(0),(0),(0),(0),0,1,0,0,*option ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'EOR{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,0,1,0,0,*S,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'EOR{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,0,0,1,*S,*Rn4,*Rd4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'EORS <Rd4n>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,0,0,0,1,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'EOR{S}<c>.W <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,1,0,0,*S,*Rn4,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'EOR{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,0,1,*S,*Rn4,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'EOR{S}<c> <Rd4>,<Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,0,1,*S,*Rn4,*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv7']
    format: 'ISB<c> #<option>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,1,(1),(1),(1),(1),1,0,(0),0,(1),(1),(1),(1),0,1,1,0,*option ]

  - processor: ['ARMv7']
    format: 'ISB #<option>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,1,0,1,0,1,1,1,(1),(1),(1),(1),(1),(1),(1),(1),(0),(0),(0),(0),0,1,1,0,*option ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'IT{x{y{z}}} <firstcond>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,1,1,1,*firstcond,*mask ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDC{L}<c> <coproc>,<CRd4>,[<Rn4>,#+/-<imm>]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,*P,*U,*D,*W,1,*Rn4,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDC{L}<c> <coproc>,<CRd4>,[<Rn4>],<option>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,0,*P,*U,*D,*W,1,*Rn4,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDC2{L}<c> <coproc>,<CRd4>,[<Rn4>,#+/-<imm>]{!}'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,0,*P,*U,*D,*W,1,*Rn4,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDC2{L}<c> <coproc>,<CRd4>,[<Rn4>],<option>'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,1,1,0,*P,*U,*D,*W,1,*Rn4,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDC{L}<c> <coproc>,<CRd4>,<label>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,*P,*U,*D,*W,1,1,1,1,1,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDC{L}<c> <coproc>,<CRd4>,[PC],<option>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,0,*P,*U,*D,*W,1,1,1,1,1,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDC2{L}<c> <coproc>,<CRd4>,<label>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,0,*P,*U,*D,*W,1,1,1,1,1,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDC2{L}<c> <coproc>,<CRd4>,[PC],<option>'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,1,1,0,*P,*U,*D,*W,1,1,1,1,1,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDM<c> <Rn4>,<registers>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,0,0,1,*Rn4,*register_list ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDM<c>.W <Rn4>{!},<registers>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,0,*W,1,*Rn4,*P,*M,(0),*register_list ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDM<c> <Rn4>{!},<registers>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,0,0,1,0,*W,1,*Rn4,*register_list ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDMDA<c> <Rn4>{!},<registers>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,0,0,0,0,*W,1,*Rn4,*register_list ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDMDB<c> <Rn4>{!},<registers>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,1,0,0,*W,1,*Rn4,*P,*M,(0),*register_list ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDMDB<c> <Rn4>{!},<registers>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,0,1,0,0,*W,1,*Rn4,*register_list ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDMIB<c> <Rn4>{!},<registers>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,0,1,1,0,*W,1,*Rn4,*register_list ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDR<c> <Rt4>, [<Rn4>{,#<imm>}]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,1,0,1,*imm5,*Rn4,*Rt4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDR<c> <Rt4>,[SP{,#<imm>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,0,0,1,1,*Rt4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDR<c>.W <Rt4>,[<Rn4>{,#<imm12>}]'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,1,1,0,1,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDR<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: T4
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,1,0,1,*Rn4,*Rt4,1,*P,*U,*W,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDR<c> <Rt4>,[<Rn4>,#+/-<imm12>]!'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,0,*P,*U,0,*W,1,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDR<c> <Rt4>,<label>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,1,*Rt4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDR<c>.W <Rt4>,[PC,#-0]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,*U,1,0,1,1,1,1,1,*Rt4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDR<c> <Rt4>,[PC,#-0]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,0,(1),*U,0,(0),1,1,1,1,1,*Rt4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDR<c> <Rt4>,[<Rn4>,<Rm4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,1,0,0,*Rm4,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDR<c>.W <Rt4>,[<Rn4>,<Rm4>{,LSL #<imm2>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,1,0,1,*Rn4,*Rt4,0,0,0,0,0,0,*imm2,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDR<c> <Rt4>,[<Rn4>],+/-<Rm4>{, <shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,*P,*U,0,*W,1,*Rn4,*Rt4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRB<c> <Rt4>,[<Rn4>{,#<imm5>}]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,1,1,1,*imm5,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRB<c>.W <Rt4>,[<Rn4>{,#<imm12>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,1,0,0,1,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRB<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,0,1,*Rn4,*Rt4,1,*P,*U,*W,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRB<c> <Rt4>,[<Rn4>,#+/-<imm12>]!'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,0,*P,*U,1,*W,1,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRB<c> <Rt4>,[PC,#-0]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,*U,0,0,1,1,1,1,1,*Rt4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRB<c> <Rt4>,[PC,#-0]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,0,(1),*U,1,(0),1,1,1,1,1,*Rt4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRB<c> <Rt4>,[<Rn4>,<Rm4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,1,1,0,*Rm4,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRB<c>.W <Rt4>,[<Rn4>,<Rm4>{,LSL #<imm2>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,0,1,*Rn4,*Rt4,0,0,0,0,0,0,*imm2,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRB<c> <Rt4>,[<Rn4>],+/-<Rm4>{, <shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,*P,*U,1,*W,1,*Rn4,*Rt4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRBT<c> <Rt4>,[<Rn4>,#<imm8>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,0,1,*Rn4,*Rt4,1,1,1,0,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRBT<c> <Rt4>,[<Rn4>],#+/-<imm12>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,0,0,*U,1,1,1,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRBT<c> <Rt4>,[<Rn4>],+/-<Rm4>{, <shift>}'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,1,1,0,*U,1,1,1,*Rn4,*Rt4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRD<c> <Rt4>,<Rt42>,[<Rn4>,#+/-<imm>]!'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,*P,*U,1,*W,1,*Rn4,*Rt4,*Rt42,*imm8 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'LDRD<c> <Rt4>,<Rt42>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,1,*W,0,*Rn4,*Rt4,*imm4H,1,1,0,1,*imm4L ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRD<c> <Rt4>,<Rt42>,[PC,#-0]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,*P,*U,1,(0),1,1,1,1,1,*Rt4,*Rt42,*imm8 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'LDRD<c> <Rt4>,<Rt42>,[PC,#-0]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,(1),*U,1,(0),0,1,1,1,1,*Rt4,*imm4H,1,1,0,1,*imm4L ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'LDRD<c> <Rt4>,<Rt42>,[<Rn4>],+/-<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,0,*W,0,*Rn4,*Rt4,(0),(0),(0),(0),1,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDREX<c> <Rt4>,[<Rn4>{,#<imm>}]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,0,1,0,1,*Rn4,*Rt4,(1),(1),(1),(1),*imm8 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'LDREX<c> <Rt4>,[<Rn4>]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,0,1,*Rn4,*Rt4,(1),(1),(1),(1),1,0,0,1,(1),(1),(1),(1) ]

  - processor: ['ARMv7']
    format: 'LDREXB<c> <Rt4>, [<Rn4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,1,0,1,*Rn4,*Rt4,(1),(1),(1),(1),0,1,0,0,(1),(1),(1),(1) ]

  - processor: ['ARMv6K', 'ARMv7']
    format: 'LDREXB<c> <Rt4>, [<Rn4>]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,1,0,1,*Rn4,*Rt4,(1),(1),(1),(1),1,0,0,1,(1),(1),(1),(1) ]

  - processor: ['ARMv7']
    format: 'LDREXD<c> <Rt4>,<Rt42>,[<Rn4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,1,0,1,*Rn4,*Rt4,*Rt42,0,1,1,1,(1),(1),(1),(1) ]

  - processor: ['ARMv6K', 'ARMv7']
    format: 'LDREXD<c> <Rt4>,<Rt42>,[<Rn4>]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,1,*Rn4,*Rt4,(1),(1),(1),(1),1,0,0,1,(1),(1),(1),(1) ]

  - processor: ['ARMv7']
    format: 'LDREXH<c> <Rt4>, [<Rn4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,1,0,1,*Rn4,*Rt4,(1),(1),(1),(1),0,1,0,1,(1),(1),(1),(1) ]

  - processor: ['ARMv6K', 'ARMv7']
    format: 'LDREXH<c> <Rt4>, [<Rn4>]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,1,1,1,*Rn4,*Rt4,(1),(1),(1),(1),1,0,0,1,(1),(1),(1),(1) ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRH<c> <Rt4>,[<Rn4>{,#<imm>}]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,0,0,1,*imm5,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRH<c>.W <Rt4>,[<Rn4>{,#<imm12>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,1,0,1,1,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRH<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,1,1,*Rn4,*Rt4,1,*P,*U,*W,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRH<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,1,*W,1,*Rn4,*Rt4,*imm4H,1,0,1,1,*imm4L ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRH<c> <Rt4>,[PC,#-0]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,*U,0,1,1,1,1,1,1,*Rt4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRH<c> <Rt4>,[PC,#-0]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,(1),*U,1,(0),1,1,1,1,1,*Rt4,*imm4H,1,0,1,1,*imm4L ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRH<c> <Rt4>,[<Rn4>,<Rm4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,1,0,1,*Rm4,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRH<c>.W <Rt4>,[<Rn4>,<Rm4>{,LSL #<imm2>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,1,1,*Rn4,*Rt4,0,0,0,0,0,0,*imm2,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRH<c> <Rt4>,[<Rn4>],+/-<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,0,*W,1,*Rn4,*Rt4,(0),(0),(0),(0),1,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRHT<c> <Rt4>,[<Rn4>,#<imm8>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,1,1,*Rn4,*Rt4,1,1,1,0,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRHT<c> <Rt4>, [<Rn4>] {, #+/-<imm8>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,*U,1,1,1,*Rn4,*Rt4,*imm4H,1,0,1,1,*imm4L ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRHT<c> <Rt4>, [<Rn4>], +/-<Rm4>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,0,0,0,*U,0,1,1,*Rn4,*Rt4,(0),(0),(0),(0),1,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSB<c> <Rt4>,[<Rn4>,#<imm12>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,1,0,0,1,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSB<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,0,0,0,1,*Rn4,*Rt4,1,*P,*U,*W,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRSB<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,1,*W,1,*Rn4,*Rt4,*imm4H,1,1,0,1,*imm4L ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSB<c> <Rt4>,[PC,#-0]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,*U,0,0,1,1,1,1,1,*Rt4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRSB<c> <Rt4>,[PC,#-0]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,(1),*U,1,(0),1,1,1,1,1,*Rt4,*imm4H,1,1,0,1,*imm4L ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRSB<c> <Rt4>,[<Rn4>,<Rm4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,0,1,1,*Rm4,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSB<c>.W <Rt4>,[<Rn4>,<Rm4>{,LSL #<imm2>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,0,0,0,1,*Rn4,*Rt4,0,0,0,0,0,0,*imm2,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRSB<c> <Rt4>,[<Rn4>],+/-<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,0,*W,1,*Rn4,*Rt4,(0),(0),(0),(0),1,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSBT<c> <Rt4>,[<Rn4>,#<imm8>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,0,0,0,1,*Rn4,*Rt4,1,1,1,0,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSBT<c> <Rt4>, [<Rn4>] {, #+/-<imm8>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,*U,1,1,1,*Rn4,*Rt4,*imm4H,1,1,0,1,*imm4L ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSBT<c> <Rt4>, [<Rn4>], +/-<Rm4>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,0,0,0,*U,0,1,1,*Rn4,*Rt4,(0),(0),(0),(0),1,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSH<c> <Rt4>,[<Rn4>,#<imm12>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,1,0,1,1,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSH<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,0,0,1,1,*Rn4,*Rt4,1,*P,*U,*W,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRSH<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,1,*W,1,*Rn4,*Rt4,*imm4H,1,1,1,1,*imm4L ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSH<c> <Rt4>,[PC,#-0]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,*U,0,1,1,1,1,1,1,*Rt4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRSH<c> <Rt4>,[PC,#-0]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,(1),*U,1,(0),1,1,1,1,1,*Rt4,*imm4H,1,1,1,1,*imm4L ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRSH<c> <Rt4>,[<Rn4>,<Rm4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,1,1,1,*Rm4,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSH<c>.W <Rt4>,[<Rn4>,<Rm4>{,LSL #<imm2>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,0,0,1,1,*Rn4,*Rt4,0,0,0,0,0,0,*imm2,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRSH<c> <Rt4>,[<Rn4>],+/-<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,0,*W,1,*Rn4,*Rt4,(0),(0),(0),(0),1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSHT<c> <Rt4>,[<Rn4>,#<imm8>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,0,0,1,1,*Rn4,*Rt4,1,1,1,0,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSHT<c> <Rt4>, [<Rn4>] {, #+/-<imm8>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,*U,1,1,1,*Rn4,*Rt4,*imm4H,1,1,1,1,*imm4L ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRSHT<c> <Rt4>, [<Rn4>], +/-<Rm4>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,0,0,0,*U,0,1,1,*Rn4,*Rt4,(0),(0),(0),(0),1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LDRT<c> <Rt4>,[<Rn4>,#<imm8>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,1,0,1,*Rn4,*Rt4,1,1,1,0,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRT<c> <Rt4>, [<Rn4>] {, #+/-<imm12>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,0,0,*U,0,1,1,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LDRT<c> <Rt4>,[<Rn4>],+/-<Rm4>{, <shift>}'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,1,1,0,*U,0,1,1,*Rn4,*Rt4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LSLS <Rd4>,<Rm4>,#<imm5>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,0,0,0,0,*imm5,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LSL{S}<c>.W <Rd4>,<Rm4>,#<imm5>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,1,0,*S,1,1,1,1,(0),*imm3,*Rd4,*imm2,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LSL{S}<c> <Rd4>,<Rm4>,#<imm5>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,*imm5,0,0,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LSLS'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,0,0,1,0,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LSL{S}<c>.W <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,0,0,*S,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LSL{S}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,*Rm4,0,0,0,1,*Rn4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LSRS <Rd4>,<Rm4>,#<imm>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,0,0,0,1,*imm5,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LSR{S}<c>.W <Rd4>,<Rm4>,#<imm>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,1,0,*S,1,1,1,1,(0),*imm3,*Rd4,*imm2,0,1,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LSR{S}<c> <Rd4>,<Rm4>,#<imm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,*imm5,0,1,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LSRS'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,0,0,1,1,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'LSR{S}<c>.W <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,0,1,*S,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'LSR{S}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,*Rm4,0,0,1,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MCR<c> <coproc>,<opc1>,<Rt4>,<CRn4>,<CRm4>{,<opc2>}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,*opc1,0,*CRn4,*Rt4,*coproc,*opc2,1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MCR<c> <coproc>,<opc1>,<Rt4>,<CRn4>,<CRm4>{,<opc2>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,1,0,*opc1,0,*CRn4,*Rt4,*coproc,*opc2,1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MCR2<c> <coproc>,<opc1>,<Rt4>,<CRn4>,<CRm4>{,<opc2>}'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,0,*opc1,0,*CRn4,*Rt4,*coproc,*opc2,1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MCR2<c> <coproc>,<opc1>,<Rt4>,<CRn4>,<CRm4>{,<opc2>}'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,1,1,1,0,*opc1,0,*CRn4,*Rt4,*coproc,*opc2,1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MCRR<c> <coproc>,<opc1>,<Rt4>,<Rt42>,<CRm4>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,0,0,1,0,0,*Rt42,*Rt4,*coproc,*opc1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MCRR<c> <coproc>,<opc1>,<Rt4>,<Rt42>,<CRm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,0,0,0,1,0,0,*Rt42,*Rt4,*coproc,*opc1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MCRR2<c> <coproc>,<opc1>,<Rt4>,<Rt42>,<CRm4>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,0,0,0,1,0,0,*Rt42,*Rt4,*coproc,*opc1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MCRR2<c> <coproc>,<opc1>,<Rt4>,<Rt42>,<CRm4>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,1,1,0,0,0,1,0,0,*Rt42,*Rt4,*coproc,*opc1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MLA<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,0,0,0,*Rn4,*Ra4,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MLA{S}<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,0,1,*S,*Rd4,*Ra4,*Rm4,1,0,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MLS<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,0,0,0,*Rn4,*Ra4,*Rd4,0,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MLS<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,1,1,0,*Rd4,*Ra4,*Rm4,1,0,0,1,*Rn4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MOVS <Rd4>,#<imm8>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,0,1,0,0,*Rd4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MOV{S}<c>.W <Rd4>,#<const>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,0,0,1,0,*S,1,1,1,1,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MOVW<c> <Rd4>,#<imm16>'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,0,*i,1,0,0,1,0,0,*imm4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MOV{S}<c> <Rd4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MOVW<c> <Rd4>,#<imm16>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,0,1,1,0,0,0,0,*imm4,*Rd4,*imm12 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'MOV<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,1,1,0,*D,*Rm4,*Rd4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MOVS <Rd4>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 0,0,0,0,0,0,0,0,0,0,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MOV{S}<c>.W <Rd4>,<Rm4>'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,1,0,*S,1,1,1,1,(0),0,0,0,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MOV{S}<c> <Rd4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,0,0,0,0,0,0,0,0,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MOVT<c> <Rd4>,#<imm16>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,1,0,1,1,0,0,*imm4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MOVT<c> <Rd4>,#<imm16>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,1,0,0,*imm4,*Rd4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MRC<c> <coproc>,<opc1>,<Rt4>,<CRn4>,<CRm4>{,<opc2>}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,*opc1,1,*CRn4,*Rt4,*coproc,*opc2,1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MRC<c> <coproc>,<opc1>,<Rt4>,<CRn4>,<CRm4>{,<opc2>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,1,0,*opc1,1,*CRn4,*Rt4,*coproc,*opc2,1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MRC2<c> <coproc>,<opc1>,<Rt4>,<CRn4>,<CRm4>{,<opc2>}'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,0,*opc1,1,*CRn4,*Rt4,*coproc,*opc2,1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MRC2<c> <coproc>,<opc1>,<Rt4>,<CRn4>,<CRm4>{,<opc2>}'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,1,1,1,0,*opc1,1,*CRn4,*Rt4,*coproc,*opc2,1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MRRC<c> <coproc>,<opc>,<Rt4>,<Rt42>,<CRm4>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,0,0,1,0,1,*Rt42,*Rt4,*coproc,*opc1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MRRC<c> <coproc>,<opc>,<Rt4>,<Rt42>,<CRm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,0,0,0,1,0,1,*Rt42,*Rt4,*coproc,*opc1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MRRC2<c> <coproc>,<opc>,<Rt4>,<Rt42>,<CRm4>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,0,0,0,1,0,1,*Rt42,*Rt4,*coproc,*opc1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MRRC2<c> <coproc>,<opc>,<Rt4>,<Rt42>,<CRm4>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,1,1,0,0,0,1,0,1,*Rt42,*Rt4,*coproc,*opc1,*CRm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MRS<c> <Rd4>,<spec_reg>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,1,1,0,(1),(1),(1),(1),1,0,(0),0,*Rd4,(0),(0),(0),(0),(0),(0),(0),(0) ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MRS<c> <Rd4>,<spec_reg>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,0,0,(1),(1),(1),(1),*Rd4,(0),(0),(0),(0),0,0,0,0,(0),(0),(0),(0) ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MSR<c> <spec_reg>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,0,1,0,*mask,0,0,(1),(1),(1),(1),*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MSR<c> <spec_reg>,<Rn4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,0,0,*Rn4,1,0,(0),0,*mask,0,0,(0),(0),(0),(0),(0),(0),(0),(0) ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MSR<c> <spec_reg>,<Rn4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,1,0,*mask,0,0,(1),(1),(1),(1),(0),(0),(0),(0),0,0,0,0,*Rn4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MULS <Rd4m>,<Rn4>,<Rd4m>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,1,1,0,1,*Rn4,*Rd4m ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MUL<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,0,0,0,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MUL{S}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,0,0,*S,*Rd4,(0),(0),(0),(0),*Rm4,1,0,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MVN{S}<c> <Rd4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,0,0,1,1,*S,1,1,1,1,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MVN{S}<c> <Rd4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,1,1,1,*S,(0),(0),(0),(0),*Rd4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MVNS <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,1,1,1,1,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'MVN{S}<c>.W <Rd4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,1,1,*S,1,1,1,1,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MVN{S}<c> <Rd4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,1,1,*S,(0),(0),(0),(0),*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'MVN{S}<c> <Rd4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,1,1,*S,(0),(0),(0),(0),*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'NOP<c>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,1,1,1,0,0,0,0,0,0,0,0 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'NOP<c>.W'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,0,(1),(1),(1),(1),1,0,(0),0,(0),0,0,0,0,0,0,0,0,0,0,0 ]

  - processor: ['ARMv6K', 'ARMv6T2', 'ARMv7']
    format: 'NOP<c>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,0,1,0,0,0,0,0,(1),(1),(1),(1),(0),(0),(0),(0),0,0,0,0,0,0,0,0 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ORN{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,0,0,1,1,*S,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ORN{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,1,1,*S,*Rn4,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ORR{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,0,0,1,0,*S,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ORR{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,1,0,0,*S,*Rn4,*Rd4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ORRS   <Rd4n>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,1,1,0,0,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ORR{S}<c>.W <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,1,0,*S,*Rn4,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ORR{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,0,*S,*Rn4,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ORR{S}<c> <Rd4>,<Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,0,*S,*Rn4,*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'PKHTB<c> <Rd4>,<Rn4>,<Rm4>{,ASR #<imm>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,1,1,0,0,*Rn4,(0),*imm3,*Rd4,*imm2,*tb,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'PKHTB<c> <Rd4>,<Rn4>,<Rm4>{,ASR #<imm>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,0,0,*Rn4,*Rd4,*imm5,*tb,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'PLD{W}<c> [<Rn4>,#<imm12>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,1,0,*W,1,*Rn4,1,1,1,1,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'PLD{W}<c> [<Rn4>,#-<imm8>]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,*W,1,*Rn4,1,1,1,1,1,1,0,0,*imm8 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'PLD{W} [<Rn4>,#+/-<imm12>]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,1,0,1,*U,*R,0,1,*Rn4,(1),(1),(1),(1),*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'PLD<c> [PC,#-0]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,*U,0,(0),1,1,1,1,1,1,1,1,1,*imm12 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'PLD [PC,#-0]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,1,0,1,*U,(1),0,1,1,1,1,1,(1),(1),(1),(1),*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'PLD{W}<c> [<Rn4>,<Rm4>{,LSL #<imm2>}]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,*W,1,*Rn4,1,1,1,1,0,0,0,0,0,0,*imm2,*Rm4 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'PLD{W}<c> [<Rn4>,+/-<Rm4>{, <shift>}]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,1,1,1,*U,*R,0,1,*Rn4,(1),(1),(1),(1),*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv7']
    format: 'PLI<c> [<Rn4>,#<imm12>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,1,0,0,1,*Rn4,1,1,1,1,*imm12 ]

  - processor: ['ARMv7']
    format: 'PLI<c> [<Rn4>,#-<imm8>]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,0,0,0,1,*Rn4,1,1,1,1,1,1,0,0,*imm8 ]

  - processor: ['ARMv7']
    format: 'PLI<c> [PC,#-0]'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,*U,0,0,1,1,1,1,1,1,1,1,1,*imm12 ]

  - processor: ['ARMv7']
    format: 'PLI [PC,#-0]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,1,0,0,*U,1,0,1,*Rn4,(1),(1),(1),(1),*imm12 ]

  - processor: ['ARMv7']
    format: 'PLI<c> [<Rn4>,<Rm4>{,LSL #<imm2>}]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,1,0,0,0,1,*Rn4,1,1,1,1,0,0,0,0,0,0,*imm2,*Rm4 ]

  - processor: ['ARMv7']
    format: 'PLI [<Rn4>,+/-<Rm4>{, <shift>}]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,1,1,0,*U,1,0,1,*Rn4,(1),(1),(1),(1),*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'POP<c> <registers>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,1,0,*P,*register_list ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'POP<c>.W <registers>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,0,1,1,1,1,0,1,*P,*M,(0),*register_list ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'POP<c>.W <registers>'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,1,0,1,1,1,0,1,*Rt4,1,0,1,1,0,0,0,0,0,1,0,0 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'POP<c> <registers>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,0,0,1,0,1,1,1,1,0,1,*register_list ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'POP<c> <registers>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,1,0,0,1,0,0,1,1,1,0,1,*Rt4,0,0,0,0,0,0,0,0,0,1,0,0 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'PUSH<c> <registers>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,0,1,0,*M,*register_list ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'PUSH<c>.W <registers>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,0,1,0,1,1,0,1,(0),*M,(0),*register_list ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'PUSH<c>.W <registers>'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,1,0,0,1,1,0,1,*Rt4,1,1,0,1,0,0,0,0,0,1,0,0 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'PUSH<c> <registers>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,0,1,0,0,1,0,1,1,0,1,*register_list ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'PUSH<c> <registers>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,1,0,1,0,0,1,0,1,1,0,1,*Rt4,0,0,0,0,0,0,0,0,0,1,0,0 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'QADD<c> <Rd4>,<Rm4>,<Rn4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,0,*Rn4,1,1,1,1,*Rd4,1,0,0,0,*Rm4 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'QADD<c> <Rd4>,<Rm4>,<Rn4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,0,0,*Rn4,*Rd4,(0),(0),(0),(0),0,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'QADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,1,*Rn4,1,1,1,1,*Rd4,0,0,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'QADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,0,*Rn4,*Rd4,(1),(1),(1),(1),0,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'QADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,0,*Rn4,1,1,1,1,*Rd4,0,0,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'QADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,0,*Rn4,*Rd4,(1),(1),(1),(1),1,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'QASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,1,0,*Rn4,1,1,1,1,*Rd4,0,0,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'QASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,0,*Rn4,*Rd4,(1),(1),(1),(1),0,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'QDADD<c> <Rd4>,<Rm4>,<Rn4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,0,*Rn4,1,1,1,1,*Rd4,1,0,0,1,*Rm4 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'QDADD<c> <Rd4>,<Rm4>,<Rn4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,1,0,0,*Rn4,*Rd4,(0),(0),(0),(0),0,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'QDSUB<c> <Rd4>,<Rm4>,<Rn4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,0,*Rn4,1,1,1,1,*Rd4,1,0,1,1,*Rm4 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'QDSUB<c> <Rd4>,<Rm4>,<Rn4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,1,1,0,*Rn4,*Rd4,(0),(0),(0),(0),0,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'QSAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,1,0,*Rn4,1,1,1,1,*Rd4,0,0,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'QSAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,0,*Rn4,*Rd4,(1),(1),(1),(1),0,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'QSUB<c> <Rd4>,<Rm4>,<Rn4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,0,*Rn4,1,1,1,1,*Rd4,1,0,1,0,*Rm4 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'QSUB<c> <Rd4>,<Rm4>,<Rn4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,1,0,*Rn4,*Rd4,(0),(0),(0),(0),0,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'QSUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,1,*Rn4,1,1,1,1,*Rd4,0,0,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'QSUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,0,*Rn4,*Rd4,(1),(1),(1),(1),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'QSUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,0,*Rn4,1,1,1,1,*Rd4,0,0,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'QSUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,0,*Rn4,*Rd4,(1),(1),(1),(1),1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'RBIT<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,1,*Rm4,1,1,1,1,*Rd4,1,0,1,0,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'RBIT<c> <Rd4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,1,1,1,(1),(1),(1),(1),*Rd4,(1),(1),(1),(1),0,0,1,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'REV<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,0,1,0,0,0,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'REV<c>.W <Rd4>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,1,*Rm4,1,1,1,1,*Rd4,1,0,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'REV<c> <Rd4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,1,1,(1),(1),(1),(1),*Rd4,(1),(1),(1),(1),0,0,1,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'REV16<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,0,1,0,0,1,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'REV16<c>.W <Rd4>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,1,*Rm4,1,1,1,1,*Rd4,1,0,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'REV16<c> <Rd4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,1,1,(1),(1),(1),(1),*Rd4,(1),(1),(1),(1),1,0,1,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'REVSH<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,0,1,0,1,1,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'REVSH<c>.W <Rd4>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,1,*Rm4,1,1,1,1,*Rd4,1,0,1,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'REVSH<c> <Rd4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,1,1,1,(1),(1),(1),(1),*Rd4,(1),(1),(1),(1),1,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ROR{S}<c> <Rd4>,<Rm4>,#<imm>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,1,0,*S,1,1,1,1,(0),*imm3,*Rd4,*imm2,1,1,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ROR{S}<c> <Rd4>,<Rm4>,#<imm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,*imm5,1,1,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'RORS <Rd4n>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,0,1,1,1,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'ROR{S}<c>.W <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,1,1,*S,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'ROR{S}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,*Rm4,0,1,1,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'RRX{S}<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,1,0,*S,1,1,1,1,(0),0,0,0,*Rd4,0,0,1,1,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'RRX{S}<c> <Rd4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,*S,(0),(0),(0),(0),*Rd4,0,0,0,0,0,1,1,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'RSBS <Rd4>,<Rn4>,#0'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,1,0,0,1,*Rn4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'RSB{S}<c>.W <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,1,1,1,0,*S,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'RSB{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,0,1,1,*S,*Rn4,*Rd4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'RSB{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,1,1,1,0,*S,*Rn4,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'RSB{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,1,1,*S,*Rn4,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'RSB{S}<c> <Rd4>,<Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,1,1,*S,*Rn4,*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'RSC{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,1,1,1,*S,*Rn4,*Rd4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'RSC{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,1,1,*S,*Rn4,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'RSC{S}<c> <Rd4>,<Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,1,1,*S,*Rn4,*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,1,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,0,1,*Rn4,*Rd4,(1),(1),(1),(1),0,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,0,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,0,1,*Rn4,*Rd4,(1),(1),(1),(1),1,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,1,0,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,0,1,*Rn4,*Rd4,(1),(1),(1),(1),0,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SBC{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,1,0,1,1,*S,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SBC{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,1,1,0,*S,*Rn4,*Rd4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SBCS <Rd4n>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,0,1,1,0,*Rm4,*Rd4n ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SBC{S}<c>.W <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,1,0,1,1,*S,*Rn4,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SBC{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,1,0,*S,*Rn4,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SBC{S}<c> <Rd4>,<Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,1,0,*S,*Rn4,*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SBFX<c> <Rd4>,<Rn4>,#<lsb>,#<width>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,(0),1,1,0,1,0,0,*Rn4,0,*imm3,*Rd4,*imm2,(0),*widthm1 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SBFX<c> <Rd4>,<Rn4>,#<lsb>,#<width>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,1,0,1,*widthm1,*Rd4,*lsb,1,0,1,*Rn4 ]

  - processor: ['ARMv7-R']
    format: 'SDIV<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,1,0,0,1,*Rn4,(1),(1),(1),(1),*Rd4,1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SEL<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,1,0,*Rn4,1,1,1,1,*Rd4,1,0,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SEL<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,0,0,*Rn4,*Rd4,(1),(1),(1),(1),1,0,1,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SETEND <endian_specifier>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,0,1,1,0,0,1,0,(1),*E,(0),(0),(0) ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SETEND <endian_specifier>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,0,1,0,0,0,0,(0),(0),(0),1,(0),(0),(0),(0),(0),(0),*E,(0),0,0,0,0,(0),(0),(0),(0) ]

  - processor: ['ARMv7', 'ARMv6T2)']
    format: 'SEV<c>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,1,1,1,0,1,0,0,0,0,0,0 ]

  - processor: ['ARMv7', 'ARMv6T2)']
    format: 'SEV<c>.W'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,0,(1),(1),(1),(1),1,0,(0),0,(0),0,0,0,0,0,0,0,0,1,0,0 ]

  - processor: ['ARMv6K', 'ARMv7', 'ARMv6T2)']
    format: 'SEV<c>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,0,1,0,0,0,0,0,(1),(1),(1),(1),(0),(0),(0),(0),0,0,0,0,0,1,0,0 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SHADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,1,*Rn4,1,1,1,1,*Rd4,0,0,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SHADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,1,*Rn4,*Rd4,(1),(1),(1),(1),0,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SHADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,0,*Rn4,1,1,1,1,*Rd4,0,0,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SHADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,1,*Rn4,*Rd4,(1),(1),(1),(1),1,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SHASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,1,0,*Rn4,1,1,1,1,*Rd4,0,0,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SHASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,1,*Rn4,*Rd4,(1),(1),(1),(1),0,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SHSAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,1,0,*Rn4,1,1,1,1,*Rd4,0,0,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SHSAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,1,*Rn4,*Rd4,(1),(1),(1),(1),0,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SHSUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,1,*Rn4,1,1,1,1,*Rd4,0,0,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SHSUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,1,*Rn4,*Rd4,(1),(1),(1),(1),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SHSUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,0,*Rn4,1,1,1,1,*Rd4,0,0,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SHSUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,1,1,*Rn4,*Rd4,(1),(1),(1),(1),1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMLA<x><y><c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,0,0,1,*Rn4,*Ra4,*Rd4,0,0,*N,*M,*Rm4 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'SMLA<x><y><c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,0,0,*Rd4,*Ra4,*Rm4,1,*M,*N,0,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMLAD{X}<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,0,1,0,*Rn4,*Ra4,*Rd4,0,0,0,*M,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SMLAD{X}<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,0,0,0,0,*Rd4,*Ra4,*Rm4,0,0,*M,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMLAL<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,1,1,0,0,*Rn4,*Rd4Lo,*Rd4Hi,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SMLAL{S}<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,1,1,*S,*Rd4Hi,*Rd4Lo,*Rm4,1,0,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMLAL<x><y><c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,1,1,0,0,*Rn4,*Rd4Lo,*Rd4Hi,1,0,*N,*M,*Rm4 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'SMLAL<x><y><c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,1,0,0,*Rd4Hi,*Rd4Lo,*Rm4,1,*M,*N,0,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMLALD{X}<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,1,1,0,0,*Rn4,*Rd4Lo,*Rd4Hi,1,1,0,*M,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SMLALD{X}<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,0,1,0,0,*Rd4Hi,*Rd4Lo,*Rm4,0,0,*M,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMLAW<y><c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,0,1,1,*Rn4,*Ra4,*Rd4,0,0,0,*M,*Rm4 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'SMLAW<y><c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,1,0,*Rd4,*Ra4,*Rm4,1,*M,0,0,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMLSD{X}<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,1,0,0,*Rn4,*Ra4,*Rd4,0,0,0,*M,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SMLSD{X}<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,0,0,0,0,*Rd4,*Ra4,*Rm4,0,1,*M,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMLSLD{X}<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,1,1,0,1,*Rn4,*Rd4Lo,*Rd4Hi,1,1,0,*M,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SMLSLD{X}<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,0,1,0,0,*Rd4Hi,*Rd4Lo,*Rm4,0,1,*M,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMMLA{R}<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,1,0,1,*Rn4,*Ra4,*Rd4,0,0,0,*R,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SMMLA{R}<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,0,1,0,1,*Rd4,*Ra4,*Rm4,0,0,*R,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMMLS{R}<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,1,1,0,*Rn4,*Ra4,*Rd4,0,0,0,*R,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SMMLS{R}<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,0,1,0,1,*Rd4,*Ra4,*Rm4,1,1,*R,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMMUL{R}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,1,0,1,*Rn4,1,1,1,1,*Rd4,0,0,0,*R,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SMMUL{R}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,0,1,0,1,*Rd4,1,1,1,1,*Rm4,0,0,*R,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMUAD{X}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,0,1,0,*Rn4,1,1,1,1,*Rd4,0,0,0,*M,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SMUAD{X}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,0,0,0,0,*Rd4,1,1,1,1,*Rm4,0,0,*M,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMUL<x><y><c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,0,0,1,*Rn4,1,1,1,1,*Rd4,0,0,*N,*M,*Rm4 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'SMUL<x><y><c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,1,1,0,*Rd4,*SBZ,*Rm4,1,*M,*N,0,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMULL<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,1,0,0,0,*Rn4,*Rd4Lo,*Rd4Hi,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SMULL{S}<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,1,0,*S,*Rd4Hi,*Rd4Lo,*Rm4,1,0,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMULW<y><c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,0,1,1,*Rn4,1,1,1,1,*Rd4,0,0,0,*M,*Rm4 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'SMULW<y><c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,1,0,*Rd4,*SBZ,*Rm4,1,*M,1,0,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SMUSD{X}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,1,0,0,*Rn4,1,1,1,1,*Rd4,0,0,0,*M,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SMUSD{X}<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,0,0,0,0,*Rd4,1,1,1,1,*Rm4,0,1,*M,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SSAT<c> <Rd4>,#<imm>,<Rn4>{,<shift>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,(0),1,1,0,0,*sh,0,*Rn4,0,*imm3,*Rd4,*imm2,(0),*sat_imm ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SSAT<c> <Rd4>,#<imm>,<Rn4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,1,*sat_imm,*Rd4,*imm5,*sh,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SSAT16<c> <Rd4>,#<imm>,<Rn4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,(0),1,1,0,0,1,0,*Rn4,0,0,0,0,*Rd4,0,0,(0),(0),*sat_imm ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SSAT16<c> <Rd4>,#<imm>,<Rn4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,1,0,*sat_imm,*Rd4,(1),(1),(1),(1),0,0,1,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SSAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,1,0,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SSAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,0,1,*Rn4,*Rd4,(1),(1),(1),(1),0,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SSUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,1,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SSUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,0,1,*Rn4,*Rd4,(1),(1),(1),(1),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SSUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,0,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SSUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,0,0,1,*Rn4,*Rd4,(1),(1),(1),(1),1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STC{L}<c> <coproc>,<CRd4>,[<Rn4>,#+/-<imm>]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,*P,*U,*D,*W,0,*Rn4,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STC{L}<c> <coproc>,<CRd4>,[<Rn4>],<option>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,0,*P,*U,*D,*W,0,*Rn4,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STC2{L}<c> <coproc>,<CRd4>,[<Rn4>,#+/-<imm>]{!}'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,0,*P,*U,*D,*W,0,*Rn4,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STC2{L}<c> <coproc>,<CRd4>,[<Rn4>],<option>'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,1,1,0,*P,*U,*D,*W,0,*Rn4,*CRd4,*coproc,*imm8 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STM<c> <Rn4>!,<registers>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,0,0,0,*Rn4,*register_list ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STM<c>.W <Rn4>{!},<registers>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,0,*W,0,*Rn4,(0),*M,(0),*register_list ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STM<c> <Rn4>{!},<registers>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,0,0,1,0,*W,0,*Rn4,*register_list ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STMDA<c> <Rn4>{!},<registers>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,0,0,0,0,*W,0,*Rn4,*register_list ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STMDB<c> <Rn4>{!},<registers>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,1,0,0,*W,0,*Rn4,(0),*M,(0),*register_list ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STMDB<c> <Rn4>{!},<registers>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,0,1,0,0,*W,0,*Rn4,*register_list ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STMIB<c> <Rn4>{!},<registers>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,0,0,1,1,0,*W,0,*Rn4,*register_list ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STR<c> <Rt4>, [<Rn4>{,#<imm>}]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,1,0,0,*imm5,*Rn4,*Rt4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STR<c> <Rt4>,[SP,#<imm>]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,0,0,1,0,*Rt4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STR<c>.W <Rt4>,[<Rn4>,#<imm12>]'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,1,1,0,0,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STR<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: T4
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,1,0,0,*Rn4,*Rt4,1,*P,*U,*W,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STR<c> <Rt4>,[<Rn4>,#+/-<imm12>]!'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,0,*P,*U,0,*W,0,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STR<c> <Rt4>,[<Rn4>,<Rm4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,0,0,0,*Rm4,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STR<c>.W <Rt4>,[<Rn4>,<Rm4>{,LSL #<imm2>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,1,0,0,*Rn4,*Rt4,0,0,0,0,0,0,*imm2,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STR<c> <Rt4>,[<Rn4>],+/-<Rm4>{, <shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,*P,*U,0,*W,0,*Rn4,*Rt4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRB<c> <Rt4>,[<Rn4>,#<imm5>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,1,1,0,*imm5,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRB<c>.W <Rt4>,[<Rn4>,#<imm12>]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,1,0,0,0,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRB<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,0,0,*Rn4,*Rt4,1,*P,*U,*W,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRB<c> <Rt4>,[<Rn4>,#+/-<imm12>]!'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,0,*P,*U,1,*W,0,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRB<c> <Rt4>,[<Rn4>,<Rm4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,0,1,0,*Rm4,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRB<c>.W <Rt4>,[<Rn4>,<Rm4>{,LSL #<imm2>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,0,0,*Rn4,*Rt4,0,0,0,0,0,0,*imm2,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRB<c> <Rt4>,[<Rn4>],+/-<Rm4>{, <shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,*P,*U,1,*W,0,*Rn4,*Rt4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRBT<c> <Rt4>,[<Rn4>,#<imm8>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,0,0,*Rn4,*Rt4,1,1,1,0,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRBT<c> <Rt4>,[<Rn4>],#+/-<imm12>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,0,0,*U,1,1,0,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRBT<c> <Rt4>,[<Rn4>],+/-<Rm4>{, <shift>}'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,1,1,0,*U,1,1,0,*Rn4,*Rt4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRD<c> <Rt4>,<Rt42>,[<Rn4>,#+/-<imm>]!'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,*P,*U,1,*W,0,*Rn4,*Rt4,*Rt42,*imm8 ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'STRD<c> <Rt4>,<Rt42>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,1,*W,0,*Rn4,*Rt4,*imm4H,1,1,1,1,*imm4L ]

  - processor: ['ARMv5TE*', 'ARMv6*', 'ARMv7']
    format: 'STRD<c> <Rt4>,<Rt42>,[<Rn4>],+/-<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,0,*W,0,*Rn4,*Rt4,(0),(0),(0),(0),1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STREX<c> <Rd4>,<Rt4>,[<Rn4>{,#<imm>}]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,0,1,0,0,*Rn4,*Rt4,*Rd4,*imm8 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'STREX<c> <Rd4>,<Rt4>,[<Rn4>]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,0,0,*Rn4,*Rd4,(1),(1),(1),(1),1,0,0,1,*Rt4 ]

  - processor: ['ARMv7']
    format: 'STREXB<c> <Rd4>,<Rt4>,[<Rn4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,1,0,0,*Rn4,*Rt4,(1),(1),(1),(1),0,1,0,0,*Rd4 ]

  - processor: ['ARMv6K', 'ARMv7']
    format: 'STREXB<c> <Rd4>,<Rt4>,[<Rn4>]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,1,0,0,*Rn4,*Rd4,(1),(1),(1),(1),1,0,0,1,*Rt4 ]

  - processor: ['ARMv7']
    format: 'STREXD<c> <Rd4>,<Rt4>,<Rt42>,[<Rn4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,1,0,0,*Rn4,*Rt4,*Rt42,0,1,1,1,*Rd4 ]

  - processor: ['ARMv6K', 'ARMv7']
    format: 'STREXD<c> <Rd4>,<Rt4>,<Rt42>,[<Rn4>]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,0,1,0,*Rn4,*Rd4,(1),(1),(1),(1),1,0,0,1,*Rt4 ]

  - processor: ['ARMv7']
    format: 'STREXH<c> <Rd4>,<Rt4>,[<Rn4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,1,0,0,*Rn4,*Rt4,(1),(1),(1),(1),0,1,0,1,*Rd4 ]

  - processor: ['ARMv6K', 'ARMv7']
    format: 'STREXH<c> <Rd4>,<Rt4>,[<Rn4>]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,1,1,1,0,*Rn4,*Rd4,(1),(1),(1),(1),1,0,0,1,*Rt4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRH<c> <Rt4>,[<Rn4>{,#<imm>}]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,0,0,0,*imm5,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRH<c>.W <Rt4>,[<Rn4>{,#<imm12>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,1,0,1,0,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRH<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,1,0,*Rn4,*Rt4,1,*P,*U,*W,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRH<c> <Rt4>,[<Rn4>,#+/-<imm8>]!'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,1,*W,0,*Rn4,*Rt4,*imm4H,1,0,1,1,*imm4L ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRH<c> <Rt4>,[<Rn4>,<Rm4>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,0,0,1,*Rm4,*Rn4,*Rt4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRH<c>.W <Rt4>,[<Rn4>,<Rm4>{,LSL #<imm2>}]'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,1,0,*Rn4,*Rt4,0,0,0,0,0,0,*imm2,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRH<c> <Rt4>,[<Rn4>],+/-<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,*P,*U,0,*W,0,*Rn4,*Rt4,(0),(0),(0),(0),1,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRHT<c> <Rt4>,[<Rn4>,#<imm8>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,0,1,0,*Rn4,*Rt4,1,1,1,0,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRHT<c> <Rt4>, [<Rn4>] {, #+/-<imm8>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,*U,1,1,0,*Rn4,*Rt4,*imm4H,1,0,1,1,*imm4L ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRHT<c> <Rt4>, [<Rn4>], +/-<Rm4>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,0,0,0,*U,0,1,0,*Rn4,*Rt4,(0),(0),(0),(0),1,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'STRT<c> <Rt4>,[<Rn4>,#<imm8>]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,0,0,0,1,0,0,*Rn4,*Rt4,1,1,1,0,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRT<c> <Rt4>, [<Rn4>] {, +/-<imm12>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,0,0,*U,0,1,0,*Rn4,*Rt4,*imm12 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'STRT<c> <Rt4>,[<Rn4>],+/-<Rm4>{, <shift>}'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,0,1,1,0,*U,0,1,0,*Rn4,*Rt4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SUBS <Rd4>,<Rn4>,#<imm3>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,0,0,1,1,1,1,*imm3,*Rn4,*Rd4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SUBS <Rd4n>,#<imm8>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 0,0,1,1,1,*Rd4n,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SUB{S}<c>.W <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,1,1,0,1,*S,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SUBW<c> <Rd4>,<Rn4>,#<imm12>'
    semantic: []
    mode: T4
    attribute: []
    encoding: [ 1,1,1,1,0,*i,1,0,1,0,1,0,*Rn4,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SUB{S}<c> <Rd4>,<Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,0,1,0,*S,*Rn4,*Rd4,*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SUBS <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,0,0,1,1,0,1,*Rm4,*Rn4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SUB{S}<c>.W <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,1,1,0,1,*S,*Rn4,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SUB{S}<c> <Rd4>,<Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,1,0,*S,*Rn4,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SUB{S}<c> <Rd4>,<Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,1,0,*S,*Rn4,*Rd4,*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SUB<c> SP,SP,#<imm>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,0,0,0,0,1,*imm7 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SUB{S}<c>.W <Rd4>,SP,#<const>'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,1,1,0,1,*S,1,1,0,1,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SUBW<c> <Rd4>,SP,#<imm12>'
    semantic: []
    mode: T3
    attribute: []
    encoding: [ 1,1,1,1,0,*i,1,0,1,0,1,0,1,1,0,1,0,*imm3,*Rd4,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SUB{S}<c> <Rd4>,SP,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,0,0,1,0,*S,1,1,0,1,*Rd4,*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SUB{S}<c> <Rd4>,SP,<Rm4>{,<shift>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,1,1,0,1,*S,1,1,0,1,(0),*imm3,*Rd4,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SUB{S}<c> <Rd4>,SP,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,1,0,*S,1,1,0,1,*Rd4,*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SVC<c> #<imm8>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,0,1,1,1,1,1,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SVC<c> #<imm24>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,1,1,*imm24 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'SWP{B}<c> <Rt4>,<Rt42>,[<Rn4>]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,*B,0,0,*Rn4,*Rt4,(0),(0),(0),(0),1,0,0,1,*Rt42 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SXTAB<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,1,0,0,*Rn4,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SXTAB<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,1,0,*Rn4,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SXTAB16<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,0,1,0,*Rn4,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SXTAB16<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,0,0,*Rn4,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SXTAH<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,0,0,0,*Rn4,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SXTAH<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,1,1,*Rn4,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SXTB<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,0,0,1,0,0,1,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SXTB<c>.W <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,1,0,0,1,1,1,1,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SXTB<c> <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,1,0,1,1,1,1,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SXTB16<c> <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,0,1,0,1,1,1,1,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SXTB16<c> <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,0,0,1,1,1,1,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SXTH<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,0,0,1,0,0,0,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'SXTH<c>.W <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,0,0,0,1,1,1,1,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'SXTH<c> <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,0,1,1,1,1,1,1,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'TBH<c> [<Rn4>,<Rm4>,LSL #1]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,0,0,1,1,0,1,*Rn4,(1),(1),(1),(1),(0),(0),(0),(0),0,0,0,*H,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'TEQ<c> <Rn4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,0,1,0,0,1,*Rn4,0,*imm3,1,1,1,1,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'TEQ<c> <Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,0,1,1,*Rn4,(0),(0),(0),(0),*imm12 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'TEQ<c> <Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,1,0,0,1,*Rn4,(0),*imm3,1,1,1,1,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'TEQ<c> <Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,1,1,*Rn4,(0),(0),(0),(0),*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'TEQ<c> <Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,1,1,*Rn4,(0),(0),(0),(0),*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'TST<c> <Rn4>,#<const>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,*i,0,0,0,0,0,1,*Rn4,0,*imm3,1,1,1,1,*imm8 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'TST<c> <Rn4>,#<const>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,0,0,1,*Rn4,(0),(0),(0),(0),*imm12 ]

  - processor: ['ARMv4T', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'TST<c> <Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,0,0,0,1,0,0,0,*Rm4,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'TST<c>.W   <Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,0,1,0,1,0,0,0,0,1,*Rn4,(0),*imm3,1,1,1,1,*imm2,*type4,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'TST<c> <Rn4>,<Rm4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,0,1,*Rn4,(0),(0),(0),(0),*imm5,*type4,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'TST<c> <Rn4>,<Rm4>,<type4> <Rs4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,1,0,0,0,1,*Rn4,(0),(0),(0),(0),*Rs4,0,*type4,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,1,*Rn4,1,1,1,1,*Rd4,0,1,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,0,1,*Rn4,*Rd4,(1),(1),(1),(1),0,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,0,*Rn4,1,1,1,1,*Rd4,0,1,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,0,1,*Rn4,*Rd4,(1),(1),(1),(1),1,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,1,0,*Rn4,1,1,1,1,*Rd4,0,1,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,0,1,*Rn4,*Rd4,(1),(1),(1),(1),0,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UBFX<c> <Rd4>,<Rn4>,#<lsb>,#<width>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,(0),1,1,1,1,0,0,*Rn4,0,*imm3,*Rd4,*imm2,(0),*widthm1 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UBFX<c> <Rd4>,<Rn4>,#<lsb>,#<width>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,1,1,1,*widthm1,*Rd4,*lsb,1,0,1,*Rn4 ]

  - processor: ['ARMv7-R']
    format: 'UDIV<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,1,0,1,1,*Rn4,(1),(1),(1),(1),*Rd4,1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UHADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,1,*Rn4,1,1,1,1,*Rd4,0,1,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UHADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,1,*Rn4,*Rd4,(1),(1),(1),(1),0,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UHADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,0,*Rn4,1,1,1,1,*Rd4,0,1,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UHADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,1,*Rn4,*Rd4,(1),(1),(1),(1),1,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UHASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,1,0,*Rn4,1,1,1,1,*Rd4,0,1,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UHASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,1,*Rn4,*Rd4,(1),(1),(1),(1),0,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UHSAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,1,0,*Rn4,1,1,1,1,*Rd4,0,1,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UHSAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,1,*Rn4,*Rd4,(1),(1),(1),(1),0,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UHSUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,1,*Rn4,1,1,1,1,*Rd4,0,1,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UHSUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,1,*Rn4,*Rd4,(1),(1),(1),(1),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UHSUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,0,*Rn4,1,1,1,1,*Rd4,0,1,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UHSUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,1,*Rn4,*Rd4,(1),(1),(1),(1),1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UMAAL<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,1,1,1,0,*Rn4,*Rd4Lo,*Rd4Hi,0,1,1,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UMAAL<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,0,1,0,0,*Rd4Hi,*Rd4Lo,*Rm4,1,0,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UMLAL<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,1,1,1,0,*Rn4,*Rd4Lo,*Rd4Hi,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'UMLAL{S}<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,0,1,*S,*Rd4Hi,*Rd4Lo,*Rm4,1,0,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UMULL<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,1,0,1,0,*Rn4,*Rd4Lo,*Rd4Hi,0,0,0,0,*Rm4 ]

  - processor: ['ARMv4*', 'ARMv5T*', 'ARMv6*', 'ARMv7']
    format: 'UMULL{S}<c> <Rd4Lo>,<Rd4Hi>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,0,0,1,0,0,*S,*Rd4Hi,*Rd4Lo,*Rm4,1,0,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UQADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,1,*Rn4,1,1,1,1,*Rd4,0,1,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UQADD16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,0,*Rn4,*Rd4,(1),(1),(1),(1),0,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UQADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,0,0,*Rn4,1,1,1,1,*Rd4,0,1,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UQADD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,0,*Rn4,*Rd4,(1),(1),(1),(1),1,0,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UQASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,0,1,0,*Rn4,1,1,1,1,*Rd4,0,1,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UQASX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,0,*Rn4,*Rd4,(1),(1),(1),(1),0,0,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UQSAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,1,0,*Rn4,1,1,1,1,*Rd4,0,1,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UQSAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,0,*Rn4,*Rd4,(1),(1),(1),(1),0,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UQSUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,1,*Rn4,1,1,1,1,*Rd4,0,1,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UQSUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,0,*Rn4,*Rd4,(1),(1),(1),(1),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UQSUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,0,*Rn4,1,1,1,1,*Rd4,0,1,0,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UQSUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,1,0,*Rn4,*Rd4,(1),(1),(1),(1),1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'USAD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,1,1,1,*Rn4,1,1,1,1,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'USAD8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,1,0,0,0,*Rd4,1,1,1,1,*Rm4,0,0,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'USADA8<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,1,0,1,1,1,*Rn4,*Ra4,*Rd4,0,0,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'USADA8<c> <Rd4>,<Rn4>,<Rm4>,<Ra4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,1,1,0,0,0,*Rd4,*Ra4,*Rm4,0,0,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'USAT<c> <Rd4>,#<imm5>,<Rn4>{,<shift>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,(0),1,1,1,0,*sh,0,*Rn4,0,*imm3,*Rd4,*imm2,(0),*sat_imm ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'USAT<c> <Rd4>,#<imm5>,<Rn4>{,<shift>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,1,1,*sat_imm,*Rd4,*imm5,*sh,0,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'USAT16<c> <Rd4>,#<imm4>,<Rn4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,(0),1,1,1,0,1,0,*Rn4,0,0,0,0,*Rd4,0,0,(0),(0),*sat_imm ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'USAT16<c> <Rd4>,#<imm4>,<Rn4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,1,1,0,*sat_imm,*Rd4,(1),(1),(1),(1),0,0,1,1,*Rn4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'USAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,1,0,*Rn4,1,1,1,1,*Rd4,0,1,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'USAX<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,0,1,*Rn4,*Rd4,(1),(1),(1),(1),0,1,0,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'USUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,1,*Rn4,1,1,1,1,*Rd4,0,1,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'USUB16<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,0,1,*Rn4,*Rd4,(1),(1),(1),(1),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'USUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,1,1,0,0,*Rn4,1,1,1,1,*Rd4,0,1,0,0,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'USUB8<c> <Rd4>,<Rn4>,<Rm4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,0,1,0,1,*Rn4,*Rd4,(1),(1),(1),(1),1,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UXTAB<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,1,0,1,*Rn4,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UXTAB<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,1,1,0,*Rn4,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UXTAB16<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,0,1,1,*Rn4,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UXTAB16<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,1,0,0,*Rn4,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UXTAH<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,0,0,1,*Rn4,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UXTAH<c> <Rd4>,<Rn4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,1,1,1,*Rn4,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UXTB<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,0,0,1,0,1,1,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UXTB<c>.W <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,1,0,1,1,1,1,1,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UXTB<c> <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,1,1,0,1,1,1,1,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UXTB16<c> <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,0,1,1,1,1,1,1,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UXTB16<c> <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,1,0,0,1,1,1,1,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UXTH<c> <Rd4>,<Rm4>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,0,0,1,0,1,0,*Rm4,*Rd4 ]

  - processor: ['ARMv6T2', 'ARMv7']
    format: 'UXTH<c>.W <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,1,0,1,0,0,0,0,1,1,1,1,1,1,1,1,1,*Rd4,1,(0),*rotate,*Rm4 ]

  - processor: ['ARMv6*', 'ARMv7']
    format: 'UXTH<c> <Rd4>,<Rm4>{,<rotation>}'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,1,1,0,1,1,1,1,1,1,1,1,*Rd4,*rotate,(0),(0),0,1,1,1,*Rm4 ]

  - processor: []
    format: 'VABA<c>.<dt>   <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,1,1,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VABA<c>.<dt>   <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,1,1,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VABAL<c>.<dt>   <Qd>, <Dn>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*size,*Vn,*Vd,0,1,0,1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VABAL<c>.<dt>   <Qd>, <Dn>, <Dm>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*size,*Vn,*Vd,0,1,0,1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VABD<c>.<dt>   <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,1,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VABD<c>.<dt>   <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,1,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VABDL<c>.<dt>   <Qd>, <Dn>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*size,*Vn,*Vd,0,1,1,1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VABDL<c>.<dt>   <Qd>, <Dn>, <Dm>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*size,*Vn,*Vd,0,1,1,1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VABD<c>.F32  <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,1,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VABD<c>.F32  <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,1,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VABS<c>.<dt> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,1,1,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VABS<c>.<dt> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,1,1,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VABS<c>.F64 <Dd>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,0,0,0,0,*Vd,1,0,1,*sz,1,1,*M,0,*Vm ]

  - processor: []
    format: 'FPSCR.STRIDE bits. For details see Appendix F VFP Vector Operation Support.'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,0,0,0,0,*Vd,1,0,1,*sz,1,1,*M,0,*Vm ]

  - processor: []
    format: 'V<op1><c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,*op1,*sz,*Vn,*Vd,1,1,1,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'V<op1><c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,*op1,*sz,*Vn,*Vd,1,1,1,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VADD<c>.<dt> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,*size,*Vn,*Vd,1,0,0,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VADD<c>.<dt> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,*size,*Vn,*Vd,1,0,0,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VADD<c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,0,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VADD<c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,0,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VADD<c>.F64 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,0,*D,1,1,*Vn,*Vd,1,0,1,*sz,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'FPSCR.STRIDE bits. For details see Appendix F VFP Vector Operation Support.'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,0,*D,1,1,*Vn,*Vd,1,0,1,*sz,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VADDHN<c>.<dt> <Dd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,1,*D,*size,*Vn,*Vd,0,1,0,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VADDHN<c>.<dt> <Dd>, <Qn>, <Qm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,0,1,*D,*size,*Vn,*Vd,0,1,0,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VADDL<c>.<dt> <Qd>, <Dn>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*size,*Vn,*Vd,0,0,0,*op1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VADDW<c>.<dt> <Qd>, <Qn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*size,*Vn,*Vd,0,0,0,*op1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VAND<c> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,0,0,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VAND<c> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,0,0,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VBIC<c>.<dt> <Qd>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*i,1,1,1,1,1,*D,0,0,0,*imm3,*Vd,*cmode,0,*Q,1,1,*imm4 ]

  - processor: []
    format: 'VBIC<c>.<dt> <Dd>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*i,1,*D,0,0,0,*imm3,*Vd,*cmode,0,*Q,1,1,*imm4 ]

  - processor: []
    format: 'VBIC<c> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,0,1,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VBIC<c> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,0,1,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'V<op1><c> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,*op1,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'V<op1><c> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,*op1,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VCEQ<c>.<dt> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,*size,*Vn,*Vd,1,0,0,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VCEQ<c>.<dt> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,*size,*Vn,*Vd,1,0,0,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VCEQ<c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,0,*sz,*Vn,*Vd,1,1,1,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCEQ<c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,0,*sz,*Vn,*Vd,1,1,1,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCEQ<c>.<dt> <Qd>, <Qm>, #0'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,0,1,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCEQ<c>.<dt> <Dd>, <Dm>, #0'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,0,1,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCGE<c>.<dt> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,0,1,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VCGE<c>.<dt> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,0,1,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VCGE<c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,0,*sz,*Vn,*Vd,1,1,1,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCGE<c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,0,*sz,*Vn,*Vd,1,1,1,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCGE<c>.<dt> <Qd>, <Qm>, #0'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,0,0,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCGE<c>.<dt> <Dd>, <Dm>, #0'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,0,0,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCGT<c>.<dt> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,0,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCGT<c>.<dt> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,0,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCGT<c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,1,*sz,*Vn,*Vd,1,1,1,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCGT<c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,1,*sz,*Vn,*Vd,1,1,1,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCGT<c>.<dt> <Qd>, <Qm>, #0'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,0,0,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCGT<c>.<dt> <Dd>, <Dm>, #0'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,0,0,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCLE<c>.<dt> <Qd>, <Qm>, #0'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,0,1,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCLE<c>.<dt> <Dd>, <Dm>, #0'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,0,1,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCLS<c>.<dt> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,0,0,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCLS<c>.<dt> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,0,0,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCLT<c>.<dt> <Qd>, <Qm>, #0'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,1,0,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCLT<c>.<dt> <Dd>, <Dm>, #0'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,1,0,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCLZ<c>.<dt> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,0,0,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCLZ<c>.<dt> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,0,0,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCMP{E}<c>.F64 <Dd>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,0,1,0,0,*Vd,1,0,1,*sz,*E,1,*M,0,*Vm ]

  - processor: []
    format: 'VCMP{E}<c>.F32 <Sd>, <Sm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,0,1,0,0,*Vd,1,0,1,*sz,*E,1,*M,0,*Vm ]

  - processor: []
    format: 'VCMP{E}<c>.F64 <Dd>, #0.0'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,0,1,0,1,*Vd,1,0,1,*sz,*E,1,(0),0,(0),(0),(0),(0) ]

  - processor: []
    format: 'VCMP{E}<c>.F32 <Sd>, #0.0'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,0,1,0,1,*Vd,1,0,1,*sz,*E,1,(0),0,(0),(0),(0),(0) ]

  - processor: []
    format: 'VCNT<c>.8 <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,0,1,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCNT<c>.8 <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,0,1,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCVT<c>.<Td>.<Tm> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,1,*Vd,0,1,1,*op1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCVT<c>.<Td>.<Tm> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,1,*Vd,0,1,1,*op1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VCVT{R}<c>.S32.F64 <Sd>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,1,*opc2,*Vd,1,0,1,*sz,*op1,1,*M,0,*Vm ]

  - processor: []
    format: 'VCVT<c>.F32.<Tm> <Sd>, <Sm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block', 'support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,1,*opc2,*Vd,1,0,1,*sz,*op1,1,*M,0,*Vm ]

  - processor: []
    format: 'VCVT<c>.<Td>.<Tm> <Qd>, <Qm>, #<fbits>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*imm6,*Vd,1,1,1,*op1,0,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VCVT<c>.<Td>.<Tm> <Dd>, <Dm>, #<fbits>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*imm6,*Vd,1,1,1,*op1,0,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VCVT<c>.<Td>.F64 <Dd>, <Dd>, #<fbits>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,1,*op1,1,*U,*Vd,1,0,1,*sf,*sx,1,*i,0,*imm4 ]

  - processor: []
    format: 'VCVT<c>.F32.<Td> <Sd>, <Sd>, #<fbits>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,1,*op1,1,*U,*Vd,1,0,1,*sf,*sx,1,*i,0,*imm4 ]

  - processor: []
    format: 'VCVT<c>.F64.F32 <Dd>, <Sm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,0,1,1,1,*Vd,1,0,1,*sz,1,1,*M,0,*Vm ]

  - processor: []
    format: 'VCVT<c>.F32.F64 <Sd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,0,1,1,1,*Vd,1,0,1,*sz,1,1,*M,0,*Vm ]

  - processor: []
    format: 'VCVT<c>.F32.F16 <Qd>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,0,*Vd,0,1,1,*op1,0,0,*M,0,*Vm ]

  - processor: []
    format: 'VCVT<c>.F16.F32 <Dd>, <Qm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,0,*Vd,0,1,1,*op1,0,0,*M,0,*Vm ]

  - processor: []
    format: 'VCVT<y><c>.F32.F16 <Sd>, <Sm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,0,0,1,*op1,*Vd,1,0,1,0,*T,1,*M,0,*Vm ]

  - processor: []
    format: 'VCVT<y><c>.F16.F32 <Sd>, <Sm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,0,0,1,*op1,*Vd,1,0,1,0,*T,1,*M,0,*Vm ]

  - processor: []
    format: 'VDIV<c>.F64 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,0,0,*Vn,*Vd,1,0,1,*sz,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'FPSCR.STRIDE bits. For details see Appendix F VFP Vector Operation Support.'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,0,0,*Vn,*Vd,1,0,1,*sz,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VDUP<c>.<size>   <Qd>, <Dm[x]>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*imm4,*Vd,1,1,0,0,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VDUP<c>.<size>   <Dd>, <Dm[x]>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*imm4,*Vd,1,1,0,0,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VDUP<c>.<size>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*b,*Q,0,*Vd,*Rt4,1,0,1,1,*D,0,*e,1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VDUP<c>.<size>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,1,0,1,*b,*Q,0,*Vd,*Rt4,1,0,1,1,*D,0,*e,1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VEOR<c> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,0,0,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VEOR<c> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,0,0,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VEXT<c>.8 <Qd>, <Qn>, <Qm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,1,*D,1,1,*Vn,*Vd,*imm4,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VEXT<c>.8 <Dd>, <Dn>, <Dm>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,1,*D,1,1,*Vn,*Vd,*imm4,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VH<op1><c> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,0,*op1,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VH<op1><c> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,0,*op1,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VLD1<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,0,*D,1,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VLD1<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,0,*D,1,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VLD1<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,1,0,*Rn4,*Vd,*size,0,0,*index_align,*Rm4 ]

  - processor: []
    format: 'VLD1<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,1,0,*Rn4,*Vd,*size,0,0,*index_align,*Rm4 ]

  - processor: []
    format: 'VLD1<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,1,0,*Rn4,*Vd,1,1,0,0,*size,*T,*a,*Rm4 ]

  - processor: []
    format: 'VLD1<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,1,0,*Rn4,*Vd,1,1,0,0,*size,*T,*a,*Rm4 ]

  - processor: []
    format: 'VLD2<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,0,*D,1,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VLD2<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,0,*D,1,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VLD2<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,1,0,*Rn4,*Vd,*size,0,1,*index_align,*Rm4 ]

  - processor: []
    format: 'VLD2<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,1,0,*Rn4,*Vd,*size,0,1,*index_align,*Rm4 ]

  - processor: []
    format: 'VLD2<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,1,0,*Rn4,*Vd,1,1,0,1,*size,*T,*a,*Rm4 ]

  - processor: []
    format: 'VLD2<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,1,0,*Rn4,*Vd,1,1,0,1,*size,*T,*a,*Rm4 ]

  - processor: []
    format: 'VLD3<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,0,*D,1,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VLD3<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,0,*D,1,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VLD3<c>.<size> <list>, [<Rn4>]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,1,0,*Rn4,*Vd,*size,1,0,*index_align,*Rm4 ]

  - processor: []
    format: 'VLD3<c>.<size> <list>, [<Rn4>], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,1,0,*Rn4,*Vd,*size,1,0,*index_align,*Rm4 ]

  - processor: []
    format: 'VLD3<c>.<size> <list>, [<Rn4>]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,1,0,*Rn4,*Vd,1,1,1,0,*size,*T,*a,*Rm4 ]

  - processor: []
    format: 'VLD3<c>.<size> <list>, [<Rn4>], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,1,0,*Rn4,*Vd,1,1,1,0,*size,*T,*a,*Rm4 ]

  - processor: []
    format: 'VLD4<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,0,*D,1,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VLD4<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,0,*D,1,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VLD4<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,1,0,*Rn4,*Vd,*size,1,1,*index_align,*Rm4 ]

  - processor: []
    format: 'VLD4<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,1,0,*Rn4,*Vd,*size,1,1,*index_align,*Rm4 ]

  - processor: []
    format: 'VLD4<c>.<size> <list>, [<Rn4>{ @<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,1,0,*Rn4,*Vd,1,1,1,1,*size,*T,*a,*Rm4 ]

  - processor: []
    format: 'VLD4<c>.<size> <list>, [<Rn4>{ @<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,1,0,*Rn4,*Vd,1,1,1,1,*size,*T,*a,*Rm4 ]

  - processor: []
    format: 'VLDM{mode}<c> <Rn4>{!}, <list>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,*P,*U,*D,*W,1,*Rn4,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VLDM{mode}<c> <Rn4>{!}, <list>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,0,*P,*U,*D,*W,1,*Rn4,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VLDM{mode}<c> <Rn4>{!}, <list>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,*P,*U,*D,*W,1,*Rn4,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'FLDMX'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,0,*P,*U,*D,*W,1,*Rn4,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'VLDR<c> <Dd>, [<Rn4>{, #+/-<imm>}]'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,1,*U,*D,0,1,*Rn4,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VLDR<c> <Dd>, [PC,#-0]'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,0,1,*U,*D,0,1,*Rn4,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VLDR<c> <Sd>, [<Rn4>{, #+/-<imm>}]'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,1,*U,*D,0,1,*Rn4,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'VLDR<c> <Sd>, [PC,#-0]'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,0,1,*U,*D,0,1,*Rn4,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'V<op1><c>.<dt> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,1,1,0,*N,*Q,*M,*op1,*Vm ]

  - processor: []
    format: 'V<op1><c>.<dt> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,1,1,0,*N,*Q,*M,*op1,*Vm ]

  - processor: []
    format: 'V<op1><c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,*op1,*sz,*Vn,*Vd,1,1,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'V<op1><c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,*op1,*sz,*Vn,*Vd,1,1,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'V<op1><c>.<dt> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*op1,1,1,1,1,0,*D,*size,*Vn,*Vd,1,0,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'V<op1><c>.<dt> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*op1,0,*D,*size,*Vn,*Vd,1,0,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'V<op1>L<c>.<dt> <Qd>, <Dn>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*size,*Vn,*Vd,1,0,*op1,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'V<op1>L<c>.<dt> <Qd>, <Dn>, <Dm>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*size,*Vn,*Vd,1,0,*op1,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'V<op1><c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,*op1,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'V<op1><c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,*op1,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'V<op1><c>.F64 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,0,*D,0,0,*Vn,*Vd,1,0,1,*sz,*N,*op1,*M,0,*Vm ]

  - processor: []
    format: 'FPSCR.STRIDE bits. For details see Appendix F VFP Vector Operation Support.'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,0,*D,0,0,*Vn,*Vd,1,0,1,*sz,*N,*op1,*M,0,*Vm ]

  - processor: []
    format: 'V<op1><c>.<dt> <Qd>, <Qn>, <Dm[x]>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*Q,1,1,1,1,1,*D,*size,*Vn,*Vd,0,*op1,0,*F,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'V<op1><c>.<dt> <Dd>, <Dn>, <Dm[x]>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*Q,1,*D,*size,*Vn,*Vd,0,*op1,0,*F,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'V<op1>L<c>.<dt> <Qd>, <Dn>, <Dm[x]>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*size,*Vn,*Vd,0,*op1,1,0,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'V<op1>L<c>.<dt> <Qd>, <Dn>, <Dm[x]>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*size,*Vn,*Vd,0,*op1,1,0,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VMOV<c>.<dt> <Qd>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*i,1,1,1,1,1,*D,0,0,0,*imm3,*Vd,*cmode,0,*Q,*op1,1,*imm4 ]

  - processor: []
    format: 'VMOV<c>.<dt> <Dd>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*i,1,*D,0,0,0,*imm3,*Vd,*cmode,0,*Q,*op1,1,*imm4 ]

  - processor: []
    format: 'VMOV<c>.F64 <Dd>, #<imm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,*imm4H,*Vd,1,0,1,*sz,(0),0,(0),0,*imm4L ]

  - processor: []
    format: 'VFP vectors'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,*imm4H,*Vd,1,0,1,*sz,(0),0,(0),0,*imm4L ]

  - processor: []
    format: 'VMOV<c> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,1,0,*Vm,*Vd,0,0,0,1,*M,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VMOV<c> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,1,0,*Vm,*Vd,0,0,0,1,*M,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VMOV<c>.F64 <Dd>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,0,0,0,0,*Vd,1,0,1,*sz,0,1,*M,0,*Vm ]

  - processor: []
    format: 'FPSCR.STRIDE bits. For details see Appendix F VFP Vector Operation Support.'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,0,0,0,0,*Vd,1,0,1,*sz,0,1,*M,0,*Vm ]

  - processor: []
    format: 'VMOV<c>.<size> <Dd[x]>, <Rt4>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,0,*opc1,0,*Vd,*Rt4,1,0,1,1,*D,*opc2,1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VMOV<c>.<size> <Dd[x]>, <Rt4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,1,0,0,*opc1,0,*Vd,*Rt4,1,0,1,1,*D,*opc2,1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VMOV<c>.<dt> <Rt4>, <Dn[x]>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,*U,*opc1,1,*Vn,*Rt4,1,0,1,1,*N,*opc2,1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VMOV<c>.<dt> <Rt4>, <Dn[x]>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,1,0,*U,*opc1,1,*Vn,*Rt4,1,0,1,1,*N,*opc2,1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VMOV<c> <Sn>, <Rt4>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,0,0,0,*op1,*Vn,*Rt4,1,0,1,0,*N,(0),(0),1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VMOV<c> <Rt4>, <Sn>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,1,0,0,0,0,*op1,*Vn,*Rt4,1,0,1,0,*N,(0),(0),1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VMOV<c> <Sm>, <Sm1>, <Rt4>, <Rt42>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,0,0,1,0,*op1,*Rt42,*Rt4,1,0,1,0,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VMOV<c> <Rt4>, <Rt42>, <Sm>, <Sm1>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,0,0,0,1,0,*op1,*Rt42,*Rt4,1,0,1,0,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VMOV<c> <Dm>, <Rt4>, <Rt42>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,0,0,1,0,*op1,*Rt42,*Rt4,1,0,1,1,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VMOV<c> <Rt4>, <Rt42>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,0,0,0,1,0,*op1,*Rt42,*Rt4,1,0,1,1,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VMOVL<c>.<dt> <Qd>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*imm3,0,0,0,*Vd,1,0,1,0,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VMOVL<c>.<dt> <Qd>, <Dm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*imm3,0,0,0,*Vd,1,0,1,0,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VMOVN<c>.<dt> <Dd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,1,0,0,0,*M,0,*Vm ]

  - processor: []
    format: 'VMOVN<c>.<dt> <Dd>, <Qm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,1,0,0,0,*M,0,*Vm ]

  - processor: []
    format: 'VMRS<c> <Rt4>, FPSCR'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,1,1,1,0,0,0,1,*Rt4,1,0,1,0,0,(0),(0),1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VMRS<c> <Rt4>, FPSCR'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,1,0,1,1,1,1,0,0,0,1,*Rt4,1,0,1,0,0,(0),(0),1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VMSR<c> FPSCR, <Rt4>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,1,1,0,0,0,0,1,*Rt4,1,0,1,0,0,(0),(0),1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VMSR<c> FPSCR, <Rt4>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,1,0,1,1,1,0,0,0,0,1,*Rt4,1,0,1,0,0,(0),(0),1,(0),(0),(0),(0) ]

  - processor: []
    format: 'VMUL<c>.<dt> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*op1,1,1,1,1,0,*D,*size,*Vn,*Vd,1,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VMUL<c>.<dt> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*op1,0,*D,*size,*Vn,*Vd,1,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VMULL<c>.<dt> <Qd>, <Dn>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*size,*Vn,*Vd,1,1,*op1,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VMULL<c>.<dt> <Qd>, <Dn>, <Dm>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*size,*Vn,*Vd,1,1,*op1,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VMUL<c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,0,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VMUL<c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,0,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VMUL<c>.F64 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,0,*D,1,0,*Vn,*Vd,1,0,1,*sz,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'FPSCR.STRIDE bits. For details see Appendix F VFP Vector Operation Support.'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,0,*D,1,0,*Vn,*Vd,1,0,1,*sz,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VMUL<c>.<dt> <Qd>, <Qn>, <Dm[x]>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*Q,1,1,1,1,1,*D,*size,*Vn,*Vd,1,0,0,*F,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VMUL<c>.<dt> <Dd>, <Dn>, <Dm[x]>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*Q,1,*D,*size,*Vn,*Vd,1,0,0,*F,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VMULL<c>.<dt> <Qd>, <Dn>, <Dm[x]>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*size,*Vn,*Vd,1,0,1,0,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VMULL<c>.<dt> <Qd>, <Dn>, <Dm[x]>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*size,*Vn,*Vd,1,0,1,0,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VMVN<c>.<dt> <Qd>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*i,1,1,1,1,1,*D,0,0,0,*imm3,*Vd,*cmode,0,*Q,1,1,*imm4 ]

  - processor: []
    format: 'VMVN<c>.<dt> <Dd>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*i,1,*D,0,0,0,*imm3,*Vd,*cmode,0,*Q,1,1,*imm4 ]

  - processor: []
    format: 'VMVN<c> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,0,1,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VMVN<c> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,0,1,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VNEG<c>.<dt> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,1,1,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VNEG<c>.<dt> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,1,*Vd,0,*F,1,1,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VNEG<c>.F64 <Dd>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,0,0,0,1,*Vd,1,0,1,*sz,0,1,*M,0,*Vm ]

  - processor: []
    format: 'FPSCR.STRIDE bits. For details see Appendix F VFP Vector Operation Support.'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,0,0,0,1,*Vd,1,0,1,*sz,0,1,*M,0,*Vm ]

  - processor: []
    format: 'VNMLA<c>.F64 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,0,*D,0,1,*Vn,*Vd,1,0,1,*sz,*N,*op1,*M,0,*Vm ]

  - processor: []
    format: 'VNMLS<c>.F32 <Sd>, <Sn>, <Sm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,0,*D,0,1,*Vn,*Vd,1,0,1,*sz,*N,*op1,*M,0,*Vm ]

  - processor: []
    format: 'VNMUL<c>.F64 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,0,*D,1,0,*Vn,*Vd,1,0,1,*sz,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'FPSCR.STRIDE bits. For details see Appendix F VFP Vector Operation Support.'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,0,*D,1,0,*Vn,*Vd,1,0,1,*sz,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VORN<c> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,1,1,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VORN<c> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,1,1,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VORR<c>.<dt> <Qd>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*i,1,1,1,1,1,*D,0,0,0,*imm3,*Vd,*cmode,0,*Q,0,1,*imm4 ]

  - processor: []
    format: 'VORR<c>.<dt> <Dd>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*i,1,*D,0,0,0,*imm3,*Vd,*cmode,0,*Q,0,1,*imm4 ]

  - processor: []
    format: 'VORR<c> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,1,0,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VORR<c> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,1,0,*Vn,*Vd,0,0,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VPADAL<c>.<dt>   <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,1,0,*op1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VPADAL<c>.<dt>   <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,1,0,*op1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VPADD<c>.<dt>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,*size,*Vn,*Vd,1,0,1,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VPADD<c>.<dt>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,*size,*Vn,*Vd,1,0,1,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VPADD<c>.F32'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,0,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VPADD<c>.F32'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,0,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VPADDL<c>.<dt>   <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,0,*Vd,0,0,1,0,*op1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VPADDL<c>.<dt>   <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,0,*Vd,0,0,1,0,*op1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VP<op1><c>.<dt>   <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,1,0,1,0,*N,*Q,*M,*op1,*Vm ]

  - processor: []
    format: 'VP<op1><c>.<dt>   <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,1,0,1,0,*N,*Q,*M,*op1,*Vm ]

  - processor: []
    format: 'VP<op1><c>.F32   <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,*op1,*sz,*Vn,*Vd,1,1,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VP<op1><c>.F32   <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,*op1,*sz,*Vn,*Vd,1,1,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VPOP <list>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,0,1,*D,1,1,1,1,0,1,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VPOP <list>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,0,0,1,*D,1,1,1,1,0,1,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VPOP <list>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,0,1,*D,1,1,1,1,0,1,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'FLDMX'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,0,0,1,*D,1,1,1,1,0,1,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'VPUSH<c> <list>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,1,0,*D,1,0,1,1,0,1,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VPUSH<c> <list>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,0,1,0,*D,1,0,1,1,0,1,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VPUSH<c> <list>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,1,0,*D,1,0,1,1,0,1,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'FSTMX'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,0,1,0,*D,1,0,1,1,0,1,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'VQABS<c>.<dt> <Qd>,<Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,1,1,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VQABS<c>.<dt> <Dd>,<Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,1,1,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VQADD<c>.<dt> <Qd>,<Qn>,<Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,0,0,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VQADD<c>.<dt> <Dd>,<Dn>,<Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,0,0,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VQD<op1><c>.<dt> <Qd>,<Dn>,<Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,1,*D,*size,*Vn,*Vd,1,0,*op1,1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VQD<op1><c>.<dt> <Qd>,<Dn>,<Dm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,0,1,*D,*size,*Vn,*Vd,1,0,*op1,1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VQD<op1><c>.<dt> <Qd>,<Dn>,<Dm[x]>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,1,*D,*size,*Vn,*Vd,0,*op1,1,1,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VQD<op1><c>.<dt> <Qd>,<Dn>,<Dm[x]>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,0,1,*D,*size,*Vn,*Vd,0,*op1,1,1,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VQDMULH<c>.<dt> <Qd>,<Qn>,<Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,*size,*Vn,*Vd,1,0,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VQDMULH<c>.<dt> <Dd>,<Dn>,<Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,*size,*Vn,*Vd,1,0,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VQDMULH<c>.<dt> <Qd>,<Qn>,<Dm[x]>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*Q,1,1,1,1,1,*D,*size,*Vn,*Vd,1,1,0,0,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VQDMULH<c>.<dt> <Dd>,<Dn>,<Dm[x]>'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*Q,1,*D,*size,*Vn,*Vd,1,1,0,0,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VQDMULL<c>.<dt> <Qd>,<Dn>,<Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,1,*D,*size,*Vn,*Vd,1,1,0,1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VQDMULL<c>.<dt> <Qd>,<Dn>,<Dm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,0,1,*D,*size,*Vn,*Vd,1,1,0,1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VQDMULL<c>.<dt> <Qd>,<Dn>,<Dm[x]>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,1,*D,*size,*Vn,*Vd,1,0,1,1,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VQDMULL<c>.<dt> <Qd>,<Dn>,<Dm[x]>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,0,1,*D,*size,*Vn,*Vd,1,0,1,1,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VQMOV{U}N<c>.<type4><size> <Dd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,1,0,*op2,*M,0,*Vm ]

  - processor: []
    format: 'VQMOV{U}N<c>.<type4><size> <Dd>, <Qm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,1,0,*op2,*M,0,*Vm ]

  - processor: []
    format: 'VQNEG<c>.<dt> <Qd>,<Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,1,1,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VQNEG<c>.<dt> <Dd>,<Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,0,*Vd,0,1,1,1,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VQRDMULH<c>.<dt> <Qd>,<Qn>,<Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,*size,*Vn,*Vd,1,0,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VQRDMULH<c>.<dt> <Dd>,<Dn>,<Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,*size,*Vn,*Vd,1,0,1,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VQRDMULH<c>.<dt> <Qd>,<Qn>,<Dm[x]>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*Q,1,1,1,1,1,*D,*size,*Vn,*Vd,1,1,0,1,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VQRDMULH<c>.<dt> <Dd>,<Dn>,<Dm[x]>'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*Q,1,*D,*size,*Vn,*Vd,1,1,0,1,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VQRSHL<c>.<type4><size> <Qd>,<Qm>,<Qn>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,1,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VQRSHL<c>.<type4><size> <Dd>,<Dm>,<Dn>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,1,0,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VQRSHR{U}N<c>.<type4><size> <Dd>,<Qm>,#<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*imm6,*Vd,1,0,0,*op1,0,1,*M,1,*Vm ]

  - processor: []
    format: 'VQRSHR{U}N<c>.<type4><size> <Dd>,<Qm>,#<imm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*imm6,*Vd,1,0,0,*op1,0,1,*M,1,*Vm ]

  - processor: []
    format: 'VQSHL<c>.<type4><size> <Qd>,<Qm>,<Qn>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,1,0,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VQSHL<c>.<type4><size> <Dd>,<Dm>,<Dn>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,1,0,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VQSHL{U}<c>.<type4><size> <Qd>,<Qm>,#<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*imm6,*Vd,0,1,1,*op1,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VQSHL{U}<c>.<type4><size> <Dd>,<Dm>,#<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*imm6,*Vd,0,1,1,*op1,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VQSHR{U}N<c>.<type4><size> <Dd>,<Qm>,#<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*imm6,*Vd,1,0,0,*op1,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VQSHR{U}N<c>.<type4><size> <Dd>,<Qm>,#<imm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*imm6,*Vd,1,0,0,*op1,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VQSUB<c>.<type4><size> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,0,1,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VQSUB<c>.<type4><size> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,0,1,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VRADDHN<c>.<dt> <Dd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,*size,*Vn,*Vd,0,1,0,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VRADDHN<c>.<dt> <Dd>, <Qn>, <Qm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,*size,*Vn,*Vd,0,1,0,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VRECPE<c>.<dt> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,1,*Vd,0,1,0,*F,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VRECPE<c>.<dt> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,1,*Vd,0,1,0,*F,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VRECPS<c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,0,*sz,*Vn,*Vd,1,1,1,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VRECPS<c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,0,*sz,*Vn,*Vd,1,1,1,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VREV<n><c>.<size> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,0,0,*Vd,0,0,0,*op2,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VREV<n><c>.<size> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,0,0,*Vd,0,0,0,*op2,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VRHADD<c> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,0,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VRHADD<c> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,0,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VRSHL<c>.<type4><size> <Qd>, <Qm>, <Qn>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,1,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VRSHL<c>.<type4><size> <Dd>, <Dm>, <Dn>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,1,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VRSHR<c>.<type4><size> <Qd>, <Qm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*imm6,*Vd,0,0,1,0,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VRSHR<c>.<type4><size> <Dd>, <Dm>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*imm6,*Vd,0,0,1,0,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VRSHRN<c>.I<size> <Dd>, <Qm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,1,*D,*imm6,*Vd,1,0,0,0,0,1,*M,1,*Vm ]

  - processor: []
    format: 'VRSHRN<c>.I<size> <Dd>, <Qm>, #<imm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,0,1,*D,*imm6,*Vd,1,0,0,0,0,1,*M,1,*Vm ]

  - processor: []
    format: 'VRSQRTE<c>.<dt> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,1,*Vd,0,1,0,*F,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VRSQRTE<c>.<dt> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,1,*Vd,0,1,0,*F,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VRSQRTS<c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,1,*sz,*Vn,*Vd,1,1,1,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VRSQRTS<c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,1,*sz,*Vn,*Vd,1,1,1,1,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VRSRA<c>.<type4><size> <Qd>, <Qm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*imm6,*Vd,0,0,1,1,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VRSRA<c>.<type4><size> <Dd>, <Dm>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*imm6,*Vd,0,0,1,1,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VRSUBHN<c>.<dt> <Dd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,*size,*Vn,*Vd,0,1,1,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VRSUBHN<c>.<dt> <Dd>, <Qn>, <Qm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,*size,*Vn,*Vd,0,1,1,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VSHL<c>.I<size> <Qd>, <Qm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,1,*D,*imm6,*Vd,0,1,0,1,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VSHL<c>.I<size> <Dd>, <Dm>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,1,*D,*imm6,*Vd,0,1,0,1,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VSHL<c>.I<size> <Qd>, <Qm>, <Qn>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,0,*D,*size,*Vn,*Vd,0,1,0,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VSHL<c>.I<size> <Dd>, <Dm>, <Dn>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,0,*D,*size,*Vn,*Vd,0,1,0,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VSHLL<c>.<type4><size> <Qd>, <Dm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*imm6,*Vd,1,0,1,0,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VSHLL<c>.<type4><size> <Qd>, <Dm>, #<imm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*imm6,*Vd,1,0,1,0,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VSHLL<c>.<type4><size> <Qd>, <Dm>, #<imm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,1,1,0,0,*M,0,*Vm ]

  - processor: []
    format: 'VSHLL<c>.<type4><size> <Qd>, <Dm>, #<imm>'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,1,1,0,0,*M,0,*Vm ]

  - processor: []
    format: 'VSHR<c>.<type4><size> <Qd>, <Qm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*imm6,*Vd,0,0,0,0,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VSHR<c>.<type4><size> <Dd>, <Dm>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*imm6,*Vd,0,0,0,0,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VSHRN<c>.I<size> <Dd>, <Qm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,1,*D,*imm6,*Vd,1,0,0,0,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VSHRN<c>.I<size> <Dd>, <Qm>, #<imm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,0,1,*D,*imm6,*Vd,1,0,0,0,0,0,*M,1,*Vm ]

  - processor: []
    format: 'VSLI<c>.<size> <Qd>, <Qm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,*imm6,*Vd,0,1,0,1,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VSLI<c>.<size> <Dd>, <Dm>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,*imm6,*Vd,0,1,0,1,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VSQRT<c>.F64 <Dd>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,1,*D,1,1,0,0,0,1,*Vd,1,0,1,*sz,1,1,*M,0,*Vm ]

  - processor: []
    format: 'FPSCR.STRIDE bits. For details see Appendix F VFP Vector Operation Support.'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,1,*D,1,1,0,0,0,1,*Vd,1,0,1,*sz,1,1,*M,0,*Vm ]

  - processor: []
    format: 'VSRA<c>.<type4><size> <Qd>, <Qm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*imm6,*Vd,0,0,0,1,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VSRA<c>.<type4><size> <Dd>, <Dm>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*imm6,*Vd,0,0,0,1,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VSRI<c>.<size> <Qd>, <Qm>, #<imm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,*imm6,*Vd,0,1,0,0,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VSRI<c>.<size> <Dd>, <Dm>, #<imm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,*imm6,*Vd,0,1,0,0,*L,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VST1<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,0,*D,0,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VST1<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,0,*D,0,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VST1<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,0,0,*Rn4,*Vd,*size,0,0,*index_align,*Rm4 ]

  - processor: []
    format: 'VST1<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,0,0,*Rn4,*Vd,*size,0,0,*index_align,*Rm4 ]

  - processor: []
    format: 'VST2<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,0,*D,0,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VST2<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,0,*D,0,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VST2<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,0,0,*Rn4,*Vd,*size,0,1,*index_align,*Rm4 ]

  - processor: []
    format: 'VST2<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,0,0,*Rn4,*Vd,*size,0,1,*index_align,*Rm4 ]

  - processor: []
    format: 'VST3<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,0,*D,0,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VST3<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,0,*D,0,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VST3<c>.<size> <list>, [<Rn4>]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,0,0,*Rn4,*Vd,*size,1,0,*index_align,*Rm4 ]

  - processor: []
    format: 'VST3<c>.<size> <list>, [<Rn4>], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,0,0,*Rn4,*Vd,*size,1,0,*index_align,*Rm4 ]

  - processor: []
    format: 'VST4<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,0,*D,0,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VST4<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block', 'support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,0,*D,0,0,*Rn4,*Vd,*type4,*size,*align,*Rm4 ]

  - processor: []
    format: 'VST4<c>.<size> <list>, [<Rn4>{@<align>}]{!}'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,0,0,1,1,*D,0,0,*Rn4,*Vd,*size,1,1,*index_align,*Rm4 ]

  - processor: []
    format: 'VST4<c>.<size> <list>, [<Rn4>{@<align>}], <Rm4>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,1,0,0,1,*D,0,0,*Rn4,*Vd,*size,1,1,*index_align,*Rm4 ]

  - processor: []
    format: 'VSTM{mode}<c> <Rn4>{!}, <list>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,*P,*U,*D,*W,0,*Rn4,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VSTM{mode}<c> <Rn4>{!}, <list>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,0,*P,*U,*D,*W,0,*Rn4,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VSTM{mode}<c> <Rn4>{!}, <list>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,*P,*U,*D,*W,0,*Rn4,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'FSTMX'
    semantic: []
    mode: A2
    attribute: ['support_it_block']
    encoding: [ *cond,1,1,0,*P,*U,*D,*W,0,*Rn4,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'VSTR<c> <Dd>, [<Rn4>{, #+/-<imm>}]'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,1,*U,*D,0,0,*Rn4,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VSTR<c> <Dd>, [<Rn4>{, #+/-<imm>}]'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,1,1,0,1,*U,*D,0,0,*Rn4,*Vd,1,0,1,1,*imm8 ]

  - processor: []
    format: 'VSTR<c> <Sd>, [<Rn4>{, #+/-<imm>}]'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,0,1,*U,*D,0,0,*Rn4,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'VSTR<c> <Sd>, [<Rn4>{, #+/-<imm>}]'
    semantic: []
    mode: A2
    attribute: []
    encoding: [ *cond,1,1,0,1,*U,*D,0,0,*Rn4,*Vd,1,0,1,0,*imm8 ]

  - processor: []
    format: 'VSUB<c>.<dt> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,0,*D,*size,*Vn,*Vd,1,0,0,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VSUB<c>.<dt> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,0,*D,*size,*Vn,*Vd,1,0,0,0,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VSUB<c>.F32 <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,1,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VSUB<c>.F32 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,1,*sz,*Vn,*Vd,1,1,0,1,*N,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VSUB<c>.F64 <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: T2
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,0,0,*D,1,1,*Vn,*Vd,1,0,1,*sz,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'FPSCR.STRIDE bits. For details see Appendix F VFP Vector Operation Support.'
    semantic: []
    mode: A2
    attribute: ['support_it_block', 'support_it_block', 'support_it_block']
    encoding: [ *cond,1,1,1,0,0,*D,1,1,*Vn,*Vd,1,0,1,*sz,*N,1,*M,0,*Vm ]

  - processor: []
    format: 'VSUBHN<c>.<dt> <Dd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,1,*D,*size,*Vn,*Vd,0,1,1,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VSUBHN<c>.<dt> <Dd>, <Qn>, <Qm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,0,1,*D,*size,*Vn,*Vd,0,1,1,0,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VSUBL<c>.<dt> <Qd>, <Dn>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,*U,1,1,1,1,1,*D,*size,*Vn,*Vd,0,0,1,*op1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VSUBW<c>.<dt> {<Qd>,} <Qn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,*U,1,*D,*size,*Vn,*Vd,0,0,1,*op1,*N,0,*M,0,*Vm ]

  - processor: []
    format: 'VSWP<c> <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,0,0,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VSWP<c> <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,0,0,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'V<op1><c>.8 <Dd>, <list>, <Dm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*Vn,*Vd,1,0,*len,*N,*op1,*M,0,*Vm ]

  - processor: []
    format: 'V<op1><c>.8 <Dd>, <list>, <Dm>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*Vn,*Vd,1,0,*len,*N,*op1,*M,0,*Vm ]

  - processor: []
    format: 'VTRN<c>.<size>  <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,0,0,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VTRN<c>.<size>  <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,0,0,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VTST<c>.<size> <Qd>, <Qn>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,0,1,1,1,1,0,*D,*size,*Vn,*Vd,1,0,0,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VTST<c>.<size> <Dd>, <Dn>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,0,0,*D,*size,*Vn,*Vd,1,0,0,0,*N,*Q,*M,1,*Vm ]

  - processor: []
    format: 'VUZP<c>.<size>  <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,0,1,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VUZP<c>.<size>  <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,0,1,0,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VZIP<c>.<size>   <Qd>, <Qm>'
    semantic: []
    mode: T1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,1,1,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,0,1,1,*Q,*M,0,*Vm ]

  - processor: []
    format: 'VZIP<c>.<size>   <Dd>, <Dm>'
    semantic: []
    mode: A1
    attribute: ['support_it_block']
    encoding: [ 1,1,1,1,0,0,1,1,1,*D,1,1,*size,1,0,*Vd,0,0,0,1,1,*Q,*M,0,*Vm ]

  - processor: ['ARMv7', 'ARMv6T2)']
    format: 'WFE<c>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,1,1,1,0,0,1,0,0,0,0,0 ]

  - processor: ['ARMv7', 'ARMv6T2)']
    format: 'WFE<c>.W'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,0,(1),(1),(1),(1),1,0,(0),0,(0),0,0,0,0,0,0,0,0,0,1,0 ]

  - processor: ['ARMv6K', 'ARMv7', 'ARMv6T2)']
    format: 'WFE<c>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,0,1,0,0,0,0,0,(1),(1),(1),(1),(0),(0),(0),(0),0,0,0,0,0,0,1,0 ]

  - processor: ['ARMv7', 'ARMv6T2)']
    format: 'WFI<c>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,1,1,1,0,0,1,1,0,0,0,0 ]

  - processor: ['ARMv7', 'ARMv6T2)']
    format: 'WFI<c>.W'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,0,(1),(1),(1),(1),1,0,(0),0,(0),0,0,0,0,0,0,0,0,0,1,1 ]

  - processor: ['ARMv6K', 'ARMv7', 'ARMv6T2)']
    format: 'WFI<c>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,0,1,0,0,0,0,0,(1),(1),(1),(1),(0),(0),(0),(0),0,0,0,0,0,0,1,1 ]

  - processor: ['ARMv7', 'ARMv6T2)']
    format: 'YIELD<c>'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,0,1,1,1,1,1,1,0,0,0,1,0,0,0,0 ]

  - processor: ['ARMv7', 'ARMv6T2)']
    format: 'YIELD<c>.W'
    semantic: []
    mode: T2
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,0,(1),(1),(1),(1),1,0,(0),0,(0),0,0,0,0,0,0,0,0,0,0,1 ]

  - processor: ['ARMv6K', 'ARMv7', 'ARMv6T2)']
    format: 'YIELD<c>'
    semantic: []
    mode: A1
    attribute: []
    encoding: [ *cond,0,0,1,1,0,0,1,0,0,0,0,0,(1),(1),(1),(1),(0),(0),(0),(0),0,0,0,0,0,0,0,1 ]

  - processor: []
    format: 'LEAVEX'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 1,1,1,1,0,0,1,1,1,0,1,1,(1),(1),(1),(1),1,0,(0),0,(1),(1),(1),(1),0,0,0,*J,(1),(1),(1),(1) ]

  - processor: []
    format: 'LDR<c> <Rt3>,[<Rn3>,<Rm3>, LSL #2]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,1,0,0,*Rm3,*Rn3,*Rt3 ]

  - processor: []
    format: 'LDRH<c> <Rt3>,[<Rn3>,<Rm3>, LSL #1]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,1,0,1,*Rm3,*Rn3,*Rt3 ]

  - processor: []
    format: 'LDRSH<c> <Rt3>,[<Rn3>,<Rm3>, LSL #1]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,1,1,1,*Rm3,*Rn3,*Rt3 ]

  - processor: []
    format: 'STR<c> <Rt3>,[<Rn3>,<Rm3>, LSL #2]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,0,0,0,*Rm3,*Rn3,*Rt3 ]

  - processor: []
    format: 'STRH<c> <Rt3>,[<Rn3>,<Rm3>, LSL #1]'
    semantic: []
    mode: T1
    attribute: []
    encoding: [ 0,1,0,1,0,0,1,*Rm3,*Rn3,*Rt3 ]

  - processor: []
    format: 'CHKA<c> <Rn3>,<Rm4>'
    semantic: []
    mode: E1
    attribute: []
    encoding: [ 1,1,0,0,1,0,1,0,*N,*Rm4,*Rn3 ]

  - processor: []
    format: 'HB{L}<c> #<handler8>'
    semantic: []
    mode: E1
    attribute: []
    encoding: [ 1,1,0,0,0,0,1,*L,*handler8 ]

  - processor: []
    format: 'HBLP<c> #<imm>, #<handler5>'
    semantic: []
    mode: E1
    attribute: []
    encoding: [ 1,1,0,0,0,1,*imm5,*handler5 ]

  - processor: []
    format: 'HBP<c> #<imm>, #<handler5>'
    semantic: []
    mode: E1
    attribute: []
    encoding: [ 1,1,0,0,0,0,0,0,*imm3,*handler5 ]

  - processor: []
    format: 'LDR<c> <Rt3>,[R9{, #<imm>}]'
    semantic: []
    mode: E1
    attribute: []
    encoding: [ 1,1,0,0,1,1,0,*imm6,*Rt3 ]

  - processor: []
    format: 'LDR<c> <Rt3>,[R10{, #<imm>}]'
    semantic: []
    mode: E2
    attribute: []
    encoding: [ 1,1,0,0,1,0,1,1,*imm5,*Rt3 ]

  - processor: []
    format: 'LDR<c> <Rt3>,[<Rn3>{, #-<imm>}]'
    semantic: []
    mode: E3
    attribute: []
    encoding: [ 1,1,0,0,1,0,0,*imm3,*Rn3,*Rt3 ]

  - processor: []
    format: 'STR<c> <Rt3>, [R9, #<imm>]'
    semantic: []
    mode: E1
    attribute: []
    encoding: [ 1,1,0,0,1,1,1,*imm6,*Rt3 ]

# 940
