
../repos/coreutils/src/cksum:     file format elf32-littlearm


Disassembly of section .init:

00010fec <.init>:
   10fec:	push	{r3, lr}
   10ff0:	bl	12584 <putc_unlocked@plt+0x123c>
   10ff4:	pop	{r3, pc}

Disassembly of section .plt:

00010ff8 <fdopen@plt-0x14>:
   10ff8:	push	{lr}		; (str lr, [sp, #-4]!)
   10ffc:	ldr	lr, [pc, #4]	; 11008 <fdopen@plt-0x4>
   11000:	add	lr, pc, lr
   11004:	ldr	pc, [lr, #8]!
   11008:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>

0001100c <fdopen@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #56, 20	; 0x38000
   11014:	ldr	pc, [ip, #4088]!	; 0xff8

00011018 <calloc@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #56, 20	; 0x38000
   11020:	ldr	pc, [ip, #4080]!	; 0xff0

00011024 <fputs_unlocked@plt>:
   11024:	add	ip, pc, #0, 12
   11028:	add	ip, ip, #56, 20	; 0x38000
   1102c:	ldr	pc, [ip, #4072]!	; 0xfe8

00011030 <raise@plt>:
   11030:	add	ip, pc, #0, 12
   11034:	add	ip, ip, #56, 20	; 0x38000
   11038:	ldr	pc, [ip, #4064]!	; 0xfe0

0001103c <strcmp@plt>:
   1103c:	add	ip, pc, #0, 12
   11040:	add	ip, ip, #56, 20	; 0x38000
   11044:	ldr	pc, [ip, #4056]!	; 0xfd8

00011048 <posix_fadvise64@plt>:
   11048:	add	ip, pc, #0, 12
   1104c:	add	ip, ip, #56, 20	; 0x38000
   11050:	ldr	pc, [ip, #4048]!	; 0xfd0

00011054 <fflush@plt>:
   11054:	add	ip, pc, #0, 12
   11058:	add	ip, ip, #56, 20	; 0x38000
   1105c:	ldr	pc, [ip, #4040]!	; 0xfc8

00011060 <memmove@plt>:
   11060:	add	ip, pc, #0, 12
   11064:	add	ip, ip, #56, 20	; 0x38000
   11068:	ldr	pc, [ip, #4032]!	; 0xfc0

0001106c <free@plt>:
   1106c:	add	ip, pc, #0, 12
   11070:	add	ip, ip, #56, 20	; 0x38000
   11074:	ldr	pc, [ip, #4024]!	; 0xfb8

00011078 <ferror@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #56, 20	; 0x38000
   11080:	ldr	pc, [ip, #4016]!	; 0xfb0

00011084 <_exit@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #56, 20	; 0x38000
   1108c:	ldr	pc, [ip, #4008]!	; 0xfa8

00011090 <memcpy@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #56, 20	; 0x38000
   11098:	ldr	pc, [ip, #4000]!	; 0xfa0

0001109c <mbsinit@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #56, 20	; 0x38000
   110a4:	ldr	pc, [ip, #3992]!	; 0xf98

000110a8 <memcmp@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #56, 20	; 0x38000
   110b0:	ldr	pc, [ip, #3984]!	; 0xf90

000110b4 <fputc_unlocked@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #56, 20	; 0x38000
   110bc:	ldr	pc, [ip, #3976]!	; 0xf88

000110c0 <dcgettext@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #56, 20	; 0x38000
   110c8:	ldr	pc, [ip, #3968]!	; 0xf80

000110cc <realloc@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #56, 20	; 0x38000
   110d4:	ldr	pc, [ip, #3960]!	; 0xf78

000110d8 <textdomain@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #56, 20	; 0x38000
   110e0:	ldr	pc, [ip, #3952]!	; 0xf70

000110e4 <iswprint@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #56, 20	; 0x38000
   110ec:	ldr	pc, [ip, #3944]!	; 0xf68

000110f0 <__memcpy_chk@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #56, 20	; 0x38000
   110f8:	ldr	pc, [ip, #3936]!	; 0xf60

000110fc <lseek64@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #56, 20	; 0x38000
   11104:	ldr	pc, [ip, #3928]!	; 0xf58

00011108 <__ctype_get_mb_cur_max@plt>:
   11108:	add	ip, pc, #0, 12
   1110c:	add	ip, ip, #56, 20	; 0x38000
   11110:	ldr	pc, [ip, #3920]!	; 0xf50

00011114 <fread@plt>:
   11114:	add	ip, pc, #0, 12
   11118:	add	ip, ip, #56, 20	; 0x38000
   1111c:	ldr	pc, [ip, #3912]!	; 0xf48

00011120 <__fpending@plt>:
   11120:	add	ip, pc, #0, 12
   11124:	add	ip, ip, #56, 20	; 0x38000
   11128:	ldr	pc, [ip, #3904]!	; 0xf40

0001112c <ferror_unlocked@plt>:
   1112c:	add	ip, pc, #0, 12
   11130:	add	ip, ip, #56, 20	; 0x38000
   11134:	ldr	pc, [ip, #3896]!	; 0xf38

00011138 <mbrtowc@plt>:
   11138:	add	ip, pc, #0, 12
   1113c:	add	ip, ip, #56, 20	; 0x38000
   11140:	ldr	pc, [ip, #3888]!	; 0xf30

00011144 <error@plt>:
   11144:	add	ip, pc, #0, 12
   11148:	add	ip, ip, #56, 20	; 0x38000
   1114c:	ldr	pc, [ip, #3880]!	; 0xf28

00011150 <getenv@plt>:
   11150:	add	ip, pc, #0, 12
   11154:	add	ip, ip, #56, 20	; 0x38000
   11158:	ldr	pc, [ip, #3872]!	; 0xf20

0001115c <malloc@plt>:
   1115c:	add	ip, pc, #0, 12
   11160:	add	ip, ip, #56, 20	; 0x38000
   11164:	ldr	pc, [ip, #3864]!	; 0xf18

00011168 <__libc_start_main@plt>:
   11168:	add	ip, pc, #0, 12
   1116c:	add	ip, ip, #56, 20	; 0x38000
   11170:	ldr	pc, [ip, #3856]!	; 0xf10

00011174 <__freading@plt>:
   11174:	add	ip, pc, #0, 12
   11178:	add	ip, ip, #56, 20	; 0x38000
   1117c:	ldr	pc, [ip, #3848]!	; 0xf08

00011180 <__ctype_tolower_loc@plt>:
   11180:	add	ip, pc, #0, 12
   11184:	add	ip, ip, #56, 20	; 0x38000
   11188:	ldr	pc, [ip, #3840]!	; 0xf00

0001118c <__gmon_start__@plt>:
   1118c:	add	ip, pc, #0, 12
   11190:	add	ip, ip, #56, 20	; 0x38000
   11194:	ldr	pc, [ip, #3832]!	; 0xef8

00011198 <getopt_long@plt>:
   11198:	add	ip, pc, #0, 12
   1119c:	add	ip, ip, #56, 20	; 0x38000
   111a0:	ldr	pc, [ip, #3824]!	; 0xef0

000111a4 <__ctype_b_loc@plt>:
   111a4:	add	ip, pc, #0, 12
   111a8:	add	ip, ip, #56, 20	; 0x38000
   111ac:	ldr	pc, [ip, #3816]!	; 0xee8

000111b0 <exit@plt>:
   111b0:	add	ip, pc, #0, 12
   111b4:	add	ip, ip, #56, 20	; 0x38000
   111b8:	ldr	pc, [ip, #3808]!	; 0xee0

000111bc <feof@plt>:
   111bc:	add	ip, pc, #0, 12
   111c0:	add	ip, ip, #56, 20	; 0x38000
   111c4:	ldr	pc, [ip, #3800]!	; 0xed8

000111c8 <strlen@plt>:
   111c8:	add	ip, pc, #0, 12
   111cc:	add	ip, ip, #56, 20	; 0x38000
   111d0:	ldr	pc, [ip, #3792]!	; 0xed0

000111d4 <strchr@plt>:
   111d4:	add	ip, pc, #0, 12
   111d8:	add	ip, ip, #56, 20	; 0x38000
   111dc:	ldr	pc, [ip, #3784]!	; 0xec8

000111e0 <__errno_location@plt>:
   111e0:	add	ip, pc, #0, 12
   111e4:	add	ip, ip, #56, 20	; 0x38000
   111e8:	ldr	pc, [ip, #3776]!	; 0xec0

000111ec <__sprintf_chk@plt>:
   111ec:	add	ip, pc, #0, 12
   111f0:	add	ip, ip, #56, 20	; 0x38000
   111f4:	ldr	pc, [ip, #3768]!	; 0xeb8

000111f8 <__cxa_atexit@plt>:
   111f8:	add	ip, pc, #0, 12
   111fc:	add	ip, ip, #56, 20	; 0x38000
   11200:	ldr	pc, [ip, #3760]!	; 0xeb0

00011204 <setvbuf@plt>:
   11204:	add	ip, pc, #0, 12
   11208:	add	ip, ip, #56, 20	; 0x38000
   1120c:	ldr	pc, [ip, #3752]!	; 0xea8

00011210 <memset@plt>:
   11210:	add	ip, pc, #0, 12
   11214:	add	ip, ip, #56, 20	; 0x38000
   11218:	ldr	pc, [ip, #3744]!	; 0xea0

0001121c <__printf_chk@plt>:
   1121c:	add	ip, pc, #0, 12
   11220:	add	ip, ip, #56, 20	; 0x38000
   11224:	ldr	pc, [ip, #3736]!	; 0xe98

00011228 <fileno@plt>:
   11228:	add	ip, pc, #0, 12
   1122c:	add	ip, ip, #56, 20	; 0x38000
   11230:	ldr	pc, [ip, #3728]!	; 0xe90

00011234 <strtoumax@plt>:
   11234:	add	ip, pc, #0, 12
   11238:	add	ip, ip, #56, 20	; 0x38000
   1123c:	ldr	pc, [ip, #3720]!	; 0xe88

00011240 <__fprintf_chk@plt>:
   11240:	add	ip, pc, #0, 12
   11244:	add	ip, ip, #56, 20	; 0x38000
   11248:	ldr	pc, [ip, #3712]!	; 0xe80

0001124c <fclose@plt>:
   1124c:	add	ip, pc, #0, 12
   11250:	add	ip, ip, #56, 20	; 0x38000
   11254:	ldr	pc, [ip, #3704]!	; 0xe78

00011258 <fseeko64@plt>:
   11258:	add	ip, pc, #0, 12
   1125c:	add	ip, ip, #56, 20	; 0x38000
   11260:	ldr	pc, [ip, #3696]!	; 0xe70

00011264 <fcntl64@plt>:
   11264:	add	ip, pc, #0, 12
   11268:	add	ip, ip, #56, 20	; 0x38000
   1126c:	ldr	pc, [ip, #3688]!	; 0xe68

00011270 <setlocale@plt>:
   11270:	add	ip, pc, #0, 12
   11274:	add	ip, ip, #56, 20	; 0x38000
   11278:	ldr	pc, [ip, #3680]!	; 0xe60

0001127c <strrchr@plt>:
   1127c:	add	ip, pc, #0, 12
   11280:	add	ip, ip, #56, 20	; 0x38000
   11284:	ldr	pc, [ip, #3672]!	; 0xe58

00011288 <nl_langinfo@plt>:
   11288:	add	ip, pc, #0, 12
   1128c:	add	ip, ip, #56, 20	; 0x38000
   11290:	ldr	pc, [ip, #3664]!	; 0xe50

00011294 <__fread_unlocked_chk@plt>:
   11294:	add	ip, pc, #0, 12
   11298:	add	ip, ip, #56, 20	; 0x38000
   1129c:	ldr	pc, [ip, #3656]!	; 0xe48

000112a0 <localeconv@plt>:
   112a0:	add	ip, pc, #0, 12
   112a4:	add	ip, ip, #56, 20	; 0x38000
   112a8:	ldr	pc, [ip, #3648]!	; 0xe40

000112ac <clearerr_unlocked@plt>:
   112ac:	add	ip, pc, #0, 12
   112b0:	add	ip, ip, #56, 20	; 0x38000
   112b4:	ldr	pc, [ip, #3640]!	; 0xe38

000112b8 <fopen64@plt>:
   112b8:	add	ip, pc, #0, 12
   112bc:	add	ip, ip, #56, 20	; 0x38000
   112c0:	ldr	pc, [ip, #3632]!	; 0xe30

000112c4 <bindtextdomain@plt>:
   112c4:	add	ip, pc, #0, 12
   112c8:	add	ip, ip, #56, 20	; 0x38000
   112cc:	ldr	pc, [ip, #3624]!	; 0xe28

000112d0 <fread_unlocked@plt>:
   112d0:	add	ip, pc, #0, 12
   112d4:	add	ip, ip, #56, 20	; 0x38000
   112d8:	ldr	pc, [ip, #3616]!	; 0xe20

000112dc <getline@plt>:
   112dc:	add	ip, pc, #0, 12
   112e0:	add	ip, ip, #56, 20	; 0x38000
   112e4:	ldr	pc, [ip, #3608]!	; 0xe18

000112e8 <fputs@plt>:
   112e8:	add	ip, pc, #0, 12
   112ec:	add	ip, ip, #56, 20	; 0x38000
   112f0:	ldr	pc, [ip, #3600]!	; 0xe10

000112f4 <strncmp@plt>:
   112f4:	add	ip, pc, #0, 12
   112f8:	add	ip, ip, #56, 20	; 0x38000
   112fc:	ldr	pc, [ip, #3592]!	; 0xe08

00011300 <abort@plt>:
   11300:	add	ip, pc, #0, 12
   11304:	add	ip, ip, #56, 20	; 0x38000
   11308:	ldr	pc, [ip, #3584]!	; 0xe00

0001130c <feof_unlocked@plt>:
   1130c:	add	ip, pc, #0, 12
   11310:	add	ip, ip, #56, 20	; 0x38000
   11314:	ldr	pc, [ip, #3576]!	; 0xdf8

00011318 <close@plt>:
   11318:	add	ip, pc, #0, 12
   1131c:	add	ip, ip, #56, 20	; 0x38000
   11320:	ldr	pc, [ip, #3568]!	; 0xdf0

00011324 <dcngettext@plt>:
   11324:	add	ip, pc, #0, 12
   11328:	add	ip, ip, #56, 20	; 0x38000
   1132c:	ldr	pc, [ip, #3560]!	; 0xde8

00011330 <putchar_unlocked@plt>:
   11330:	add	ip, pc, #0, 12
   11334:	add	ip, ip, #56, 20	; 0x38000
   11338:	ldr	pc, [ip, #3552]!	; 0xde0

0001133c <__assert_fail@plt>:
   1133c:	add	ip, pc, #0, 12
   11340:	add	ip, ip, #56, 20	; 0x38000
   11344:	ldr	pc, [ip, #3544]!	; 0xdd8

00011348 <putc_unlocked@plt>:
   11348:	add	ip, pc, #0, 12
   1134c:	add	ip, ip, #56, 20	; 0x38000
   11350:	ldr	pc, [ip, #3536]!	; 0xdd0

Disassembly of section .text:

00011358 <.text>:
   11358:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1135c:	sub	sp, sp, #292	; 0x124
   11360:	mov	r6, r1
   11364:	str	r0, [sp, #64]	; 0x40
   11368:	ldr	r0, [r1]
   1136c:	bl	32af4 <putc_unlocked@plt+0x217ac>
   11370:	ldr	r1, [pc, #3716]	; 121fc <putc_unlocked@plt+0xeb4>
   11374:	mov	r0, #6
   11378:	bl	11270 <setlocale@plt>
   1137c:	ldr	r1, [pc, #3708]	; 12200 <putc_unlocked@plt+0xeb8>
   11380:	ldr	r0, [pc, #3708]	; 12204 <putc_unlocked@plt+0xebc>
   11384:	bl	112c4 <bindtextdomain@plt>
   11388:	ldr	r7, [pc, #3704]	; 12208 <putc_unlocked@plt+0xec0>
   1138c:	ldr	r0, [pc, #3696]	; 12204 <putc_unlocked@plt+0xebc>
   11390:	bl	110d8 <textdomain@plt>
   11394:	ldr	r0, [pc, #3696]	; 1220c <putc_unlocked@plt+0xec4>
   11398:	bl	35f44 <putc_unlocked@plt+0x24bfc>
   1139c:	ldr	r9, [pc, #3672]	; 121fc <putc_unlocked@plt+0xeb4>
   113a0:	mov	r3, #0
   113a4:	mov	r1, r3
   113a8:	mov	r2, #1
   113ac:	ldr	r0, [r7]
   113b0:	ldr	r5, [pc, #3860]	; 122cc <putc_unlocked@plt+0xf84>
   113b4:	ldr	r8, [pc, #3852]	; 122c8 <putc_unlocked@plt+0xf80>
   113b8:	bl	11204 <setvbuf@plt>
   113bc:	mov	sl, r9
   113c0:	mov	r3, #1
   113c4:	str	r3, [sp, #80]	; 0x50
   113c8:	mov	r3, #0
   113cc:	str	r3, [sp, #48]	; 0x30
   113d0:	mov	r4, #0
   113d4:	str	r4, [sp]
   113d8:	ldr	r3, [pc, #3632]	; 12210 <putc_unlocked@plt+0xec8>
   113dc:	ldr	r2, [pc, #3632]	; 12214 <putc_unlocked@plt+0xecc>
   113e0:	mov	r1, r6
   113e4:	ldr	r0, [sp, #64]	; 0x40
   113e8:	bl	11198 <getopt_long@plt>
   113ec:	cmn	r0, #1
   113f0:	bne	1149c <putc_unlocked@plt+0x154>
   113f4:	ldr	r3, [pc, #3780]	; 122c0 <putc_unlocked@plt+0xf78>
   113f8:	ldr	r7, [pc, #3784]	; 122c8 <putc_unlocked@plt+0xf80>
   113fc:	mov	r2, #3
   11400:	ldrd	r0, [r3, #8]
   11404:	str	r2, [r3, #24]
   11408:	orrs	r2, r0, r1
   1140c:	ldr	r2, [r7]
   11410:	beq	116dc <putc_unlocked@plt+0x394>
   11414:	cmp	r2, #9
   11418:	movne	r2, #5
   1141c:	ldrne	r1, [pc, #3572]	; 12218 <putc_unlocked@plt+0xed0>
   11420:	bne	11644 <putc_unlocked@plt+0x2fc>
   11424:	cmp	r1, #0
   11428:	cmpeq	r0, #512	; 0x200
   1142c:	bls	116ec <putc_unlocked@plt+0x3a4>
   11430:	mov	r2, #5
   11434:	ldr	r1, [pc, #3552]	; 1221c <putc_unlocked@plt+0xed4>
   11438:	mov	r0, r4
   1143c:	bl	110c0 <dcgettext@plt>
   11440:	mov	r6, r0
   11444:	mov	r0, r9
   11448:	bl	34124 <putc_unlocked@plt+0x22ddc>
   1144c:	mov	r2, r6
   11450:	mov	r1, r4
   11454:	mov	r3, r0
   11458:	mov	r0, r4
   1145c:	bl	11144 <error@plt>
   11460:	mov	r2, #5
   11464:	ldr	r1, [pc, #3508]	; 12220 <putc_unlocked@plt+0xed8>
   11468:	mov	r0, r4
   1146c:	bl	110c0 <dcgettext@plt>
   11470:	ldr	r3, [r7]
   11474:	mov	r6, r0
   11478:	ldr	r0, [r5, r3, lsl #2]
   1147c:	bl	34124 <putc_unlocked@plt+0x22ddc>
   11480:	mov	r3, #512	; 0x200
   11484:	str	r3, [sp]
   11488:	mov	r2, r6
   1148c:	mov	r1, r4
   11490:	mov	r3, r0
   11494:	mov	r0, #1
   11498:	bl	11144 <error@plt>
   1149c:	cmp	r0, #122	; 0x7a
   114a0:	beq	11698 <putc_unlocked@plt+0x350>
   114a4:	bgt	114f4 <putc_unlocked@plt+0x1ac>
   114a8:	cmp	r0, #97	; 0x61
   114ac:	beq	11564 <putc_unlocked@plt+0x21c>
   114b0:	bgt	114d0 <putc_unlocked@plt+0x188>
   114b4:	cmn	r0, #3
   114b8:	beq	116a0 <putc_unlocked@plt+0x358>
   114bc:	cmn	r0, #2
   114c0:	moveq	r0, r4
   114c4:	beq	114cc <putc_unlocked@plt+0x184>
   114c8:	mov	r0, #1
   114cc:	bl	12b04 <putc_unlocked@plt+0x17bc>
   114d0:	cmp	r0, #108	; 0x6c
   114d4:	beq	115b0 <putc_unlocked@plt+0x268>
   114d8:	cmp	r0, #119	; 0x77
   114dc:	mov	r2, #1
   114e0:	beq	11668 <putc_unlocked@plt+0x320>
   114e4:	cmp	r0, #99	; 0x63
   114e8:	bne	114c8 <putc_unlocked@plt+0x180>
   114ec:	str	r2, [sp, #48]	; 0x30
   114f0:	b	113d0 <putc_unlocked@plt+0x88>
   114f4:	ldr	r3, [pc, #3368]	; 12224 <putc_unlocked@plt+0xedc>
   114f8:	cmp	r0, r3
   114fc:	beq	11688 <putc_unlocked@plt+0x340>
   11500:	bgt	1152c <putc_unlocked@plt+0x1e4>
   11504:	sub	r3, r3, #2
   11508:	cmp	r0, r3
   1150c:	mov	r2, #1
   11510:	ldr	r3, [pc, #3496]	; 122c0 <putc_unlocked@plt+0xf78>
   11514:	beq	11658 <putc_unlocked@plt+0x310>
   11518:	bgt	11678 <putc_unlocked@plt+0x330>
   1151c:	cmp	r0, #256	; 0x100
   11520:	bne	114c8 <putc_unlocked@plt+0x180>
   11524:	strb	r2, [r3, #17]
   11528:	b	113d0 <putc_unlocked@plt+0x88>
   1152c:	ldr	r3, [pc, #3316]	; 12228 <putc_unlocked@plt+0xee0>
   11530:	cmp	r0, r3
   11534:	beq	116d4 <putc_unlocked@plt+0x38c>
   11538:	blt	11558 <putc_unlocked@plt+0x210>
   1153c:	add	r3, r3, #1
   11540:	cmp	r0, r3
   11544:	bne	114c8 <putc_unlocked@plt+0x180>
   11548:	ldr	r3, [pc, #3440]	; 122c0 <putc_unlocked@plt+0xf78>
   1154c:	mov	r2, #1
   11550:	strb	r2, [r3, #19]
   11554:	b	113d0 <putc_unlocked@plt+0x88>
   11558:	mov	r3, #1
   1155c:	str	r3, [sp, #80]	; 0x50
   11560:	b	113d0 <putc_unlocked@plt+0x88>
   11564:	ldr	r3, [pc, #3264]	; 1222c <putc_unlocked@plt+0xee4>
   11568:	str	r4, [sp, #8]
   1156c:	ldr	r1, [pc, #3260]	; 12230 <putc_unlocked@plt+0xee8>
   11570:	ldr	r3, [r3]
   11574:	ldr	r0, [pc, #3256]	; 12234 <putc_unlocked@plt+0xeec>
   11578:	str	r3, [sp, #4]
   1157c:	mov	r3, #4
   11580:	str	r3, [sp]
   11584:	ldr	r3, [pc, #3244]	; 12238 <putc_unlocked@plt+0xef0>
   11588:	ldr	r1, [r1]
   1158c:	add	r2, r3, #44	; 0x2c
   11590:	bl	18c28 <putc_unlocked@plt+0x78e0>
   11594:	mov	r2, #1
   11598:	add	r0, r5, r0, lsl #2
   1159c:	ldr	r3, [r0, #148]	; 0x94
   115a0:	str	r3, [r8]
   115a4:	ldr	r3, [pc, #3348]	; 122c0 <putc_unlocked@plt+0xf78>
   115a8:	strb	r2, [r3, #18]
   115ac:	b	113d0 <putc_unlocked@plt+0x88>
   115b0:	ldr	r9, [pc, #3192]	; 12230 <putc_unlocked@plt+0xee8>
   115b4:	mov	r2, #5
   115b8:	ldr	r1, [pc, #3196]	; 1223c <putc_unlocked@plt+0xef4>
   115bc:	mov	r0, r4
   115c0:	ldr	fp, [r9]
   115c4:	bl	110c0 <dcgettext@plt>
   115c8:	mvn	r2, #0
   115cc:	mvn	r3, #0
   115d0:	str	r4, [sp, #16]
   115d4:	strd	r2, [sp]
   115d8:	str	sl, [sp, #8]
   115dc:	mov	r3, #0
   115e0:	mov	r2, #0
   115e4:	str	r0, [sp, #12]
   115e8:	mov	r0, fp
   115ec:	bl	34c48 <putc_unlocked@plt+0x23900>
   115f0:	ldr	r3, [pc, #3272]	; 122c0 <putc_unlocked@plt+0xf78>
   115f4:	ldr	r9, [r9]
   115f8:	strd	r0, [r3, #8]
   115fc:	and	r0, r0, #7
   11600:	mov	r1, #0
   11604:	orrs	r3, r0, r1
   11608:	beq	113d0 <putc_unlocked@plt+0x88>
   1160c:	mov	r2, #5
   11610:	ldr	r1, [pc, #3076]	; 1221c <putc_unlocked@plt+0xed4>
   11614:	mov	r0, r4
   11618:	bl	110c0 <dcgettext@plt>
   1161c:	mov	r5, r0
   11620:	mov	r0, r9
   11624:	bl	34124 <putc_unlocked@plt+0x22ddc>
   11628:	mov	r2, r5
   1162c:	mov	r1, r4
   11630:	mov	r3, r0
   11634:	mov	r0, r4
   11638:	bl	11144 <error@plt>
   1163c:	ldr	r1, [pc, #3068]	; 12240 <putc_unlocked@plt+0xef8>
   11640:	mov	r2, #5
   11644:	mov	r0, #0
   11648:	bl	110c0 <dcgettext@plt>
   1164c:	mov	r1, r4
   11650:	mov	r2, r0
   11654:	b	1173c <putc_unlocked@plt+0x3f4>
   11658:	strb	r2, [r3, #20]
   1165c:	strb	r4, [r3, #21]
   11660:	strb	r4, [r3, #22]
   11664:	b	113d0 <putc_unlocked@plt+0x88>
   11668:	ldr	r3, [pc, #3152]	; 122c0 <putc_unlocked@plt+0xf78>
   1166c:	strb	r4, [r3, #20]
   11670:	strb	r2, [r3, #21]
   11674:	b	11660 <putc_unlocked@plt+0x318>
   11678:	strb	r4, [r3, #20]
   1167c:	strb	r4, [r3, #21]
   11680:	strb	r2, [r3, #22]
   11684:	b	113d0 <putc_unlocked@plt+0x88>
   11688:	ldr	r3, [pc, #3120]	; 122c0 <putc_unlocked@plt+0xf78>
   1168c:	mov	r2, #1
   11690:	strb	r2, [r3, #23]
   11694:	b	113d0 <putc_unlocked@plt+0x88>
   11698:	strb	r4, [r8, #4]
   1169c:	b	113d0 <putc_unlocked@plt+0x88>
   116a0:	ldr	r3, [pc, #2972]	; 12244 <putc_unlocked@plt+0xefc>
   116a4:	str	r4, [sp, #8]
   116a8:	str	r3, [sp, #4]
   116ac:	ldr	r3, [pc, #2964]	; 12248 <putc_unlocked@plt+0xf00>
   116b0:	ldr	r2, [pc, #2964]	; 1224c <putc_unlocked@plt+0xf04>
   116b4:	str	r3, [sp]
   116b8:	ldr	r3, [pc, #2960]	; 12250 <putc_unlocked@plt+0xf08>
   116bc:	ldr	r0, [r7]
   116c0:	ldr	r1, [pc, #2956]	; 12254 <putc_unlocked@plt+0xf0c>
   116c4:	ldr	r3, [r3]
   116c8:	bl	34580 <putc_unlocked@plt+0x23238>
   116cc:	mov	r0, r4
   116d0:	bl	111b0 <exit@plt>
   116d4:	str	r4, [sp, #80]	; 0x50
   116d8:	b	113d0 <putc_unlocked@plt+0x88>
   116dc:	add	r5, r5, r2, lsl #2
   116e0:	ldr	r0, [r5, #480]	; 0x1e0
   116e4:	asr	r1, r0, #31
   116e8:	strd	r0, [r3, #8]
   116ec:	ldr	r2, [r3, #8]
   116f0:	ldr	r1, [r3, #12]
   116f4:	lsr	r2, r2, #2
   116f8:	orr	r2, r2, r1, lsl #30
   116fc:	str	r2, [r3]
   11700:	ldr	r2, [r7]
   11704:	cmp	r2, #2
   11708:	bhi	11744 <putc_unlocked@plt+0x3fc>
   1170c:	ldr	r2, [sp, #48]	; 0x30
   11710:	cmp	r2, #0
   11714:	beq	11744 <putc_unlocked@plt+0x3fc>
   11718:	ldrb	r2, [r3, #18]
   1171c:	cmp	r2, #0
   11720:	beq	11744 <putc_unlocked@plt+0x3fc>
   11724:	mov	r2, #5
   11728:	ldr	r1, [pc, #2856]	; 12258 <putc_unlocked@plt+0xf10>
   1172c:	mov	r0, #0
   11730:	bl	110c0 <dcgettext@plt>
   11734:	mov	r1, #0
   11738:	mov	r2, r0
   1173c:	mov	r0, #1
   11740:	bl	11144 <error@plt>
   11744:	ldrb	r5, [r7, #4]
   11748:	ldr	r2, [sp, #48]	; 0x30
   1174c:	cmp	r5, #10
   11750:	moveq	r2, #0
   11754:	andne	r2, r2, #1
   11758:	cmp	r2, #0
   1175c:	mov	r5, r2
   11760:	beq	11788 <putc_unlocked@plt+0x440>
   11764:	ldr	r1, [pc, #2800]	; 1225c <putc_unlocked@plt+0xf14>
   11768:	mov	r2, #5
   1176c:	mov	r0, #0
   11770:	bl	110c0 <dcgettext@plt>
   11774:	mov	r1, #0
   11778:	mov	r2, r0
   1177c:	mov	r0, r1
   11780:	bl	11144 <error@plt>
   11784:	b	114c8 <putc_unlocked@plt+0x180>
   11788:	ldrb	r4, [r3, #17]
   1178c:	ldr	r2, [sp, #48]	; 0x30
   11790:	eor	r4, r4, #1
   11794:	orrs	r4, r2, r4
   11798:	moveq	r2, #5
   1179c:	ldreq	r1, [pc, #2748]	; 12260 <putc_unlocked@plt+0xf18>
   117a0:	beq	1176c <putc_unlocked@plt+0x424>
   117a4:	ldrb	r4, [r3, #20]
   117a8:	ldr	r2, [sp, #48]	; 0x30
   117ac:	eor	r4, r4, #1
   117b0:	orrs	r4, r2, r4
   117b4:	moveq	r2, #5
   117b8:	ldreq	r1, [pc, #2724]	; 12264 <putc_unlocked@plt+0xf1c>
   117bc:	beq	1176c <putc_unlocked@plt+0x424>
   117c0:	ldrb	r4, [r3, #21]
   117c4:	ldr	r2, [sp, #48]	; 0x30
   117c8:	eor	r4, r4, #1
   117cc:	orrs	r4, r2, r4
   117d0:	moveq	r2, #5
   117d4:	ldreq	r1, [pc, #2700]	; 12268 <putc_unlocked@plt+0xf20>
   117d8:	beq	1176c <putc_unlocked@plt+0x424>
   117dc:	ldrb	r0, [r3, #22]
   117e0:	ldr	r2, [sp, #48]	; 0x30
   117e4:	eor	r0, r0, #1
   117e8:	orrs	r2, r2, r0
   117ec:	str	r2, [sp, #52]	; 0x34
   117f0:	ldreq	r1, [pc, #2676]	; 1226c <putc_unlocked@plt+0xf24>
   117f4:	moveq	r2, #5
   117f8:	beq	1176c <putc_unlocked@plt+0x424>
   117fc:	ldr	r2, [sp, #48]	; 0x30
   11800:	ldrb	r1, [r3, #23]
   11804:	eor	r2, r2, #1
   11808:	ands	r3, r1, r2
   1180c:	str	r3, [sp, #68]	; 0x44
   11810:	beq	11830 <putc_unlocked@plt+0x4e8>
   11814:	mov	r2, #5
   11818:	ldr	r1, [pc, #2640]	; 12270 <putc_unlocked@plt+0xf28>
   1181c:	mov	r0, r5
   11820:	bl	110c0 <dcgettext@plt>
   11824:	mov	r1, r5
   11828:	mov	r2, r0
   1182c:	b	1177c <putc_unlocked@plt+0x434>
   11830:	ldr	r3, [sp, #64]	; 0x40
   11834:	ldr	r2, [sp, #64]	; 0x40
   11838:	add	r3, r6, r3, lsl #2
   1183c:	str	r3, [sp, #84]	; 0x54
   11840:	ldr	r3, [pc, #2696]	; 122d0 <putc_unlocked@plt+0xf88>
   11844:	ldr	r3, [r3]
   11848:	cmp	r2, r3
   1184c:	add	r3, r6, r3, lsl #2
   11850:	ldreq	r1, [sp, #64]	; 0x40
   11854:	ldreq	r2, [pc, #2584]	; 12274 <putc_unlocked@plt+0xf2c>
   11858:	str	r3, [sp, #96]	; 0x60
   1185c:	streq	r2, [r6, r1, lsl #2]
   11860:	ldreq	r2, [sp, #84]	; 0x54
   11864:	add	r3, sp, #216	; 0xd8
   11868:	addeq	r2, r2, #4
   1186c:	streq	r2, [sp, #84]	; 0x54
   11870:	str	r3, [sp, #108]	; 0x6c
   11874:	ldr	r3, [sp, #84]	; 0x54
   11878:	ldr	r2, [sp, #96]	; 0x60
   1187c:	cmp	r3, r2
   11880:	bhi	118bc <putc_unlocked@plt+0x574>
   11884:	ldr	r3, [pc, #2612]	; 122c0 <putc_unlocked@plt+0xf78>
   11888:	ldrb	r3, [r3, #16]
   1188c:	cmp	r3, #0
   11890:	beq	12534 <putc_unlocked@plt+0x11ec>
   11894:	ldr	r3, [pc, #2524]	; 12278 <putc_unlocked@plt+0xf30>
   11898:	ldr	r0, [r3]
   1189c:	bl	31e44 <putc_unlocked@plt+0x20afc>
   118a0:	cmn	r0, #1
   118a4:	bne	12534 <putc_unlocked@plt+0x11ec>
   118a8:	bl	111e0 <__errno_location@plt>
   118ac:	mov	r2, #5
   118b0:	ldr	r1, [pc, #2500]	; 1227c <putc_unlocked@plt+0xf34>
   118b4:	ldr	r4, [r0]
   118b8:	b	11644 <putc_unlocked@plt+0x2fc>
   118bc:	ldr	r3, [sp, #96]	; 0x60
   118c0:	ldr	r4, [r3], #4
   118c4:	str	r3, [sp, #96]	; 0x60
   118c8:	ldr	r3, [sp, #48]	; 0x30
   118cc:	cmp	r3, #0
   118d0:	beq	1247c <putc_unlocked@plt+0x1134>
   118d4:	ldr	r1, [pc, #2456]	; 12274 <putc_unlocked@plt+0xf2c>
   118d8:	mov	r0, r4
   118dc:	bl	1103c <strcmp@plt>
   118e0:	subs	r3, r0, #0
   118e4:	str	r3, [sp, #104]	; 0x68
   118e8:	bne	11994 <putc_unlocked@plt+0x64c>
   118ec:	ldr	r3, [pc, #2508]	; 122c0 <putc_unlocked@plt+0xf78>
   118f0:	mov	r2, #1
   118f4:	ldr	r1, [pc, #2432]	; 1227c <putc_unlocked@plt+0xf34>
   118f8:	strb	r2, [r3, #16]
   118fc:	mov	r2, #5
   11900:	bl	110c0 <dcgettext@plt>
   11904:	ldr	r3, [pc, #2412]	; 12278 <putc_unlocked@plt+0xf30>
   11908:	ldr	r8, [r3]
   1190c:	str	r0, [sp, #60]	; 0x3c
   11910:	add	r2, sp, #288	; 0x120
   11914:	mov	r3, #0
   11918:	str	r3, [r2, #-160]!	; 0xffffff60
   1191c:	str	r3, [sp, #124]	; 0x7c
   11920:	ldr	r3, [sp, #68]	; 0x44
   11924:	str	r2, [sp, #100]	; 0x64
   11928:	str	r3, [sp, #88]	; 0x58
   1192c:	mov	r2, #1
   11930:	str	r3, [sp, #56]	; 0x38
   11934:	mov	r3, #0
   11938:	strd	r2, [sp, #72]	; 0x48
   1193c:	mov	r2, #0
   11940:	mov	r3, #0
   11944:	strd	r2, [sp, #32]
   11948:	strd	r2, [sp, #40]	; 0x28
   1194c:	strd	r2, [sp, #24]
   11950:	ldrd	r2, [sp, #72]	; 0x48
   11954:	orrs	r3, r2, r3
   11958:	bne	119ec <putc_unlocked@plt+0x6a4>
   1195c:	mov	r2, #5
   11960:	ldr	r1, [pc, #2328]	; 12280 <putc_unlocked@plt+0xf38>
   11964:	mov	r0, #0
   11968:	bl	110c0 <dcgettext@plt>
   1196c:	ldr	r2, [sp, #60]	; 0x3c
   11970:	mov	r1, #3
   11974:	mov	r4, r0
   11978:	mov	r0, #0
   1197c:	bl	33fe4 <putc_unlocked@plt+0x22c9c>
   11980:	mov	r2, r4
   11984:	mov	r1, #0
   11988:	mov	r3, r0
   1198c:	mov	r0, #1
   11990:	bl	11144 <error@plt>
   11994:	ldr	r1, [pc, #2280]	; 12284 <putc_unlocked@plt+0xf3c>
   11998:	mov	r0, r4
   1199c:	bl	31f3c <putc_unlocked@plt+0x20bf4>
   119a0:	subs	r8, r0, #0
   119a4:	strne	r4, [sp, #60]	; 0x3c
   119a8:	bne	11910 <putc_unlocked@plt+0x5c8>
   119ac:	bl	111e0 <__errno_location@plt>
   119b0:	mov	r2, r4
   119b4:	mov	r1, #3
   119b8:	ldr	r5, [r0]
   119bc:	mov	r0, r8
   119c0:	bl	33fe4 <putc_unlocked@plt+0x22c9c>
   119c4:	ldr	r2, [pc, #2236]	; 12288 <putc_unlocked@plt+0xf40>
   119c8:	mov	r1, r5
   119cc:	mov	r3, r0
   119d0:	mov	r0, #0
   119d4:	bl	11144 <error@plt>
   119d8:	ldr	r3, [sp, #68]	; 0x44
   119dc:	ldr	r2, [sp, #52]	; 0x34
   119e0:	and	r2, r2, r3
   119e4:	str	r2, [sp, #52]	; 0x34
   119e8:	b	11874 <putc_unlocked@plt+0x52c>
   119ec:	mov	r2, r8
   119f0:	ldr	r1, [sp, #100]	; 0x64
   119f4:	add	r0, sp, #124	; 0x7c
   119f8:	bl	112dc <getline@plt>
   119fc:	subs	r6, r0, #0
   11a00:	ble	11e84 <putc_unlocked@plt+0xb3c>
   11a04:	ldr	r3, [sp, #124]	; 0x7c
   11a08:	ldrb	r2, [r3]
   11a0c:	cmp	r2, #35	; 0x23
   11a10:	beq	11e54 <putc_unlocked@plt+0xb0c>
   11a14:	add	r2, r3, r6
   11a18:	ldrb	r0, [r2, #-1]
   11a1c:	cmp	r0, #10
   11a20:	subeq	r6, r6, #1
   11a24:	cmp	r6, #0
   11a28:	movle	r2, r6
   11a2c:	subgt	r2, r6, #1
   11a30:	ldrb	r0, [r3, r2]
   11a34:	cmp	r0, #13
   11a38:	subeq	r6, r6, #1
   11a3c:	cmp	r6, #0
   11a40:	beq	11e54 <putc_unlocked@plt+0xb0c>
   11a44:	mov	r2, #0
   11a48:	strb	r2, [r3, r6]
   11a4c:	ldr	r7, [sp, #124]	; 0x7c
   11a50:	mov	r2, r7
   11a54:	sub	r4, r2, r7
   11a58:	ldrb	r3, [r2], #1
   11a5c:	cmp	r3, #9
   11a60:	cmpne	r3, #32
   11a64:	moveq	r9, #1
   11a68:	movne	r9, #0
   11a6c:	beq	11a54 <putc_unlocked@plt+0x70c>
   11a70:	cmp	r3, #92	; 0x5c
   11a74:	addeq	r4, r4, #1
   11a78:	ldreq	r3, [sp, #48]	; 0x30
   11a7c:	strne	r9, [sp, #92]	; 0x5c
   11a80:	streq	r3, [sp, #92]	; 0x5c
   11a84:	ldr	r3, [pc, #2100]	; 122c0 <putc_unlocked@plt+0xf78>
   11a88:	ldrb	r2, [r3, #18]
   11a8c:	cmp	r2, #0
   11a90:	bne	11b20 <putc_unlocked@plt+0x7d8>
   11a94:	ldr	r2, [r3, #28]
   11a98:	add	sl, r7, r4
   11a9c:	cmp	r2, #0
   11aa0:	moveq	fp, r3
   11aa4:	ldreq	r5, [pc, #2080]	; 122cc <putc_unlocked@plt+0xf84>
   11aa8:	beq	11dbc <putc_unlocked@plt+0xa74>
   11aac:	ldr	r3, [pc, #2060]	; 122c0 <putc_unlocked@plt+0xf78>
   11ab0:	ldr	r1, [r3, #28]
   11ab4:	mov	r3, sl
   11ab8:	sub	r2, r3, sl
   11abc:	cmp	r1, r2
   11ac0:	bcc	11de0 <putc_unlocked@plt+0xa98>
   11ac4:	mov	fp, r3
   11ac8:	ldrb	r5, [r3], #1
   11acc:	tst	r5, #223	; 0xdf
   11ad0:	beq	11af8 <putc_unlocked@plt+0x7b0>
   11ad4:	cmp	r5, #45	; 0x2d
   11ad8:	cmpne	r5, #9
   11adc:	movne	r2, #1
   11ae0:	moveq	r2, #0
   11ae4:	cmp	r5, #40	; 0x28
   11ae8:	moveq	r2, #0
   11aec:	andne	r2, r2, #1
   11af0:	cmp	r2, #0
   11af4:	bne	11ab8 <putc_unlocked@plt+0x770>
   11af8:	mov	r3, #0
   11afc:	strb	r3, [fp]
   11b00:	ldr	r1, [pc, #1988]	; 122cc <putc_unlocked@plt+0xf84>
   11b04:	mov	r0, sl
   11b08:	bl	18a90 <putc_unlocked@plt+0x7748>
   11b0c:	strb	r5, [fp]
   11b10:	cmp	r0, #2
   11b14:	ble	11de0 <putc_unlocked@plt+0xa98>
   11b18:	ldr	r3, [pc, #1960]	; 122c8 <putc_unlocked@plt+0xf80>
   11b1c:	str	r0, [r3]
   11b20:	ldr	r3, [pc, #1952]	; 122c8 <putc_unlocked@plt+0xf80>
   11b24:	add	r5, r7, r4
   11b28:	ldr	sl, [r3]
   11b2c:	ldr	r3, [pc, #1944]	; 122cc <putc_unlocked@plt+0xf84>
   11b30:	ldr	fp, [r3, sl, lsl #2]
   11b34:	mov	r0, fp
   11b38:	bl	111c8 <strlen@plt>
   11b3c:	mov	r1, fp
   11b40:	mov	r2, r0
   11b44:	str	r0, [sp, #112]	; 0x70
   11b48:	mov	r0, r5
   11b4c:	bl	112f4 <strncmp@plt>
   11b50:	cmp	r0, #0
   11b54:	bne	11f08 <putc_unlocked@plt+0xbc0>
   11b58:	ldr	r3, [sp, #112]	; 0x70
   11b5c:	mov	r1, fp
   11b60:	add	r4, r4, r3
   11b64:	add	r2, r7, r4
   11b68:	ldrb	r3, [r7, r4]
   11b6c:	strb	r0, [r7, r4]
   11b70:	mov	r0, r5
   11b74:	str	r2, [sp, #116]	; 0x74
   11b78:	str	r3, [sp, #112]	; 0x70
   11b7c:	bl	1103c <strcmp@plt>
   11b80:	cmp	r0, #0
   11b84:	bne	11de0 <putc_unlocked@plt+0xa98>
   11b88:	ldr	r3, [sp, #112]	; 0x70
   11b8c:	ldr	r2, [sp, #116]	; 0x74
   11b90:	cmp	r3, #40	; 0x28
   11b94:	moveq	r0, r3
   11b98:	strb	r0, [r2]
   11b9c:	ldr	r2, [pc, #1832]	; 122cc <putc_unlocked@plt+0xf84>
   11ba0:	ldr	r5, [pc, #1816]	; 122c0 <putc_unlocked@plt+0xf78>
   11ba4:	add	sl, r2, sl, lsl #2
   11ba8:	addne	r4, r4, #1
   11bac:	ldr	r0, [sl, #480]	; 0x1e0
   11bb0:	cmp	r3, #45	; 0x2d
   11bb4:	asr	r1, r0, #31
   11bb8:	strd	r0, [r5, #8]
   11bbc:	bne	11c18 <putc_unlocked@plt+0x8d0>
   11bc0:	mov	r2, #0
   11bc4:	str	r2, [sp]
   11bc8:	add	r3, sp, #136	; 0x88
   11bcc:	add	r1, sp, #132	; 0x84
   11bd0:	add	r0, r7, r4
   11bd4:	bl	34d28 <putc_unlocked@plt+0x239e0>
   11bd8:	cmp	r0, #0
   11bdc:	bne	11de0 <putc_unlocked@plt+0xa98>
   11be0:	ldrd	r0, [sp, #136]	; 0x88
   11be4:	orrs	r3, r0, r1
   11be8:	beq	11de0 <putc_unlocked@plt+0xa98>
   11bec:	ldrd	r2, [r5, #8]
   11bf0:	cmp	r1, r3
   11bf4:	cmpeq	r0, r2
   11bf8:	bhi	11de0 <putc_unlocked@plt+0xa98>
   11bfc:	and	r2, r0, #7
   11c00:	mov	r3, #0
   11c04:	orrs	r3, r2, r3
   11c08:	bne	11de0 <putc_unlocked@plt+0xa98>
   11c0c:	ldr	r4, [sp, #132]	; 0x84
   11c10:	strd	r0, [r5, #8]
   11c14:	sub	r4, r4, r7
   11c18:	ldr	r2, [pc, #1696]	; 122c0 <putc_unlocked@plt+0xf78>
   11c1c:	ldr	r3, [r2, #8]
   11c20:	ldr	r1, [r2, #12]
   11c24:	lsr	r3, r3, #2
   11c28:	orr	r3, r3, r1, lsl #30
   11c2c:	str	r3, [r2]
   11c30:	ldrb	r3, [r7, r4]
   11c34:	cmp	r3, #32
   11c38:	addeq	r4, r4, #1
   11c3c:	ldrb	r3, [r7, r4]
   11c40:	cmp	r3, #40	; 0x28
   11c44:	bne	11de0 <putc_unlocked@plt+0xa98>
   11c48:	add	r4, r4, #1
   11c4c:	subs	r6, r6, r4
   11c50:	beq	11de0 <putc_unlocked@plt+0xa98>
   11c54:	add	r7, r7, r4
   11c58:	sub	r6, r6, #1
   11c5c:	cmp	r6, #0
   11c60:	beq	11c70 <putc_unlocked@plt+0x928>
   11c64:	ldrb	r3, [r7, r6]
   11c68:	cmp	r3, #41	; 0x29
   11c6c:	bne	11c58 <putc_unlocked@plt+0x910>
   11c70:	ldrb	r3, [r7, r6]
   11c74:	add	r4, r7, r6
   11c78:	cmp	r3, #41	; 0x29
   11c7c:	bne	11de0 <putc_unlocked@plt+0xa98>
   11c80:	ldr	r3, [sp, #92]	; 0x5c
   11c84:	cmp	r3, #0
   11c88:	bne	11dcc <putc_unlocked@plt+0xa84>
   11c8c:	add	r6, r6, #1
   11c90:	mov	r3, #0
   11c94:	strb	r3, [r4]
   11c98:	ldrb	r3, [r7, r6]
   11c9c:	cmp	r3, #9
   11ca0:	cmpne	r3, #32
   11ca4:	beq	11f00 <putc_unlocked@plt+0xbb8>
   11ca8:	cmp	r3, #61	; 0x3d
   11cac:	bne	11de0 <putc_unlocked@plt+0xa98>
   11cb0:	add	r6, r6, #1
   11cb4:	add	r6, r7, r6
   11cb8:	mov	r5, r6
   11cbc:	ldrb	r3, [r6], #1
   11cc0:	cmp	r3, #9
   11cc4:	cmpne	r3, #32
   11cc8:	beq	11cb8 <putc_unlocked@plt+0x970>
   11ccc:	mov	r0, r5
   11cd0:	bl	12708 <putc_unlocked@plt+0x13c0>
   11cd4:	cmp	r0, #0
   11cd8:	beq	11de0 <putc_unlocked@plt+0xa98>
   11cdc:	ldr	r3, [sp, #104]	; 0x68
   11ce0:	cmp	r3, #0
   11ce4:	bne	11cfc <putc_unlocked@plt+0x9b4>
   11ce8:	ldr	r1, [pc, #1412]	; 12274 <putc_unlocked@plt+0xf2c>
   11cec:	mov	r0, r7
   11cf0:	bl	1103c <strcmp@plt>
   11cf4:	cmp	r0, #0
   11cf8:	beq	11de0 <putc_unlocked@plt+0xa98>
   11cfc:	ldr	r3, [pc, #1468]	; 122c0 <putc_unlocked@plt+0xf78>
   11d00:	ldrb	r3, [r3, #20]
   11d04:	cmp	r3, #0
   11d08:	bne	11d20 <putc_unlocked@plt+0x9d8>
   11d0c:	mov	r1, #10
   11d10:	mov	r0, r7
   11d14:	bl	111d4 <strchr@plt>
   11d18:	adds	r9, r0, #0
   11d1c:	movne	r9, #1
   11d20:	add	r3, sp, #136	; 0x88
   11d24:	add	r2, sp, #132	; 0x84
   11d28:	ldr	r1, [sp, #108]	; 0x6c
   11d2c:	mov	r0, r7
   11d30:	bl	1298c <putc_unlocked@plt+0x1644>
   11d34:	mov	r6, r9
   11d38:	ldr	r3, [pc, #1408]	; 122c0 <putc_unlocked@plt+0xf78>
   11d3c:	subs	r2, r0, #0
   11d40:	bne	12050 <putc_unlocked@plt+0xd08>
   11d44:	ldrd	r0, [sp, #32]
   11d48:	ldrb	r3, [r3, #20]
   11d4c:	adds	r0, r0, #1
   11d50:	adc	r1, r1, #0
   11d54:	cmp	r3, #0
   11d58:	strd	r0, [sp, #32]
   11d5c:	bne	11d9c <putc_unlocked@plt+0xa54>
   11d60:	cmp	r9, #0
   11d64:	beq	11d70 <putc_unlocked@plt+0xa28>
   11d68:	mov	r0, #92	; 0x5c
   11d6c:	bl	11330 <putchar_unlocked@plt>
   11d70:	mov	r1, r6
   11d74:	mov	r0, r7
   11d78:	bl	12784 <putc_unlocked@plt+0x143c>
   11d7c:	ldr	r1, [pc, #1288]	; 1228c <putc_unlocked@plt+0xf44>
   11d80:	mov	r2, #5
   11d84:	mov	r0, #0
   11d88:	bl	110c0 <dcgettext@plt>
   11d8c:	ldr	r1, [pc, #1276]	; 12290 <putc_unlocked@plt+0xf48>
   11d90:	mov	r2, r0
   11d94:	mov	r0, #1
   11d98:	bl	1121c <__printf_chk@plt>
   11d9c:	ldr	r3, [sp, #48]	; 0x30
   11da0:	str	r3, [sp, #56]	; 0x38
   11da4:	b	11e54 <putc_unlocked@plt+0xb0c>
   11da8:	bl	111c8 <strlen@plt>
   11dac:	ldr	r3, [fp, #28]
   11db0:	cmp	r3, r0
   11db4:	strcs	r3, [fp, #28]
   11db8:	strcc	r0, [fp, #28]
   11dbc:	ldr	r0, [r5], #4
   11dc0:	cmp	r0, #0
   11dc4:	bne	11da8 <putc_unlocked@plt+0xa60>
   11dc8:	b	11aac <putc_unlocked@plt+0x764>
   11dcc:	mov	r1, r6
   11dd0:	mov	r0, r7
   11dd4:	bl	12670 <putc_unlocked@plt+0x1328>
   11dd8:	cmp	r0, #0
   11ddc:	bne	11c8c <putc_unlocked@plt+0x944>
   11de0:	ldrd	r2, [sp, #24]
   11de4:	adds	r2, r2, #1
   11de8:	adc	r3, r3, #0
   11dec:	strd	r2, [sp, #24]
   11df0:	ldr	r3, [pc, #1224]	; 122c0 <putc_unlocked@plt+0xf78>
   11df4:	ldrb	r3, [r3, #21]
   11df8:	cmp	r3, #0
   11dfc:	beq	11e54 <putc_unlocked@plt+0xb0c>
   11e00:	mov	r2, #5
   11e04:	ldr	r1, [pc, #1160]	; 12294 <putc_unlocked@plt+0xf4c>
   11e08:	mov	r0, #0
   11e0c:	bl	110c0 <dcgettext@plt>
   11e10:	ldr	r2, [sp, #60]	; 0x3c
   11e14:	mov	r1, #3
   11e18:	mov	r4, r0
   11e1c:	mov	r0, #0
   11e20:	bl	33fe4 <putc_unlocked@plt+0x22c9c>
   11e24:	ldr	r3, [pc, #1180]	; 122c8 <putc_unlocked@plt+0xf80>
   11e28:	ldr	r2, [pc, #1180]	; 122cc <putc_unlocked@plt+0xf84>
   11e2c:	mov	r1, #0
   11e30:	ldr	r3, [r3]
   11e34:	ldr	r3, [r2, r3, lsl #2]
   11e38:	str	r3, [sp, #8]
   11e3c:	ldrd	r2, [sp, #72]	; 0x48
   11e40:	strd	r2, [sp]
   11e44:	mov	r2, r4
   11e48:	mov	r3, r0
   11e4c:	mov	r0, r1
   11e50:	bl	11144 <error@plt>
   11e54:	mov	r0, r8
   11e58:	bl	1130c <feof_unlocked@plt>
   11e5c:	cmp	r0, #0
   11e60:	bne	11e84 <putc_unlocked@plt+0xb3c>
   11e64:	mov	r0, r8
   11e68:	bl	1112c <ferror_unlocked@plt>
   11e6c:	ldrd	r2, [sp, #72]	; 0x48
   11e70:	adds	r2, r2, #1
   11e74:	adc	r3, r3, #0
   11e78:	strd	r2, [sp, #72]	; 0x48
   11e7c:	cmp	r0, #0
   11e80:	beq	11950 <putc_unlocked@plt+0x608>
   11e84:	ldr	r0, [sp, #124]	; 0x7c
   11e88:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   11e8c:	mov	r0, r8
   11e90:	bl	1112c <ferror_unlocked@plt>
   11e94:	ldr	r3, [sp, #104]	; 0x68
   11e98:	cmp	r0, #0
   11e9c:	movne	r4, #0
   11ea0:	mvneq	r4, #0
   11ea4:	cmp	r3, #0
   11ea8:	mov	r5, r0
   11eac:	mov	r0, r8
   11eb0:	bne	12144 <putc_unlocked@plt+0xdfc>
   11eb4:	bl	112ac <clearerr_unlocked@plt>
   11eb8:	cmp	r4, #0
   11ebc:	blt	12164 <putc_unlocked@plt+0xe1c>
   11ec0:	ldrne	r5, [pc, #960]	; 12288 <putc_unlocked@plt+0xf40>
   11ec4:	bne	11ee0 <putc_unlocked@plt+0xb98>
   11ec8:	mov	r2, #5
   11ecc:	ldr	r1, [pc, #964]	; 12298 <putc_unlocked@plt+0xf50>
   11ed0:	mov	r0, #0
   11ed4:	bl	110c0 <dcgettext@plt>
   11ed8:	mov	r4, #0
   11edc:	mov	r5, r0
   11ee0:	ldr	r2, [sp, #60]	; 0x3c
   11ee4:	mov	r1, #3
   11ee8:	mov	r0, #0
   11eec:	bl	33fe4 <putc_unlocked@plt+0x22c9c>
   11ef0:	mov	r2, r5
   11ef4:	mov	r1, r4
   11ef8:	mov	r3, r0
   11efc:	b	119d0 <putc_unlocked@plt+0x688>
   11f00:	add	r6, r6, #1
   11f04:	b	11c98 <putc_unlocked@plt+0x950>
   11f08:	ldr	r1, [pc, #944]	; 122c0 <putc_unlocked@plt+0xf78>
   11f0c:	ldrb	r0, [r7, r4]
   11f10:	sub	r2, r6, r4
   11f14:	ldr	r3, [r1, #24]
   11f18:	cmp	r0, #92	; 0x5c
   11f1c:	addeq	r3, r3, #1
   11f20:	cmp	r2, r3
   11f24:	bcc	11de0 <putc_unlocked@plt+0xa98>
   11f28:	cmp	sl, #9
   11f2c:	bne	11f90 <putc_unlocked@plt+0xc48>
   11f30:	mov	r3, #0
   11f34:	str	r3, [r1]
   11f38:	bl	111a4 <__ctype_b_loc@plt>
   11f3c:	mov	r1, r9
   11f40:	mov	r2, r5
   11f44:	ldr	ip, [r0]
   11f48:	sub	r0, r2, r5
   11f4c:	ldrb	r3, [r2], #1
   11f50:	lsl	r3, r3, #1
   11f54:	ldrh	r3, [ip, r3]
   11f58:	tst	r3, #4096	; 0x1000
   11f5c:	bne	12030 <putc_unlocked@plt+0xce8>
   11f60:	cmp	r1, #0
   11f64:	ldr	r1, [pc, #852]	; 122c0 <putc_unlocked@plt+0xf78>
   11f68:	strne	r0, [r1]
   11f6c:	ldr	r2, [r1]
   11f70:	sub	r3, r2, #2
   11f74:	cmp	r3, #126	; 0x7e
   11f78:	bhi	11de0 <putc_unlocked@plt+0xa98>
   11f7c:	tst	r2, #1
   11f80:	bne	11de0 <putc_unlocked@plt+0xa98>
   11f84:	lsl	r2, r2, #2
   11f88:	mov	r3, #0
   11f8c:	strd	r2, [r1, #8]
   11f90:	ldr	r3, [pc, #808]	; 122c0 <putc_unlocked@plt+0xf78>
   11f94:	ldr	r3, [r3]
   11f98:	add	r4, r4, r3
   11f9c:	ldrb	r3, [r7, r4]
   11fa0:	cmp	r3, #32
   11fa4:	cmpne	r3, #9
   11fa8:	movne	r3, #1
   11fac:	moveq	r3, #0
   11fb0:	bne	11de0 <putc_unlocked@plt+0xa98>
   11fb4:	strb	r3, [r7, r4]
   11fb8:	mov	r0, r5
   11fbc:	bl	12708 <putc_unlocked@plt+0x13c0>
   11fc0:	cmp	r0, #0
   11fc4:	beq	11de0 <putc_unlocked@plt+0xa98>
   11fc8:	add	r1, r4, #1
   11fcc:	sub	r3, r6, r1
   11fd0:	cmp	r3, #1
   11fd4:	beq	11ff0 <putc_unlocked@plt+0xca8>
   11fd8:	ldrb	r3, [r7, r1]
   11fdc:	cmp	r3, #32
   11fe0:	cmpne	r3, #42	; 0x2a
   11fe4:	movne	r3, #1
   11fe8:	moveq	r3, #0
   11fec:	beq	12038 <putc_unlocked@plt+0xcf0>
   11ff0:	ldr	r3, [pc, #720]	; 122c8 <putc_unlocked@plt+0xf80>
   11ff4:	ldr	r2, [r3, #8]
   11ff8:	cmp	r2, #0
   11ffc:	movne	r2, #1
   12000:	strne	r2, [r3, #8]
   12004:	beq	11de0 <putc_unlocked@plt+0xa98>
   12008:	ldr	r3, [sp, #92]	; 0x5c
   1200c:	add	r7, r7, r1
   12010:	cmp	r3, #0
   12014:	beq	11cdc <putc_unlocked@plt+0x994>
   12018:	sub	r1, r6, r1
   1201c:	mov	r0, r7
   12020:	bl	12670 <putc_unlocked@plt+0x1328>
   12024:	adds	r0, r0, #0
   12028:	movne	r0, #1
   1202c:	b	11cd4 <putc_unlocked@plt+0x98c>
   12030:	ldr	r1, [sp, #48]	; 0x30
   12034:	b	11f48 <putc_unlocked@plt+0xc00>
   12038:	ldr	r2, [pc, #648]	; 122c8 <putc_unlocked@plt+0xf80>
   1203c:	ldr	r0, [r2, #8]
   12040:	cmp	r0, #1
   12044:	strne	r3, [r2, #8]
   12048:	addne	r1, r4, #2
   1204c:	b	12008 <putc_unlocked@plt+0xcc0>
   12050:	ldrb	r1, [r3, #17]
   12054:	cmp	r1, #0
   12058:	beq	12068 <putc_unlocked@plt+0xd20>
   1205c:	ldrb	r1, [sp, #132]	; 0x84
   12060:	cmp	r1, #0
   12064:	bne	11d9c <putc_unlocked@plt+0xa54>
   12068:	ldr	sl, [r3]
   1206c:	mov	fp, r5
   12070:	mov	r4, #0
   12074:	lsr	sl, sl, #1
   12078:	cmp	sl, r4
   1207c:	bne	120d8 <putc_unlocked@plt+0xd90>
   12080:	str	r2, [sp, #88]	; 0x58
   12084:	ldr	r3, [pc, #564]	; 122c0 <putc_unlocked@plt+0xf78>
   12088:	ldrb	r2, [r3, #20]
   1208c:	cmp	r2, #0
   12090:	bne	11d9c <putc_unlocked@plt+0xa54>
   12094:	cmp	sl, r4
   12098:	bne	12504 <putc_unlocked@plt+0x11bc>
   1209c:	ldrb	r3, [r3, #22]
   120a0:	cmp	r3, #0
   120a4:	bne	11d9c <putc_unlocked@plt+0xa54>
   120a8:	cmp	r9, #0
   120ac:	bne	1250c <putc_unlocked@plt+0x11c4>
   120b0:	mov	r1, r9
   120b4:	mov	r0, r7
   120b8:	bl	12784 <putc_unlocked@plt+0x143c>
   120bc:	ldr	r3, [pc, #508]	; 122c0 <putc_unlocked@plt+0xf78>
   120c0:	ldrb	r0, [r3, #22]
   120c4:	cmp	r0, #0
   120c8:	bne	11d9c <putc_unlocked@plt+0xa54>
   120cc:	mov	r2, #5
   120d0:	ldr	r1, [pc, #452]	; 1229c <putc_unlocked@plt+0xf54>
   120d4:	b	11d88 <putc_unlocked@plt+0xa40>
   120d8:	str	r2, [sp, #56]	; 0x38
   120dc:	bl	11180 <__ctype_tolower_loc@plt>
   120e0:	ldr	r3, [sp, #108]	; 0x6c
   120e4:	ldr	r2, [pc, #480]	; 122cc <putc_unlocked@plt+0xf84>
   120e8:	ldrb	ip, [r5, r4, lsl #1]
   120ec:	ldrb	r3, [r3, r4]
   120f0:	ldr	r1, [r0]
   120f4:	add	r0, r2, r3, lsr #4
   120f8:	ldrb	r0, [r0, #528]	; 0x210
   120fc:	ldr	ip, [r1, ip, lsl #2]
   12100:	cmp	ip, r0
   12104:	bne	12130 <putc_unlocked@plt+0xde8>
   12108:	ldrb	r0, [fp, #1]
   1210c:	and	r3, r3, #15
   12110:	add	r3, r2, r3
   12114:	add	fp, fp, #2
   12118:	ldrb	r3, [r3, #528]	; 0x210
   1211c:	ldr	r1, [r1, r0, lsl #2]
   12120:	cmp	r1, r3
   12124:	addeq	r4, r4, #1
   12128:	ldreq	r2, [sp, #56]	; 0x38
   1212c:	beq	12078 <putc_unlocked@plt+0xd30>
   12130:	ldrd	r2, [sp, #40]	; 0x28
   12134:	adds	r2, r2, #1
   12138:	adc	r3, r3, #0
   1213c:	strd	r2, [sp, #40]	; 0x28
   12140:	b	12084 <putc_unlocked@plt+0xd3c>
   12144:	bl	31e44 <putc_unlocked@plt+0x20afc>
   12148:	cmp	r0, #0
   1214c:	beq	11eb8 <putc_unlocked@plt+0xb70>
   12150:	cmp	r5, #0
   12154:	bne	11ec8 <putc_unlocked@plt+0xb80>
   12158:	bl	111e0 <__errno_location@plt>
   1215c:	ldr	r4, [r0]
   12160:	b	11eb8 <putc_unlocked@plt+0xb70>
   12164:	ldr	r3, [sp, #56]	; 0x38
   12168:	cmp	r3, #0
   1216c:	bne	122d8 <putc_unlocked@plt+0xf90>
   12170:	mov	r0, r3
   12174:	mov	r2, #5
   12178:	ldr	r1, [pc, #288]	; 122a0 <putc_unlocked@plt+0xf58>
   1217c:	bl	110c0 <dcgettext@plt>
   12180:	ldr	r2, [sp, #60]	; 0x3c
   12184:	mov	r1, #3
   12188:	mov	r4, r0
   1218c:	ldr	r0, [sp, #56]	; 0x38
   12190:	bl	33fe4 <putc_unlocked@plt+0x22c9c>
   12194:	ldr	r1, [sp, #56]	; 0x38
   12198:	mov	r2, r4
   1219c:	mov	r3, r0
   121a0:	mov	r0, r1
   121a4:	bl	11144 <error@plt>
   121a8:	ldr	r3, [sp, #56]	; 0x38
   121ac:	ldr	r2, [sp, #88]	; 0x58
   121b0:	and	r3, r3, r2
   121b4:	ands	r3, r3, #255	; 0xff
   121b8:	beq	121f4 <putc_unlocked@plt+0xeac>
   121bc:	ldrd	r2, [sp, #32]
   121c0:	ldrd	r0, [sp, #40]	; 0x28
   121c4:	orr	r3, r3, r1
   121c8:	orr	r2, r2, r0
   121cc:	orrs	r3, r2, r3
   121d0:	movne	r3, #0
   121d4:	bne	121f4 <putc_unlocked@plt+0xeac>
   121d8:	ldr	r3, [pc, #224]	; 122c0 <putc_unlocked@plt+0xf78>
   121dc:	ldr	r2, [sp, #24]
   121e0:	ldr	r1, [sp, #28]
   121e4:	ldrb	r3, [r3, #23]
   121e8:	orrs	r2, r2, r1
   121ec:	eor	r3, r3, #1
   121f0:	orreq	r3, r3, #1
   121f4:	and	r3, r3, #1
   121f8:	b	119dc <putc_unlocked@plt+0x694>
   121fc:	andeq	r6, r3, r0, asr r9
   12200:	muleq	r3, lr, sl
   12204:	strdeq	r6, [r3], -fp
   12208:	andeq	sl, r4, ip, lsr #3
   1220c:	andeq	r8, r1, r8, lsl #26
   12210:	andeq	r6, r3, ip, asr r0
   12214:	andeq	r6, r3, sp, lsl fp
   12218:	andeq	r6, r3, r7, lsr #22
   1221c:	ldrdeq	r6, [r3], -r1
   12220:	andeq	r6, r3, fp, asr fp
   12224:	andeq	r0, r0, r3, lsl #2
   12228:	andeq	r0, r0, r5, lsl #2
   1222c:	andeq	sl, r4, r4, asr #2
   12230:			; <UNDEFINED> instruction: 0x0004a1b0
   12234:			; <UNDEFINED> instruction: 0x00036ab6
   12238:	andeq	r6, r3, r0
   1223c:	andeq	r6, r3, r2, asr #21
   12240:	andeq	r6, r3, r4, ror #21
   12244:	andeq	r6, r3, r2, lsl #22
   12248:	andeq	r6, r3, pc, lsl #22
   1224c:	strdeq	r6, [r3], -r7
   12250:	andeq	sl, r4, r0, asr #2
   12254:	ldrdeq	r6, [r3], -r4
   12258:	andeq	r6, r3, r3, lsl #23
   1225c:			; <UNDEFINED> instruction: 0x00036bbc
   12260:	strdeq	r6, [r3], -r8
   12264:	andeq	r6, r3, r0, asr #24
   12268:	andeq	r6, r3, r0, lsl #25
   1226c:			; <UNDEFINED> instruction: 0x00036cbe
   12270:	strdeq	r6, [r3], -sp
   12274:	andeq	r9, r3, r1, ror r3
   12278:	andeq	sl, r4, r8, lsr #3
   1227c:	andeq	r6, r3, sp, lsr sp
   12280:	andeq	r6, r3, ip, asr #26
   12284:			; <UNDEFINED> instruction: 0x000361bc
   12288:	andeq	r9, r3, r2, lsr #2
   1228c:	muleq	r3, r8, sp
   12290:	muleq	r3, r6, r6
   12294:	andeq	r6, r3, r8, ror #26
   12298:			; <UNDEFINED> instruction: 0x00036db6
   1229c:			; <UNDEFINED> instruction: 0x00036db3
   122a0:	andeq	r6, r3, r5, asr #27
   122a4:	andeq	r6, r3, r1, lsr #28
   122a8:	strdeq	r6, [r3], -r4
   122ac:	andeq	r6, r3, r9, ror lr
   122b0:	andeq	r6, r3, ip, asr #28
   122b4:	andeq	r4, pc, r0, asr #4
   122b8:	ldrdeq	r6, [r3], -r4
   122bc:	andeq	r6, r3, r5, lsr #29
   122c0:			; <UNDEFINED> instruction: 0x0004a1b8
   122c4:	andeq	r6, r3, r2, lsl #30
   122c8:	andeq	sl, r4, r0, lsr r1
   122cc:	andeq	r5, r3, ip, ror #30
   122d0:	muleq	r4, r8, r1
   122d4:	andeq	r6, r3, ip, lsr #27
   122d8:	ldr	r3, [pc, #-32]	; 122c0 <putc_unlocked@plt+0xf78>
   122dc:	ldrb	r3, [r3, #20]
   122e0:	cmp	r3, #0
   122e4:	bne	121a8 <putc_unlocked@plt+0xe60>
   122e8:	ldrd	r2, [sp, #24]
   122ec:	orrs	r3, r2, r3
   122f0:	beq	12354 <putc_unlocked@plt+0x100c>
   122f4:	ldrd	r0, [sp, #24]
   122f8:	mov	r3, #0
   122fc:	mvn	r2, #0
   12300:	cmp	r1, r3
   12304:	cmpeq	r0, r2
   12308:	ldrls	r3, [sp, #24]
   1230c:	bls	12324 <putc_unlocked@plt+0xfdc>
   12310:	ldr	r2, [pc, #-100]	; 122b4 <putc_unlocked@plt+0xf6c>
   12314:	mov	r3, #0
   12318:	bl	35d20 <putc_unlocked@plt+0x249d8>
   1231c:	add	r3, r2, #999424	; 0xf4000
   12320:	add	r3, r3, #576	; 0x240
   12324:	mov	r2, #5
   12328:	str	r2, [sp]
   1232c:	ldr	r1, [pc, #-144]	; 122a4 <putc_unlocked@plt+0xf5c>
   12330:	ldr	r2, [pc, #-144]	; 122a8 <putc_unlocked@plt+0xf60>
   12334:	mov	r0, #0
   12338:	bl	11324 <dcngettext@plt>
   1233c:	ldrd	r2, [sp, #24]
   12340:	mov	r1, #0
   12344:	strd	r2, [sp]
   12348:	mov	r2, r0
   1234c:	mov	r0, r1
   12350:	bl	11144 <error@plt>
   12354:	ldrd	r2, [sp, #32]
   12358:	orrs	r3, r2, r3
   1235c:	beq	123c0 <putc_unlocked@plt+0x1078>
   12360:	ldrd	r0, [sp, #32]
   12364:	mov	r3, #0
   12368:	mvn	r2, #0
   1236c:	cmp	r1, r3
   12370:	cmpeq	r0, r2
   12374:	ldrls	r3, [sp, #32]
   12378:	bls	12390 <putc_unlocked@plt+0x1048>
   1237c:	ldr	r2, [pc, #-208]	; 122b4 <putc_unlocked@plt+0xf6c>
   12380:	mov	r3, #0
   12384:	bl	35d20 <putc_unlocked@plt+0x249d8>
   12388:	add	r3, r2, #999424	; 0xf4000
   1238c:	add	r3, r3, #576	; 0x240
   12390:	mov	r2, #5
   12394:	str	r2, [sp]
   12398:	ldr	r1, [pc, #-244]	; 122ac <putc_unlocked@plt+0xf64>
   1239c:	ldr	r2, [pc, #-244]	; 122b0 <putc_unlocked@plt+0xf68>
   123a0:	mov	r0, #0
   123a4:	bl	11324 <dcngettext@plt>
   123a8:	ldrd	r2, [sp, #32]
   123ac:	mov	r1, #0
   123b0:	strd	r2, [sp]
   123b4:	mov	r2, r0
   123b8:	mov	r0, r1
   123bc:	bl	11144 <error@plt>
   123c0:	ldrd	r2, [sp, #40]	; 0x28
   123c4:	orrs	r3, r2, r3
   123c8:	beq	1242c <putc_unlocked@plt+0x10e4>
   123cc:	ldrd	r0, [sp, #40]	; 0x28
   123d0:	mov	r3, #0
   123d4:	mvn	r2, #0
   123d8:	cmp	r1, r3
   123dc:	cmpeq	r0, r2
   123e0:	ldrls	r3, [sp, #40]	; 0x28
   123e4:	bls	123fc <putc_unlocked@plt+0x10b4>
   123e8:	ldr	r2, [pc, #-316]	; 122b4 <putc_unlocked@plt+0xf6c>
   123ec:	mov	r3, #0
   123f0:	bl	35d20 <putc_unlocked@plt+0x249d8>
   123f4:	add	r3, r2, #999424	; 0xf4000
   123f8:	add	r3, r3, #576	; 0x240
   123fc:	mov	r2, #5
   12400:	str	r2, [sp]
   12404:	ldr	r1, [pc, #-340]	; 122b8 <putc_unlocked@plt+0xf70>
   12408:	ldr	r2, [pc, #-340]	; 122bc <putc_unlocked@plt+0xf74>
   1240c:	mov	r0, #0
   12410:	bl	11324 <dcngettext@plt>
   12414:	ldrd	r2, [sp, #40]	; 0x28
   12418:	mov	r1, #0
   1241c:	strd	r2, [sp]
   12420:	mov	r2, r0
   12424:	mov	r0, r1
   12428:	bl	11144 <error@plt>
   1242c:	ldr	r3, [pc, #-372]	; 122c0 <putc_unlocked@plt+0xf78>
   12430:	ldrb	r4, [r3, #17]
   12434:	ldr	r3, [sp, #88]	; 0x58
   12438:	eor	r4, r4, #1
   1243c:	orr	r4, r3, r4
   12440:	ands	r4, r4, #255	; 0xff
   12444:	bne	121a8 <putc_unlocked@plt+0xe60>
   12448:	mov	r2, #5
   1244c:	ldr	r1, [pc, #-400]	; 122c4 <putc_unlocked@plt+0xf7c>
   12450:	mov	r0, r4
   12454:	bl	110c0 <dcgettext@plt>
   12458:	ldr	r2, [sp, #60]	; 0x3c
   1245c:	mov	r1, #3
   12460:	mov	r5, r0
   12464:	mov	r0, r4
   12468:	bl	33fe4 <putc_unlocked@plt+0x22c9c>
   1246c:	mov	r2, r5
   12470:	mov	r1, r4
   12474:	mov	r3, r0
   12478:	b	121a0 <putc_unlocked@plt+0xe58>
   1247c:	add	r3, sp, #216	; 0xd8
   12480:	add	r2, sp, #136	; 0x88
   12484:	add	r1, sp, #144	; 0x90
   12488:	mov	r0, r4
   1248c:	bl	1298c <putc_unlocked@plt+0x1644>
   12490:	cmp	r0, #0
   12494:	beq	124ec <putc_unlocked@plt+0x11a4>
   12498:	ldr	r0, [pc, #-472]	; 122c8 <putc_unlocked@plt+0xf80>
   1249c:	ldr	r1, [pc, #-472]	; 122cc <putc_unlocked@plt+0xf84>
   124a0:	ldr	r3, [r0]
   124a4:	add	r1, r1, r3, lsl #2
   124a8:	ldrd	r2, [sp, #216]	; 0xd8
   124ac:	ldr	r5, [r1, #544]	; 0x220
   124b0:	mov	r1, #1
   124b4:	strd	r2, [sp, #8]
   124b8:	ldr	r3, [pc, #-496]	; 122d0 <putc_unlocked@plt+0xf88>
   124bc:	ldr	r2, [sp, #64]	; 0x40
   124c0:	ldr	r3, [r3]
   124c4:	subs	r3, r3, r2
   124c8:	movne	r3, #1
   124cc:	str	r3, [sp, #4]
   124d0:	ldrb	r3, [r0, #4]
   124d4:	add	r2, sp, #144	; 0x90
   124d8:	mov	r0, r4
   124dc:	str	r3, [sp]
   124e0:	ldr	r3, [sp, #80]	; 0x50
   124e4:	blx	r5
   124e8:	ldr	r0, [sp, #52]	; 0x34
   124ec:	str	r0, [sp, #52]	; 0x34
   124f0:	b	11874 <putc_unlocked@plt+0x52c>
   124f4:	mov	r1, r9
   124f8:	mov	r0, r7
   124fc:	bl	12784 <putc_unlocked@plt+0x143c>
   12500:	b	12528 <putc_unlocked@plt+0x11e0>
   12504:	cmp	r9, #0
   12508:	beq	124f4 <putc_unlocked@plt+0x11ac>
   1250c:	mov	r0, #92	; 0x5c
   12510:	bl	11330 <putchar_unlocked@plt>
   12514:	mov	r1, r6
   12518:	mov	r0, r7
   1251c:	bl	12784 <putc_unlocked@plt+0x143c>
   12520:	cmp	sl, r4
   12524:	beq	120bc <putc_unlocked@plt+0xd74>
   12528:	mov	r2, #5
   1252c:	ldr	r1, [pc, #-608]	; 122d4 <putc_unlocked@plt+0xf8c>
   12530:	b	11d84 <putc_unlocked@plt+0xa3c>
   12534:	ldr	r3, [sp, #52]	; 0x34
   12538:	eor	r0, r3, #1
   1253c:	uxtb	r0, r0
   12540:	add	sp, sp, #292	; 0x124
   12544:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12548:	mov	fp, #0
   1254c:	mov	lr, #0
   12550:	pop	{r1}		; (ldr r1, [sp], #4)
   12554:	mov	r2, sp
   12558:	push	{r2}		; (str r2, [sp, #-4]!)
   1255c:	push	{r0}		; (str r0, [sp, #-4]!)
   12560:	ldr	ip, [pc, #16]	; 12578 <putc_unlocked@plt+0x1230>
   12564:	push	{ip}		; (str ip, [sp, #-4]!)
   12568:	ldr	r0, [pc, #12]	; 1257c <putc_unlocked@plt+0x1234>
   1256c:	ldr	r3, [pc, #12]	; 12580 <putc_unlocked@plt+0x1238>
   12570:	bl	11168 <__libc_start_main@plt>
   12574:	bl	11300 <abort@plt>
   12578:	andeq	r5, r3, r0, asr #30
   1257c:	andeq	r1, r1, r8, asr r3
   12580:	andeq	r5, r3, r0, ror #29
   12584:	ldr	r3, [pc, #20]	; 125a0 <putc_unlocked@plt+0x1258>
   12588:	ldr	r2, [pc, #20]	; 125a4 <putc_unlocked@plt+0x125c>
   1258c:	add	r3, pc, r3
   12590:	ldr	r2, [r3, r2]
   12594:	cmp	r2, #0
   12598:	bxeq	lr
   1259c:	b	1118c <__gmon_start__@plt>
   125a0:	andeq	r7, r3, ip, ror #20
   125a4:	andeq	r0, r0, r4, lsr #2
   125a8:	ldr	r3, [pc, #28]	; 125cc <putc_unlocked@plt+0x1284>
   125ac:	ldr	r0, [pc, #28]	; 125d0 <putc_unlocked@plt+0x1288>
   125b0:	sub	r3, r3, r0
   125b4:	cmp	r3, #6
   125b8:	bxls	lr
   125bc:	ldr	r3, [pc, #16]	; 125d4 <putc_unlocked@plt+0x128c>
   125c0:	cmp	r3, #0
   125c4:	bxeq	lr
   125c8:	bx	r3
   125cc:	andeq	sl, r4, pc, lsl #3
   125d0:	andeq	sl, r4, ip, lsl #3
   125d4:	andeq	r0, r0, r0
   125d8:	ldr	r1, [pc, #36]	; 12604 <putc_unlocked@plt+0x12bc>
   125dc:	ldr	r0, [pc, #36]	; 12608 <putc_unlocked@plt+0x12c0>
   125e0:	sub	r1, r1, r0
   125e4:	asr	r1, r1, #2
   125e8:	add	r1, r1, r1, lsr #31
   125ec:	asrs	r1, r1, #1
   125f0:	bxeq	lr
   125f4:	ldr	r3, [pc, #16]	; 1260c <putc_unlocked@plt+0x12c4>
   125f8:	cmp	r3, #0
   125fc:	bxeq	lr
   12600:	bx	r3
   12604:	andeq	sl, r4, ip, lsl #3
   12608:	andeq	sl, r4, ip, lsl #3
   1260c:	andeq	r0, r0, r0
   12610:	push	{r4, lr}
   12614:	ldr	r4, [pc, #24]	; 12634 <putc_unlocked@plt+0x12ec>
   12618:	ldrb	r3, [r4]
   1261c:	cmp	r3, #0
   12620:	popne	{r4, pc}
   12624:	bl	125a8 <putc_unlocked@plt+0x1260>
   12628:	mov	r3, #1
   1262c:	strb	r3, [r4]
   12630:	pop	{r4, pc}
   12634:			; <UNDEFINED> instruction: 0x0004a1b4
   12638:	ldr	r0, [pc, #40]	; 12668 <putc_unlocked@plt+0x1320>
   1263c:	ldr	r3, [r0]
   12640:	cmp	r3, #0
   12644:	bne	1264c <putc_unlocked@plt+0x1304>
   12648:	b	125d8 <putc_unlocked@plt+0x1290>
   1264c:	ldr	r3, [pc, #24]	; 1266c <putc_unlocked@plt+0x1324>
   12650:	cmp	r3, #0
   12654:	beq	12648 <putc_unlocked@plt+0x1300>
   12658:	push	{r4, lr}
   1265c:	blx	r3
   12660:	pop	{r4, lr}
   12664:	b	125d8 <putc_unlocked@plt+0x1290>
   12668:	andeq	r9, r4, r4, lsl pc
   1266c:	andeq	r0, r0, r0
   12670:	push	{r4, r5, lr}
   12674:	mov	r3, r0
   12678:	mov	r2, #0
   1267c:	sub	lr, r1, #1
   12680:	mov	r4, #10
   12684:	mov	r5, #13
   12688:	cmp	r2, r1
   1268c:	bcc	126a4 <putc_unlocked@plt+0x135c>
   12690:	add	r1, r0, r1
   12694:	cmp	r3, r1
   12698:	movcc	r2, #0
   1269c:	strbcc	r2, [r3]
   126a0:	pop	{r4, r5, pc}
   126a4:	ldrb	ip, [r0, r2]
   126a8:	cmp	ip, #0
   126ac:	beq	12700 <putc_unlocked@plt+0x13b8>
   126b0:	cmp	ip, #92	; 0x5c
   126b4:	bne	126e0 <putc_unlocked@plt+0x1398>
   126b8:	cmp	r2, lr
   126bc:	beq	12700 <putc_unlocked@plt+0x13b8>
   126c0:	add	r2, r2, #1
   126c4:	ldrb	ip, [r0, r2]
   126c8:	cmp	ip, #110	; 0x6e
   126cc:	beq	126e8 <putc_unlocked@plt+0x13a0>
   126d0:	cmp	ip, #114	; 0x72
   126d4:	beq	126f8 <putc_unlocked@plt+0x13b0>
   126d8:	cmp	ip, #92	; 0x5c
   126dc:	bne	12700 <putc_unlocked@plt+0x13b8>
   126e0:	strb	ip, [r3]
   126e4:	b	126ec <putc_unlocked@plt+0x13a4>
   126e8:	strb	r4, [r3]
   126ec:	add	r2, r2, #1
   126f0:	add	r3, r3, #1
   126f4:	b	12688 <putc_unlocked@plt+0x1340>
   126f8:	strb	r5, [r3]
   126fc:	b	126ec <putc_unlocked@plt+0x13a4>
   12700:	mov	r0, #0
   12704:	pop	{r4, r5, pc}
   12708:	ldr	r3, [pc, #76]	; 1275c <putc_unlocked@plt+0x1414>
   1270c:	push	{r4, r5, r6, lr}
   12710:	mov	r4, r0
   12714:	ldr	r5, [r3]
   12718:	add	r5, r0, r5
   1271c:	cmp	r4, r5
   12720:	mov	r6, r4
   12724:	bne	12738 <putc_unlocked@plt+0x13f0>
   12728:	ldrb	r0, [r4]
   1272c:	clz	r0, r0
   12730:	lsr	r0, r0, #5
   12734:	pop	{r4, r5, r6, pc}
   12738:	bl	111a4 <__ctype_b_loc@plt>
   1273c:	ldrb	r3, [r6]
   12740:	add	r4, r4, #1
   12744:	lsl	r3, r3, #1
   12748:	ldr	r2, [r0]
   1274c:	ldrh	r0, [r2, r3]
   12750:	ands	r0, r0, #4096	; 0x1000
   12754:	bne	1271c <putc_unlocked@plt+0x13d4>
   12758:	pop	{r4, r5, r6, pc}
   1275c:			; <UNDEFINED> instruction: 0x0004a1b8
   12760:	b	2f3a0 <putc_unlocked@plt+0x1e058>
   12764:	ldr	r2, [r2]
   12768:	b	1821c <putc_unlocked@plt+0x6ed4>
   1276c:	b	1dd70 <putc_unlocked@plt+0xca28>
   12770:	b	1dd84 <putc_unlocked@plt+0xca3c>
   12774:	b	1b618 <putc_unlocked@plt+0xa2d0>
   12778:	b	1b62c <putc_unlocked@plt+0xa2e4>
   1277c:	b	19bec <putc_unlocked@plt+0x88a4>
   12780:	b	18dec <putc_unlocked@plt+0x7aa4>
   12784:	cmp	r1, #0
   12788:	beq	127b0 <putc_unlocked@plt+0x1468>
   1278c:	push	{r4, r5, r6, r7, r8, lr}
   12790:	sub	r4, r0, #1
   12794:	ldr	r5, [pc, #100]	; 12800 <putc_unlocked@plt+0x14b8>
   12798:	ldr	r6, [pc, #100]	; 12804 <putc_unlocked@plt+0x14bc>
   1279c:	ldr	r7, [pc, #100]	; 12808 <putc_unlocked@plt+0x14c0>
   127a0:	ldrb	r0, [r4, #1]!
   127a4:	cmp	r0, #0
   127a8:	bne	127bc <putc_unlocked@plt+0x1474>
   127ac:	pop	{r4, r5, r6, r7, r8, pc}
   127b0:	ldr	r3, [pc, #72]	; 12800 <putc_unlocked@plt+0x14b8>
   127b4:	ldr	r1, [r3]
   127b8:	b	11024 <fputs_unlocked@plt>
   127bc:	cmp	r0, #13
   127c0:	beq	127e4 <putc_unlocked@plt+0x149c>
   127c4:	cmp	r0, #92	; 0x5c
   127c8:	beq	127f4 <putc_unlocked@plt+0x14ac>
   127cc:	cmp	r0, #10
   127d0:	ldreq	r1, [r5]
   127d4:	ldreq	r0, [pc, #48]	; 1280c <putc_unlocked@plt+0x14c4>
   127d8:	beq	127ec <putc_unlocked@plt+0x14a4>
   127dc:	bl	11330 <putchar_unlocked@plt>
   127e0:	b	127a0 <putc_unlocked@plt+0x1458>
   127e4:	ldr	r1, [r5]
   127e8:	mov	r0, r6
   127ec:	bl	11024 <fputs_unlocked@plt>
   127f0:	b	127a0 <putc_unlocked@plt+0x1458>
   127f4:	ldr	r1, [r5]
   127f8:	mov	r0, r7
   127fc:	b	127ec <putc_unlocked@plt+0x14a4>
   12800:	andeq	sl, r4, ip, lsr #3
   12804:			; <UNDEFINED> instruction: 0x000361bb
   12808:			; <UNDEFINED> instruction: 0x000361be
   1280c:			; <UNDEFINED> instruction: 0x000361b8
   12810:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12814:	mov	r6, r0
   12818:	ldrb	r7, [sp, #48]	; 0x30
   1281c:	mov	r9, r2
   12820:	mov	r8, r3
   12824:	cmp	r7, #10
   12828:	movne	r5, #0
   1282c:	bne	12868 <putc_unlocked@plt+0x1520>
   12830:	mov	r1, #92	; 0x5c
   12834:	bl	111d4 <strchr@plt>
   12838:	cmp	r0, #0
   1283c:	bne	12944 <putc_unlocked@plt+0x15fc>
   12840:	mov	r1, r7
   12844:	mov	r0, r6
   12848:	bl	111d4 <strchr@plt>
   1284c:	cmp	r0, #0
   12850:	bne	12944 <putc_unlocked@plt+0x15fc>
   12854:	mov	r1, #13
   12858:	mov	r0, r6
   1285c:	bl	111d4 <strchr@plt>
   12860:	adds	r5, r0, #0
   12864:	movne	r5, #1
   12868:	cmp	r5, #0
   1286c:	beq	12878 <putc_unlocked@plt+0x1530>
   12870:	mov	r0, #92	; 0x5c
   12874:	bl	11330 <putchar_unlocked@plt>
   12878:	cmp	r8, #0
   1287c:	ldr	sl, [pc, #228]	; 12968 <putc_unlocked@plt+0x1620>
   12880:	beq	128f4 <putc_unlocked@plt+0x15ac>
   12884:	ldr	fp, [pc, #224]	; 1296c <putc_unlocked@plt+0x1624>
   12888:	ldr	r3, [pc, #224]	; 12970 <putc_unlocked@plt+0x1628>
   1288c:	ldr	r4, [pc, #224]	; 12974 <putc_unlocked@plt+0x162c>
   12890:	ldr	r2, [fp]
   12894:	ldr	r1, [r4]
   12898:	ldr	r0, [r3, r2, lsl #2]
   1289c:	bl	11024 <fputs_unlocked@plt>
   128a0:	ldr	r3, [fp]
   128a4:	cmp	r3, #9
   128a8:	bne	128d0 <putc_unlocked@plt+0x1588>
   128ac:	ldrd	r2, [sl, #8]
   128b0:	ldr	r0, [pc, #192]	; 12978 <putc_unlocked@plt+0x1630>
   128b4:	mov	r1, #0
   128b8:	cmp	r3, r1
   128bc:	cmpeq	r2, r0
   128c0:	bhi	128d0 <putc_unlocked@plt+0x1588>
   128c4:	ldr	r1, [pc, #176]	; 1297c <putc_unlocked@plt+0x1634>
   128c8:	mov	r0, #1
   128cc:	bl	1121c <__printf_chk@plt>
   128d0:	ldr	r1, [r4]
   128d4:	ldr	r0, [pc, #164]	; 12980 <putc_unlocked@plt+0x1638>
   128d8:	bl	11024 <fputs_unlocked@plt>
   128dc:	mov	r1, r5
   128e0:	mov	r0, r6
   128e4:	bl	12784 <putc_unlocked@plt+0x143c>
   128e8:	ldr	r1, [r4]
   128ec:	ldr	r0, [pc, #144]	; 12984 <putc_unlocked@plt+0x163c>
   128f0:	bl	11024 <fputs_unlocked@plt>
   128f4:	ldr	fp, [pc, #140]	; 12988 <putc_unlocked@plt+0x1640>
   128f8:	mov	r4, r9
   128fc:	mov	r3, #1
   12900:	ldr	r1, [sl]
   12904:	sub	r2, r4, r9
   12908:	cmp	r2, r1, lsr #1
   1290c:	bcc	1294c <putc_unlocked@plt+0x1604>
   12910:	cmp	r8, #0
   12914:	bne	12934 <putc_unlocked@plt+0x15ec>
   12918:	mov	r0, #32
   1291c:	bl	11330 <putchar_unlocked@plt>
   12920:	mov	r0, #32
   12924:	bl	11330 <putchar_unlocked@plt>
   12928:	mov	r1, r5
   1292c:	mov	r0, r6
   12930:	bl	12784 <putc_unlocked@plt+0x143c>
   12934:	mov	r0, r7
   12938:	add	sp, sp, #12
   1293c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12940:	b	11330 <putchar_unlocked@plt>
   12944:	mov	r5, #1
   12948:	b	12868 <putc_unlocked@plt+0x1520>
   1294c:	mov	r0, r3
   12950:	ldrb	r2, [r4], #1
   12954:	mov	r1, fp
   12958:	str	r3, [sp, #4]
   1295c:	bl	1121c <__printf_chk@plt>
   12960:	ldr	r3, [sp, #4]
   12964:	b	12900 <putc_unlocked@plt+0x15b8>
   12968:			; <UNDEFINED> instruction: 0x0004a1b8
   1296c:	andeq	sl, r4, r0, lsr r1
   12970:	andeq	r5, r3, ip, ror #30
   12974:	andeq	sl, r4, ip, lsr #3
   12978:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1297c:	andeq	r6, r3, r1, asr #3
   12980:	andeq	r6, r3, r7, asr #3
   12984:	andeq	r6, r3, sl, asr #3
   12988:	andeq	r6, r3, pc, asr #3
   1298c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12990:	mov	r8, r1
   12994:	ldr	r1, [pc, #332]	; 12ae8 <putc_unlocked@plt+0x17a0>
   12998:	mov	r9, r2
   1299c:	mov	r4, r3
   129a0:	mov	r6, r0
   129a4:	bl	1103c <strcmp@plt>
   129a8:	mov	r3, #0
   129ac:	strb	r3, [r9]
   129b0:	subs	r7, r0, #0
   129b4:	bne	12a58 <putc_unlocked@plt+0x1710>
   129b8:	ldr	r3, [pc, #300]	; 12aec <putc_unlocked@plt+0x17a4>
   129bc:	mov	r2, #1
   129c0:	strb	r2, [r3, #16]
   129c4:	ldr	r3, [pc, #292]	; 12af0 <putc_unlocked@plt+0x17a8>
   129c8:	ldr	r5, [r3]
   129cc:	mov	r1, #2
   129d0:	mov	r0, r5
   129d4:	bl	31e14 <putc_unlocked@plt+0x20acc>
   129d8:	ldr	r3, [pc, #276]	; 12af4 <putc_unlocked@plt+0x17ac>
   129dc:	ldr	r1, [r3]
   129e0:	cmp	r1, #9
   129e4:	bne	12a08 <putc_unlocked@plt+0x16c0>
   129e8:	ldr	r3, [pc, #252]	; 12aec <putc_unlocked@plt+0x17a4>
   129ec:	ldr	r2, [r3, #12]
   129f0:	ldr	r3, [r3, #8]
   129f4:	lsr	r3, r3, #3
   129f8:	orr	r3, r3, r2, lsl #29
   129fc:	lsr	r2, r2, #3
   12a00:	str	r3, [r4]
   12a04:	str	r2, [r4, #4]
   12a08:	ldr	r3, [pc, #232]	; 12af8 <putc_unlocked@plt+0x17b0>
   12a0c:	mov	r2, r4
   12a10:	add	r3, r3, r1, lsl #2
   12a14:	mov	r0, r5
   12a18:	ldr	r3, [r3, #48]	; 0x30
   12a1c:	mov	r1, r8
   12a20:	blx	r3
   12a24:	subs	r4, r0, #0
   12a28:	beq	12a34 <putc_unlocked@plt+0x16ec>
   12a2c:	bl	111e0 <__errno_location@plt>
   12a30:	ldr	r4, [r0]
   12a34:	cmp	r7, #0
   12a38:	mov	r0, r5
   12a3c:	bne	12ac8 <putc_unlocked@plt+0x1780>
   12a40:	bl	112ac <clearerr_unlocked@plt>
   12a44:	cmp	r4, #0
   12a48:	moveq	r4, #1
   12a4c:	bne	12a9c <putc_unlocked@plt+0x1754>
   12a50:	mov	r0, r4
   12a54:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12a58:	ldr	r1, [pc, #156]	; 12afc <putc_unlocked@plt+0x17b4>
   12a5c:	mov	r0, r6
   12a60:	bl	31f3c <putc_unlocked@plt+0x20bf4>
   12a64:	subs	r5, r0, #0
   12a68:	bne	129cc <putc_unlocked@plt+0x1684>
   12a6c:	ldr	r3, [pc, #120]	; 12aec <putc_unlocked@plt+0x17a4>
   12a70:	ldrb	r4, [r3, #17]
   12a74:	cmp	r4, #0
   12a78:	beq	12a94 <putc_unlocked@plt+0x174c>
   12a7c:	bl	111e0 <__errno_location@plt>
   12a80:	ldr	r3, [r0]
   12a84:	cmp	r3, #2
   12a88:	moveq	r3, #1
   12a8c:	strbeq	r3, [r9]
   12a90:	beq	12a50 <putc_unlocked@plt+0x1708>
   12a94:	bl	111e0 <__errno_location@plt>
   12a98:	ldr	r4, [r0]
   12a9c:	mov	r2, r6
   12aa0:	mov	r1, #3
   12aa4:	mov	r0, #0
   12aa8:	bl	33fe4 <putc_unlocked@plt+0x22c9c>
   12aac:	mov	r1, r4
   12ab0:	ldr	r2, [pc, #72]	; 12b00 <putc_unlocked@plt+0x17b8>
   12ab4:	mov	r4, #0
   12ab8:	mov	r3, r0
   12abc:	mov	r0, #0
   12ac0:	bl	11144 <error@plt>
   12ac4:	b	12a50 <putc_unlocked@plt+0x1708>
   12ac8:	bl	31e44 <putc_unlocked@plt+0x20afc>
   12acc:	cmp	r0, #0
   12ad0:	beq	12a44 <putc_unlocked@plt+0x16fc>
   12ad4:	cmp	r4, #0
   12ad8:	bne	12a9c <putc_unlocked@plt+0x1754>
   12adc:	bl	111e0 <__errno_location@plt>
   12ae0:	ldr	r4, [r0]
   12ae4:	b	12a44 <putc_unlocked@plt+0x16fc>
   12ae8:	andeq	r9, r3, r1, ror r3
   12aec:			; <UNDEFINED> instruction: 0x0004a1b8
   12af0:	andeq	sl, r4, r8, lsr #3
   12af4:	andeq	sl, r4, r0, lsr r1
   12af8:	andeq	r5, r3, ip, ror #30
   12afc:			; <UNDEFINED> instruction: 0x000361bc
   12b00:	andeq	r9, r3, r2, lsr #2
   12b04:	subs	r5, r0, #0
   12b08:	push	{r7, lr}
   12b0c:	sub	sp, sp, #56	; 0x38
   12b10:	ldr	r4, [pc, #740]	; 12dfc <putc_unlocked@plt+0x1ab4>
   12b14:	beq	12b4c <putc_unlocked@plt+0x1804>
   12b18:	ldr	r3, [pc, #736]	; 12e00 <putc_unlocked@plt+0x1ab8>
   12b1c:	mov	r2, #5
   12b20:	ldr	r1, [pc, #732]	; 12e04 <putc_unlocked@plt+0x1abc>
   12b24:	mov	r0, #0
   12b28:	ldr	r6, [r3]
   12b2c:	bl	110c0 <dcgettext@plt>
   12b30:	ldr	r3, [r4]
   12b34:	mov	r1, #1
   12b38:	mov	r2, r0
   12b3c:	mov	r0, r6
   12b40:	bl	11240 <__fprintf_chk@plt>
   12b44:	mov	r0, r5
   12b48:	bl	111b0 <exit@plt>
   12b4c:	mov	r2, #5
   12b50:	ldr	r1, [pc, #688]	; 12e08 <putc_unlocked@plt+0x1ac0>
   12b54:	bl	110c0 <dcgettext@plt>
   12b58:	ldr	r2, [r4]
   12b5c:	ldr	r4, [pc, #680]	; 12e0c <putc_unlocked@plt+0x1ac4>
   12b60:	ldr	r8, [pc, #680]	; 12e10 <putc_unlocked@plt+0x1ac8>
   12b64:	mov	r6, r5
   12b68:	mov	r1, r0
   12b6c:	mov	r0, #1
   12b70:	bl	1121c <__printf_chk@plt>
   12b74:	mov	r2, #5
   12b78:	ldr	r1, [pc, #660]	; 12e14 <putc_unlocked@plt+0x1acc>
   12b7c:	mov	r0, r5
   12b80:	bl	110c0 <dcgettext@plt>
   12b84:	ldr	r1, [r4]
   12b88:	bl	11024 <fputs_unlocked@plt>
   12b8c:	mov	r2, #5
   12b90:	ldr	r1, [pc, #640]	; 12e18 <putc_unlocked@plt+0x1ad0>
   12b94:	mov	r0, r5
   12b98:	bl	110c0 <dcgettext@plt>
   12b9c:	ldr	r1, [r4]
   12ba0:	bl	11024 <fputs_unlocked@plt>
   12ba4:	mov	r2, #5
   12ba8:	ldr	r1, [pc, #620]	; 12e1c <putc_unlocked@plt+0x1ad4>
   12bac:	mov	r0, r5
   12bb0:	bl	110c0 <dcgettext@plt>
   12bb4:	ldr	r1, [r4]
   12bb8:	bl	11024 <fputs_unlocked@plt>
   12bbc:	mov	r2, #5
   12bc0:	ldr	r1, [pc, #600]	; 12e20 <putc_unlocked@plt+0x1ad8>
   12bc4:	mov	r0, r5
   12bc8:	bl	110c0 <dcgettext@plt>
   12bcc:	ldr	r1, [r4]
   12bd0:	bl	11024 <fputs_unlocked@plt>
   12bd4:	mov	r2, #5
   12bd8:	ldr	r1, [pc, #580]	; 12e24 <putc_unlocked@plt+0x1adc>
   12bdc:	mov	r0, r5
   12be0:	bl	110c0 <dcgettext@plt>
   12be4:	ldr	r1, [r4]
   12be8:	bl	11024 <fputs_unlocked@plt>
   12bec:	mov	r2, #5
   12bf0:	ldr	r1, [pc, #560]	; 12e28 <putc_unlocked@plt+0x1ae0>
   12bf4:	mov	r0, r5
   12bf8:	bl	110c0 <dcgettext@plt>
   12bfc:	ldr	r1, [r4]
   12c00:	bl	11024 <fputs_unlocked@plt>
   12c04:	mov	r2, #5
   12c08:	ldr	r1, [pc, #540]	; 12e2c <putc_unlocked@plt+0x1ae4>
   12c0c:	mov	r0, r5
   12c10:	bl	110c0 <dcgettext@plt>
   12c14:	ldr	r1, [r4]
   12c18:	bl	11024 <fputs_unlocked@plt>
   12c1c:	mov	r2, #5
   12c20:	ldr	r1, [pc, #520]	; 12e30 <putc_unlocked@plt+0x1ae8>
   12c24:	mov	r0, r5
   12c28:	bl	110c0 <dcgettext@plt>
   12c2c:	ldr	r1, [r4]
   12c30:	bl	11024 <fputs_unlocked@plt>
   12c34:	mov	r2, #5
   12c38:	ldr	r1, [pc, #500]	; 12e34 <putc_unlocked@plt+0x1aec>
   12c3c:	mov	r0, r5
   12c40:	bl	110c0 <dcgettext@plt>
   12c44:	ldr	r1, [r4]
   12c48:	bl	11024 <fputs_unlocked@plt>
   12c4c:	mov	r2, #5
   12c50:	ldr	r1, [pc, #480]	; 12e38 <putc_unlocked@plt+0x1af0>
   12c54:	mov	r0, r5
   12c58:	bl	110c0 <dcgettext@plt>
   12c5c:	ldr	r1, [r4]
   12c60:	bl	11024 <fputs_unlocked@plt>
   12c64:	mov	r2, #5
   12c68:	ldr	r1, [pc, #460]	; 12e3c <putc_unlocked@plt+0x1af4>
   12c6c:	mov	r0, r5
   12c70:	bl	110c0 <dcgettext@plt>
   12c74:	ldr	r1, [r4]
   12c78:	bl	11024 <fputs_unlocked@plt>
   12c7c:	mov	r2, #5
   12c80:	ldr	r1, [pc, #440]	; 12e40 <putc_unlocked@plt+0x1af8>
   12c84:	mov	r0, r5
   12c88:	bl	110c0 <dcgettext@plt>
   12c8c:	ldr	r1, [r4]
   12c90:	bl	11024 <fputs_unlocked@plt>
   12c94:	mov	r2, #5
   12c98:	ldr	r1, [pc, #420]	; 12e44 <putc_unlocked@plt+0x1afc>
   12c9c:	mov	r0, r5
   12ca0:	bl	110c0 <dcgettext@plt>
   12ca4:	ldr	r1, [r4]
   12ca8:	bl	11024 <fputs_unlocked@plt>
   12cac:	mov	r2, #5
   12cb0:	ldr	r1, [pc, #400]	; 12e48 <putc_unlocked@plt+0x1b00>
   12cb4:	mov	r0, r5
   12cb8:	bl	110c0 <dcgettext@plt>
   12cbc:	ldr	r1, [r4]
   12cc0:	bl	11024 <fputs_unlocked@plt>
   12cc4:	mov	r2, #5
   12cc8:	ldr	r1, [pc, #380]	; 12e4c <putc_unlocked@plt+0x1b04>
   12ccc:	mov	r0, r5
   12cd0:	bl	110c0 <dcgettext@plt>
   12cd4:	ldr	r1, [r4]
   12cd8:	bl	11024 <fputs_unlocked@plt>
   12cdc:	ldr	lr, [pc, #364]	; 12e50 <putc_unlocked@plt+0x1b08>
   12ce0:	mov	ip, sp
   12ce4:	ldm	lr!, {r0, r1, r2, r3}
   12ce8:	stmia	ip!, {r0, r1, r2, r3}
   12cec:	ldm	lr!, {r0, r1, r2, r3}
   12cf0:	stmia	ip!, {r0, r1, r2, r3}
   12cf4:	ldm	lr!, {r0, r1, r2, r3}
   12cf8:	stmia	ip!, {r0, r1, r2, r3}
   12cfc:	ldm	lr, {r0, r1}
   12d00:	stm	ip, {r0, r1}
   12d04:	ldr	r1, [sp, r6]
   12d08:	add	r7, sp, r6
   12d0c:	cmp	r1, #0
   12d10:	bne	12db4 <putc_unlocked@plt+0x1a6c>
   12d14:	ldr	r6, [r7, #4]
   12d18:	ldr	r7, [pc, #240]	; 12e10 <putc_unlocked@plt+0x1ac8>
   12d1c:	cmp	r6, #0
   12d20:	mov	r2, #5
   12d24:	ldr	r1, [pc, #296]	; 12e54 <putc_unlocked@plt+0x1b0c>
   12d28:	mov	r0, #0
   12d2c:	moveq	r6, r7
   12d30:	bl	110c0 <dcgettext@plt>
   12d34:	ldr	r3, [pc, #284]	; 12e58 <putc_unlocked@plt+0x1b10>
   12d38:	ldr	r2, [pc, #284]	; 12e5c <putc_unlocked@plt+0x1b14>
   12d3c:	mov	r1, r0
   12d40:	mov	r0, #1
   12d44:	bl	1121c <__printf_chk@plt>
   12d48:	mov	r1, #0
   12d4c:	mov	r0, #5
   12d50:	bl	11270 <setlocale@plt>
   12d54:	cmp	r0, #0
   12d58:	bne	12dcc <putc_unlocked@plt+0x1a84>
   12d5c:	mov	r2, #5
   12d60:	ldr	r1, [pc, #248]	; 12e60 <putc_unlocked@plt+0x1b18>
   12d64:	mov	r0, #0
   12d68:	bl	110c0 <dcgettext@plt>
   12d6c:	ldr	r3, [pc, #156]	; 12e10 <putc_unlocked@plt+0x1ac8>
   12d70:	ldr	r2, [pc, #224]	; 12e58 <putc_unlocked@plt+0x1b10>
   12d74:	mov	r1, r0
   12d78:	mov	r0, #1
   12d7c:	bl	1121c <__printf_chk@plt>
   12d80:	mov	r2, #5
   12d84:	ldr	r1, [pc, #216]	; 12e64 <putc_unlocked@plt+0x1b1c>
   12d88:	mov	r0, #0
   12d8c:	bl	110c0 <dcgettext@plt>
   12d90:	ldr	r2, [pc, #208]	; 12e68 <putc_unlocked@plt+0x1b20>
   12d94:	cmp	r6, r7
   12d98:	ldr	r3, [pc, #204]	; 12e6c <putc_unlocked@plt+0x1b24>
   12d9c:	moveq	r3, r2
   12da0:	mov	r2, r6
   12da4:	mov	r1, r0
   12da8:	mov	r0, #1
   12dac:	bl	1121c <__printf_chk@plt>
   12db0:	b	12b44 <putc_unlocked@plt+0x17fc>
   12db4:	mov	r0, r8
   12db8:	bl	1103c <strcmp@plt>
   12dbc:	add	r6, r6, #8
   12dc0:	cmp	r0, #0
   12dc4:	bne	12d04 <putc_unlocked@plt+0x19bc>
   12dc8:	b	12d14 <putc_unlocked@plt+0x19cc>
   12dcc:	mov	r2, #3
   12dd0:	ldr	r1, [pc, #152]	; 12e70 <putc_unlocked@plt+0x1b28>
   12dd4:	bl	112f4 <strncmp@plt>
   12dd8:	cmp	r0, #0
   12ddc:	beq	12d5c <putc_unlocked@plt+0x1a14>
   12de0:	mov	r2, #5
   12de4:	ldr	r1, [pc, #136]	; 12e74 <putc_unlocked@plt+0x1b2c>
   12de8:	mov	r0, #0
   12dec:	bl	110c0 <dcgettext@plt>
   12df0:	ldr	r1, [r4]
   12df4:	bl	11024 <fputs_unlocked@plt>
   12df8:	b	12d5c <putc_unlocked@plt+0x1a14>
   12dfc:	andeq	sl, r4, r4, ror #3
   12e00:	andeq	sl, r4, r0, lsr #3
   12e04:	ldrdeq	r6, [r3], -sl
   12e08:	andeq	r6, r3, r1, lsl #4
   12e0c:	andeq	sl, r4, ip, lsr #3
   12e10:	ldrdeq	r6, [r3], -r4
   12e14:	andeq	r6, r3, r2, lsr #4
   12e18:	andeq	r6, r3, r7, ror #4
   12e1c:	muleq	r3, pc, r2	; <UNPREDICTABLE>
   12e20:	andeq	r6, r3, sl, ror #5
   12e24:	andeq	r6, r3, r5, lsr r3
   12e28:	andeq	r6, r3, fp, ror r3
   12e2c:	andeq	r6, r3, r2, lsl r4
   12e30:	andeq	r6, r3, r5, asr r4
   12e34:	andeq	r6, r3, r4, lsr #9
   12e38:	andeq	r6, r3, r2, lsr #10
   12e3c:	ldrdeq	r6, [r3], -r9
   12e40:	andeq	r6, r3, r5, lsl r7
   12e44:	andeq	r6, r3, r2, asr #14
   12e48:	andeq	r6, r3, r8, ror r7
   12e4c:	andeq	r6, r3, r1, asr r9
   12e50:	andeq	r5, r3, r8, asr #31
   12e54:			; <UNDEFINED> instruction: 0x000369b8
   12e58:	andeq	r6, r3, pc, asr #19
   12e5c:	strdeq	r6, [r3], -r7
   12e60:	andeq	r6, r3, r0, asr sl
   12e64:	andeq	r6, r3, fp, ror #20
   12e68:	andeq	r6, r3, r7, lsr pc
   12e6c:	andeq	r6, r3, r0, asr r9
   12e70:	andeq	r6, r3, r5, lsl #20
   12e74:	andeq	r6, r3, r9, lsl #20
   12e78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e7c:	sub	sp, sp, #396	; 0x18c
   12e80:	mov	lr, r0
   12e84:	mov	r4, r1
   12e88:	mov	r3, #0
   12e8c:	add	ip, sp, #264	; 0x108
   12e90:	add	r1, r4, r3
   12e94:	mov	r2, ip
   12e98:	ldr	r0, [r1]
   12e9c:	ldr	r1, [r1, #4]
   12ea0:	stmia	r2!, {r0, r1}
   12ea4:	add	r2, sp, #264	; 0x108
   12ea8:	ldrd	r0, [r2]
   12eac:	add	r2, sp, #136	; 0x88
   12eb0:	strd	r0, [r2, r3]
   12eb4:	add	r3, r3, #8
   12eb8:	cmp	r3, #128	; 0x80
   12ebc:	bne	12e90 <putc_unlocked@plt+0x1b48>
   12ec0:	mov	r3, #0
   12ec4:	ldrd	r0, [lr, r3]
   12ec8:	strd	r0, [ip, r3]
   12ecc:	add	r3, r3, #8
   12ed0:	cmp	r3, #64	; 0x40
   12ed4:	bne	12ec4 <putc_unlocked@plt+0x1b7c>
   12ed8:	add	r3, sp, #296	; 0x128
   12edc:	ldrd	r0, [lr, #64]	; 0x40
   12ee0:	ldrd	r6, [r3]
   12ee4:	ldrd	r2, [sp, #136]	; 0x88
   12ee8:	add	r9, pc, #896	; 0x380
   12eec:	ldrd	r8, [r9]
   12ef0:	strd	r2, [sp]
   12ef4:	add	r3, sp, #264	; 0x108
   12ef8:	ldrd	r4, [r3]
   12efc:	ldrd	r2, [sp]
   12f00:	adds	r4, r4, r6
   12f04:	adc	r5, r5, r7
   12f08:	adds	r2, r2, r4
   12f0c:	adc	r3, r3, r5
   12f10:	mov	r4, r2
   12f14:	mov	r5, r3
   12f18:	add	r3, pc, #856	; 0x358
   12f1c:	ldrd	r2, [r3]
   12f20:	eor	r3, r3, r5
   12f24:	eor	r3, r3, r1
   12f28:	eor	r2, r2, r4
   12f2c:	adds	r8, r8, r3
   12f30:	eor	r2, r2, r0
   12f34:	adc	r9, r9, r2
   12f38:	eor	r6, r6, r8
   12f3c:	eor	r7, r7, r9
   12f40:	lsr	ip, r6, #24
   12f44:	mov	r1, r2
   12f48:	orr	r2, ip, r7, lsl #8
   12f4c:	lsr	ip, r7, #24
   12f50:	mov	r0, r3
   12f54:	orr	r3, ip, r6, lsl #8
   12f58:	ldrd	r6, [sp, #144]	; 0x90
   12f5c:	adds	r6, r6, r4
   12f60:	adc	r7, r7, r5
   12f64:	adds	r6, r6, r2
   12f68:	adc	r7, r7, r3
   12f6c:	mov	r4, r6
   12f70:	mov	r5, r7
   12f74:	eor	r4, r4, r0
   12f78:	eor	r5, r5, r1
   12f7c:	lsr	ip, r4, #16
   12f80:	lsr	r1, r5, #16
   12f84:	orr	ip, ip, r5, lsl #16
   12f88:	orr	r1, r1, r4, lsl #16
   12f8c:	str	ip, [sp, #8]
   12f90:	str	r1, [sp, #12]
   12f94:	ldrd	r0, [sp, #8]
   12f98:	ldrd	r4, [lr, #72]	; 0x48
   12f9c:	strd	r6, [sp, #64]	; 0x40
   12fa0:	adds	r0, r0, r8
   12fa4:	adc	r1, r1, r9
   12fa8:	add	r7, pc, #720	; 0x2d0
   12fac:	ldrd	r6, [r7]
   12fb0:	strd	r0, [sp, #72]	; 0x48
   12fb4:	eor	r0, r0, r2
   12fb8:	eor	r1, r1, r3
   12fbc:	mov	r3, r1
   12fc0:	lsl	r2, r0, #1
   12fc4:	orr	r3, r2, r3, lsr #31
   12fc8:	str	r3, [sp, #16]
   12fcc:	add	r3, sp, #304	; 0x130
   12fd0:	lsl	r1, r1, #1
   12fd4:	ldrd	sl, [r3]
   12fd8:	add	r3, sp, #272	; 0x110
   12fdc:	orr	r1, r1, r0, lsr #31
   12fe0:	str	r1, [sp, #20]
   12fe4:	ldrd	r0, [r3]
   12fe8:	ldrd	r2, [sp, #152]	; 0x98
   12fec:	adds	r0, r0, sl
   12ff0:	adc	r1, r1, fp
   12ff4:	adds	r2, r2, r0
   12ff8:	adc	r3, r3, r1
   12ffc:	mov	r0, r2
   13000:	mov	r1, r3
   13004:	add	r3, pc, #636	; 0x27c
   13008:	ldrd	r2, [r3]
   1300c:	eor	r3, r3, r1
   13010:	eor	r3, r3, r5
   13014:	eor	r2, r2, r0
   13018:	adds	r6, r6, r3
   1301c:	eor	r2, r2, r4
   13020:	adc	r7, r7, r2
   13024:	eor	sl, sl, r6
   13028:	ldrd	r4, [sp, #160]	; 0xa0
   1302c:	eor	fp, fp, r7
   13030:	lsr	ip, sl, #24
   13034:	mov	r9, r2
   13038:	adds	r4, r4, r0
   1303c:	orr	r2, ip, fp, lsl #8
   13040:	lsr	ip, fp, #24
   13044:	mov	r8, r3
   13048:	adc	r5, r5, r1
   1304c:	orr	r3, ip, sl, lsl #8
   13050:	adds	r4, r4, r2
   13054:	adc	r5, r5, r3
   13058:	mov	r0, r4
   1305c:	mov	r1, r5
   13060:	eor	r0, r0, r8
   13064:	eor	r1, r1, r9
   13068:	mov	r9, r1
   1306c:	lsr	r1, r0, #16
   13070:	orr	r1, r1, r9, lsl #16
   13074:	str	r1, [sp, #24]
   13078:	lsr	r1, r9, #16
   1307c:	orr	r1, r1, r0, lsl #16
   13080:	str	r1, [sp, #28]
   13084:	ldrd	r0, [sp, #24]
   13088:	strd	r4, [sp, #80]	; 0x50
   1308c:	ldrd	r4, [lr, #80]	; 0x50
   13090:	adds	r0, r0, r6
   13094:	adc	r1, r1, r7
   13098:	add	r7, pc, #496	; 0x1f0
   1309c:	ldrd	r6, [r7]
   130a0:	strd	r0, [sp, #88]	; 0x58
   130a4:	eor	r0, r0, r2
   130a8:	eor	r1, r1, r3
   130ac:	mov	r3, r1
   130b0:	lsl	r2, r0, #1
   130b4:	orr	r3, r2, r3, lsr #31
   130b8:	str	r3, [sp, #32]
   130bc:	add	r3, sp, #312	; 0x138
   130c0:	lsl	r1, r1, #1
   130c4:	ldrd	sl, [r3]
   130c8:	add	r3, sp, #280	; 0x118
   130cc:	orr	r1, r1, r0, lsr #31
   130d0:	str	r1, [sp, #36]	; 0x24
   130d4:	ldrd	r0, [r3]
   130d8:	ldrd	r2, [sp, #168]	; 0xa8
   130dc:	adds	r0, r0, sl
   130e0:	adc	r1, r1, fp
   130e4:	adds	r2, r2, r0
   130e8:	adc	r3, r3, r1
   130ec:	mov	r0, r2
   130f0:	mov	r1, r3
   130f4:	add	r3, pc, #412	; 0x19c
   130f8:	ldrd	r2, [r3]
   130fc:	eor	r3, r3, r1
   13100:	eor	r3, r3, r5
   13104:	eor	r2, r2, r0
   13108:	adds	r6, r6, r3
   1310c:	eor	r2, r2, r4
   13110:	adc	r7, r7, r2
   13114:	eor	sl, sl, r6
   13118:	ldrd	r4, [sp, #176]	; 0xb0
   1311c:	eor	fp, fp, r7
   13120:	lsr	ip, sl, #24
   13124:	mov	r9, r2
   13128:	adds	r4, r4, r0
   1312c:	orr	r2, ip, fp, lsl #8
   13130:	lsr	ip, fp, #24
   13134:	mov	r8, r3
   13138:	adc	r5, r5, r1
   1313c:	orr	r3, ip, sl, lsl #8
   13140:	adds	r4, r4, r2
   13144:	adc	r5, r5, r3
   13148:	mov	r0, r4
   1314c:	mov	r1, r5
   13150:	eor	r0, r0, r8
   13154:	eor	r1, r1, r9
   13158:	mov	r9, r1
   1315c:	lsr	r1, r0, #16
   13160:	orr	r1, r1, r9, lsl #16
   13164:	strd	r4, [sp, #96]	; 0x60
   13168:	str	r1, [sp, #40]	; 0x28
   1316c:	lsr	r1, r9, #16
   13170:	orr	r1, r1, r0, lsl #16
   13174:	str	r1, [sp, #44]	; 0x2c
   13178:	ldrd	r0, [sp, #40]	; 0x28
   1317c:	ldrd	r4, [lr, #88]	; 0x58
   13180:	adds	r0, r0, r6
   13184:	adc	r1, r1, r7
   13188:	add	r7, pc, #272	; 0x110
   1318c:	ldrd	r6, [r7]
   13190:	strd	r0, [sp, #104]	; 0x68
   13194:	eor	r0, r0, r2
   13198:	eor	r1, r1, r3
   1319c:	mov	r3, r1
   131a0:	lsl	r2, r0, #1
   131a4:	orr	r3, r2, r3, lsr #31
   131a8:	str	r3, [sp, #48]	; 0x30
   131ac:	add	r3, sp, #320	; 0x140
   131b0:	lsl	r1, r1, #1
   131b4:	ldrd	sl, [r3]
   131b8:	add	r3, sp, #288	; 0x120
   131bc:	orr	r1, r1, r0, lsr #31
   131c0:	str	r1, [sp, #52]	; 0x34
   131c4:	ldrd	r0, [r3]
   131c8:	ldrd	r2, [sp, #184]	; 0xb8
   131cc:	adds	r0, r0, sl
   131d0:	adc	r1, r1, fp
   131d4:	adds	r2, r2, r0
   131d8:	adc	r3, r3, r1
   131dc:	mov	r0, r2
   131e0:	mov	r1, r3
   131e4:	add	r3, pc, #188	; 0xbc
   131e8:	ldrd	r2, [r3]
   131ec:	eor	r3, r3, r1
   131f0:	eor	r3, r3, r5
   131f4:	eor	r2, r2, r0
   131f8:	adds	r6, r6, r3
   131fc:	eor	r2, r2, r4
   13200:	adc	r7, r7, r2
   13204:	eor	sl, sl, r6
   13208:	ldrd	r4, [sp, #192]	; 0xc0
   1320c:	eor	fp, fp, r7
   13210:	lsr	ip, sl, #24
   13214:	mov	r9, r2
   13218:	adds	r4, r4, r0
   1321c:	orr	r2, ip, fp, lsl #8
   13220:	lsr	ip, fp, #24
   13224:	mov	r8, r3
   13228:	adc	r5, r5, r1
   1322c:	orr	r3, ip, sl, lsl #8
   13230:	adds	r4, r4, r2
   13234:	adc	r5, r5, r3
   13238:	mov	r0, r4
   1323c:	mov	r1, r5
   13240:	eor	r0, r0, r8
   13244:	eor	r1, r1, r9
   13248:	mov	r9, r1
   1324c:	lsr	r1, r0, #16
   13250:	orr	sl, r1, r9, lsl #16
   13254:	lsr	r1, r9, #16
   13258:	adds	r6, r6, sl
   1325c:	orr	fp, r1, r0, lsl #16
   13260:	adc	r7, r7, fp
   13264:	eor	r3, r3, r7
   13268:	eor	r2, r2, r6
   1326c:	b	132b0 <putc_unlocked@plt+0x1f68>
   13270:	vtbl.8	d12, {d12-d13}, d8
   13274:	bvs	28cc18 <optarg@@GLIBC_2.4+0x242a68>
   13278:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1327c:	tstpl	lr, pc, ror r2
   13280:	strbhi	sl, [sl], #1851	; 0x73b
   13284:	bllt	19feca0 <optarg@@GLIBC_2.4+0x19b4af0>
   13288:	blcs	fae30c <optarg@@GLIBC_2.4+0xf6415c>
   1328c:	blls	16d4c4 <optarg@@GLIBC_2.4+0x123314>
   13290:	vcmla.f32	d15, d4, d27[0], #90
   13294:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   13298:	blx	108284e <optarg@@GLIBC_2.4+0x103869e>
   1329c:	svcne	0x0083d9ab
   132a0:	svcpl	0x001d36f1
   132a4:	strbge	pc, [pc, #-1338]	; 12d72 <putc_unlocked@plt+0x1a2a>	; <UNPREDICTABLE>
   132a8:	cmnne	lr, #1073741854	; 0x4000001e
   132ac:	blpl	ff846718 <optarg@@GLIBC_2.4+0xff7fc568>
   132b0:	lsl	r1, r3, #1
   132b4:	orr	r1, r1, r2, lsr #31
   132b8:	lsl	r2, r2, #1
   132bc:	orr	r3, r2, r3, lsr #31
   132c0:	str	r1, [sp, #60]	; 0x3c
   132c4:	str	r3, [sp, #56]	; 0x38
   132c8:	ldrd	r0, [sp, #200]	; 0xc8
   132cc:	ldrd	r2, [sp, #64]	; 0x40
   132d0:	strd	r4, [sp, #112]	; 0x70
   132d4:	ldrd	r4, [sp, #32]
   132d8:	adds	r0, r0, r2
   132dc:	adc	r1, r1, r3
   132e0:	ldrd	r2, [sp, #32]
   132e4:	adds	r2, r2, r0
   132e8:	adc	r3, r3, r1
   132ec:	eor	sl, sl, r2
   132f0:	eor	fp, fp, r3
   132f4:	mov	r8, fp
   132f8:	mov	r9, sl
   132fc:	ldrd	sl, [sp, #104]	; 0x68
   13300:	mov	r0, r2
   13304:	mov	r1, r3
   13308:	adds	sl, sl, r8
   1330c:	adc	fp, fp, r9
   13310:	eor	r4, r4, sl
   13314:	eor	r5, r5, fp
   13318:	lsr	ip, r4, #24
   1331c:	orr	r2, ip, r5, lsl #8
   13320:	lsr	ip, r5, #24
   13324:	orr	r3, ip, r4, lsl #8
   13328:	ldrd	r4, [sp, #208]	; 0xd0
   1332c:	adds	r4, r4, r0
   13330:	adc	r5, r5, r1
   13334:	adds	r4, r4, r2
   13338:	adc	r5, r5, r3
   1333c:	mov	r0, r4
   13340:	mov	r1, r5
   13344:	eor	r0, r0, r8
   13348:	eor	r1, r1, r9
   1334c:	mov	r9, r1
   13350:	lsr	r1, r0, #16
   13354:	orr	r1, r1, r9, lsl #16
   13358:	str	r1, [sp, #32]
   1335c:	lsr	r1, r9, #16
   13360:	orr	r1, r1, r0, lsl #16
   13364:	str	r1, [sp, #36]	; 0x24
   13368:	ldrd	r0, [sp, #32]
   1336c:	strd	r4, [sp, #104]	; 0x68
   13370:	ldrd	r4, [sp, #48]	; 0x30
   13374:	adds	r0, r0, sl
   13378:	adc	r1, r1, fp
   1337c:	strd	r0, [sp, #120]	; 0x78
   13380:	eor	r0, r0, r2
   13384:	eor	r1, r1, r3
   13388:	mov	r3, r1
   1338c:	lsl	r2, r0, #1
   13390:	lsl	r1, r1, #1
   13394:	orr	r1, r1, r0, lsr #31
   13398:	orr	r3, r2, r3, lsr #31
   1339c:	str	r1, [sp, #68]	; 0x44
   133a0:	str	r3, [sp, #64]	; 0x40
   133a4:	ldrd	r0, [sp, #216]	; 0xd8
   133a8:	ldrd	r2, [sp, #80]	; 0x50
   133ac:	adds	r0, r0, r2
   133b0:	adc	r1, r1, r3
   133b4:	ldrd	r2, [sp, #48]	; 0x30
   133b8:	adds	r2, r2, r0
   133bc:	adc	r3, r3, r1
   133c0:	mov	r0, r2
   133c4:	mov	r1, r3
   133c8:	ldrd	r2, [sp, #8]
   133cc:	eor	r3, r3, r1
   133d0:	adds	r6, r6, r3
   133d4:	eor	r2, r2, r0
   133d8:	adc	r7, r7, r2
   133dc:	eor	r4, r4, r6
   133e0:	eor	r5, r5, r7
   133e4:	lsr	ip, r4, #24
   133e8:	mov	r9, r2
   133ec:	orr	r2, ip, r5, lsl #8
   133f0:	lsr	ip, r5, #24
   133f4:	mov	r8, r3
   133f8:	orr	r3, ip, r4, lsl #8
   133fc:	ldrd	r4, [sp, #224]	; 0xe0
   13400:	adds	r4, r4, r0
   13404:	adc	r5, r5, r1
   13408:	adds	r4, r4, r2
   1340c:	adc	r5, r5, r3
   13410:	mov	r0, r4
   13414:	mov	r1, r5
   13418:	eor	r0, r0, r8
   1341c:	eor	r1, r1, r9
   13420:	mov	r9, r1
   13424:	lsr	r1, r0, #16
   13428:	orr	r1, r1, r9, lsl #16
   1342c:	strd	r4, [sp, #80]	; 0x50
   13430:	str	r1, [sp, #8]
   13434:	lsr	r1, r9, #16
   13438:	orr	r1, r1, r0, lsl #16
   1343c:	str	r1, [sp, #12]
   13440:	ldrd	r0, [sp, #8]
   13444:	ldrd	r8, [sp, #72]	; 0x48
   13448:	ldrd	r4, [sp, #56]	; 0x38
   1344c:	adds	r0, r0, r6
   13450:	adc	r1, r1, r7
   13454:	strd	r0, [sp, #128]	; 0x80
   13458:	eor	r0, r0, r2
   1345c:	eor	r1, r1, r3
   13460:	mov	r3, r1
   13464:	lsl	r2, r0, #1
   13468:	lsl	r1, r1, #1
   1346c:	orr	fp, r1, r0, lsr #31
   13470:	orr	sl, r2, r3, lsr #31
   13474:	ldrd	r0, [sp, #232]	; 0xe8
   13478:	ldrd	r2, [sp, #96]	; 0x60
   1347c:	adds	r0, r0, r2
   13480:	adc	r1, r1, r3
   13484:	ldrd	r2, [sp, #56]	; 0x38
   13488:	adds	r2, r2, r0
   1348c:	adc	r3, r3, r1
   13490:	mov	r0, r2
   13494:	mov	r1, r3
   13498:	ldrd	r2, [sp, #24]
   1349c:	eor	r3, r3, r1
   134a0:	adds	r8, r8, r3
   134a4:	eor	r2, r2, r0
   134a8:	adc	r9, r9, r2
   134ac:	eor	r4, r4, r8
   134b0:	eor	r5, r5, r9
   134b4:	lsr	ip, r4, #24
   134b8:	mov	r7, r2
   134bc:	orr	r2, ip, r5, lsl #8
   134c0:	lsr	ip, r5, #24
   134c4:	mov	r6, r3
   134c8:	orr	r3, ip, r4, lsl #8
   134cc:	ldrd	r4, [sp, #240]	; 0xf0
   134d0:	adds	r4, r4, r0
   134d4:	adc	r5, r5, r1
   134d8:	adds	r4, r4, r2
   134dc:	adc	r5, r5, r3
   134e0:	mov	r0, r4
   134e4:	mov	r1, r5
   134e8:	eor	r0, r0, r6
   134ec:	eor	r1, r1, r7
   134f0:	mov	r7, r1
   134f4:	lsr	r1, r0, #16
   134f8:	orr	r1, r1, r7, lsl #16
   134fc:	str	r1, [sp, #24]
   13500:	lsr	r1, r7, #16
   13504:	orr	r1, r1, r0, lsl #16
   13508:	str	r1, [sp, #28]
   1350c:	ldrd	r0, [sp, #24]
   13510:	ldrd	r6, [sp, #88]	; 0x58
   13514:	strd	r4, [sp, #72]	; 0x48
   13518:	adds	r0, r0, r8
   1351c:	adc	r1, r1, r9
   13520:	ldrd	r4, [sp, #16]
   13524:	strd	r0, [sp, #56]	; 0x38
   13528:	eor	r0, r0, r2
   1352c:	eor	r1, r1, r3
   13530:	mov	r3, r1
   13534:	lsl	r2, r0, #1
   13538:	lsl	r1, r1, #1
   1353c:	orr	r1, r1, r0, lsr #31
   13540:	orr	r3, r2, r3, lsr #31
   13544:	str	r1, [sp, #52]	; 0x34
   13548:	str	r3, [sp, #48]	; 0x30
   1354c:	ldrd	r0, [sp, #248]	; 0xf8
   13550:	ldrd	r2, [sp, #112]	; 0x70
   13554:	adds	r0, r0, r2
   13558:	adc	r1, r1, r3
   1355c:	ldrd	r2, [sp, #16]
   13560:	adds	r2, r2, r0
   13564:	adc	r3, r3, r1
   13568:	mov	r0, r2
   1356c:	mov	r1, r3
   13570:	ldrd	r2, [sp, #40]	; 0x28
   13574:	eor	r3, r3, r1
   13578:	adds	r6, r6, r3
   1357c:	eor	r2, r2, r0
   13580:	adc	r7, r7, r2
   13584:	eor	r4, r4, r6
   13588:	eor	r5, r5, r7
   1358c:	lsr	ip, r4, #24
   13590:	mov	r9, r2
   13594:	orr	r2, ip, r5, lsl #8
   13598:	lsr	ip, r5, #24
   1359c:	mov	r8, r3
   135a0:	orr	r3, ip, r4, lsl #8
   135a4:	add	ip, sp, #256	; 0x100
   135a8:	ldrd	r4, [ip]
   135ac:	adds	r4, r4, r0
   135b0:	adc	r5, r5, r1
   135b4:	adds	r4, r4, r2
   135b8:	adc	r5, r5, r3
   135bc:	mov	r0, r4
   135c0:	mov	r1, r5
   135c4:	eor	r0, r0, r8
   135c8:	eor	r1, r1, r9
   135cc:	mov	r9, r1
   135d0:	lsr	r1, r0, #16
   135d4:	orr	r1, r1, r9, lsl #16
   135d8:	str	r1, [sp, #16]
   135dc:	lsr	r1, r9, #16
   135e0:	orr	r1, r1, r0, lsl #16
   135e4:	str	r1, [sp, #20]
   135e8:	ldrd	r0, [sp, #16]
   135ec:	strd	r4, [sp, #88]	; 0x58
   135f0:	adds	r0, r0, r6
   135f4:	adc	r1, r1, r7
   135f8:	strd	r0, [sp, #96]	; 0x60
   135fc:	eor	r0, r0, r2
   13600:	eor	r1, r1, r3
   13604:	mov	r3, r1
   13608:	lsl	r2, r0, #1
   1360c:	lsl	r1, r1, #1
   13610:	orr	r5, r1, r0, lsr #31
   13614:	orr	r4, r2, r3, lsr #31
   13618:	ldrd	r0, [sp, #248]	; 0xf8
   1361c:	ldrd	r2, [sp, #104]	; 0x68
   13620:	adds	r0, r0, r2
   13624:	adc	r1, r1, r3
   13628:	ldrd	r2, [sp, #8]
   1362c:	adds	r0, r0, r4
   13630:	ldrd	r8, [sp, #56]	; 0x38
   13634:	adc	r1, r1, r5
   13638:	eor	r3, r3, r1
   1363c:	adds	r8, r8, r3
   13640:	eor	r2, r2, r0
   13644:	adc	r9, r9, r2
   13648:	eor	r4, r4, r8
   1364c:	eor	r5, r5, r9
   13650:	lsr	ip, r4, #24
   13654:	mov	r7, r2
   13658:	orr	r2, ip, r5, lsl #8
   1365c:	lsr	ip, r5, #24
   13660:	mov	r6, r3
   13664:	orr	r3, ip, r4, lsl #8
   13668:	ldrd	r4, [sp, #216]	; 0xd8
   1366c:	adds	r4, r4, r0
   13670:	adc	r5, r5, r1
   13674:	adds	r4, r4, r2
   13678:	adc	r5, r5, r3
   1367c:	mov	r0, r4
   13680:	mov	r1, r5
   13684:	eor	r0, r0, r6
   13688:	eor	r1, r1, r7
   1368c:	mov	r7, r1
   13690:	lsr	r1, r0, #16
   13694:	orr	r1, r1, r7, lsl #16
   13698:	str	r1, [sp, #8]
   1369c:	lsr	r1, r7, #16
   136a0:	orr	r1, r1, r0, lsl #16
   136a4:	str	r1, [sp, #12]
   136a8:	ldrd	r0, [sp, #8]
   136ac:	ldrd	r6, [sp, #96]	; 0x60
   136b0:	strd	r4, [sp, #104]	; 0x68
   136b4:	adds	r0, r0, r8
   136b8:	adc	r1, r1, r9
   136bc:	ldrd	r4, [sp, #64]	; 0x40
   136c0:	strd	r0, [sp, #112]	; 0x70
   136c4:	eor	r0, r0, r2
   136c8:	eor	r1, r1, r3
   136cc:	mov	r3, r1
   136d0:	lsl	r2, r0, #1
   136d4:	lsl	r1, r1, #1
   136d8:	orr	r1, r1, r0, lsr #31
   136dc:	orr	r3, r2, r3, lsr #31
   136e0:	str	r1, [sp, #44]	; 0x2c
   136e4:	str	r3, [sp, #40]	; 0x28
   136e8:	ldrd	r0, [sp, #168]	; 0xa8
   136ec:	ldrd	r2, [sp, #80]	; 0x50
   136f0:	adds	r0, r0, r2
   136f4:	adc	r1, r1, r3
   136f8:	ldrd	r2, [sp, #64]	; 0x40
   136fc:	adds	r2, r2, r0
   13700:	adc	r3, r3, r1
   13704:	mov	r0, r2
   13708:	mov	r1, r3
   1370c:	ldrd	r2, [sp, #24]
   13710:	eor	r3, r3, r1
   13714:	adds	r6, r6, r3
   13718:	eor	r2, r2, r0
   1371c:	adc	r7, r7, r2
   13720:	eor	r4, r4, r6
   13724:	eor	r5, r5, r7
   13728:	lsr	ip, r4, #24
   1372c:	mov	r9, r2
   13730:	orr	r2, ip, r5, lsl #8
   13734:	lsr	ip, r5, #24
   13738:	mov	r8, r3
   1373c:	orr	r3, ip, r4, lsl #8
   13740:	ldrd	r4, [sp, #200]	; 0xc8
   13744:	adds	r4, r4, r0
   13748:	adc	r5, r5, r1
   1374c:	adds	r4, r4, r2
   13750:	adc	r5, r5, r3
   13754:	mov	r0, r4
   13758:	mov	r1, r5
   1375c:	eor	r0, r0, r8
   13760:	eor	r1, r1, r9
   13764:	mov	r9, r1
   13768:	lsr	r1, r0, #16
   1376c:	orr	r1, r1, r9, lsl #16
   13770:	str	r1, [sp, #24]
   13774:	lsr	r1, r9, #16
   13778:	orr	r1, r1, r0, lsl #16
   1377c:	str	r1, [sp, #28]
   13780:	ldrd	r0, [sp, #24]
   13784:	strd	r4, [sp, #64]	; 0x40
   13788:	adds	r0, r0, r6
   1378c:	adc	r1, r1, r7
   13790:	ldrd	r6, [sp, #120]	; 0x78
   13794:	strd	r0, [sp, #80]	; 0x50
   13798:	eor	r0, r0, r2
   1379c:	eor	r1, r1, r3
   137a0:	mov	r3, r1
   137a4:	lsl	r2, r0, #1
   137a8:	lsl	r1, r1, #1
   137ac:	orr	r1, r1, r0, lsr #31
   137b0:	orr	r3, r2, r3, lsr #31
   137b4:	str	r1, [sp, #60]	; 0x3c
   137b8:	str	r3, [sp, #56]	; 0x38
   137bc:	ldrd	r0, [sp, #208]	; 0xd0
   137c0:	ldrd	r2, [sp, #72]	; 0x48
   137c4:	adds	r0, r0, r2
   137c8:	adc	r1, r1, r3
   137cc:	ldrd	r2, [sp, #16]
   137d0:	adds	r0, r0, sl
   137d4:	adc	r1, r1, fp
   137d8:	eor	r3, r3, r1
   137dc:	adds	r6, r6, r3
   137e0:	eor	r2, r2, r0
   137e4:	adc	r7, r7, r2
   137e8:	eor	r4, sl, r6
   137ec:	eor	r5, fp, r7
   137f0:	lsr	ip, r4, #24
   137f4:	mov	r9, r2
   137f8:	orr	r2, ip, r5, lsl #8
   137fc:	lsr	ip, r5, #24
   13800:	mov	r8, r3
   13804:	orr	r3, ip, r4, lsl #8
   13808:	add	ip, sp, #256	; 0x100
   1380c:	ldrd	r4, [ip]
   13810:	adds	r4, r4, r0
   13814:	adc	r5, r5, r1
   13818:	adds	r4, r4, r2
   1381c:	adc	r5, r5, r3
   13820:	mov	r0, r4
   13824:	mov	r1, r5
   13828:	eor	r0, r0, r8
   1382c:	eor	r1, r1, r9
   13830:	mov	r9, r1
   13834:	lsr	r1, r0, #16
   13838:	orr	r1, r1, r9, lsl #16
   1383c:	str	r1, [sp, #16]
   13840:	lsr	r1, r9, #16
   13844:	orr	r1, r1, r0, lsl #16
   13848:	str	r1, [sp, #20]
   1384c:	strd	r4, [sp, #72]	; 0x48
   13850:	ldrd	r0, [sp, #16]
   13854:	ldrd	r4, [sp, #48]	; 0x30
   13858:	adds	r0, r0, r6
   1385c:	adc	r1, r1, r7
   13860:	ldrd	r6, [sp, #128]	; 0x80
   13864:	strd	r0, [sp, #96]	; 0x60
   13868:	eor	r0, r0, r2
   1386c:	eor	r1, r1, r3
   13870:	mov	r3, r1
   13874:	lsl	r2, r0, #1
   13878:	lsl	r1, r1, #1
   1387c:	orr	fp, r1, r0, lsr #31
   13880:	orr	sl, r2, r3, lsr #31
   13884:	ldrd	r0, [sp, #240]	; 0xf0
   13888:	ldrd	r2, [sp, #88]	; 0x58
   1388c:	adds	r0, r0, r2
   13890:	adc	r1, r1, r3
   13894:	ldrd	r2, [sp, #48]	; 0x30
   13898:	adds	r2, r2, r0
   1389c:	adc	r3, r3, r1
   138a0:	mov	r0, r2
   138a4:	mov	r1, r3
   138a8:	ldrd	r2, [sp, #32]
   138ac:	eor	r3, r3, r1
   138b0:	adds	r6, r6, r3
   138b4:	eor	r2, r2, r0
   138b8:	adc	r7, r7, r2
   138bc:	eor	r4, r4, r6
   138c0:	eor	r5, r5, r7
   138c4:	lsr	ip, r4, #24
   138c8:	mov	r9, r2
   138cc:	orr	r2, ip, r5, lsl #8
   138d0:	lsr	ip, r5, #24
   138d4:	mov	r8, r3
   138d8:	orr	r3, ip, r4, lsl #8
   138dc:	ldrd	r4, [sp, #184]	; 0xb8
   138e0:	adds	r4, r4, r0
   138e4:	adc	r5, r5, r1
   138e8:	adds	r4, r4, r2
   138ec:	adc	r5, r5, r3
   138f0:	mov	r0, r4
   138f4:	mov	r1, r5
   138f8:	eor	r0, r0, r8
   138fc:	eor	r1, r1, r9
   13900:	mov	r9, r1
   13904:	lsr	r1, r0, #16
   13908:	strd	r4, [sp, #88]	; 0x58
   1390c:	orr	r4, r1, r9, lsl #16
   13910:	lsr	r1, r9, #16
   13914:	adds	r6, r6, r4
   13918:	orr	r5, r1, r0, lsl #16
   1391c:	adc	r7, r7, r5
   13920:	eor	r3, r3, r7
   13924:	eor	r2, r2, r6
   13928:	lsl	r1, r3, #1
   1392c:	orr	r1, r1, r2, lsr #31
   13930:	lsl	r2, r2, #1
   13934:	orr	r3, r2, r3, lsr #31
   13938:	str	r1, [sp, #36]	; 0x24
   1393c:	str	r3, [sp, #32]
   13940:	ldrd	r0, [sp, #144]	; 0x90
   13944:	ldrd	r2, [sp, #104]	; 0x68
   13948:	adds	r0, r0, r2
   1394c:	adc	r1, r1, r3
   13950:	ldrd	r2, [sp, #56]	; 0x38
   13954:	adds	r2, r2, r0
   13958:	adc	r3, r3, r1
   1395c:	eor	r4, r4, r2
   13960:	eor	r5, r5, r3
   13964:	mov	r0, r2
   13968:	mov	r1, r3
   1396c:	ldrd	r2, [sp, #96]	; 0x60
   13970:	mov	r8, r5
   13974:	mov	r9, r4
   13978:	adds	r2, r2, r5
   1397c:	adc	r3, r3, r4
   13980:	ldrd	r4, [sp, #56]	; 0x38
   13984:	strd	r2, [sp, #96]	; 0x60
   13988:	eor	r4, r4, r2
   1398c:	eor	r5, r5, r3
   13990:	lsr	ip, r4, #24
   13994:	orr	r2, ip, r5, lsl #8
   13998:	lsr	ip, r5, #24
   1399c:	orr	r3, ip, r4, lsl #8
   139a0:	ldrd	r4, [sp, #232]	; 0xe8
   139a4:	adds	r4, r4, r0
   139a8:	adc	r5, r5, r1
   139ac:	adds	r4, r4, r2
   139b0:	adc	r5, r5, r3
   139b4:	mov	r0, r4
   139b8:	mov	r1, r5
   139bc:	eor	r0, r0, r8
   139c0:	eor	r1, r1, r9
   139c4:	mov	r9, r1
   139c8:	lsr	r1, r0, #16
   139cc:	orr	r1, r1, r9, lsl #16
   139d0:	str	r1, [sp, #48]	; 0x30
   139d4:	lsr	r1, r9, #16
   139d8:	orr	r1, r1, r0, lsl #16
   139dc:	str	r1, [sp, #52]	; 0x34
   139e0:	strd	r4, [sp, #104]	; 0x68
   139e4:	ldrd	r0, [sp, #96]	; 0x60
   139e8:	ldrd	r4, [sp, #48]	; 0x30
   139ec:	adds	r0, r0, r4
   139f0:	adc	r1, r1, r5
   139f4:	strd	r0, [sp, #96]	; 0x60
   139f8:	eor	r0, r0, r2
   139fc:	eor	r1, r1, r3
   13a00:	mov	r3, r1
   13a04:	lsl	r2, r0, #1
   13a08:	lsl	r1, r1, #1
   13a0c:	orr	r1, r1, r0, lsr #31
   13a10:	orr	r3, r2, r3, lsr #31
   13a14:	str	r1, [sp, #60]	; 0x3c
   13a18:	str	r3, [sp, #56]	; 0x38
   13a1c:	ldrd	r0, [sp]
   13a20:	ldrd	r2, [sp, #64]	; 0x40
   13a24:	adds	r0, r0, r2
   13a28:	adc	r1, r1, r3
   13a2c:	ldrd	r2, [sp, #8]
   13a30:	adds	r0, r0, sl
   13a34:	adc	r1, r1, fp
   13a38:	eor	r3, r3, r1
   13a3c:	adds	r6, r6, r3
   13a40:	eor	r2, r2, r0
   13a44:	adc	r7, r7, r2
   13a48:	eor	r4, sl, r6
   13a4c:	eor	r5, fp, r7
   13a50:	lsr	ip, r4, #24
   13a54:	mov	r9, r2
   13a58:	orr	r2, ip, r5, lsl #8
   13a5c:	lsr	ip, r5, #24
   13a60:	mov	r8, r3
   13a64:	orr	r3, ip, r4, lsl #8
   13a68:	ldrd	r4, [sp, #152]	; 0x98
   13a6c:	adds	r4, r4, r0
   13a70:	adc	r5, r5, r1
   13a74:	adds	r4, r4, r2
   13a78:	adc	r5, r5, r3
   13a7c:	mov	r0, r4
   13a80:	mov	r1, r5
   13a84:	eor	r0, r0, r8
   13a88:	eor	r1, r1, r9
   13a8c:	mov	r9, r1
   13a90:	lsr	r1, r0, #16
   13a94:	orr	r1, r1, r9, lsl #16
   13a98:	strd	r4, [sp, #64]	; 0x40
   13a9c:	str	r1, [sp, #8]
   13aa0:	lsr	r1, r9, #16
   13aa4:	orr	r1, r1, r0, lsl #16
   13aa8:	str	r1, [sp, #12]
   13aac:	ldrd	r0, [sp, #8]
   13ab0:	ldrd	r8, [sp, #112]	; 0x70
   13ab4:	ldrd	r4, [sp, #32]
   13ab8:	adds	r0, r0, r6
   13abc:	adc	r1, r1, r7
   13ac0:	strd	r0, [sp, #120]	; 0x78
   13ac4:	eor	r0, r0, r2
   13ac8:	eor	r1, r1, r3
   13acc:	mov	r3, r1
   13ad0:	lsl	r2, r0, #1
   13ad4:	lsl	r1, r1, #1
   13ad8:	orr	fp, r1, r0, lsr #31
   13adc:	orr	sl, r2, r3, lsr #31
   13ae0:	ldrd	r0, [sp, #224]	; 0xe0
   13ae4:	ldrd	r2, [sp, #72]	; 0x48
   13ae8:	adds	r0, r0, r2
   13aec:	adc	r1, r1, r3
   13af0:	ldrd	r2, [sp, #32]
   13af4:	adds	r2, r2, r0
   13af8:	adc	r3, r3, r1
   13afc:	mov	r0, r2
   13b00:	mov	r1, r3
   13b04:	ldrd	r2, [sp, #24]
   13b08:	eor	r3, r3, r1
   13b0c:	adds	r8, r8, r3
   13b10:	eor	r2, r2, r0
   13b14:	adc	r9, r9, r2
   13b18:	eor	r4, r4, r8
   13b1c:	eor	r5, r5, r9
   13b20:	lsr	ip, r4, #24
   13b24:	mov	r7, r2
   13b28:	orr	r2, ip, r5, lsl #8
   13b2c:	lsr	ip, r5, #24
   13b30:	mov	r6, r3
   13b34:	orr	r3, ip, r4, lsl #8
   13b38:	ldrd	r4, [sp, #192]	; 0xc0
   13b3c:	adds	r4, r4, r0
   13b40:	adc	r5, r5, r1
   13b44:	adds	r4, r4, r2
   13b48:	adc	r5, r5, r3
   13b4c:	mov	r0, r4
   13b50:	mov	r1, r5
   13b54:	eor	r0, r0, r6
   13b58:	eor	r1, r1, r7
   13b5c:	mov	r7, r1
   13b60:	lsr	r1, r0, #16
   13b64:	orr	r1, r1, r7, lsl #16
   13b68:	str	r1, [sp, #24]
   13b6c:	lsr	r1, r7, #16
   13b70:	orr	r1, r1, r0, lsl #16
   13b74:	str	r1, [sp, #28]
   13b78:	ldrd	r0, [sp, #24]
   13b7c:	ldrd	r6, [sp, #80]	; 0x50
   13b80:	strd	r4, [sp, #72]	; 0x48
   13b84:	adds	r0, r0, r8
   13b88:	adc	r1, r1, r9
   13b8c:	ldrd	r4, [sp, #40]	; 0x28
   13b90:	strd	r0, [sp, #112]	; 0x70
   13b94:	eor	r0, r0, r2
   13b98:	eor	r1, r1, r3
   13b9c:	mov	r3, r1
   13ba0:	lsl	r2, r0, #1
   13ba4:	lsl	r1, r1, #1
   13ba8:	orr	r1, r1, r0, lsr #31
   13bac:	orr	r3, r2, r3, lsr #31
   13bb0:	str	r1, [sp, #36]	; 0x24
   13bb4:	str	r3, [sp, #32]
   13bb8:	ldrd	r0, [sp, #176]	; 0xb0
   13bbc:	ldrd	r2, [sp, #88]	; 0x58
   13bc0:	adds	r0, r0, r2
   13bc4:	adc	r1, r1, r3
   13bc8:	ldrd	r2, [sp, #40]	; 0x28
   13bcc:	adds	r2, r2, r0
   13bd0:	adc	r3, r3, r1
   13bd4:	mov	r0, r2
   13bd8:	mov	r1, r3
   13bdc:	ldrd	r2, [sp, #16]
   13be0:	eor	r3, r3, r1
   13be4:	adds	r6, r6, r3
   13be8:	eor	r2, r2, r0
   13bec:	adc	r7, r7, r2
   13bf0:	eor	r4, r4, r6
   13bf4:	eor	r5, r5, r7
   13bf8:	lsr	ip, r4, #24
   13bfc:	mov	r9, r2
   13c00:	orr	r2, ip, r5, lsl #8
   13c04:	lsr	ip, r5, #24
   13c08:	mov	r8, r3
   13c0c:	orr	r3, ip, r4, lsl #8
   13c10:	ldrd	r4, [sp, #160]	; 0xa0
   13c14:	adds	r4, r4, r0
   13c18:	adc	r5, r5, r1
   13c1c:	adds	r4, r4, r2
   13c20:	adc	r5, r5, r3
   13c24:	mov	r0, r4
   13c28:	mov	r1, r5
   13c2c:	eor	r0, r0, r8
   13c30:	eor	r1, r1, r9
   13c34:	mov	r9, r1
   13c38:	lsr	r1, r0, #16
   13c3c:	orr	r1, r1, r9, lsl #16
   13c40:	str	r1, [sp, #16]
   13c44:	lsr	r1, r9, #16
   13c48:	orr	r1, r1, r0, lsl #16
   13c4c:	str	r1, [sp, #20]
   13c50:	ldrd	r0, [sp, #16]
   13c54:	strd	r4, [sp, #80]	; 0x50
   13c58:	adds	r0, r0, r6
   13c5c:	adc	r1, r1, r7
   13c60:	strd	r0, [sp, #88]	; 0x58
   13c64:	eor	r0, r0, r2
   13c68:	eor	r1, r1, r3
   13c6c:	mov	r3, r1
   13c70:	lsl	r2, r0, #1
   13c74:	lsl	r1, r1, #1
   13c78:	orr	r5, r1, r0, lsr #31
   13c7c:	orr	r4, r2, r3, lsr #31
   13c80:	ldrd	r0, [sp, #224]	; 0xe0
   13c84:	ldrd	r2, [sp, #104]	; 0x68
   13c88:	adds	r0, r0, r2
   13c8c:	adc	r1, r1, r3
   13c90:	ldrd	r2, [sp, #8]
   13c94:	adds	r0, r0, r4
   13c98:	ldrd	r8, [sp, #112]	; 0x70
   13c9c:	adc	r1, r1, r5
   13ca0:	eor	r3, r3, r1
   13ca4:	adds	r8, r8, r3
   13ca8:	eor	r2, r2, r0
   13cac:	adc	r9, r9, r2
   13cb0:	eor	r4, r4, r8
   13cb4:	eor	r5, r5, r9
   13cb8:	lsr	ip, r4, #24
   13cbc:	mov	r7, r2
   13cc0:	orr	r2, ip, r5, lsl #8
   13cc4:	lsr	ip, r5, #24
   13cc8:	mov	r6, r3
   13ccc:	orr	r3, ip, r4, lsl #8
   13cd0:	ldrd	r4, [sp, #200]	; 0xc8
   13cd4:	adds	r4, r4, r0
   13cd8:	adc	r5, r5, r1
   13cdc:	adds	r4, r4, r2
   13ce0:	adc	r5, r5, r3
   13ce4:	mov	r0, r4
   13ce8:	mov	r1, r5
   13cec:	eor	r0, r0, r6
   13cf0:	eor	r1, r1, r7
   13cf4:	mov	r7, r1
   13cf8:	lsr	r1, r0, #16
   13cfc:	orr	r1, r1, r7, lsl #16
   13d00:	str	r1, [sp, #8]
   13d04:	lsr	r1, r7, #16
   13d08:	orr	r1, r1, r0, lsl #16
   13d0c:	str	r1, [sp, #12]
   13d10:	ldrd	r0, [sp, #8]
   13d14:	ldrd	r6, [sp, #88]	; 0x58
   13d18:	strd	r4, [sp, #104]	; 0x68
   13d1c:	adds	r0, r0, r8
   13d20:	adc	r1, r1, r9
   13d24:	ldrd	r4, [sp, #56]	; 0x38
   13d28:	strd	r0, [sp, #112]	; 0x70
   13d2c:	eor	r0, r0, r2
   13d30:	eor	r1, r1, r3
   13d34:	mov	r3, r1
   13d38:	lsl	r2, r0, #1
   13d3c:	lsl	r1, r1, #1
   13d40:	orr	r1, r1, r0, lsr #31
   13d44:	orr	r3, r2, r3, lsr #31
   13d48:	str	r1, [sp, #44]	; 0x2c
   13d4c:	str	r3, [sp, #40]	; 0x28
   13d50:	ldrd	r0, [sp, #232]	; 0xe8
   13d54:	ldrd	r2, [sp, #64]	; 0x40
   13d58:	adds	r0, r0, r2
   13d5c:	adc	r1, r1, r3
   13d60:	ldrd	r2, [sp, #56]	; 0x38
   13d64:	adds	r2, r2, r0
   13d68:	adc	r3, r3, r1
   13d6c:	mov	r0, r2
   13d70:	mov	r1, r3
   13d74:	ldrd	r2, [sp, #24]
   13d78:	eor	r3, r3, r1
   13d7c:	adds	r6, r6, r3
   13d80:	eor	r2, r2, r0
   13d84:	adc	r7, r7, r2
   13d88:	eor	r4, r4, r6
   13d8c:	eor	r5, r5, r7
   13d90:	lsr	ip, r4, #24
   13d94:	mov	r9, r2
   13d98:	orr	r2, ip, r5, lsl #8
   13d9c:	lsr	ip, r5, #24
   13da0:	mov	r8, r3
   13da4:	orr	r3, ip, r4, lsl #8
   13da8:	ldrd	r4, [sp]
   13dac:	adds	r4, r4, r0
   13db0:	adc	r5, r5, r1
   13db4:	adds	r4, r4, r2
   13db8:	adc	r5, r5, r3
   13dbc:	mov	r0, r4
   13dc0:	mov	r1, r5
   13dc4:	eor	r0, r0, r8
   13dc8:	eor	r1, r1, r9
   13dcc:	mov	r9, r1
   13dd0:	lsr	r1, r0, #16
   13dd4:	orr	r1, r1, r9, lsl #16
   13dd8:	str	r1, [sp, #24]
   13ddc:	lsr	r1, r9, #16
   13de0:	orr	r1, r1, r0, lsl #16
   13de4:	str	r1, [sp, #28]
   13de8:	ldrd	r0, [sp, #24]
   13dec:	strd	r4, [sp, #64]	; 0x40
   13df0:	adds	r0, r0, r6
   13df4:	adc	r1, r1, r7
   13df8:	ldrd	r6, [sp, #96]	; 0x60
   13dfc:	strd	r0, [sp, #88]	; 0x58
   13e00:	eor	r0, r0, r2
   13e04:	eor	r1, r1, r3
   13e08:	mov	r3, r1
   13e0c:	lsl	r2, r0, #1
   13e10:	lsl	r1, r1, #1
   13e14:	orr	r1, r1, r0, lsr #31
   13e18:	orr	r3, r2, r3, lsr #31
   13e1c:	str	r1, [sp, #60]	; 0x3c
   13e20:	str	r3, [sp, #56]	; 0x38
   13e24:	ldrd	r0, [sp, #176]	; 0xb0
   13e28:	ldrd	r2, [sp, #72]	; 0x48
   13e2c:	adds	r0, r0, r2
   13e30:	adc	r1, r1, r3
   13e34:	ldrd	r2, [sp, #16]
   13e38:	adds	r0, r0, sl
   13e3c:	adc	r1, r1, fp
   13e40:	eor	r3, r3, r1
   13e44:	adds	r6, r6, r3
   13e48:	eor	r2, r2, r0
   13e4c:	adc	r7, r7, r2
   13e50:	eor	r4, sl, r6
   13e54:	eor	r5, fp, r7
   13e58:	lsr	ip, r4, #24
   13e5c:	mov	r9, r2
   13e60:	orr	r2, ip, r5, lsl #8
   13e64:	lsr	ip, r5, #24
   13e68:	mov	r8, r3
   13e6c:	orr	r3, ip, r4, lsl #8
   13e70:	ldrd	r4, [sp, #152]	; 0x98
   13e74:	adds	r4, r4, r0
   13e78:	adc	r5, r5, r1
   13e7c:	adds	r4, r4, r2
   13e80:	adc	r5, r5, r3
   13e84:	mov	r0, r4
   13e88:	mov	r1, r5
   13e8c:	eor	r0, r0, r8
   13e90:	eor	r1, r1, r9
   13e94:	mov	r9, r1
   13e98:	lsr	r1, r0, #16
   13e9c:	orr	r1, r1, r9, lsl #16
   13ea0:	str	r1, [sp, #16]
   13ea4:	lsr	r1, r9, #16
   13ea8:	orr	r1, r1, r0, lsl #16
   13eac:	str	r1, [sp, #20]
   13eb0:	ldrd	r0, [sp, #16]
   13eb4:	strd	r4, [sp, #72]	; 0x48
   13eb8:	adds	r0, r0, r6
   13ebc:	adc	r1, r1, r7
   13ec0:	strd	r0, [sp, #96]	; 0x60
   13ec4:	eor	r0, r0, r2
   13ec8:	eor	r1, r1, r3
   13ecc:	mov	r3, r1
   13ed0:	lsl	r2, r0, #1
   13ed4:	orr	sl, r2, r3, lsr #31
   13ed8:	add	r3, sp, #256	; 0x100
   13edc:	lsl	r1, r1, #1
   13ee0:	orr	fp, r1, r0, lsr #31
   13ee4:	ldrd	r0, [r3]
   13ee8:	ldrd	r2, [sp, #80]	; 0x50
   13eec:	ldrd	r6, [sp, #120]	; 0x78
   13ef0:	ldrd	r4, [sp, #32]
   13ef4:	adds	r0, r0, r2
   13ef8:	adc	r1, r1, r3
   13efc:	ldrd	r2, [sp, #32]
   13f00:	adds	r2, r2, r0
   13f04:	adc	r3, r3, r1
   13f08:	mov	r0, r2
   13f0c:	mov	r1, r3
   13f10:	ldrd	r2, [sp, #48]	; 0x30
   13f14:	eor	r3, r3, r1
   13f18:	adds	r6, r6, r3
   13f1c:	eor	r2, r2, r0
   13f20:	adc	r7, r7, r2
   13f24:	eor	r4, r4, r6
   13f28:	eor	r5, r5, r7
   13f2c:	lsr	ip, r4, #24
   13f30:	mov	r9, r2
   13f34:	orr	r2, ip, r5, lsl #8
   13f38:	lsr	ip, r5, #24
   13f3c:	mov	r8, r3
   13f40:	orr	r3, ip, r4, lsl #8
   13f44:	ldrd	r4, [sp, #240]	; 0xf0
   13f48:	adds	r4, r4, r0
   13f4c:	adc	r5, r5, r1
   13f50:	adds	r4, r4, r2
   13f54:	adc	r5, r5, r3
   13f58:	mov	r0, r4
   13f5c:	mov	r1, r5
   13f60:	eor	r0, r0, r8
   13f64:	eor	r1, r1, r9
   13f68:	mov	r9, r1
   13f6c:	lsr	r1, r0, #16
   13f70:	strd	r4, [sp, #80]	; 0x50
   13f74:	orr	r4, r1, r9, lsl #16
   13f78:	lsr	r1, r9, #16
   13f7c:	adds	r6, r6, r4
   13f80:	orr	r5, r1, r0, lsl #16
   13f84:	adc	r7, r7, r5
   13f88:	eor	r3, r3, r7
   13f8c:	eor	r2, r2, r6
   13f90:	lsl	r1, r3, #1
   13f94:	orr	r1, r1, r2, lsr #31
   13f98:	lsl	r2, r2, #1
   13f9c:	orr	r3, r2, r3, lsr #31
   13fa0:	str	r1, [sp, #36]	; 0x24
   13fa4:	str	r3, [sp, #32]
   13fa8:	ldrd	r0, [sp, #216]	; 0xd8
   13fac:	ldrd	r2, [sp, #104]	; 0x68
   13fb0:	adds	r0, r0, r2
   13fb4:	adc	r1, r1, r3
   13fb8:	ldrd	r2, [sp, #56]	; 0x38
   13fbc:	adds	r2, r2, r0
   13fc0:	adc	r3, r3, r1
   13fc4:	eor	r4, r4, r2
   13fc8:	eor	r5, r5, r3
   13fcc:	mov	r0, r2
   13fd0:	mov	r1, r3
   13fd4:	ldrd	r2, [sp, #96]	; 0x60
   13fd8:	mov	r8, r5
   13fdc:	mov	r9, r4
   13fe0:	adds	r2, r2, r5
   13fe4:	adc	r3, r3, r4
   13fe8:	ldrd	r4, [sp, #56]	; 0x38
   13fec:	strd	r2, [sp, #96]	; 0x60
   13ff0:	eor	r4, r4, r2
   13ff4:	eor	r5, r5, r3
   13ff8:	lsr	ip, r4, #24
   13ffc:	orr	r2, ip, r5, lsl #8
   14000:	lsr	ip, r5, #24
   14004:	orr	r3, ip, r4, lsl #8
   14008:	ldrd	r4, [sp, #248]	; 0xf8
   1400c:	adds	r4, r4, r0
   14010:	adc	r5, r5, r1
   14014:	adds	r4, r4, r2
   14018:	adc	r5, r5, r3
   1401c:	mov	r0, r4
   14020:	mov	r1, r5
   14024:	eor	r0, r0, r8
   14028:	eor	r1, r1, r9
   1402c:	mov	r9, r1
   14030:	lsr	r1, r0, #16
   14034:	orr	r1, r1, r9, lsl #16
   14038:	str	r1, [sp, #48]	; 0x30
   1403c:	lsr	r1, r9, #16
   14040:	orr	r1, r1, r0, lsl #16
   14044:	str	r1, [sp, #52]	; 0x34
   14048:	strd	r4, [sp, #104]	; 0x68
   1404c:	ldrd	r0, [sp, #96]	; 0x60
   14050:	ldrd	r4, [sp, #48]	; 0x30
   14054:	adds	r0, r0, r4
   14058:	adc	r1, r1, r5
   1405c:	strd	r0, [sp, #96]	; 0x60
   14060:	eor	r0, r0, r2
   14064:	eor	r1, r1, r3
   14068:	mov	r3, r1
   1406c:	lsl	r2, r0, #1
   14070:	lsl	r1, r1, #1
   14074:	orr	r1, r1, r0, lsr #31
   14078:	orr	r3, r2, r3, lsr #31
   1407c:	str	r1, [sp, #60]	; 0x3c
   14080:	str	r3, [sp, #56]	; 0x38
   14084:	ldrd	r0, [sp, #160]	; 0xa0
   14088:	ldrd	r2, [sp, #64]	; 0x40
   1408c:	adds	r0, r0, r2
   14090:	adc	r1, r1, r3
   14094:	ldrd	r2, [sp, #8]
   14098:	adds	r0, r0, sl
   1409c:	adc	r1, r1, fp
   140a0:	eor	r3, r3, r1
   140a4:	adds	r6, r6, r3
   140a8:	eor	r2, r2, r0
   140ac:	adc	r7, r7, r2
   140b0:	eor	r4, sl, r6
   140b4:	eor	r5, fp, r7
   140b8:	lsr	ip, r4, #24
   140bc:	mov	r9, r2
   140c0:	orr	r2, ip, r5, lsl #8
   140c4:	lsr	ip, r5, #24
   140c8:	mov	r8, r3
   140cc:	orr	r3, ip, r4, lsl #8
   140d0:	ldrd	r4, [sp, #184]	; 0xb8
   140d4:	adds	r4, r4, r0
   140d8:	adc	r5, r5, r1
   140dc:	adds	r4, r4, r2
   140e0:	adc	r5, r5, r3
   140e4:	mov	r0, r4
   140e8:	mov	r1, r5
   140ec:	eor	r0, r0, r8
   140f0:	eor	r1, r1, r9
   140f4:	mov	r9, r1
   140f8:	lsr	r1, r0, #16
   140fc:	orr	r1, r1, r9, lsl #16
   14100:	str	r1, [sp, #8]
   14104:	lsr	r1, r9, #16
   14108:	orr	r1, r1, r0, lsl #16
   1410c:	str	r1, [sp, #12]
   14110:	strd	r4, [sp, #64]	; 0x40
   14114:	ldrd	r0, [sp, #8]
   14118:	ldrd	r8, [sp, #112]	; 0x70
   1411c:	ldrd	r4, [sp, #32]
   14120:	adds	r0, r0, r6
   14124:	adc	r1, r1, r7
   14128:	strd	r0, [sp, #120]	; 0x78
   1412c:	eor	r0, r0, r2
   14130:	eor	r1, r1, r3
   14134:	mov	r3, r1
   14138:	lsl	r2, r0, #1
   1413c:	lsl	r1, r1, #1
   14140:	orr	fp, r1, r0, lsr #31
   14144:	orr	sl, r2, r3, lsr #31
   14148:	ldrd	r0, [sp, #192]	; 0xc0
   1414c:	ldrd	r2, [sp, #72]	; 0x48
   14150:	adds	r0, r0, r2
   14154:	adc	r1, r1, r3
   14158:	ldrd	r2, [sp, #32]
   1415c:	adds	r2, r2, r0
   14160:	adc	r3, r3, r1
   14164:	mov	r0, r2
   14168:	mov	r1, r3
   1416c:	ldrd	r2, [sp, #24]
   14170:	eor	r3, r3, r1
   14174:	adds	r8, r8, r3
   14178:	eor	r2, r2, r0
   1417c:	adc	r9, r9, r2
   14180:	eor	r4, r4, r8
   14184:	eor	r5, r5, r9
   14188:	lsr	ip, r4, #24
   1418c:	mov	r7, r2
   14190:	orr	r2, ip, r5, lsl #8
   14194:	lsr	ip, r5, #24
   14198:	mov	r6, r3
   1419c:	orr	r3, ip, r4, lsl #8
   141a0:	ldrd	r4, [sp, #144]	; 0x90
   141a4:	adds	r4, r4, r0
   141a8:	adc	r5, r5, r1
   141ac:	adds	r4, r4, r2
   141b0:	adc	r5, r5, r3
   141b4:	mov	r0, r4
   141b8:	mov	r1, r5
   141bc:	eor	r0, r0, r6
   141c0:	eor	r1, r1, r7
   141c4:	mov	r7, r1
   141c8:	lsr	r1, r0, #16
   141cc:	orr	r1, r1, r7, lsl #16
   141d0:	str	r1, [sp, #24]
   141d4:	lsr	r1, r7, #16
   141d8:	orr	r1, r1, r0, lsl #16
   141dc:	str	r1, [sp, #28]
   141e0:	ldrd	r0, [sp, #24]
   141e4:	ldrd	r6, [sp, #88]	; 0x58
   141e8:	strd	r4, [sp, #72]	; 0x48
   141ec:	adds	r0, r0, r8
   141f0:	adc	r1, r1, r9
   141f4:	ldrd	r4, [sp, #40]	; 0x28
   141f8:	strd	r0, [sp, #112]	; 0x70
   141fc:	eor	r0, r0, r2
   14200:	eor	r1, r1, r3
   14204:	mov	r3, r1
   14208:	lsl	r2, r0, #1
   1420c:	lsl	r1, r1, #1
   14210:	orr	r1, r1, r0, lsr #31
   14214:	orr	r3, r2, r3, lsr #31
   14218:	str	r1, [sp, #36]	; 0x24
   1421c:	str	r3, [sp, #32]
   14220:	ldrd	r0, [sp, #208]	; 0xd0
   14224:	ldrd	r2, [sp, #80]	; 0x50
   14228:	adds	r0, r0, r2
   1422c:	adc	r1, r1, r3
   14230:	ldrd	r2, [sp, #40]	; 0x28
   14234:	adds	r2, r2, r0
   14238:	adc	r3, r3, r1
   1423c:	mov	r0, r2
   14240:	mov	r1, r3
   14244:	ldrd	r2, [sp, #16]
   14248:	eor	r3, r3, r1
   1424c:	adds	r6, r6, r3
   14250:	eor	r2, r2, r0
   14254:	adc	r7, r7, r2
   14258:	eor	r4, r4, r6
   1425c:	eor	r5, r5, r7
   14260:	lsr	ip, r4, #24
   14264:	mov	r9, r2
   14268:	orr	r2, ip, r5, lsl #8
   1426c:	lsr	ip, r5, #24
   14270:	mov	r8, r3
   14274:	orr	r3, ip, r4, lsl #8
   14278:	ldrd	r4, [sp, #168]	; 0xa8
   1427c:	adds	r4, r4, r0
   14280:	adc	r5, r5, r1
   14284:	adds	r4, r4, r2
   14288:	adc	r5, r5, r3
   1428c:	mov	r0, r4
   14290:	mov	r1, r5
   14294:	eor	r0, r0, r8
   14298:	eor	r1, r1, r9
   1429c:	mov	r9, r1
   142a0:	lsr	r1, r0, #16
   142a4:	orr	r1, r1, r9, lsl #16
   142a8:	str	r1, [sp, #16]
   142ac:	lsr	r1, r9, #16
   142b0:	orr	r1, r1, r0, lsl #16
   142b4:	str	r1, [sp, #20]
   142b8:	ldrd	r0, [sp, #16]
   142bc:	strd	r4, [sp, #80]	; 0x50
   142c0:	ldrd	r8, [sp, #112]	; 0x70
   142c4:	adds	r0, r0, r6
   142c8:	adc	r1, r1, r7
   142cc:	strd	r0, [sp, #88]	; 0x58
   142d0:	eor	r0, r0, r2
   142d4:	eor	r1, r1, r3
   142d8:	mov	r3, r1
   142dc:	lsl	r2, r0, #1
   142e0:	lsl	r1, r1, #1
   142e4:	orr	r5, r1, r0, lsr #31
   142e8:	orr	r4, r2, r3, lsr #31
   142ec:	ldrd	r0, [sp, #192]	; 0xc0
   142f0:	ldrd	r2, [sp, #104]	; 0x68
   142f4:	adds	r0, r0, r2
   142f8:	adc	r1, r1, r3
   142fc:	ldrd	r2, [sp, #8]
   14300:	adds	r0, r0, r4
   14304:	adc	r1, r1, r5
   14308:	eor	r3, r3, r1
   1430c:	adds	r8, r8, r3
   14310:	eor	r2, r2, r0
   14314:	adc	r9, r9, r2
   14318:	eor	r4, r4, r8
   1431c:	eor	r5, r5, r9
   14320:	lsr	ip, r4, #24
   14324:	mov	r7, r2
   14328:	orr	r2, ip, r5, lsl #8
   1432c:	lsr	ip, r5, #24
   14330:	mov	r6, r3
   14334:	orr	r3, ip, r4, lsl #8
   14338:	ldrd	r4, [sp, #208]	; 0xd0
   1433c:	adds	r4, r4, r0
   14340:	adc	r5, r5, r1
   14344:	adds	r4, r4, r2
   14348:	adc	r5, r5, r3
   1434c:	mov	r0, r4
   14350:	mov	r1, r5
   14354:	eor	r0, r0, r6
   14358:	eor	r1, r1, r7
   1435c:	mov	r7, r1
   14360:	lsr	r1, r0, #16
   14364:	orr	r1, r1, r7, lsl #16
   14368:	str	r1, [sp, #8]
   1436c:	lsr	r1, r7, #16
   14370:	orr	r1, r1, r0, lsl #16
   14374:	str	r1, [sp, #12]
   14378:	ldrd	r0, [sp, #8]
   1437c:	ldrd	r6, [sp, #88]	; 0x58
   14380:	strd	r4, [sp, #104]	; 0x68
   14384:	adds	r0, r0, r8
   14388:	adc	r1, r1, r9
   1438c:	ldrd	r4, [sp, #56]	; 0x38
   14390:	strd	r0, [sp, #112]	; 0x70
   14394:	eor	r0, r0, r2
   14398:	eor	r1, r1, r3
   1439c:	mov	r3, r1
   143a0:	lsl	r2, r0, #1
   143a4:	lsl	r1, r1, #1
   143a8:	orr	r1, r1, r0, lsr #31
   143ac:	orr	r3, r2, r3, lsr #31
   143b0:	str	r1, [sp, #44]	; 0x2c
   143b4:	str	r3, [sp, #40]	; 0x28
   143b8:	ldrd	r0, [sp, #160]	; 0xa0
   143bc:	ldrd	r2, [sp, #64]	; 0x40
   143c0:	adds	r0, r0, r2
   143c4:	adc	r1, r1, r3
   143c8:	ldrd	r2, [sp, #56]	; 0x38
   143cc:	adds	r2, r2, r0
   143d0:	adc	r3, r3, r1
   143d4:	mov	r0, r2
   143d8:	mov	r1, r3
   143dc:	ldrd	r2, [sp, #24]
   143e0:	eor	r3, r3, r1
   143e4:	adds	r6, r6, r3
   143e8:	eor	r2, r2, r0
   143ec:	adc	r7, r7, r2
   143f0:	eor	r4, r4, r6
   143f4:	eor	r5, r5, r7
   143f8:	lsr	ip, r4, #24
   143fc:	mov	r9, r2
   14400:	orr	r2, ip, r5, lsl #8
   14404:	lsr	ip, r5, #24
   14408:	mov	r8, r3
   1440c:	orr	r3, ip, r4, lsl #8
   14410:	ldrd	r4, [sp, #144]	; 0x90
   14414:	adds	r4, r4, r0
   14418:	adc	r5, r5, r1
   1441c:	adds	r4, r4, r2
   14420:	adc	r5, r5, r3
   14424:	mov	r0, r4
   14428:	mov	r1, r5
   1442c:	eor	r0, r0, r8
   14430:	eor	r1, r1, r9
   14434:	mov	r9, r1
   14438:	lsr	r1, r0, #16
   1443c:	orr	r1, r1, r9, lsl #16
   14440:	str	r1, [sp, #24]
   14444:	lsr	r1, r9, #16
   14448:	orr	r1, r1, r0, lsl #16
   1444c:	str	r1, [sp, #28]
   14450:	ldrd	r0, [sp, #24]
   14454:	strd	r4, [sp, #64]	; 0x40
   14458:	adds	r0, r0, r6
   1445c:	adc	r1, r1, r7
   14460:	ldrd	r6, [sp, #96]	; 0x60
   14464:	strd	r0, [sp, #88]	; 0x58
   14468:	eor	r0, r0, r2
   1446c:	eor	r1, r1, r3
   14470:	mov	r3, r1
   14474:	lsl	r2, r0, #1
   14478:	lsl	r1, r1, #1
   1447c:	orr	r1, r1, r0, lsr #31
   14480:	orr	r3, r2, r3, lsr #31
   14484:	str	r1, [sp, #60]	; 0x3c
   14488:	str	r3, [sp, #56]	; 0x38
   1448c:	ldrd	r0, [sp, #240]	; 0xf0
   14490:	ldrd	r2, [sp, #72]	; 0x48
   14494:	adds	r0, r0, r2
   14498:	adc	r1, r1, r3
   1449c:	ldrd	r2, [sp, #16]
   144a0:	adds	r0, r0, sl
   144a4:	adc	r1, r1, fp
   144a8:	eor	r3, r3, r1
   144ac:	adds	r6, r6, r3
   144b0:	eor	r2, r2, r0
   144b4:	adc	r7, r7, r2
   144b8:	eor	r4, sl, r6
   144bc:	eor	r5, fp, r7
   144c0:	lsr	ip, r4, #24
   144c4:	mov	r9, r2
   144c8:	orr	r2, ip, r5, lsl #8
   144cc:	lsr	ip, r5, #24
   144d0:	mov	r8, r3
   144d4:	orr	r3, ip, r4, lsl #8
   144d8:	ldrd	r4, [sp, #232]	; 0xe8
   144dc:	adds	r4, r4, r0
   144e0:	adc	r5, r5, r1
   144e4:	adds	r4, r4, r2
   144e8:	adc	r5, r5, r3
   144ec:	mov	r0, r4
   144f0:	mov	r1, r5
   144f4:	eor	r0, r0, r8
   144f8:	eor	r1, r1, r9
   144fc:	mov	r9, r1
   14500:	lsr	r1, r0, #16
   14504:	orr	r1, r1, r9, lsl #16
   14508:	str	r1, [sp, #16]
   1450c:	lsr	r1, r9, #16
   14510:	orr	r1, r1, r0, lsl #16
   14514:	str	r1, [sp, #20]
   14518:	ldrd	r0, [sp, #16]
   1451c:	strd	r4, [sp, #72]	; 0x48
   14520:	adds	r0, r0, r6
   14524:	adc	r1, r1, r7
   14528:	strd	r0, [sp, #96]	; 0x60
   1452c:	eor	r0, r0, r2
   14530:	eor	r1, r1, r3
   14534:	mov	r3, r1
   14538:	lsl	r2, r0, #1
   1453c:	lsl	r1, r1, #1
   14540:	orr	fp, r1, r0, lsr #31
   14544:	orr	sl, r2, r3, lsr #31
   14548:	ldrd	r0, [sp, #224]	; 0xe0
   1454c:	ldrd	r2, [sp, #80]	; 0x50
   14550:	ldrd	r6, [sp, #120]	; 0x78
   14554:	ldrd	r4, [sp, #32]
   14558:	adds	r0, r0, r2
   1455c:	adc	r1, r1, r3
   14560:	ldrd	r2, [sp, #32]
   14564:	adds	r2, r2, r0
   14568:	adc	r3, r3, r1
   1456c:	mov	r0, r2
   14570:	mov	r1, r3
   14574:	ldrd	r2, [sp, #48]	; 0x30
   14578:	eor	r3, r3, r1
   1457c:	adds	r6, r6, r3
   14580:	eor	r2, r2, r0
   14584:	adc	r7, r7, r2
   14588:	eor	r4, r4, r6
   1458c:	eor	r5, r5, r7
   14590:	lsr	ip, r4, #24
   14594:	mov	r9, r2
   14598:	orr	r2, ip, r5, lsl #8
   1459c:	lsr	ip, r5, #24
   145a0:	mov	r8, r3
   145a4:	orr	r3, ip, r4, lsl #8
   145a8:	ldrd	r4, [sp, #248]	; 0xf8
   145ac:	adds	r4, r4, r0
   145b0:	adc	r5, r5, r1
   145b4:	adds	r4, r4, r2
   145b8:	adc	r5, r5, r3
   145bc:	mov	r0, r4
   145c0:	mov	r1, r5
   145c4:	eor	r0, r0, r8
   145c8:	eor	r1, r1, r9
   145cc:	mov	r9, r1
   145d0:	lsr	r1, r0, #16
   145d4:	strd	r4, [sp, #80]	; 0x50
   145d8:	orr	r4, r1, r9, lsl #16
   145dc:	lsr	r1, r9, #16
   145e0:	adds	r6, r6, r4
   145e4:	orr	r5, r1, r0, lsl #16
   145e8:	adc	r7, r7, r5
   145ec:	eor	r3, r3, r7
   145f0:	eor	r2, r2, r6
   145f4:	lsl	r1, r3, #1
   145f8:	orr	r1, r1, r2, lsr #31
   145fc:	lsl	r2, r2, #1
   14600:	orr	r3, r2, r3, lsr #31
   14604:	str	r1, [sp, #36]	; 0x24
   14608:	str	r3, [sp, #32]
   1460c:	ldrd	r0, [sp, #152]	; 0x98
   14610:	ldrd	r2, [sp, #104]	; 0x68
   14614:	adds	r0, r0, r2
   14618:	adc	r1, r1, r3
   1461c:	ldrd	r2, [sp, #56]	; 0x38
   14620:	adds	r2, r2, r0
   14624:	adc	r3, r3, r1
   14628:	eor	r4, r4, r2
   1462c:	eor	r5, r5, r3
   14630:	mov	r0, r2
   14634:	mov	r1, r3
   14638:	ldrd	r2, [sp, #96]	; 0x60
   1463c:	mov	r8, r5
   14640:	mov	r9, r4
   14644:	adds	r2, r2, r5
   14648:	adc	r3, r3, r4
   1464c:	ldrd	r4, [sp, #56]	; 0x38
   14650:	strd	r2, [sp, #96]	; 0x60
   14654:	eor	r4, r4, r2
   14658:	eor	r5, r5, r3
   1465c:	lsr	ip, r4, #24
   14660:	orr	r2, ip, r5, lsl #8
   14664:	lsr	ip, r5, #24
   14668:	orr	r3, ip, r4, lsl #8
   1466c:	ldrd	r4, [sp, #184]	; 0xb8
   14670:	adds	r4, r4, r0
   14674:	adc	r5, r5, r1
   14678:	adds	r4, r4, r2
   1467c:	adc	r5, r5, r3
   14680:	mov	r0, r4
   14684:	mov	r1, r5
   14688:	eor	r0, r0, r8
   1468c:	eor	r1, r1, r9
   14690:	mov	r9, r1
   14694:	lsr	r1, r0, #16
   14698:	orr	r1, r1, r9, lsl #16
   1469c:	str	r1, [sp, #48]	; 0x30
   146a0:	lsr	r1, r9, #16
   146a4:	orr	r1, r1, r0, lsl #16
   146a8:	str	r1, [sp, #52]	; 0x34
   146ac:	strd	r4, [sp, #104]	; 0x68
   146b0:	ldrd	r0, [sp, #96]	; 0x60
   146b4:	ldrd	r4, [sp, #48]	; 0x30
   146b8:	adds	r0, r0, r4
   146bc:	adc	r1, r1, r5
   146c0:	strd	r0, [sp, #96]	; 0x60
   146c4:	eor	r0, r0, r2
   146c8:	eor	r1, r1, r3
   146cc:	mov	r3, r1
   146d0:	lsl	r2, r0, #1
   146d4:	lsl	r1, r1, #1
   146d8:	orr	r1, r1, r0, lsr #31
   146dc:	orr	r3, r2, r3, lsr #31
   146e0:	str	r1, [sp, #60]	; 0x3c
   146e4:	str	r3, [sp, #56]	; 0x38
   146e8:	ldrd	r0, [sp, #176]	; 0xb0
   146ec:	ldrd	r2, [sp, #64]	; 0x40
   146f0:	adds	r0, r0, r2
   146f4:	adc	r1, r1, r3
   146f8:	ldrd	r2, [sp, #8]
   146fc:	adds	r0, r0, sl
   14700:	adc	r1, r1, fp
   14704:	eor	r3, r3, r1
   14708:	adds	r6, r6, r3
   1470c:	eor	r2, r2, r0
   14710:	adc	r7, r7, r2
   14714:	eor	r4, sl, r6
   14718:	eor	r5, fp, r7
   1471c:	lsr	ip, r4, #24
   14720:	mov	r9, r2
   14724:	orr	r2, ip, r5, lsl #8
   14728:	lsr	ip, r5, #24
   1472c:	mov	r8, r3
   14730:	orr	r3, ip, r4, lsl #8
   14734:	ldrd	r4, [sp, #216]	; 0xd8
   14738:	adds	r4, r4, r0
   1473c:	adc	r5, r5, r1
   14740:	adds	r4, r4, r2
   14744:	adc	r5, r5, r3
   14748:	mov	r0, r4
   1474c:	mov	r1, r5
   14750:	eor	r0, r0, r8
   14754:	eor	r1, r1, r9
   14758:	mov	r9, r1
   1475c:	lsr	r1, r0, #16
   14760:	orr	r1, r1, r9, lsl #16
   14764:	str	r1, [sp, #8]
   14768:	lsr	r1, r9, #16
   1476c:	orr	r1, r1, r0, lsl #16
   14770:	str	r1, [sp, #12]
   14774:	strd	r4, [sp, #64]	; 0x40
   14778:	ldrd	r0, [sp, #8]
   1477c:	ldrd	r8, [sp, #112]	; 0x70
   14780:	ldrd	r4, [sp, #32]
   14784:	adds	r0, r0, r6
   14788:	adc	r1, r1, r7
   1478c:	strd	r0, [sp, #120]	; 0x78
   14790:	eor	r0, r0, r2
   14794:	eor	r1, r1, r3
   14798:	mov	r3, r1
   1479c:	lsl	r2, r0, #1
   147a0:	lsl	r1, r1, #1
   147a4:	orr	fp, r1, r0, lsr #31
   147a8:	orr	sl, r2, r3, lsr #31
   147ac:	ldrd	r0, [sp, #168]	; 0xa8
   147b0:	ldrd	r2, [sp, #72]	; 0x48
   147b4:	adds	r0, r0, r2
   147b8:	adc	r1, r1, r3
   147bc:	ldrd	r2, [sp, #32]
   147c0:	adds	r2, r2, r0
   147c4:	adc	r3, r3, r1
   147c8:	mov	r0, r2
   147cc:	mov	r1, r3
   147d0:	ldrd	r2, [sp, #24]
   147d4:	eor	r3, r3, r1
   147d8:	adds	r8, r8, r3
   147dc:	eor	r2, r2, r0
   147e0:	adc	r9, r9, r2
   147e4:	eor	r4, r4, r8
   147e8:	eor	r5, r5, r9
   147ec:	lsr	ip, r4, #24
   147f0:	mov	r7, r2
   147f4:	orr	r2, ip, r5, lsl #8
   147f8:	lsr	ip, r5, #24
   147fc:	mov	r6, r3
   14800:	orr	r3, ip, r4, lsl #8
   14804:	ldrd	r4, [sp]
   14808:	adds	r4, r4, r0
   1480c:	adc	r5, r5, r1
   14810:	adds	r4, r4, r2
   14814:	adc	r5, r5, r3
   14818:	mov	r0, r4
   1481c:	mov	r1, r5
   14820:	eor	r0, r0, r6
   14824:	eor	r1, r1, r7
   14828:	mov	r7, r1
   1482c:	lsr	r1, r0, #16
   14830:	orr	r1, r1, r7, lsl #16
   14834:	str	r1, [sp, #24]
   14838:	lsr	r1, r7, #16
   1483c:	orr	r1, r1, r0, lsl #16
   14840:	str	r1, [sp, #28]
   14844:	ldrd	r0, [sp, #24]
   14848:	ldrd	r6, [sp, #88]	; 0x58
   1484c:	strd	r4, [sp, #72]	; 0x48
   14850:	adds	r0, r0, r8
   14854:	adc	r1, r1, r9
   14858:	ldrd	r4, [sp, #40]	; 0x28
   1485c:	strd	r0, [sp, #112]	; 0x70
   14860:	eor	r0, r0, r2
   14864:	eor	r1, r1, r3
   14868:	mov	r3, r1
   1486c:	lsl	r2, r0, #1
   14870:	orr	r3, r2, r3, lsr #31
   14874:	str	r3, [sp, #32]
   14878:	lsl	r1, r1, #1
   1487c:	add	r3, sp, #256	; 0x100
   14880:	orr	r1, r1, r0, lsr #31
   14884:	str	r1, [sp, #36]	; 0x24
   14888:	ldrd	r0, [r3]
   1488c:	ldrd	r2, [sp, #80]	; 0x50
   14890:	adds	r0, r0, r2
   14894:	adc	r1, r1, r3
   14898:	ldrd	r2, [sp, #40]	; 0x28
   1489c:	adds	r2, r2, r0
   148a0:	adc	r3, r3, r1
   148a4:	mov	r0, r2
   148a8:	mov	r1, r3
   148ac:	ldrd	r2, [sp, #16]
   148b0:	eor	r3, r3, r1
   148b4:	adds	r6, r6, r3
   148b8:	eor	r2, r2, r0
   148bc:	adc	r7, r7, r2
   148c0:	eor	r4, r4, r6
   148c4:	eor	r5, r5, r7
   148c8:	lsr	ip, r4, #24
   148cc:	mov	r9, r2
   148d0:	orr	r2, ip, r5, lsl #8
   148d4:	lsr	ip, r5, #24
   148d8:	mov	r8, r3
   148dc:	orr	r3, ip, r4, lsl #8
   148e0:	ldrd	r4, [sp, #200]	; 0xc8
   148e4:	adds	r4, r4, r0
   148e8:	adc	r5, r5, r1
   148ec:	adds	r4, r4, r2
   148f0:	adc	r5, r5, r3
   148f4:	mov	r0, r4
   148f8:	mov	r1, r5
   148fc:	eor	r0, r0, r8
   14900:	eor	r1, r1, r9
   14904:	mov	r9, r1
   14908:	lsr	r1, r0, #16
   1490c:	orr	r1, r1, r9, lsl #16
   14910:	str	r1, [sp, #16]
   14914:	lsr	r1, r9, #16
   14918:	orr	r1, r1, r0, lsl #16
   1491c:	str	r1, [sp, #20]
   14920:	ldrd	r0, [sp, #16]
   14924:	strd	r4, [sp, #80]	; 0x50
   14928:	ldrd	r8, [sp, #112]	; 0x70
   1492c:	adds	r0, r0, r6
   14930:	adc	r1, r1, r7
   14934:	strd	r0, [sp, #88]	; 0x58
   14938:	eor	r0, r0, r2
   1493c:	eor	r1, r1, r3
   14940:	mov	r3, r1
   14944:	lsl	r2, r0, #1
   14948:	lsl	r1, r1, #1
   1494c:	orr	r5, r1, r0, lsr #31
   14950:	orr	r4, r2, r3, lsr #31
   14954:	ldrd	r0, [sp, #208]	; 0xd0
   14958:	ldrd	r2, [sp, #104]	; 0x68
   1495c:	adds	r0, r0, r2
   14960:	adc	r1, r1, r3
   14964:	ldrd	r2, [sp, #8]
   14968:	adds	r0, r0, r4
   1496c:	adc	r1, r1, r5
   14970:	eor	r3, r3, r1
   14974:	adds	r8, r8, r3
   14978:	eor	r2, r2, r0
   1497c:	adc	r9, r9, r2
   14980:	eor	r4, r4, r8
   14984:	eor	r5, r5, r9
   14988:	lsr	ip, r4, #24
   1498c:	mov	r7, r2
   14990:	orr	r2, ip, r5, lsl #8
   14994:	lsr	ip, r5, #24
   14998:	mov	r6, r3
   1499c:	orr	r3, ip, r4, lsl #8
   149a0:	ldrd	r4, [sp]
   149a4:	adds	r4, r4, r0
   149a8:	adc	r5, r5, r1
   149ac:	adds	r4, r4, r2
   149b0:	adc	r5, r5, r3
   149b4:	mov	r0, r4
   149b8:	mov	r1, r5
   149bc:	eor	r0, r0, r6
   149c0:	eor	r1, r1, r7
   149c4:	mov	r7, r1
   149c8:	lsr	r1, r0, #16
   149cc:	orr	r1, r1, r7, lsl #16
   149d0:	str	r1, [sp, #8]
   149d4:	lsr	r1, r7, #16
   149d8:	orr	r1, r1, r0, lsl #16
   149dc:	str	r1, [sp, #12]
   149e0:	ldrd	r0, [sp, #8]
   149e4:	ldrd	r6, [sp, #88]	; 0x58
   149e8:	strd	r4, [sp, #104]	; 0x68
   149ec:	adds	r0, r0, r8
   149f0:	adc	r1, r1, r9
   149f4:	ldrd	r4, [sp, #56]	; 0x38
   149f8:	strd	r0, [sp, #112]	; 0x70
   149fc:	eor	r0, r0, r2
   14a00:	eor	r1, r1, r3
   14a04:	mov	r3, r1
   14a08:	lsl	r2, r0, #1
   14a0c:	lsl	r1, r1, #1
   14a10:	orr	r1, r1, r0, lsr #31
   14a14:	orr	r3, r2, r3, lsr #31
   14a18:	str	r1, [sp, #44]	; 0x2c
   14a1c:	str	r3, [sp, #40]	; 0x28
   14a20:	ldrd	r0, [sp, #176]	; 0xb0
   14a24:	ldrd	r2, [sp, #64]	; 0x40
   14a28:	adds	r0, r0, r2
   14a2c:	adc	r1, r1, r3
   14a30:	ldrd	r2, [sp, #56]	; 0x38
   14a34:	adds	r2, r2, r0
   14a38:	adc	r3, r3, r1
   14a3c:	mov	r0, r2
   14a40:	mov	r1, r3
   14a44:	ldrd	r2, [sp, #24]
   14a48:	eor	r3, r3, r1
   14a4c:	adds	r6, r6, r3
   14a50:	eor	r2, r2, r0
   14a54:	adc	r7, r7, r2
   14a58:	eor	r4, r4, r6
   14a5c:	eor	r5, r5, r7
   14a60:	lsr	ip, r4, #24
   14a64:	mov	r9, r2
   14a68:	orr	r2, ip, r5, lsl #8
   14a6c:	lsr	ip, r5, #24
   14a70:	mov	r8, r3
   14a74:	orr	r3, ip, r4, lsl #8
   14a78:	ldrd	r4, [sp, #192]	; 0xc0
   14a7c:	adds	r4, r4, r0
   14a80:	adc	r5, r5, r1
   14a84:	adds	r4, r4, r2
   14a88:	adc	r5, r5, r3
   14a8c:	mov	r0, r4
   14a90:	mov	r1, r5
   14a94:	eor	r0, r0, r8
   14a98:	eor	r1, r1, r9
   14a9c:	mov	r9, r1
   14aa0:	lsr	r1, r0, #16
   14aa4:	orr	r1, r1, r9, lsl #16
   14aa8:	str	r1, [sp, #24]
   14aac:	lsr	r1, r9, #16
   14ab0:	orr	r1, r1, r0, lsl #16
   14ab4:	str	r1, [sp, #28]
   14ab8:	ldrd	r0, [sp, #24]
   14abc:	strd	r4, [sp, #64]	; 0x40
   14ac0:	adds	r0, r0, r6
   14ac4:	adc	r1, r1, r7
   14ac8:	ldrd	r6, [sp, #96]	; 0x60
   14acc:	strd	r0, [sp, #88]	; 0x58
   14ad0:	eor	r0, r0, r2
   14ad4:	eor	r1, r1, r3
   14ad8:	mov	r3, r1
   14adc:	lsl	r2, r0, #1
   14ae0:	lsl	r1, r1, #1
   14ae4:	orr	r1, r1, r0, lsr #31
   14ae8:	orr	r3, r2, r3, lsr #31
   14aec:	str	r1, [sp, #60]	; 0x3c
   14af0:	str	r3, [sp, #56]	; 0x38
   14af4:	ldrd	r0, [sp, #152]	; 0x98
   14af8:	ldrd	r2, [sp, #72]	; 0x48
   14afc:	adds	r0, r0, r2
   14b00:	adc	r1, r1, r3
   14b04:	ldrd	r2, [sp, #16]
   14b08:	adds	r0, r0, sl
   14b0c:	adc	r1, r1, fp
   14b10:	eor	r3, r3, r1
   14b14:	adds	r6, r6, r3
   14b18:	eor	r2, r2, r0
   14b1c:	adc	r7, r7, r2
   14b20:	eor	r4, sl, r6
   14b24:	eor	r5, fp, r7
   14b28:	lsr	ip, r4, #24
   14b2c:	mov	r9, r2
   14b30:	orr	r2, ip, r5, lsl #8
   14b34:	lsr	ip, r5, #24
   14b38:	mov	r8, r3
   14b3c:	orr	r3, ip, r4, lsl #8
   14b40:	ldrd	r4, [sp, #168]	; 0xa8
   14b44:	adds	r4, r4, r0
   14b48:	adc	r5, r5, r1
   14b4c:	adds	r4, r4, r2
   14b50:	adc	r5, r5, r3
   14b54:	mov	r0, r4
   14b58:	mov	r1, r5
   14b5c:	eor	r0, r0, r8
   14b60:	eor	r1, r1, r9
   14b64:	mov	r9, r1
   14b68:	lsr	r1, r0, #16
   14b6c:	orr	r1, r1, r9, lsl #16
   14b70:	str	r1, [sp, #16]
   14b74:	lsr	r1, r9, #16
   14b78:	orr	r1, r1, r0, lsl #16
   14b7c:	str	r1, [sp, #20]
   14b80:	ldrd	r0, [sp, #16]
   14b84:	strd	r4, [sp, #72]	; 0x48
   14b88:	adds	r0, r0, r6
   14b8c:	adc	r1, r1, r7
   14b90:	strd	r0, [sp, #96]	; 0x60
   14b94:	eor	r0, r0, r2
   14b98:	eor	r1, r1, r3
   14b9c:	mov	r3, r1
   14ba0:	lsl	r2, r0, #1
   14ba4:	lsl	r1, r1, #1
   14ba8:	orr	fp, r1, r0, lsr #31
   14bac:	orr	sl, r2, r3, lsr #31
   14bb0:	ldrd	r0, [sp, #216]	; 0xd8
   14bb4:	ldrd	r2, [sp, #80]	; 0x50
   14bb8:	ldrd	r6, [sp, #120]	; 0x78
   14bbc:	ldrd	r4, [sp, #32]
   14bc0:	adds	r0, r0, r2
   14bc4:	adc	r1, r1, r3
   14bc8:	ldrd	r2, [sp, #32]
   14bcc:	adds	r2, r2, r0
   14bd0:	adc	r3, r3, r1
   14bd4:	mov	r0, r2
   14bd8:	mov	r1, r3
   14bdc:	ldrd	r2, [sp, #48]	; 0x30
   14be0:	eor	r3, r3, r1
   14be4:	adds	r6, r6, r3
   14be8:	eor	r2, r2, r0
   14bec:	adc	r7, r7, r2
   14bf0:	eor	r4, r4, r6
   14bf4:	eor	r5, r5, r7
   14bf8:	lsr	ip, r4, #24
   14bfc:	mov	r9, r2
   14c00:	orr	r2, ip, r5, lsl #8
   14c04:	lsr	ip, r5, #24
   14c08:	mov	r8, r3
   14c0c:	orr	r3, ip, r4, lsl #8
   14c10:	add	ip, sp, #256	; 0x100
   14c14:	ldrd	r4, [ip]
   14c18:	adds	r4, r4, r0
   14c1c:	adc	r5, r5, r1
   14c20:	adds	r4, r4, r2
   14c24:	adc	r5, r5, r3
   14c28:	mov	r0, r4
   14c2c:	mov	r1, r5
   14c30:	eor	r0, r0, r8
   14c34:	eor	r1, r1, r9
   14c38:	mov	r9, r1
   14c3c:	lsr	r1, r0, #16
   14c40:	strd	r4, [sp, #80]	; 0x50
   14c44:	orr	r4, r1, r9, lsl #16
   14c48:	lsr	r1, r9, #16
   14c4c:	adds	r6, r6, r4
   14c50:	orr	r5, r1, r0, lsl #16
   14c54:	adc	r7, r7, r5
   14c58:	eor	r3, r3, r7
   14c5c:	eor	r2, r2, r6
   14c60:	lsl	r1, r3, #1
   14c64:	orr	r1, r1, r2, lsr #31
   14c68:	lsl	r2, r2, #1
   14c6c:	orr	r3, r2, r3, lsr #31
   14c70:	str	r1, [sp, #36]	; 0x24
   14c74:	str	r3, [sp, #32]
   14c78:	ldrd	r0, [sp, #248]	; 0xf8
   14c7c:	ldrd	r2, [sp, #104]	; 0x68
   14c80:	adds	r0, r0, r2
   14c84:	adc	r1, r1, r3
   14c88:	ldrd	r2, [sp, #56]	; 0x38
   14c8c:	adds	r2, r2, r0
   14c90:	adc	r3, r3, r1
   14c94:	eor	r4, r4, r2
   14c98:	eor	r5, r5, r3
   14c9c:	mov	r0, r2
   14ca0:	mov	r1, r3
   14ca4:	ldrd	r2, [sp, #96]	; 0x60
   14ca8:	mov	r8, r5
   14cac:	mov	r9, r4
   14cb0:	adds	r2, r2, r5
   14cb4:	adc	r3, r3, r4
   14cb8:	ldrd	r4, [sp, #56]	; 0x38
   14cbc:	strd	r2, [sp, #96]	; 0x60
   14cc0:	eor	r4, r4, r2
   14cc4:	eor	r5, r5, r3
   14cc8:	lsr	ip, r4, #24
   14ccc:	orr	r2, ip, r5, lsl #8
   14cd0:	lsr	ip, r5, #24
   14cd4:	orr	r3, ip, r4, lsl #8
   14cd8:	ldrd	r4, [sp, #144]	; 0x90
   14cdc:	adds	r4, r4, r0
   14ce0:	adc	r5, r5, r1
   14ce4:	adds	r4, r4, r2
   14ce8:	adc	r5, r5, r3
   14cec:	mov	r0, r4
   14cf0:	mov	r1, r5
   14cf4:	eor	r0, r0, r8
   14cf8:	eor	r1, r1, r9
   14cfc:	mov	r9, r1
   14d00:	lsr	r1, r0, #16
   14d04:	orr	r1, r1, r9, lsl #16
   14d08:	str	r1, [sp, #48]	; 0x30
   14d0c:	lsr	r1, r9, #16
   14d10:	orr	r1, r1, r0, lsl #16
   14d14:	str	r1, [sp, #52]	; 0x34
   14d18:	strd	r4, [sp, #104]	; 0x68
   14d1c:	ldrd	r0, [sp, #96]	; 0x60
   14d20:	ldrd	r4, [sp, #48]	; 0x30
   14d24:	adds	r0, r0, r4
   14d28:	adc	r1, r1, r5
   14d2c:	strd	r0, [sp, #96]	; 0x60
   14d30:	eor	r0, r0, r2
   14d34:	eor	r1, r1, r3
   14d38:	mov	r3, r1
   14d3c:	lsl	r2, r0, #1
   14d40:	lsl	r1, r1, #1
   14d44:	orr	r1, r1, r0, lsr #31
   14d48:	orr	r3, r2, r3, lsr #31
   14d4c:	str	r1, [sp, #60]	; 0x3c
   14d50:	str	r3, [sp, #56]	; 0x38
   14d54:	ldrd	r0, [sp, #224]	; 0xe0
   14d58:	ldrd	r2, [sp, #64]	; 0x40
   14d5c:	adds	r0, r0, r2
   14d60:	adc	r1, r1, r3
   14d64:	ldrd	r2, [sp, #8]
   14d68:	adds	r0, r0, sl
   14d6c:	adc	r1, r1, fp
   14d70:	eor	r3, r3, r1
   14d74:	adds	r6, r6, r3
   14d78:	eor	r2, r2, r0
   14d7c:	adc	r7, r7, r2
   14d80:	eor	r4, sl, r6
   14d84:	eor	r5, fp, r7
   14d88:	lsr	ip, r4, #24
   14d8c:	mov	r9, r2
   14d90:	orr	r2, ip, r5, lsl #8
   14d94:	lsr	ip, r5, #24
   14d98:	mov	r8, r3
   14d9c:	orr	r3, ip, r4, lsl #8
   14da0:	ldrd	r4, [sp, #232]	; 0xe8
   14da4:	adds	r4, r4, r0
   14da8:	adc	r5, r5, r1
   14dac:	adds	r4, r4, r2
   14db0:	adc	r5, r5, r3
   14db4:	mov	r0, r4
   14db8:	mov	r1, r5
   14dbc:	eor	r0, r0, r8
   14dc0:	eor	r1, r1, r9
   14dc4:	mov	r9, r1
   14dc8:	lsr	r1, r0, #16
   14dcc:	orr	r1, r1, r9, lsl #16
   14dd0:	str	r1, [sp, #8]
   14dd4:	lsr	r1, r9, #16
   14dd8:	orr	r1, r1, r0, lsl #16
   14ddc:	str	r1, [sp, #12]
   14de0:	strd	r4, [sp, #64]	; 0x40
   14de4:	ldrd	r0, [sp, #8]
   14de8:	ldrd	r8, [sp, #112]	; 0x70
   14dec:	ldrd	r4, [sp, #32]
   14df0:	adds	r0, r0, r6
   14df4:	adc	r1, r1, r7
   14df8:	strd	r0, [sp, #120]	; 0x78
   14dfc:	eor	r0, r0, r2
   14e00:	eor	r1, r1, r3
   14e04:	mov	r3, r1
   14e08:	lsl	r2, r0, #1
   14e0c:	lsl	r1, r1, #1
   14e10:	orr	fp, r1, r0, lsr #31
   14e14:	orr	sl, r2, r3, lsr #31
   14e18:	ldrd	r0, [sp, #184]	; 0xb8
   14e1c:	ldrd	r2, [sp, #72]	; 0x48
   14e20:	adds	r0, r0, r2
   14e24:	adc	r1, r1, r3
   14e28:	ldrd	r2, [sp, #32]
   14e2c:	adds	r2, r2, r0
   14e30:	adc	r3, r3, r1
   14e34:	mov	r0, r2
   14e38:	mov	r1, r3
   14e3c:	ldrd	r2, [sp, #24]
   14e40:	eor	r3, r3, r1
   14e44:	adds	r8, r8, r3
   14e48:	eor	r2, r2, r0
   14e4c:	adc	r9, r9, r2
   14e50:	eor	r4, r4, r8
   14e54:	eor	r5, r5, r9
   14e58:	lsr	ip, r4, #24
   14e5c:	mov	r7, r2
   14e60:	orr	r2, ip, r5, lsl #8
   14e64:	lsr	ip, r5, #24
   14e68:	mov	r6, r3
   14e6c:	orr	r3, ip, r4, lsl #8
   14e70:	ldrd	r4, [sp, #200]	; 0xc8
   14e74:	adds	r4, r4, r0
   14e78:	adc	r5, r5, r1
   14e7c:	adds	r4, r4, r2
   14e80:	adc	r5, r5, r3
   14e84:	mov	r0, r4
   14e88:	mov	r1, r5
   14e8c:	eor	r0, r0, r6
   14e90:	eor	r1, r1, r7
   14e94:	mov	r7, r1
   14e98:	lsr	r1, r0, #16
   14e9c:	orr	r1, r1, r7, lsl #16
   14ea0:	str	r1, [sp, #24]
   14ea4:	lsr	r1, r7, #16
   14ea8:	orr	r1, r1, r0, lsl #16
   14eac:	str	r1, [sp, #28]
   14eb0:	ldrd	r0, [sp, #24]
   14eb4:	ldrd	r6, [sp, #88]	; 0x58
   14eb8:	strd	r4, [sp, #72]	; 0x48
   14ebc:	adds	r0, r0, r8
   14ec0:	adc	r1, r1, r9
   14ec4:	ldrd	r4, [sp, #40]	; 0x28
   14ec8:	strd	r0, [sp, #112]	; 0x70
   14ecc:	eor	r0, r0, r2
   14ed0:	eor	r1, r1, r3
   14ed4:	mov	r3, r1
   14ed8:	lsl	r2, r0, #1
   14edc:	lsl	r1, r1, #1
   14ee0:	orr	r1, r1, r0, lsr #31
   14ee4:	orr	r3, r2, r3, lsr #31
   14ee8:	str	r1, [sp, #36]	; 0x24
   14eec:	str	r3, [sp, #32]
   14ef0:	ldrd	r0, [sp, #160]	; 0xa0
   14ef4:	ldrd	r2, [sp, #80]	; 0x50
   14ef8:	adds	r0, r0, r2
   14efc:	adc	r1, r1, r3
   14f00:	ldrd	r2, [sp, #40]	; 0x28
   14f04:	adds	r2, r2, r0
   14f08:	adc	r3, r3, r1
   14f0c:	mov	r0, r2
   14f10:	mov	r1, r3
   14f14:	ldrd	r2, [sp, #16]
   14f18:	eor	r3, r3, r1
   14f1c:	adds	r6, r6, r3
   14f20:	eor	r2, r2, r0
   14f24:	adc	r7, r7, r2
   14f28:	eor	r4, r4, r6
   14f2c:	eor	r5, r5, r7
   14f30:	lsr	ip, r4, #24
   14f34:	mov	r9, r2
   14f38:	orr	r2, ip, r5, lsl #8
   14f3c:	lsr	ip, r5, #24
   14f40:	mov	r8, r3
   14f44:	orr	r3, ip, r4, lsl #8
   14f48:	ldrd	r4, [sp, #240]	; 0xf0
   14f4c:	adds	r4, r4, r0
   14f50:	adc	r5, r5, r1
   14f54:	adds	r4, r4, r2
   14f58:	adc	r5, r5, r3
   14f5c:	mov	r0, r4
   14f60:	mov	r1, r5
   14f64:	eor	r0, r0, r8
   14f68:	eor	r1, r1, r9
   14f6c:	mov	r9, r1
   14f70:	lsr	r1, r0, #16
   14f74:	orr	r1, r1, r9, lsl #16
   14f78:	str	r1, [sp, #16]
   14f7c:	lsr	r1, r9, #16
   14f80:	orr	r1, r1, r0, lsl #16
   14f84:	str	r1, [sp, #20]
   14f88:	ldrd	r0, [sp, #16]
   14f8c:	strd	r4, [sp, #80]	; 0x50
   14f90:	ldrd	r8, [sp, #112]	; 0x70
   14f94:	adds	r0, r0, r6
   14f98:	adc	r1, r1, r7
   14f9c:	strd	r0, [sp, #88]	; 0x58
   14fa0:	eor	r0, r0, r2
   14fa4:	eor	r1, r1, r3
   14fa8:	mov	r3, r1
   14fac:	lsl	r2, r0, #1
   14fb0:	lsl	r1, r1, #1
   14fb4:	orr	r5, r1, r0, lsr #31
   14fb8:	orr	r4, r2, r3, lsr #31
   14fbc:	ldrd	r0, [sp, #152]	; 0x98
   14fc0:	ldrd	r2, [sp, #104]	; 0x68
   14fc4:	adds	r0, r0, r2
   14fc8:	adc	r1, r1, r3
   14fcc:	ldrd	r2, [sp, #8]
   14fd0:	adds	r0, r0, r4
   14fd4:	adc	r1, r1, r5
   14fd8:	eor	r3, r3, r1
   14fdc:	adds	r8, r8, r3
   14fe0:	eor	r2, r2, r0
   14fe4:	adc	r9, r9, r2
   14fe8:	eor	r4, r4, r8
   14fec:	eor	r5, r5, r9
   14ff0:	lsr	ip, r4, #24
   14ff4:	mov	r7, r2
   14ff8:	orr	r2, ip, r5, lsl #8
   14ffc:	lsr	ip, r5, #24
   15000:	mov	r6, r3
   15004:	orr	r3, ip, r4, lsl #8
   15008:	ldrd	r4, [sp, #232]	; 0xe8
   1500c:	adds	r4, r4, r0
   15010:	adc	r5, r5, r1
   15014:	adds	r4, r4, r2
   15018:	adc	r5, r5, r3
   1501c:	mov	r0, r4
   15020:	mov	r1, r5
   15024:	eor	r0, r0, r6
   15028:	eor	r1, r1, r7
   1502c:	mov	r7, r1
   15030:	lsr	r1, r0, #16
   15034:	orr	r1, r1, r7, lsl #16
   15038:	str	r1, [sp, #8]
   1503c:	lsr	r1, r7, #16
   15040:	orr	r1, r1, r0, lsl #16
   15044:	str	r1, [sp, #12]
   15048:	ldrd	r0, [sp, #8]
   1504c:	ldrd	r6, [sp, #88]	; 0x58
   15050:	strd	r4, [sp, #104]	; 0x68
   15054:	adds	r0, r0, r8
   15058:	adc	r1, r1, r9
   1505c:	ldrd	r4, [sp, #56]	; 0x38
   15060:	strd	r0, [sp, #112]	; 0x70
   15064:	eor	r0, r0, r2
   15068:	eor	r1, r1, r3
   1506c:	mov	r3, r1
   15070:	lsl	r2, r0, #1
   15074:	lsl	r1, r1, #1
   15078:	orr	r1, r1, r0, lsr #31
   1507c:	orr	r3, r2, r3, lsr #31
   15080:	str	r1, [sp, #44]	; 0x2c
   15084:	str	r3, [sp, #40]	; 0x28
   15088:	ldrd	r0, [sp, #184]	; 0xb8
   1508c:	ldrd	r2, [sp, #64]	; 0x40
   15090:	adds	r0, r0, r2
   15094:	adc	r1, r1, r3
   15098:	ldrd	r2, [sp, #56]	; 0x38
   1509c:	adds	r2, r2, r0
   150a0:	adc	r3, r3, r1
   150a4:	mov	r0, r2
   150a8:	mov	r1, r3
   150ac:	ldrd	r2, [sp, #24]
   150b0:	eor	r3, r3, r1
   150b4:	adds	r6, r6, r3
   150b8:	eor	r2, r2, r0
   150bc:	adc	r7, r7, r2
   150c0:	eor	r4, r4, r6
   150c4:	eor	r5, r5, r7
   150c8:	lsr	ip, r4, #24
   150cc:	mov	r9, r2
   150d0:	orr	r2, ip, r5, lsl #8
   150d4:	lsr	ip, r5, #24
   150d8:	mov	r8, r3
   150dc:	orr	r3, ip, r4, lsl #8
   150e0:	ldrd	r4, [sp, #216]	; 0xd8
   150e4:	adds	r4, r4, r0
   150e8:	adc	r5, r5, r1
   150ec:	adds	r4, r4, r2
   150f0:	adc	r5, r5, r3
   150f4:	mov	r0, r4
   150f8:	mov	r1, r5
   150fc:	eor	r0, r0, r8
   15100:	eor	r1, r1, r9
   15104:	mov	r9, r1
   15108:	lsr	r1, r0, #16
   1510c:	orr	r1, r1, r9, lsl #16
   15110:	str	r1, [sp, #24]
   15114:	lsr	r1, r9, #16
   15118:	orr	r1, r1, r0, lsl #16
   1511c:	str	r1, [sp, #28]
   15120:	ldrd	r0, [sp, #24]
   15124:	strd	r4, [sp, #64]	; 0x40
   15128:	adds	r0, r0, r6
   1512c:	adc	r1, r1, r7
   15130:	ldrd	r6, [sp, #96]	; 0x60
   15134:	strd	r0, [sp, #88]	; 0x58
   15138:	eor	r0, r0, r2
   1513c:	eor	r1, r1, r3
   15140:	mov	r3, r1
   15144:	lsl	r2, r0, #1
   15148:	lsl	r1, r1, #1
   1514c:	orr	r1, r1, r0, lsr #31
   15150:	orr	r3, r2, r3, lsr #31
   15154:	str	r1, [sp, #60]	; 0x3c
   15158:	str	r3, [sp, #56]	; 0x38
   1515c:	ldrd	r0, [sp]
   15160:	ldrd	r2, [sp, #72]	; 0x48
   15164:	adds	r0, r0, r2
   15168:	adc	r1, r1, r3
   1516c:	ldrd	r2, [sp, #16]
   15170:	adds	r0, r0, sl
   15174:	adc	r1, r1, fp
   15178:	eor	r3, r3, r1
   1517c:	adds	r6, r6, r3
   15180:	eor	r2, r2, r0
   15184:	adc	r7, r7, r2
   15188:	eor	r4, sl, r6
   1518c:	eor	r5, fp, r7
   15190:	lsr	ip, r4, #24
   15194:	mov	r9, r2
   15198:	orr	r2, ip, r5, lsl #8
   1519c:	lsr	ip, r5, #24
   151a0:	mov	r8, r3
   151a4:	orr	r3, ip, r4, lsl #8
   151a8:	ldrd	r4, [sp, #224]	; 0xe0
   151ac:	adds	r4, r4, r0
   151b0:	adc	r5, r5, r1
   151b4:	adds	r4, r4, r2
   151b8:	adc	r5, r5, r3
   151bc:	mov	r0, r4
   151c0:	mov	r1, r5
   151c4:	eor	r0, r0, r8
   151c8:	eor	r1, r1, r9
   151cc:	mov	r9, r1
   151d0:	lsr	r1, r0, #16
   151d4:	orr	r1, r1, r9, lsl #16
   151d8:	str	r1, [sp, #16]
   151dc:	lsr	r1, r9, #16
   151e0:	orr	r1, r1, r0, lsl #16
   151e4:	str	r1, [sp, #20]
   151e8:	ldrd	r0, [sp, #16]
   151ec:	strd	r4, [sp, #72]	; 0x48
   151f0:	adds	r0, r0, r6
   151f4:	adc	r1, r1, r7
   151f8:	strd	r0, [sp, #96]	; 0x60
   151fc:	eor	r0, r0, r2
   15200:	eor	r1, r1, r3
   15204:	mov	r3, r1
   15208:	lsl	r2, r0, #1
   1520c:	lsl	r1, r1, #1
   15210:	orr	fp, r1, r0, lsr #31
   15214:	orr	sl, r2, r3, lsr #31
   15218:	ldrd	r0, [sp, #200]	; 0xc8
   1521c:	ldrd	r2, [sp, #80]	; 0x50
   15220:	ldrd	r6, [sp, #120]	; 0x78
   15224:	ldrd	r4, [sp, #32]
   15228:	adds	r0, r0, r2
   1522c:	adc	r1, r1, r3
   15230:	ldrd	r2, [sp, #32]
   15234:	adds	r2, r2, r0
   15238:	adc	r3, r3, r1
   1523c:	mov	r0, r2
   15240:	mov	r1, r3
   15244:	ldrd	r2, [sp, #48]	; 0x30
   15248:	eor	r3, r3, r1
   1524c:	adds	r6, r6, r3
   15250:	eor	r2, r2, r0
   15254:	adc	r7, r7, r2
   15258:	eor	r4, r4, r6
   1525c:	eor	r5, r5, r7
   15260:	lsr	ip, r4, #24
   15264:	mov	r9, r2
   15268:	orr	r2, ip, r5, lsl #8
   1526c:	lsr	ip, r5, #24
   15270:	mov	r8, r3
   15274:	orr	r3, ip, r4, lsl #8
   15278:	ldrd	r4, [sp, #160]	; 0xa0
   1527c:	adds	r4, r4, r0
   15280:	adc	r5, r5, r1
   15284:	adds	r4, r4, r2
   15288:	adc	r5, r5, r3
   1528c:	mov	r0, r4
   15290:	mov	r1, r5
   15294:	eor	r0, r0, r8
   15298:	eor	r1, r1, r9
   1529c:	mov	r9, r1
   152a0:	lsr	r1, r0, #16
   152a4:	strd	r4, [sp, #80]	; 0x50
   152a8:	orr	r4, r1, r9, lsl #16
   152ac:	lsr	r1, r9, #16
   152b0:	adds	r6, r6, r4
   152b4:	orr	r5, r1, r0, lsl #16
   152b8:	adc	r7, r7, r5
   152bc:	eor	r3, r3, r7
   152c0:	eor	r2, r2, r6
   152c4:	lsl	r1, r3, #1
   152c8:	orr	r1, r1, r2, lsr #31
   152cc:	lsl	r2, r2, #1
   152d0:	orr	r3, r2, r3, lsr #31
   152d4:	str	r1, [sp, #36]	; 0x24
   152d8:	str	r3, [sp, #32]
   152dc:	ldrd	r0, [sp, #168]	; 0xa8
   152e0:	ldrd	r2, [sp, #104]	; 0x68
   152e4:	adds	r0, r0, r2
   152e8:	adc	r1, r1, r3
   152ec:	ldrd	r2, [sp, #56]	; 0x38
   152f0:	adds	r2, r2, r0
   152f4:	adc	r3, r3, r1
   152f8:	eor	r4, r4, r2
   152fc:	eor	r5, r5, r3
   15300:	mov	r0, r2
   15304:	mov	r1, r3
   15308:	ldrd	r2, [sp, #96]	; 0x60
   1530c:	mov	r8, r5
   15310:	mov	r9, r4
   15314:	adds	r2, r2, r5
   15318:	adc	r3, r3, r4
   1531c:	ldrd	r4, [sp, #56]	; 0x38
   15320:	strd	r2, [sp, #96]	; 0x60
   15324:	eor	r4, r4, r2
   15328:	eor	r5, r5, r3
   1532c:	lsr	ip, r4, #24
   15330:	orr	r2, ip, r5, lsl #8
   15334:	lsr	ip, r5, #24
   15338:	orr	r3, ip, r4, lsl #8
   1533c:	ldrd	r4, [sp, #240]	; 0xf0
   15340:	adds	r4, r4, r0
   15344:	adc	r5, r5, r1
   15348:	adds	r4, r4, r2
   1534c:	adc	r5, r5, r3
   15350:	mov	r0, r4
   15354:	mov	r1, r5
   15358:	eor	r0, r0, r8
   1535c:	eor	r1, r1, r9
   15360:	mov	r9, r1
   15364:	lsr	r1, r0, #16
   15368:	orr	r1, r1, r9, lsl #16
   1536c:	str	r1, [sp, #48]	; 0x30
   15370:	lsr	r1, r9, #16
   15374:	orr	r1, r1, r0, lsl #16
   15378:	str	r1, [sp, #52]	; 0x34
   1537c:	strd	r4, [sp, #104]	; 0x68
   15380:	ldrd	r0, [sp, #96]	; 0x60
   15384:	ldrd	r4, [sp, #48]	; 0x30
   15388:	adds	r0, r0, r4
   1538c:	adc	r1, r1, r5
   15390:	strd	r0, [sp, #96]	; 0x60
   15394:	eor	r0, r0, r2
   15398:	eor	r1, r1, r3
   1539c:	mov	r3, r1
   153a0:	lsl	r2, r0, #1
   153a4:	lsl	r1, r1, #1
   153a8:	orr	r1, r1, r0, lsr #31
   153ac:	orr	r3, r2, r3, lsr #31
   153b0:	str	r1, [sp, #60]	; 0x3c
   153b4:	str	r3, [sp, #56]	; 0x38
   153b8:	ldrd	r0, [sp, #192]	; 0xc0
   153bc:	ldrd	r2, [sp, #64]	; 0x40
   153c0:	adds	r0, r0, r2
   153c4:	adc	r1, r1, r3
   153c8:	ldrd	r2, [sp, #8]
   153cc:	adds	r0, r0, sl
   153d0:	adc	r1, r1, fp
   153d4:	eor	r3, r3, r1
   153d8:	adds	r6, r6, r3
   153dc:	eor	r2, r2, r0
   153e0:	adc	r7, r7, r2
   153e4:	eor	r4, sl, r6
   153e8:	eor	r5, fp, r7
   153ec:	lsr	ip, r4, #24
   153f0:	mov	r9, r2
   153f4:	orr	r2, ip, r5, lsl #8
   153f8:	lsr	ip, r5, #24
   153fc:	mov	r8, r3
   15400:	orr	r3, ip, r4, lsl #8
   15404:	ldrd	r4, [sp, #176]	; 0xb0
   15408:	adds	r4, r4, r0
   1540c:	adc	r5, r5, r1
   15410:	adds	r4, r4, r2
   15414:	adc	r5, r5, r3
   15418:	mov	r0, r4
   1541c:	mov	r1, r5
   15420:	eor	r0, r0, r8
   15424:	eor	r1, r1, r9
   15428:	mov	r9, r1
   1542c:	lsr	r1, r0, #16
   15430:	orr	r1, r1, r9, lsl #16
   15434:	str	r1, [sp, #8]
   15438:	lsr	r1, r9, #16
   1543c:	orr	r1, r1, r0, lsl #16
   15440:	str	r1, [sp, #12]
   15444:	strd	r4, [sp, #64]	; 0x40
   15448:	ldrd	r0, [sp, #8]
   1544c:	ldrd	r8, [sp, #112]	; 0x70
   15450:	ldrd	r4, [sp, #32]
   15454:	adds	r0, r0, r6
   15458:	adc	r1, r1, r7
   1545c:	strd	r0, [sp, #120]	; 0x78
   15460:	eor	r0, r0, r2
   15464:	eor	r1, r1, r3
   15468:	mov	r3, r1
   1546c:	lsl	r2, r0, #1
   15470:	orr	sl, r2, r3, lsr #31
   15474:	add	r3, sp, #256	; 0x100
   15478:	lsl	r1, r1, #1
   1547c:	orr	fp, r1, r0, lsr #31
   15480:	ldrd	r0, [r3]
   15484:	ldrd	r2, [sp, #72]	; 0x48
   15488:	adds	r0, r0, r2
   1548c:	adc	r1, r1, r3
   15490:	ldrd	r2, [sp, #32]
   15494:	adds	r2, r2, r0
   15498:	adc	r3, r3, r1
   1549c:	mov	r0, r2
   154a0:	mov	r1, r3
   154a4:	ldrd	r2, [sp, #24]
   154a8:	eor	r3, r3, r1
   154ac:	adds	r8, r8, r3
   154b0:	eor	r2, r2, r0
   154b4:	adc	r9, r9, r2
   154b8:	eor	r4, r4, r8
   154bc:	eor	r5, r5, r9
   154c0:	lsr	ip, r4, #24
   154c4:	mov	r7, r2
   154c8:	orr	r2, ip, r5, lsl #8
   154cc:	lsr	ip, r5, #24
   154d0:	mov	r6, r3
   154d4:	orr	r3, ip, r4, lsl #8
   154d8:	ldrd	r4, [sp, #248]	; 0xf8
   154dc:	adds	r4, r4, r0
   154e0:	adc	r5, r5, r1
   154e4:	adds	r4, r4, r2
   154e8:	adc	r5, r5, r3
   154ec:	mov	r0, r4
   154f0:	mov	r1, r5
   154f4:	eor	r0, r0, r6
   154f8:	eor	r1, r1, r7
   154fc:	mov	r7, r1
   15500:	lsr	r1, r0, #16
   15504:	orr	r1, r1, r7, lsl #16
   15508:	str	r1, [sp, #24]
   1550c:	lsr	r1, r7, #16
   15510:	orr	r1, r1, r0, lsl #16
   15514:	str	r1, [sp, #28]
   15518:	ldrd	r0, [sp, #24]
   1551c:	ldrd	r6, [sp, #88]	; 0x58
   15520:	strd	r4, [sp, #72]	; 0x48
   15524:	adds	r0, r0, r8
   15528:	adc	r1, r1, r9
   1552c:	ldrd	r4, [sp, #40]	; 0x28
   15530:	strd	r0, [sp, #112]	; 0x70
   15534:	eor	r0, r0, r2
   15538:	eor	r1, r1, r3
   1553c:	mov	r3, r1
   15540:	lsl	r2, r0, #1
   15544:	lsl	r1, r1, #1
   15548:	orr	r1, r1, r0, lsr #31
   1554c:	orr	r3, r2, r3, lsr #31
   15550:	str	r1, [sp, #36]	; 0x24
   15554:	str	r3, [sp, #32]
   15558:	ldrd	r0, [sp, #144]	; 0x90
   1555c:	ldrd	r2, [sp, #80]	; 0x50
   15560:	adds	r0, r0, r2
   15564:	adc	r1, r1, r3
   15568:	ldrd	r2, [sp, #40]	; 0x28
   1556c:	adds	r2, r2, r0
   15570:	adc	r3, r3, r1
   15574:	mov	r0, r2
   15578:	mov	r1, r3
   1557c:	ldrd	r2, [sp, #16]
   15580:	eor	r3, r3, r1
   15584:	adds	r6, r6, r3
   15588:	eor	r2, r2, r0
   1558c:	adc	r7, r7, r2
   15590:	eor	r4, r4, r6
   15594:	eor	r5, r5, r7
   15598:	lsr	ip, r4, #24
   1559c:	mov	r9, r2
   155a0:	orr	r2, ip, r5, lsl #8
   155a4:	lsr	ip, r5, #24
   155a8:	mov	r8, r3
   155ac:	orr	r3, ip, r4, lsl #8
   155b0:	ldrd	r4, [sp, #208]	; 0xd0
   155b4:	adds	r4, r4, r0
   155b8:	adc	r5, r5, r1
   155bc:	adds	r4, r4, r2
   155c0:	adc	r5, r5, r3
   155c4:	mov	r0, r4
   155c8:	mov	r1, r5
   155cc:	eor	r0, r0, r8
   155d0:	eor	r1, r1, r9
   155d4:	mov	r9, r1
   155d8:	lsr	r1, r0, #16
   155dc:	orr	r1, r1, r9, lsl #16
   155e0:	str	r1, [sp, #16]
   155e4:	lsr	r1, r9, #16
   155e8:	orr	r1, r1, r0, lsl #16
   155ec:	str	r1, [sp, #20]
   155f0:	ldrd	r0, [sp, #16]
   155f4:	strd	r4, [sp, #80]	; 0x50
   155f8:	ldrd	r8, [sp, #112]	; 0x70
   155fc:	adds	r0, r0, r6
   15600:	adc	r1, r1, r7
   15604:	strd	r0, [sp, #88]	; 0x58
   15608:	eor	r0, r0, r2
   1560c:	eor	r1, r1, r3
   15610:	mov	r3, r1
   15614:	lsl	r2, r0, #1
   15618:	lsl	r1, r1, #1
   1561c:	orr	r5, r1, r0, lsr #31
   15620:	orr	r4, r2, r3, lsr #31
   15624:	ldrd	r0, [sp, #232]	; 0xe8
   15628:	ldrd	r2, [sp, #104]	; 0x68
   1562c:	adds	r0, r0, r2
   15630:	adc	r1, r1, r3
   15634:	ldrd	r2, [sp, #8]
   15638:	adds	r0, r0, r4
   1563c:	adc	r1, r1, r5
   15640:	eor	r3, r3, r1
   15644:	adds	r8, r8, r3
   15648:	eor	r2, r2, r0
   1564c:	adc	r9, r9, r2
   15650:	eor	r4, r4, r8
   15654:	eor	r5, r5, r9
   15658:	lsr	ip, r4, #24
   1565c:	mov	r7, r2
   15660:	orr	r2, ip, r5, lsl #8
   15664:	lsr	ip, r5, #24
   15668:	mov	r6, r3
   1566c:	orr	r3, ip, r4, lsl #8
   15670:	ldrd	r4, [sp, #176]	; 0xb0
   15674:	adds	r4, r4, r0
   15678:	adc	r5, r5, r1
   1567c:	adds	r4, r4, r2
   15680:	adc	r5, r5, r3
   15684:	mov	r0, r4
   15688:	mov	r1, r5
   1568c:	eor	r0, r0, r6
   15690:	eor	r1, r1, r7
   15694:	mov	r7, r1
   15698:	lsr	r1, r0, #16
   1569c:	orr	r1, r1, r7, lsl #16
   156a0:	str	r1, [sp, #8]
   156a4:	lsr	r1, r7, #16
   156a8:	orr	r1, r1, r0, lsl #16
   156ac:	str	r1, [sp, #12]
   156b0:	ldrd	r0, [sp, #8]
   156b4:	ldrd	r6, [sp, #88]	; 0x58
   156b8:	strd	r4, [sp, #104]	; 0x68
   156bc:	adds	r0, r0, r8
   156c0:	adc	r1, r1, r9
   156c4:	ldrd	r4, [sp, #56]	; 0x38
   156c8:	strd	r0, [sp, #112]	; 0x70
   156cc:	eor	r0, r0, r2
   156d0:	eor	r1, r1, r3
   156d4:	mov	r3, r1
   156d8:	lsl	r2, r0, #1
   156dc:	lsl	r1, r1, #1
   156e0:	orr	r1, r1, r0, lsr #31
   156e4:	orr	r3, r2, r3, lsr #31
   156e8:	str	r1, [sp, #44]	; 0x2c
   156ec:	str	r3, [sp, #40]	; 0x28
   156f0:	ldrd	r0, [sp, #144]	; 0x90
   156f4:	ldrd	r2, [sp, #64]	; 0x40
   156f8:	adds	r0, r0, r2
   156fc:	adc	r1, r1, r3
   15700:	ldrd	r2, [sp, #56]	; 0x38
   15704:	adds	r2, r2, r0
   15708:	adc	r3, r3, r1
   1570c:	mov	r0, r2
   15710:	mov	r1, r3
   15714:	ldrd	r2, [sp, #24]
   15718:	eor	r3, r3, r1
   1571c:	adds	r6, r6, r3
   15720:	eor	r2, r2, r0
   15724:	adc	r7, r7, r2
   15728:	eor	r4, r4, r6
   1572c:	eor	r5, r5, r7
   15730:	lsr	ip, r4, #24
   15734:	mov	r9, r2
   15738:	orr	r2, ip, r5, lsl #8
   1573c:	lsr	ip, r5, #24
   15740:	mov	r8, r3
   15744:	orr	r3, ip, r4, lsl #8
   15748:	add	ip, sp, #256	; 0x100
   1574c:	ldrd	r4, [ip]
   15750:	adds	r4, r4, r0
   15754:	adc	r5, r5, r1
   15758:	adds	r4, r4, r2
   1575c:	adc	r5, r5, r3
   15760:	mov	r0, r4
   15764:	mov	r1, r5
   15768:	eor	r0, r0, r8
   1576c:	eor	r1, r1, r9
   15770:	mov	r9, r1
   15774:	lsr	r1, r0, #16
   15778:	orr	r1, r1, r9, lsl #16
   1577c:	str	r1, [sp, #24]
   15780:	lsr	r1, r9, #16
   15784:	orr	r1, r1, r0, lsl #16
   15788:	str	r1, [sp, #28]
   1578c:	ldrd	r0, [sp, #24]
   15790:	strd	r4, [sp, #64]	; 0x40
   15794:	adds	r0, r0, r6
   15798:	adc	r1, r1, r7
   1579c:	ldrd	r6, [sp, #96]	; 0x60
   157a0:	strd	r0, [sp, #88]	; 0x58
   157a4:	eor	r0, r0, r2
   157a8:	eor	r1, r1, r3
   157ac:	mov	r3, r1
   157b0:	lsl	r2, r0, #1
   157b4:	lsl	r1, r1, #1
   157b8:	orr	r1, r1, r0, lsr #31
   157bc:	orr	r3, r2, r3, lsr #31
   157c0:	str	r1, [sp, #60]	; 0x3c
   157c4:	str	r3, [sp, #56]	; 0x38
   157c8:	ldrd	r0, [sp, #248]	; 0xf8
   157cc:	ldrd	r2, [sp, #72]	; 0x48
   157d0:	adds	r0, r0, r2
   157d4:	adc	r1, r1, r3
   157d8:	ldrd	r2, [sp, #16]
   157dc:	adds	r0, r0, sl
   157e0:	adc	r1, r1, fp
   157e4:	eor	r3, r3, r1
   157e8:	adds	r6, r6, r3
   157ec:	eor	r2, r2, r0
   157f0:	adc	r7, r7, r2
   157f4:	eor	r4, sl, r6
   157f8:	eor	r5, fp, r7
   157fc:	lsr	ip, r4, #24
   15800:	mov	r9, r2
   15804:	orr	r2, ip, r5, lsl #8
   15808:	lsr	ip, r5, #24
   1580c:	mov	r8, r3
   15810:	orr	r3, ip, r4, lsl #8
   15814:	ldrd	r4, [sp, #240]	; 0xf0
   15818:	adds	r4, r4, r0
   1581c:	adc	r5, r5, r1
   15820:	adds	r4, r4, r2
   15824:	adc	r5, r5, r3
   15828:	mov	r0, r4
   1582c:	mov	r1, r5
   15830:	eor	r0, r0, r8
   15834:	eor	r1, r1, r9
   15838:	mov	r9, r1
   1583c:	lsr	r1, r0, #16
   15840:	orr	r1, r1, r9, lsl #16
   15844:	str	r1, [sp, #16]
   15848:	lsr	r1, r9, #16
   1584c:	orr	r1, r1, r0, lsl #16
   15850:	str	r1, [sp, #20]
   15854:	ldrd	r0, [sp, #16]
   15858:	strd	r4, [sp, #72]	; 0x48
   1585c:	adds	r0, r0, r6
   15860:	adc	r1, r1, r7
   15864:	strd	r0, [sp, #96]	; 0x60
   15868:	eor	r0, r0, r2
   1586c:	eor	r1, r1, r3
   15870:	mov	r3, r1
   15874:	lsl	r2, r0, #1
   15878:	lsl	r1, r1, #1
   1587c:	orr	fp, r1, r0, lsr #31
   15880:	orr	sl, r2, r3, lsr #31
   15884:	ldrd	r0, [sp, #168]	; 0xa8
   15888:	ldrd	r2, [sp, #80]	; 0x50
   1588c:	ldrd	r6, [sp, #120]	; 0x78
   15890:	ldrd	r4, [sp, #32]
   15894:	adds	r0, r0, r2
   15898:	adc	r1, r1, r3
   1589c:	ldrd	r2, [sp, #32]
   158a0:	adds	r2, r2, r0
   158a4:	adc	r3, r3, r1
   158a8:	mov	r0, r2
   158ac:	mov	r1, r3
   158b0:	ldrd	r2, [sp, #48]	; 0x30
   158b4:	eor	r3, r3, r1
   158b8:	adds	r6, r6, r3
   158bc:	eor	r2, r2, r0
   158c0:	adc	r7, r7, r2
   158c4:	eor	r4, r4, r6
   158c8:	eor	r5, r5, r7
   158cc:	lsr	ip, r4, #24
   158d0:	mov	r9, r2
   158d4:	orr	r2, ip, r5, lsl #8
   158d8:	lsr	ip, r5, #24
   158dc:	mov	r8, r3
   158e0:	orr	r3, ip, r4, lsl #8
   158e4:	ldrd	r4, [sp, #216]	; 0xd8
   158e8:	adds	r4, r4, r0
   158ec:	adc	r5, r5, r1
   158f0:	adds	r4, r4, r2
   158f4:	adc	r5, r5, r3
   158f8:	mov	r0, r4
   158fc:	mov	r1, r5
   15900:	eor	r0, r0, r8
   15904:	eor	r1, r1, r9
   15908:	mov	r9, r1
   1590c:	lsr	r1, r0, #16
   15910:	strd	r4, [sp, #80]	; 0x50
   15914:	orr	r4, r1, r9, lsl #16
   15918:	lsr	r1, r9, #16
   1591c:	adds	r6, r6, r4
   15920:	orr	r5, r1, r0, lsl #16
   15924:	adc	r7, r7, r5
   15928:	eor	r3, r3, r7
   1592c:	eor	r2, r2, r6
   15930:	lsl	r1, r3, #1
   15934:	orr	r1, r1, r2, lsr #31
   15938:	lsl	r2, r2, #1
   1593c:	orr	r3, r2, r3, lsr #31
   15940:	str	r1, [sp, #36]	; 0x24
   15944:	str	r3, [sp, #32]
   15948:	ldrd	r0, [sp]
   1594c:	ldrd	r2, [sp, #104]	; 0x68
   15950:	adds	r0, r0, r2
   15954:	adc	r1, r1, r3
   15958:	ldrd	r2, [sp, #56]	; 0x38
   1595c:	adds	r2, r2, r0
   15960:	adc	r3, r3, r1
   15964:	eor	r4, r4, r2
   15968:	eor	r5, r5, r3
   1596c:	mov	r0, r2
   15970:	mov	r1, r3
   15974:	ldrd	r2, [sp, #96]	; 0x60
   15978:	mov	r8, r5
   1597c:	mov	r9, r4
   15980:	adds	r2, r2, r5
   15984:	adc	r3, r3, r4
   15988:	ldrd	r4, [sp, #56]	; 0x38
   1598c:	strd	r2, [sp, #96]	; 0x60
   15990:	eor	r4, r4, r2
   15994:	eor	r5, r5, r3
   15998:	lsr	ip, r4, #24
   1599c:	orr	r2, ip, r5, lsl #8
   159a0:	lsr	ip, r5, #24
   159a4:	orr	r3, ip, r4, lsl #8
   159a8:	ldrd	r4, [sp, #192]	; 0xc0
   159ac:	adds	r4, r4, r0
   159b0:	adc	r5, r5, r1
   159b4:	adds	r4, r4, r2
   159b8:	adc	r5, r5, r3
   159bc:	mov	r0, r4
   159c0:	mov	r1, r5
   159c4:	eor	r0, r0, r8
   159c8:	eor	r1, r1, r9
   159cc:	mov	r9, r1
   159d0:	lsr	r1, r0, #16
   159d4:	orr	r1, r1, r9, lsl #16
   159d8:	str	r1, [sp, #48]	; 0x30
   159dc:	lsr	r1, r9, #16
   159e0:	orr	r1, r1, r0, lsl #16
   159e4:	str	r1, [sp, #52]	; 0x34
   159e8:	strd	r4, [sp, #104]	; 0x68
   159ec:	ldrd	r0, [sp, #96]	; 0x60
   159f0:	ldrd	r4, [sp, #48]	; 0x30
   159f4:	adds	r0, r0, r4
   159f8:	adc	r1, r1, r5
   159fc:	strd	r0, [sp, #96]	; 0x60
   15a00:	eor	r0, r0, r2
   15a04:	eor	r1, r1, r3
   15a08:	mov	r3, r1
   15a0c:	lsl	r2, r0, #1
   15a10:	lsl	r1, r1, #1
   15a14:	orr	r1, r1, r0, lsr #31
   15a18:	orr	r3, r2, r3, lsr #31
   15a1c:	str	r1, [sp, #60]	; 0x3c
   15a20:	str	r3, [sp, #56]	; 0x38
   15a24:	ldrd	r0, [sp, #184]	; 0xb8
   15a28:	ldrd	r2, [sp, #64]	; 0x40
   15a2c:	adds	r0, r0, r2
   15a30:	adc	r1, r1, r3
   15a34:	ldrd	r2, [sp, #8]
   15a38:	adds	r0, r0, sl
   15a3c:	adc	r1, r1, fp
   15a40:	eor	r3, r3, r1
   15a44:	adds	r6, r6, r3
   15a48:	eor	r2, r2, r0
   15a4c:	adc	r7, r7, r2
   15a50:	eor	r4, sl, r6
   15a54:	eor	r5, fp, r7
   15a58:	lsr	ip, r4, #24
   15a5c:	mov	r9, r2
   15a60:	orr	r2, ip, r5, lsl #8
   15a64:	lsr	ip, r5, #24
   15a68:	mov	r8, r3
   15a6c:	orr	r3, ip, r4, lsl #8
   15a70:	ldrd	r4, [sp, #160]	; 0xa0
   15a74:	adds	r4, r4, r0
   15a78:	adc	r5, r5, r1
   15a7c:	adds	r4, r4, r2
   15a80:	adc	r5, r5, r3
   15a84:	mov	r0, r4
   15a88:	mov	r1, r5
   15a8c:	eor	r0, r0, r8
   15a90:	eor	r1, r1, r9
   15a94:	mov	r9, r1
   15a98:	lsr	r1, r0, #16
   15a9c:	orr	r1, r1, r9, lsl #16
   15aa0:	str	r1, [sp, #8]
   15aa4:	lsr	r1, r9, #16
   15aa8:	orr	r1, r1, r0, lsl #16
   15aac:	str	r1, [sp, #12]
   15ab0:	strd	r4, [sp, #64]	; 0x40
   15ab4:	ldrd	r0, [sp, #8]
   15ab8:	ldrd	r8, [sp, #112]	; 0x70
   15abc:	ldrd	r4, [sp, #32]
   15ac0:	adds	r0, r0, r6
   15ac4:	adc	r1, r1, r7
   15ac8:	strd	r0, [sp, #120]	; 0x78
   15acc:	eor	r0, r0, r2
   15ad0:	eor	r1, r1, r3
   15ad4:	mov	r3, r1
   15ad8:	lsl	r2, r0, #1
   15adc:	lsl	r1, r1, #1
   15ae0:	orr	fp, r1, r0, lsr #31
   15ae4:	orr	sl, r2, r3, lsr #31
   15ae8:	ldrd	r0, [sp, #208]	; 0xd0
   15aec:	ldrd	r2, [sp, #72]	; 0x48
   15af0:	adds	r0, r0, r2
   15af4:	adc	r1, r1, r3
   15af8:	ldrd	r2, [sp, #32]
   15afc:	adds	r2, r2, r0
   15b00:	adc	r3, r3, r1
   15b04:	mov	r0, r2
   15b08:	mov	r1, r3
   15b0c:	ldrd	r2, [sp, #24]
   15b10:	eor	r3, r3, r1
   15b14:	adds	r8, r8, r3
   15b18:	eor	r2, r2, r0
   15b1c:	adc	r9, r9, r2
   15b20:	eor	r4, r4, r8
   15b24:	eor	r5, r5, r9
   15b28:	lsr	ip, r4, #24
   15b2c:	mov	r7, r2
   15b30:	orr	r2, ip, r5, lsl #8
   15b34:	lsr	ip, r5, #24
   15b38:	mov	r6, r3
   15b3c:	orr	r3, ip, r4, lsl #8
   15b40:	ldrd	r4, [sp, #152]	; 0x98
   15b44:	adds	r4, r4, r0
   15b48:	adc	r5, r5, r1
   15b4c:	adds	r4, r4, r2
   15b50:	adc	r5, r5, r3
   15b54:	mov	r0, r4
   15b58:	mov	r1, r5
   15b5c:	eor	r0, r0, r6
   15b60:	eor	r1, r1, r7
   15b64:	mov	r7, r1
   15b68:	lsr	r1, r0, #16
   15b6c:	orr	r1, r1, r7, lsl #16
   15b70:	str	r1, [sp, #24]
   15b74:	lsr	r1, r7, #16
   15b78:	orr	r1, r1, r0, lsl #16
   15b7c:	str	r1, [sp, #28]
   15b80:	ldrd	r0, [sp, #24]
   15b84:	ldrd	r6, [sp, #88]	; 0x58
   15b88:	strd	r4, [sp, #72]	; 0x48
   15b8c:	adds	r0, r0, r8
   15b90:	adc	r1, r1, r9
   15b94:	ldrd	r4, [sp, #40]	; 0x28
   15b98:	strd	r0, [sp, #112]	; 0x70
   15b9c:	eor	r0, r0, r2
   15ba0:	eor	r1, r1, r3
   15ba4:	mov	r3, r1
   15ba8:	lsl	r2, r0, #1
   15bac:	lsl	r1, r1, #1
   15bb0:	orr	r1, r1, r0, lsr #31
   15bb4:	orr	r3, r2, r3, lsr #31
   15bb8:	str	r1, [sp, #36]	; 0x24
   15bbc:	str	r3, [sp, #32]
   15bc0:	ldrd	r0, [sp, #200]	; 0xc8
   15bc4:	ldrd	r2, [sp, #80]	; 0x50
   15bc8:	adds	r0, r0, r2
   15bcc:	adc	r1, r1, r3
   15bd0:	ldrd	r2, [sp, #40]	; 0x28
   15bd4:	adds	r2, r2, r0
   15bd8:	adc	r3, r3, r1
   15bdc:	mov	r0, r2
   15be0:	mov	r1, r3
   15be4:	ldrd	r2, [sp, #16]
   15be8:	eor	r3, r3, r1
   15bec:	adds	r6, r6, r3
   15bf0:	eor	r2, r2, r0
   15bf4:	adc	r7, r7, r2
   15bf8:	eor	r4, r4, r6
   15bfc:	eor	r5, r5, r7
   15c00:	lsr	ip, r4, #24
   15c04:	mov	r9, r2
   15c08:	orr	r2, ip, r5, lsl #8
   15c0c:	lsr	ip, r5, #24
   15c10:	mov	r8, r3
   15c14:	orr	r3, ip, r4, lsl #8
   15c18:	ldrd	r4, [sp, #224]	; 0xe0
   15c1c:	adds	r4, r4, r0
   15c20:	adc	r5, r5, r1
   15c24:	adds	r4, r4, r2
   15c28:	adc	r5, r5, r3
   15c2c:	mov	r0, r4
   15c30:	mov	r1, r5
   15c34:	eor	r0, r0, r8
   15c38:	eor	r1, r1, r9
   15c3c:	mov	r9, r1
   15c40:	lsr	r1, r0, #16
   15c44:	orr	r1, r1, r9, lsl #16
   15c48:	str	r1, [sp, #16]
   15c4c:	lsr	r1, r9, #16
   15c50:	orr	r1, r1, r0, lsl #16
   15c54:	str	r1, [sp, #20]
   15c58:	ldrd	r0, [sp, #16]
   15c5c:	strd	r4, [sp, #80]	; 0x50
   15c60:	ldrd	r8, [sp, #112]	; 0x70
   15c64:	adds	r0, r0, r6
   15c68:	adc	r1, r1, r7
   15c6c:	strd	r0, [sp, #88]	; 0x58
   15c70:	eor	r0, r0, r2
   15c74:	eor	r1, r1, r3
   15c78:	mov	r3, r1
   15c7c:	lsl	r2, r0, #1
   15c80:	lsl	r1, r1, #1
   15c84:	orr	r5, r1, r0, lsr #31
   15c88:	orr	r4, r2, r3, lsr #31
   15c8c:	ldrd	r0, [sp, #240]	; 0xf0
   15c90:	ldrd	r2, [sp, #104]	; 0x68
   15c94:	adds	r0, r0, r2
   15c98:	adc	r1, r1, r3
   15c9c:	ldrd	r2, [sp, #8]
   15ca0:	adds	r0, r0, r4
   15ca4:	adc	r1, r1, r5
   15ca8:	eor	r3, r3, r1
   15cac:	adds	r8, r8, r3
   15cb0:	eor	r2, r2, r0
   15cb4:	adc	r9, r9, r2
   15cb8:	eor	r4, r4, r8
   15cbc:	eor	r5, r5, r9
   15cc0:	lsr	ip, r4, #24
   15cc4:	mov	r7, r2
   15cc8:	orr	r2, ip, r5, lsl #8
   15ccc:	lsr	ip, r5, #24
   15cd0:	mov	r6, r3
   15cd4:	orr	r3, ip, r4, lsl #8
   15cd8:	ldrd	r4, [sp, #224]	; 0xe0
   15cdc:	adds	r4, r4, r0
   15ce0:	adc	r5, r5, r1
   15ce4:	adds	r4, r4, r2
   15ce8:	adc	r5, r5, r3
   15cec:	mov	r0, r4
   15cf0:	mov	r1, r5
   15cf4:	eor	r0, r0, r6
   15cf8:	eor	r1, r1, r7
   15cfc:	mov	r7, r1
   15d00:	lsr	r1, r0, #16
   15d04:	orr	r1, r1, r7, lsl #16
   15d08:	str	r1, [sp, #8]
   15d0c:	lsr	r1, r7, #16
   15d10:	orr	r1, r1, r0, lsl #16
   15d14:	str	r1, [sp, #12]
   15d18:	ldrd	r0, [sp, #8]
   15d1c:	ldrd	r6, [sp, #88]	; 0x58
   15d20:	strd	r4, [sp, #104]	; 0x68
   15d24:	adds	r0, r0, r8
   15d28:	adc	r1, r1, r9
   15d2c:	ldrd	r4, [sp, #56]	; 0x38
   15d30:	strd	r0, [sp, #112]	; 0x70
   15d34:	eor	r0, r0, r2
   15d38:	eor	r1, r1, r3
   15d3c:	mov	r3, r1
   15d40:	lsl	r2, r0, #1
   15d44:	lsl	r1, r1, #1
   15d48:	orr	r1, r1, r0, lsr #31
   15d4c:	orr	r3, r2, r3, lsr #31
   15d50:	str	r1, [sp, #44]	; 0x2c
   15d54:	str	r3, [sp, #40]	; 0x28
   15d58:	ldrd	r0, [sp, #192]	; 0xc0
   15d5c:	ldrd	r2, [sp, #64]	; 0x40
   15d60:	adds	r0, r0, r2
   15d64:	adc	r1, r1, r3
   15d68:	ldrd	r2, [sp, #56]	; 0x38
   15d6c:	adds	r2, r2, r0
   15d70:	adc	r3, r3, r1
   15d74:	mov	r0, r2
   15d78:	mov	r1, r3
   15d7c:	ldrd	r2, [sp, #24]
   15d80:	eor	r3, r3, r1
   15d84:	adds	r6, r6, r3
   15d88:	eor	r2, r2, r0
   15d8c:	adc	r7, r7, r2
   15d90:	eor	r4, r4, r6
   15d94:	eor	r5, r5, r7
   15d98:	lsr	ip, r4, #24
   15d9c:	mov	r9, r2
   15da0:	orr	r2, ip, r5, lsl #8
   15da4:	lsr	ip, r5, #24
   15da8:	mov	r8, r3
   15dac:	orr	r3, ip, r4, lsl #8
   15db0:	ldrd	r4, [sp, #248]	; 0xf8
   15db4:	adds	r4, r4, r0
   15db8:	adc	r5, r5, r1
   15dbc:	adds	r4, r4, r2
   15dc0:	adc	r5, r5, r3
   15dc4:	mov	r0, r4
   15dc8:	mov	r1, r5
   15dcc:	eor	r0, r0, r8
   15dd0:	eor	r1, r1, r9
   15dd4:	mov	r9, r1
   15dd8:	lsr	r1, r0, #16
   15ddc:	orr	r1, r1, r9, lsl #16
   15de0:	str	r1, [sp, #24]
   15de4:	lsr	r1, r9, #16
   15de8:	orr	r1, r1, r0, lsl #16
   15dec:	str	r1, [sp, #28]
   15df0:	ldrd	r0, [sp, #24]
   15df4:	strd	r4, [sp, #64]	; 0x40
   15df8:	adds	r0, r0, r6
   15dfc:	adc	r1, r1, r7
   15e00:	ldrd	r6, [sp, #96]	; 0x60
   15e04:	strd	r0, [sp, #88]	; 0x58
   15e08:	eor	r0, r0, r2
   15e0c:	eor	r1, r1, r3
   15e10:	mov	r3, r1
   15e14:	lsl	r2, r0, #1
   15e18:	lsl	r1, r1, #1
   15e1c:	orr	r1, r1, r0, lsr #31
   15e20:	orr	r3, r2, r3, lsr #31
   15e24:	str	r1, [sp, #60]	; 0x3c
   15e28:	str	r3, [sp, #56]	; 0x38
   15e2c:	ldrd	r0, [sp, #232]	; 0xe8
   15e30:	ldrd	r2, [sp, #72]	; 0x48
   15e34:	adds	r0, r0, r2
   15e38:	adc	r1, r1, r3
   15e3c:	ldrd	r2, [sp, #16]
   15e40:	adds	r0, r0, sl
   15e44:	adc	r1, r1, fp
   15e48:	eor	r3, r3, r1
   15e4c:	adds	r6, r6, r3
   15e50:	eor	r2, r2, r0
   15e54:	adc	r7, r7, r2
   15e58:	eor	r4, sl, r6
   15e5c:	eor	r5, fp, r7
   15e60:	lsr	ip, r4, #24
   15e64:	mov	r9, r2
   15e68:	orr	r2, ip, r5, lsl #8
   15e6c:	lsr	ip, r5, #24
   15e70:	mov	r8, r3
   15e74:	orr	r3, ip, r4, lsl #8
   15e78:	ldrd	r4, [sp, #144]	; 0x90
   15e7c:	adds	r4, r4, r0
   15e80:	adc	r5, r5, r1
   15e84:	adds	r4, r4, r2
   15e88:	adc	r5, r5, r3
   15e8c:	mov	r0, r4
   15e90:	mov	r1, r5
   15e94:	eor	r0, r0, r8
   15e98:	eor	r1, r1, r9
   15e9c:	mov	r9, r1
   15ea0:	lsr	r1, r0, #16
   15ea4:	orr	r1, r1, r9, lsl #16
   15ea8:	str	r1, [sp, #16]
   15eac:	lsr	r1, r9, #16
   15eb0:	orr	r1, r1, r0, lsl #16
   15eb4:	str	r1, [sp, #20]
   15eb8:	ldrd	r0, [sp, #16]
   15ebc:	strd	r4, [sp, #72]	; 0x48
   15ec0:	adds	r0, r0, r6
   15ec4:	adc	r1, r1, r7
   15ec8:	strd	r0, [sp, #96]	; 0x60
   15ecc:	eor	r0, r0, r2
   15ed0:	eor	r1, r1, r3
   15ed4:	mov	r3, r1
   15ed8:	lsl	r2, r0, #1
   15edc:	lsl	r1, r1, #1
   15ee0:	orr	fp, r1, r0, lsr #31
   15ee4:	orr	sl, r2, r3, lsr #31
   15ee8:	ldrd	r0, [sp, #160]	; 0xa0
   15eec:	ldrd	r2, [sp, #80]	; 0x50
   15ef0:	ldrd	r6, [sp, #120]	; 0x78
   15ef4:	ldrd	r4, [sp, #32]
   15ef8:	adds	r0, r0, r2
   15efc:	adc	r1, r1, r3
   15f00:	ldrd	r2, [sp, #32]
   15f04:	adds	r2, r2, r0
   15f08:	adc	r3, r3, r1
   15f0c:	mov	r0, r2
   15f10:	mov	r1, r3
   15f14:	ldrd	r2, [sp, #48]	; 0x30
   15f18:	eor	r3, r3, r1
   15f1c:	adds	r6, r6, r3
   15f20:	eor	r2, r2, r0
   15f24:	adc	r7, r7, r2
   15f28:	eor	r4, r4, r6
   15f2c:	eor	r5, r5, r7
   15f30:	lsr	ip, r4, #24
   15f34:	mov	r9, r2
   15f38:	orr	r2, ip, r5, lsl #8
   15f3c:	lsr	ip, r5, #24
   15f40:	mov	r8, r3
   15f44:	orr	r3, ip, r4, lsl #8
   15f48:	ldrd	r4, [sp, #208]	; 0xd0
   15f4c:	adds	r4, r4, r0
   15f50:	adc	r5, r5, r1
   15f54:	adds	r4, r4, r2
   15f58:	adc	r5, r5, r3
   15f5c:	mov	r0, r4
   15f60:	mov	r1, r5
   15f64:	eor	r0, r0, r8
   15f68:	eor	r1, r1, r9
   15f6c:	mov	r9, r1
   15f70:	lsr	r1, r0, #16
   15f74:	strd	r4, [sp, #80]	; 0x50
   15f78:	orr	r4, r1, r9, lsl #16
   15f7c:	lsr	r1, r9, #16
   15f80:	adds	r6, r6, r4
   15f84:	orr	r5, r1, r0, lsl #16
   15f88:	adc	r7, r7, r5
   15f8c:	eor	r3, r3, r7
   15f90:	eor	r2, r2, r6
   15f94:	lsl	r1, r3, #1
   15f98:	orr	r1, r1, r2, lsr #31
   15f9c:	lsl	r2, r2, #1
   15fa0:	orr	r3, r2, r3, lsr #31
   15fa4:	str	r1, [sp, #36]	; 0x24
   15fa8:	str	r3, [sp, #32]
   15fac:	ldrd	r0, [sp, #176]	; 0xb0
   15fb0:	ldrd	r2, [sp, #104]	; 0x68
   15fb4:	adds	r0, r0, r2
   15fb8:	adc	r1, r1, r3
   15fbc:	ldrd	r2, [sp, #56]	; 0x38
   15fc0:	adds	r2, r2, r0
   15fc4:	adc	r3, r3, r1
   15fc8:	eor	r4, r4, r2
   15fcc:	eor	r5, r5, r3
   15fd0:	mov	r0, r2
   15fd4:	mov	r1, r3
   15fd8:	ldrd	r2, [sp, #96]	; 0x60
   15fdc:	mov	r8, r5
   15fe0:	mov	r9, r4
   15fe4:	adds	r2, r2, r5
   15fe8:	adc	r3, r3, r4
   15fec:	ldrd	r4, [sp, #56]	; 0x38
   15ff0:	strd	r2, [sp, #96]	; 0x60
   15ff4:	eor	r4, r4, r2
   15ff8:	eor	r5, r5, r3
   15ffc:	lsr	ip, r4, #24
   16000:	orr	r2, ip, r5, lsl #8
   16004:	lsr	ip, r5, #24
   16008:	orr	r3, ip, r4, lsl #8
   1600c:	ldrd	r4, [sp]
   16010:	adds	r4, r4, r0
   16014:	adc	r5, r5, r1
   16018:	adds	r4, r4, r2
   1601c:	adc	r5, r5, r3
   16020:	mov	r0, r4
   16024:	mov	r1, r5
   16028:	eor	r0, r0, r8
   1602c:	eor	r1, r1, r9
   16030:	mov	r9, r1
   16034:	lsr	r1, r0, #16
   16038:	orr	r1, r1, r9, lsl #16
   1603c:	str	r1, [sp, #48]	; 0x30
   16040:	lsr	r1, r9, #16
   16044:	orr	r1, r1, r0, lsl #16
   16048:	str	r1, [sp, #52]	; 0x34
   1604c:	strd	r4, [sp, #104]	; 0x68
   16050:	ldrd	r0, [sp, #96]	; 0x60
   16054:	ldrd	r4, [sp, #48]	; 0x30
   16058:	adds	r0, r0, r4
   1605c:	adc	r1, r1, r5
   16060:	strd	r0, [sp, #96]	; 0x60
   16064:	eor	r0, r0, r2
   16068:	eor	r1, r1, r3
   1606c:	mov	r3, r1
   16070:	lsl	r2, r0, #1
   16074:	orr	r3, r2, r3, lsr #31
   16078:	str	r3, [sp, #56]	; 0x38
   1607c:	lsl	r1, r1, #1
   16080:	add	r3, sp, #256	; 0x100
   16084:	orr	r1, r1, r0, lsr #31
   16088:	str	r1, [sp, #60]	; 0x3c
   1608c:	ldrd	r0, [r3]
   16090:	ldrd	r2, [sp, #64]	; 0x40
   16094:	adds	r0, r0, r2
   16098:	adc	r1, r1, r3
   1609c:	ldrd	r2, [sp, #8]
   160a0:	adds	r0, r0, sl
   160a4:	adc	r1, r1, fp
   160a8:	eor	r3, r3, r1
   160ac:	adds	r6, r6, r3
   160b0:	eor	r2, r2, r0
   160b4:	adc	r7, r7, r2
   160b8:	eor	r4, sl, r6
   160bc:	eor	r5, fp, r7
   160c0:	lsr	ip, r4, #24
   160c4:	mov	r9, r2
   160c8:	orr	r2, ip, r5, lsl #8
   160cc:	lsr	ip, r5, #24
   160d0:	mov	r8, r3
   160d4:	orr	r3, ip, r4, lsl #8
   160d8:	ldrd	r4, [sp, #168]	; 0xa8
   160dc:	adds	r4, r4, r0
   160e0:	adc	r5, r5, r1
   160e4:	adds	r4, r4, r2
   160e8:	adc	r5, r5, r3
   160ec:	mov	r0, r4
   160f0:	mov	r1, r5
   160f4:	eor	r0, r0, r8
   160f8:	eor	r1, r1, r9
   160fc:	mov	r9, r1
   16100:	lsr	r1, r0, #16
   16104:	orr	r1, r1, r9, lsl #16
   16108:	str	r1, [sp, #8]
   1610c:	lsr	r1, r9, #16
   16110:	orr	r1, r1, r0, lsl #16
   16114:	str	r1, [sp, #12]
   16118:	strd	r4, [sp, #64]	; 0x40
   1611c:	ldrd	r0, [sp, #8]
   16120:	ldrd	r8, [sp, #112]	; 0x70
   16124:	ldrd	r4, [sp, #32]
   16128:	adds	r0, r0, r6
   1612c:	adc	r1, r1, r7
   16130:	strd	r0, [sp, #120]	; 0x78
   16134:	eor	r0, r0, r2
   16138:	eor	r1, r1, r3
   1613c:	mov	r3, r1
   16140:	lsl	r2, r0, #1
   16144:	lsl	r1, r1, #1
   16148:	orr	fp, r1, r0, lsr #31
   1614c:	orr	sl, r2, r3, lsr #31
   16150:	ldrd	r0, [sp, #200]	; 0xc8
   16154:	ldrd	r2, [sp, #72]	; 0x48
   16158:	adds	r0, r0, r2
   1615c:	adc	r1, r1, r3
   16160:	ldrd	r2, [sp, #32]
   16164:	adds	r2, r2, r0
   16168:	adc	r3, r3, r1
   1616c:	mov	r0, r2
   16170:	mov	r1, r3
   16174:	ldrd	r2, [sp, #24]
   16178:	eor	r3, r3, r1
   1617c:	adds	r8, r8, r3
   16180:	eor	r2, r2, r0
   16184:	adc	r9, r9, r2
   16188:	eor	r4, r4, r8
   1618c:	eor	r5, r5, r9
   16190:	lsr	ip, r4, #24
   16194:	mov	r7, r2
   16198:	orr	r2, ip, r5, lsl #8
   1619c:	lsr	ip, r5, #24
   161a0:	mov	r6, r3
   161a4:	orr	r3, ip, r4, lsl #8
   161a8:	ldrd	r4, [sp, #184]	; 0xb8
   161ac:	adds	r4, r4, r0
   161b0:	adc	r5, r5, r1
   161b4:	adds	r4, r4, r2
   161b8:	adc	r5, r5, r3
   161bc:	mov	r0, r4
   161c0:	mov	r1, r5
   161c4:	eor	r0, r0, r6
   161c8:	eor	r1, r1, r7
   161cc:	mov	r7, r1
   161d0:	lsr	r1, r0, #16
   161d4:	orr	r1, r1, r7, lsl #16
   161d8:	str	r1, [sp, #24]
   161dc:	lsr	r1, r7, #16
   161e0:	orr	r1, r1, r0, lsl #16
   161e4:	str	r1, [sp, #28]
   161e8:	ldrd	r0, [sp, #24]
   161ec:	ldrd	r6, [sp, #88]	; 0x58
   161f0:	strd	r4, [sp, #72]	; 0x48
   161f4:	adds	r0, r0, r8
   161f8:	adc	r1, r1, r9
   161fc:	ldrd	r4, [sp, #40]	; 0x28
   16200:	strd	r0, [sp, #112]	; 0x70
   16204:	eor	r0, r0, r2
   16208:	eor	r1, r1, r3
   1620c:	mov	r3, r1
   16210:	lsl	r2, r0, #1
   16214:	lsl	r1, r1, #1
   16218:	orr	r1, r1, r0, lsr #31
   1621c:	orr	r3, r2, r3, lsr #31
   16220:	str	r1, [sp, #36]	; 0x24
   16224:	str	r3, [sp, #32]
   16228:	ldrd	r0, [sp, #152]	; 0x98
   1622c:	ldrd	r2, [sp, #80]	; 0x50
   16230:	adds	r0, r0, r2
   16234:	adc	r1, r1, r3
   16238:	ldrd	r2, [sp, #40]	; 0x28
   1623c:	adds	r2, r2, r0
   16240:	adc	r3, r3, r1
   16244:	mov	r0, r2
   16248:	mov	r1, r3
   1624c:	ldrd	r2, [sp, #16]
   16250:	eor	r3, r3, r1
   16254:	adds	r6, r6, r3
   16258:	eor	r2, r2, r0
   1625c:	adc	r7, r7, r2
   16260:	eor	r4, r4, r6
   16264:	eor	r5, r5, r7
   16268:	lsr	ip, r4, #24
   1626c:	mov	r9, r2
   16270:	orr	r2, ip, r5, lsl #8
   16274:	lsr	ip, r5, #24
   16278:	mov	r8, r3
   1627c:	orr	r3, ip, r4, lsl #8
   16280:	ldrd	r4, [sp, #216]	; 0xd8
   16284:	adds	r4, r4, r0
   16288:	adc	r5, r5, r1
   1628c:	adds	r4, r4, r2
   16290:	adc	r5, r5, r3
   16294:	mov	r0, r4
   16298:	mov	r1, r5
   1629c:	eor	r0, r0, r8
   162a0:	eor	r1, r1, r9
   162a4:	mov	r9, r1
   162a8:	lsr	r1, r0, #16
   162ac:	orr	r1, r1, r9, lsl #16
   162b0:	str	r1, [sp, #16]
   162b4:	lsr	r1, r9, #16
   162b8:	orr	r1, r1, r0, lsl #16
   162bc:	str	r1, [sp, #20]
   162c0:	ldrd	r0, [sp, #16]
   162c4:	strd	r4, [sp, #80]	; 0x50
   162c8:	ldrd	r8, [sp, #112]	; 0x70
   162cc:	adds	r0, r0, r6
   162d0:	adc	r1, r1, r7
   162d4:	strd	r0, [sp, #88]	; 0x58
   162d8:	eor	r0, r0, r2
   162dc:	eor	r1, r1, r3
   162e0:	mov	r3, r1
   162e4:	lsl	r2, r0, #1
   162e8:	lsl	r1, r1, #1
   162ec:	orr	r5, r1, r0, lsr #31
   162f0:	orr	r4, r2, r3, lsr #31
   162f4:	ldrd	r0, [sp, #184]	; 0xb8
   162f8:	ldrd	r2, [sp, #104]	; 0x68
   162fc:	adds	r0, r0, r2
   16300:	adc	r1, r1, r3
   16304:	ldrd	r2, [sp, #8]
   16308:	adds	r0, r0, r4
   1630c:	adc	r1, r1, r5
   16310:	eor	r3, r3, r1
   16314:	adds	r8, r8, r3
   16318:	eor	r2, r2, r0
   1631c:	adc	r9, r9, r2
   16320:	eor	r4, r4, r8
   16324:	eor	r5, r5, r9
   16328:	lsr	ip, r4, #24
   1632c:	mov	r7, r2
   16330:	orr	r2, ip, r5, lsl #8
   16334:	lsr	ip, r5, #24
   16338:	mov	r6, r3
   1633c:	orr	r3, ip, r4, lsl #8
   16340:	add	ip, sp, #256	; 0x100
   16344:	ldrd	r4, [ip]
   16348:	adds	r4, r4, r0
   1634c:	adc	r5, r5, r1
   16350:	adds	r4, r4, r2
   16354:	adc	r5, r5, r3
   16358:	mov	r0, r4
   1635c:	mov	r1, r5
   16360:	eor	r0, r0, r6
   16364:	eor	r1, r1, r7
   16368:	mov	r7, r1
   1636c:	lsr	r1, r0, #16
   16370:	orr	r1, r1, r7, lsl #16
   16374:	str	r1, [sp, #8]
   16378:	lsr	r1, r7, #16
   1637c:	orr	r1, r1, r0, lsl #16
   16380:	str	r1, [sp, #12]
   16384:	ldrd	r0, [sp, #8]
   16388:	ldrd	r6, [sp, #88]	; 0x58
   1638c:	strd	r4, [sp, #104]	; 0x68
   16390:	adds	r0, r0, r8
   16394:	adc	r1, r1, r9
   16398:	ldrd	r4, [sp, #56]	; 0x38
   1639c:	strd	r0, [sp, #112]	; 0x70
   163a0:	eor	r0, r0, r2
   163a4:	eor	r1, r1, r3
   163a8:	mov	r3, r1
   163ac:	lsl	r2, r0, #1
   163b0:	lsl	r1, r1, #1
   163b4:	orr	r1, r1, r0, lsr #31
   163b8:	orr	r3, r2, r3, lsr #31
   163bc:	str	r1, [sp, #44]	; 0x2c
   163c0:	str	r3, [sp, #40]	; 0x28
   163c4:	ldrd	r0, [sp, #248]	; 0xf8
   163c8:	ldrd	r2, [sp, #64]	; 0x40
   163cc:	adds	r0, r0, r2
   163d0:	adc	r1, r1, r3
   163d4:	ldrd	r2, [sp, #56]	; 0x38
   163d8:	adds	r2, r2, r0
   163dc:	adc	r3, r3, r1
   163e0:	mov	r0, r2
   163e4:	mov	r1, r3
   163e8:	ldrd	r2, [sp, #24]
   163ec:	eor	r3, r3, r1
   163f0:	adds	r6, r6, r3
   163f4:	eor	r2, r2, r0
   163f8:	adc	r7, r7, r2
   163fc:	eor	r4, r4, r6
   16400:	eor	r5, r5, r7
   16404:	lsr	ip, r4, #24
   16408:	mov	r9, r2
   1640c:	orr	r2, ip, r5, lsl #8
   16410:	lsr	ip, r5, #24
   16414:	mov	r8, r3
   16418:	orr	r3, ip, r4, lsl #8
   1641c:	ldrd	r4, [sp, #208]	; 0xd0
   16420:	adds	r4, r4, r0
   16424:	adc	r5, r5, r1
   16428:	adds	r4, r4, r2
   1642c:	adc	r5, r5, r3
   16430:	mov	r0, r4
   16434:	mov	r1, r5
   16438:	eor	r0, r0, r8
   1643c:	eor	r1, r1, r9
   16440:	mov	r9, r1
   16444:	lsr	r1, r0, #16
   16448:	orr	r1, r1, r9, lsl #16
   1644c:	str	r1, [sp, #24]
   16450:	lsr	r1, r9, #16
   16454:	orr	r1, r1, r0, lsl #16
   16458:	str	r1, [sp, #28]
   1645c:	ldrd	r0, [sp, #24]
   16460:	strd	r4, [sp, #64]	; 0x40
   16464:	adds	r0, r0, r6
   16468:	adc	r1, r1, r7
   1646c:	ldrd	r6, [sp, #96]	; 0x60
   16470:	strd	r0, [sp, #88]	; 0x58
   16474:	eor	r0, r0, r2
   16478:	eor	r1, r1, r3
   1647c:	mov	r3, r1
   16480:	lsl	r2, r0, #1
   16484:	lsl	r1, r1, #1
   16488:	orr	r1, r1, r0, lsr #31
   1648c:	orr	r3, r2, r3, lsr #31
   16490:	str	r1, [sp, #60]	; 0x3c
   16494:	str	r3, [sp, #56]	; 0x38
   16498:	ldrd	r0, [sp, #224]	; 0xe0
   1649c:	ldrd	r2, [sp, #72]	; 0x48
   164a0:	adds	r0, r0, r2
   164a4:	adc	r1, r1, r3
   164a8:	ldrd	r2, [sp, #16]
   164ac:	adds	r0, r0, sl
   164b0:	adc	r1, r1, fp
   164b4:	eor	r3, r3, r1
   164b8:	adds	r6, r6, r3
   164bc:	eor	r2, r2, r0
   164c0:	adc	r7, r7, r2
   164c4:	eor	r4, sl, r6
   164c8:	eor	r5, fp, r7
   164cc:	lsr	ip, r4, #24
   164d0:	mov	r9, r2
   164d4:	orr	r2, ip, r5, lsl #8
   164d8:	lsr	ip, r5, #24
   164dc:	mov	r8, r3
   164e0:	orr	r3, ip, r4, lsl #8
   164e4:	ldrd	r4, [sp, #160]	; 0xa0
   164e8:	adds	r4, r4, r0
   164ec:	adc	r5, r5, r1
   164f0:	adds	r4, r4, r2
   164f4:	adc	r5, r5, r3
   164f8:	mov	r0, r4
   164fc:	mov	r1, r5
   16500:	eor	r0, r0, r8
   16504:	eor	r1, r1, r9
   16508:	mov	r9, r1
   1650c:	lsr	r1, r0, #16
   16510:	orr	r1, r1, r9, lsl #16
   16514:	str	r1, [sp, #16]
   16518:	lsr	r1, r9, #16
   1651c:	orr	r1, r1, r0, lsl #16
   16520:	str	r1, [sp, #20]
   16524:	ldrd	r0, [sp, #16]
   16528:	strd	r4, [sp, #72]	; 0x48
   1652c:	adds	r0, r0, r6
   16530:	adc	r1, r1, r7
   16534:	strd	r0, [sp, #96]	; 0x60
   16538:	eor	r0, r0, r2
   1653c:	eor	r1, r1, r3
   16540:	mov	r3, r1
   16544:	lsl	r2, r0, #1
   16548:	lsl	r1, r1, #1
   1654c:	orr	fp, r1, r0, lsr #31
   16550:	orr	sl, r2, r3, lsr #31
   16554:	ldrd	r0, [sp]
   16558:	ldrd	r2, [sp, #80]	; 0x50
   1655c:	ldrd	r6, [sp, #120]	; 0x78
   16560:	ldrd	r4, [sp, #32]
   16564:	adds	r0, r0, r2
   16568:	adc	r1, r1, r3
   1656c:	ldrd	r2, [sp, #32]
   16570:	adds	r2, r2, r0
   16574:	adc	r3, r3, r1
   16578:	mov	r0, r2
   1657c:	mov	r1, r3
   16580:	ldrd	r2, [sp, #48]	; 0x30
   16584:	eor	r3, r3, r1
   16588:	adds	r6, r6, r3
   1658c:	eor	r2, r2, r0
   16590:	adc	r7, r7, r2
   16594:	eor	r4, r4, r6
   16598:	eor	r5, r5, r7
   1659c:	lsr	ip, r4, #24
   165a0:	mov	r9, r2
   165a4:	orr	r2, ip, r5, lsl #8
   165a8:	lsr	ip, r5, #24
   165ac:	mov	r8, r3
   165b0:	orr	r3, ip, r4, lsl #8
   165b4:	ldrd	r4, [sp, #200]	; 0xc8
   165b8:	adds	r4, r4, r0
   165bc:	adc	r5, r5, r1
   165c0:	adds	r4, r4, r2
   165c4:	adc	r5, r5, r3
   165c8:	mov	r0, r4
   165cc:	mov	r1, r5
   165d0:	eor	r0, r0, r8
   165d4:	eor	r1, r1, r9
   165d8:	mov	r9, r1
   165dc:	lsr	r1, r0, #16
   165e0:	strd	r4, [sp, #80]	; 0x50
   165e4:	orr	r4, r1, r9, lsl #16
   165e8:	lsr	r1, r9, #16
   165ec:	adds	r6, r6, r4
   165f0:	orr	r5, r1, r0, lsl #16
   165f4:	adc	r7, r7, r5
   165f8:	eor	r3, r3, r7
   165fc:	eor	r2, r2, r6
   16600:	lsl	r1, r3, #1
   16604:	orr	r1, r1, r2, lsr #31
   16608:	lsl	r2, r2, #1
   1660c:	orr	r3, r2, r3, lsr #31
   16610:	str	r1, [sp, #36]	; 0x24
   16614:	str	r3, [sp, #32]
   16618:	ldrd	r0, [sp, #232]	; 0xe8
   1661c:	ldrd	r2, [sp, #104]	; 0x68
   16620:	adds	r0, r0, r2
   16624:	adc	r1, r1, r3
   16628:	ldrd	r2, [sp, #56]	; 0x38
   1662c:	adds	r2, r2, r0
   16630:	adc	r3, r3, r1
   16634:	eor	r4, r4, r2
   16638:	eor	r5, r5, r3
   1663c:	mov	r0, r2
   16640:	mov	r1, r3
   16644:	ldrd	r2, [sp, #96]	; 0x60
   16648:	mov	r8, r5
   1664c:	mov	r9, r4
   16650:	adds	r2, r2, r5
   16654:	adc	r3, r3, r4
   16658:	ldrd	r4, [sp, #56]	; 0x38
   1665c:	strd	r2, [sp, #96]	; 0x60
   16660:	eor	r4, r4, r2
   16664:	eor	r5, r5, r3
   16668:	lsr	ip, r4, #24
   1666c:	orr	r2, ip, r5, lsl #8
   16670:	lsr	ip, r5, #24
   16674:	orr	r3, ip, r4, lsl #8
   16678:	ldrd	r4, [sp, #152]	; 0x98
   1667c:	adds	r4, r4, r0
   16680:	adc	r5, r5, r1
   16684:	adds	r4, r4, r2
   16688:	adc	r5, r5, r3
   1668c:	mov	r0, r4
   16690:	mov	r1, r5
   16694:	eor	r0, r0, r8
   16698:	eor	r1, r1, r9
   1669c:	mov	r9, r1
   166a0:	lsr	r1, r0, #16
   166a4:	orr	r1, r1, r9, lsl #16
   166a8:	str	r1, [sp, #48]	; 0x30
   166ac:	lsr	r1, r9, #16
   166b0:	orr	r1, r1, r0, lsl #16
   166b4:	str	r1, [sp, #52]	; 0x34
   166b8:	strd	r4, [sp, #104]	; 0x68
   166bc:	ldrd	r0, [sp, #96]	; 0x60
   166c0:	ldrd	r4, [sp, #48]	; 0x30
   166c4:	adds	r0, r0, r4
   166c8:	adc	r1, r1, r5
   166cc:	strd	r0, [sp, #96]	; 0x60
   166d0:	eor	r0, r0, r2
   166d4:	eor	r1, r1, r3
   166d8:	mov	r3, r1
   166dc:	lsl	r2, r0, #1
   166e0:	lsl	r1, r1, #1
   166e4:	orr	r1, r1, r0, lsr #31
   166e8:	orr	r3, r2, r3, lsr #31
   166ec:	str	r1, [sp, #60]	; 0x3c
   166f0:	str	r3, [sp, #56]	; 0x38
   166f4:	ldrd	r0, [sp, #240]	; 0xf0
   166f8:	ldrd	r2, [sp, #64]	; 0x40
   166fc:	adds	r0, r0, r2
   16700:	adc	r1, r1, r3
   16704:	ldrd	r2, [sp, #8]
   16708:	adds	r0, r0, sl
   1670c:	adc	r1, r1, fp
   16710:	eor	r3, r3, r1
   16714:	adds	r6, r6, r3
   16718:	eor	r2, r2, r0
   1671c:	adc	r7, r7, r2
   16720:	eor	r4, sl, r6
   16724:	eor	r5, fp, r7
   16728:	lsr	ip, r4, #24
   1672c:	mov	r9, r2
   16730:	orr	r2, ip, r5, lsl #8
   16734:	lsr	ip, r5, #24
   16738:	mov	r8, r3
   1673c:	orr	r3, ip, r4, lsl #8
   16740:	ldrd	r4, [sp, #192]	; 0xc0
   16744:	adds	r4, r4, r0
   16748:	adc	r5, r5, r1
   1674c:	adds	r4, r4, r2
   16750:	adc	r5, r5, r3
   16754:	mov	r0, r4
   16758:	mov	r1, r5
   1675c:	eor	r0, r0, r8
   16760:	eor	r1, r1, r9
   16764:	mov	r9, r1
   16768:	lsr	r1, r0, #16
   1676c:	orr	r1, r1, r9, lsl #16
   16770:	str	r1, [sp, #8]
   16774:	lsr	r1, r9, #16
   16778:	orr	r1, r1, r0, lsl #16
   1677c:	str	r1, [sp, #12]
   16780:	strd	r4, [sp, #64]	; 0x40
   16784:	ldrd	r0, [sp, #8]
   16788:	ldrd	r8, [sp, #112]	; 0x70
   1678c:	ldrd	r4, [sp, #32]
   16790:	adds	r0, r0, r6
   16794:	adc	r1, r1, r7
   16798:	strd	r0, [sp, #120]	; 0x78
   1679c:	eor	r0, r0, r2
   167a0:	eor	r1, r1, r3
   167a4:	mov	r3, r1
   167a8:	lsl	r2, r0, #1
   167ac:	lsl	r1, r1, #1
   167b0:	orr	fp, r1, r0, lsr #31
   167b4:	orr	sl, r2, r3, lsr #31
   167b8:	ldrd	r0, [sp, #144]	; 0x90
   167bc:	ldrd	r2, [sp, #72]	; 0x48
   167c0:	adds	r0, r0, r2
   167c4:	adc	r1, r1, r3
   167c8:	ldrd	r2, [sp, #32]
   167cc:	adds	r2, r2, r0
   167d0:	adc	r3, r3, r1
   167d4:	mov	r0, r2
   167d8:	mov	r1, r3
   167dc:	ldrd	r2, [sp, #24]
   167e0:	eor	r3, r3, r1
   167e4:	adds	r8, r8, r3
   167e8:	eor	r2, r2, r0
   167ec:	adc	r9, r9, r2
   167f0:	eor	r4, r4, r8
   167f4:	eor	r5, r5, r9
   167f8:	lsr	ip, r4, #24
   167fc:	mov	r7, r2
   16800:	orr	r2, ip, r5, lsl #8
   16804:	lsr	ip, r5, #24
   16808:	mov	r6, r3
   1680c:	orr	r3, ip, r4, lsl #8
   16810:	ldrd	r4, [sp, #168]	; 0xa8
   16814:	adds	r4, r4, r0
   16818:	adc	r5, r5, r1
   1681c:	adds	r4, r4, r2
   16820:	adc	r5, r5, r3
   16824:	mov	r0, r4
   16828:	mov	r1, r5
   1682c:	eor	r0, r0, r6
   16830:	eor	r1, r1, r7
   16834:	mov	r7, r1
   16838:	lsr	r1, r0, #16
   1683c:	orr	r1, r1, r7, lsl #16
   16840:	str	r1, [sp, #24]
   16844:	lsr	r1, r7, #16
   16848:	orr	r1, r1, r0, lsl #16
   1684c:	str	r1, [sp, #28]
   16850:	ldrd	r0, [sp, #24]
   16854:	ldrd	r6, [sp, #88]	; 0x58
   16858:	strd	r4, [sp, #72]	; 0x48
   1685c:	adds	r0, r0, r8
   16860:	adc	r1, r1, r9
   16864:	ldrd	r4, [sp, #40]	; 0x28
   16868:	strd	r0, [sp, #112]	; 0x70
   1686c:	eor	r0, r0, r2
   16870:	eor	r1, r1, r3
   16874:	mov	r3, r1
   16878:	lsl	r2, r0, #1
   1687c:	lsl	r1, r1, #1
   16880:	orr	r1, r1, r0, lsr #31
   16884:	orr	r3, r2, r3, lsr #31
   16888:	str	r1, [sp, #36]	; 0x24
   1688c:	str	r3, [sp, #32]
   16890:	ldrd	r0, [sp, #216]	; 0xd8
   16894:	ldrd	r2, [sp, #80]	; 0x50
   16898:	adds	r0, r0, r2
   1689c:	adc	r1, r1, r3
   168a0:	ldrd	r2, [sp, #40]	; 0x28
   168a4:	adds	r2, r2, r0
   168a8:	adc	r3, r3, r1
   168ac:	mov	r0, r2
   168b0:	mov	r1, r3
   168b4:	ldrd	r2, [sp, #16]
   168b8:	eor	r3, r3, r1
   168bc:	adds	r6, r6, r3
   168c0:	eor	r2, r2, r0
   168c4:	adc	r7, r7, r2
   168c8:	eor	r4, r4, r6
   168cc:	eor	r5, r5, r7
   168d0:	lsr	ip, r4, #24
   168d4:	mov	r9, r2
   168d8:	orr	r2, ip, r5, lsl #8
   168dc:	lsr	ip, r5, #24
   168e0:	mov	r8, r3
   168e4:	orr	r3, ip, r4, lsl #8
   168e8:	ldrd	r4, [sp, #176]	; 0xb0
   168ec:	adds	r4, r4, r0
   168f0:	adc	r5, r5, r1
   168f4:	adds	r4, r4, r2
   168f8:	adc	r5, r5, r3
   168fc:	mov	r0, r4
   16900:	mov	r1, r5
   16904:	eor	r0, r0, r8
   16908:	eor	r1, r1, r9
   1690c:	mov	r9, r1
   16910:	lsr	r1, r0, #16
   16914:	orr	r1, r1, r9, lsl #16
   16918:	str	r1, [sp, #16]
   1691c:	lsr	r1, r9, #16
   16920:	orr	r1, r1, r0, lsl #16
   16924:	str	r1, [sp, #20]
   16928:	ldrd	r0, [sp, #16]
   1692c:	strd	r4, [sp, #80]	; 0x50
   16930:	ldrd	r8, [sp, #112]	; 0x70
   16934:	adds	r0, r0, r6
   16938:	adc	r1, r1, r7
   1693c:	strd	r0, [sp, #88]	; 0x58
   16940:	eor	r0, r0, r2
   16944:	eor	r1, r1, r3
   16948:	mov	r3, r1
   1694c:	lsl	r2, r0, #1
   16950:	lsl	r1, r1, #1
   16954:	orr	r5, r1, r0, lsr #31
   16958:	orr	r4, r2, r3, lsr #31
   1695c:	ldrd	r0, [sp, #216]	; 0xd8
   16960:	ldrd	r2, [sp, #104]	; 0x68
   16964:	adds	r0, r0, r2
   16968:	adc	r1, r1, r3
   1696c:	ldrd	r2, [sp, #8]
   16970:	adds	r0, r0, r4
   16974:	adc	r1, r1, r5
   16978:	eor	r3, r3, r1
   1697c:	adds	r8, r8, r3
   16980:	eor	r2, r2, r0
   16984:	adc	r9, r9, r2
   16988:	eor	r4, r4, r8
   1698c:	eor	r5, r5, r9
   16990:	lsr	ip, r4, #24
   16994:	mov	r7, r2
   16998:	orr	r2, ip, r5, lsl #8
   1699c:	lsr	ip, r5, #24
   169a0:	mov	r6, r3
   169a4:	orr	r3, ip, r4, lsl #8
   169a8:	ldrd	r4, [sp, #152]	; 0x98
   169ac:	adds	r4, r4, r0
   169b0:	adc	r5, r5, r1
   169b4:	adds	r4, r4, r2
   169b8:	adc	r5, r5, r3
   169bc:	mov	r0, r4
   169c0:	mov	r1, r5
   169c4:	eor	r0, r0, r6
   169c8:	eor	r1, r1, r7
   169cc:	mov	r7, r1
   169d0:	lsr	r1, r0, #16
   169d4:	orr	r1, r1, r7, lsl #16
   169d8:	str	r1, [sp, #8]
   169dc:	lsr	r1, r7, #16
   169e0:	orr	r1, r1, r0, lsl #16
   169e4:	str	r1, [sp, #12]
   169e8:	ldrd	r0, [sp, #8]
   169ec:	ldrd	r6, [sp, #88]	; 0x58
   169f0:	strd	r4, [sp, #104]	; 0x68
   169f4:	adds	r0, r0, r8
   169f8:	adc	r1, r1, r9
   169fc:	ldrd	r4, [sp, #56]	; 0x38
   16a00:	strd	r0, [sp, #112]	; 0x70
   16a04:	eor	r0, r0, r2
   16a08:	eor	r1, r1, r3
   16a0c:	mov	r3, r1
   16a10:	lsl	r2, r0, #1
   16a14:	lsl	r1, r1, #1
   16a18:	orr	r1, r1, r0, lsr #31
   16a1c:	orr	r3, r2, r3, lsr #31
   16a20:	str	r1, [sp, #44]	; 0x2c
   16a24:	str	r3, [sp, #40]	; 0x28
   16a28:	ldrd	r0, [sp, #200]	; 0xc8
   16a2c:	ldrd	r2, [sp, #64]	; 0x40
   16a30:	adds	r0, r0, r2
   16a34:	adc	r1, r1, r3
   16a38:	ldrd	r2, [sp, #56]	; 0x38
   16a3c:	adds	r2, r2, r0
   16a40:	adc	r3, r3, r1
   16a44:	mov	r0, r2
   16a48:	mov	r1, r3
   16a4c:	ldrd	r2, [sp, #24]
   16a50:	eor	r3, r3, r1
   16a54:	adds	r6, r6, r3
   16a58:	eor	r2, r2, r0
   16a5c:	adc	r7, r7, r2
   16a60:	eor	r4, r4, r6
   16a64:	eor	r5, r5, r7
   16a68:	lsr	ip, r4, #24
   16a6c:	mov	r9, r2
   16a70:	orr	r2, ip, r5, lsl #8
   16a74:	lsr	ip, r5, #24
   16a78:	mov	r8, r3
   16a7c:	orr	r3, ip, r4, lsl #8
   16a80:	ldrd	r4, [sp, #168]	; 0xa8
   16a84:	adds	r4, r4, r0
   16a88:	adc	r5, r5, r1
   16a8c:	adds	r4, r4, r2
   16a90:	adc	r5, r5, r3
   16a94:	mov	r0, r4
   16a98:	mov	r1, r5
   16a9c:	eor	r0, r0, r8
   16aa0:	eor	r1, r1, r9
   16aa4:	mov	r9, r1
   16aa8:	lsr	r1, r0, #16
   16aac:	orr	r1, r1, r9, lsl #16
   16ab0:	str	r1, [sp, #24]
   16ab4:	lsr	r1, r9, #16
   16ab8:	orr	r1, r1, r0, lsl #16
   16abc:	str	r1, [sp, #28]
   16ac0:	ldrd	r0, [sp, #24]
   16ac4:	strd	r4, [sp, #64]	; 0x40
   16ac8:	adds	r0, r0, r6
   16acc:	adc	r1, r1, r7
   16ad0:	ldrd	r6, [sp, #96]	; 0x60
   16ad4:	strd	r0, [sp, #88]	; 0x58
   16ad8:	eor	r0, r0, r2
   16adc:	eor	r1, r1, r3
   16ae0:	mov	r3, r1
   16ae4:	lsl	r2, r0, #1
   16ae8:	lsl	r1, r1, #1
   16aec:	orr	r1, r1, r0, lsr #31
   16af0:	orr	r3, r2, r3, lsr #31
   16af4:	str	r1, [sp, #60]	; 0x3c
   16af8:	str	r3, [sp, #56]	; 0x38
   16afc:	ldrd	r0, [sp, #192]	; 0xc0
   16b00:	ldrd	r2, [sp, #72]	; 0x48
   16b04:	adds	r0, r0, r2
   16b08:	adc	r1, r1, r3
   16b0c:	ldrd	r2, [sp, #16]
   16b10:	adds	r0, r0, sl
   16b14:	adc	r1, r1, fp
   16b18:	eor	r3, r3, r1
   16b1c:	adds	r6, r6, r3
   16b20:	eor	r2, r2, r0
   16b24:	adc	r7, r7, r2
   16b28:	eor	r4, sl, r6
   16b2c:	eor	r5, fp, r7
   16b30:	lsr	ip, r4, #24
   16b34:	mov	r9, r2
   16b38:	orr	r2, ip, r5, lsl #8
   16b3c:	lsr	ip, r5, #24
   16b40:	mov	r8, r3
   16b44:	orr	r3, ip, r4, lsl #8
   16b48:	ldrd	r4, [sp, #184]	; 0xb8
   16b4c:	adds	r4, r4, r0
   16b50:	adc	r5, r5, r1
   16b54:	adds	r4, r4, r2
   16b58:	adc	r5, r5, r3
   16b5c:	mov	r0, r4
   16b60:	mov	r1, r5
   16b64:	eor	r0, r0, r8
   16b68:	eor	r1, r1, r9
   16b6c:	mov	r9, r1
   16b70:	lsr	r1, r0, #16
   16b74:	orr	r1, r1, r9, lsl #16
   16b78:	str	r1, [sp, #16]
   16b7c:	lsr	r1, r9, #16
   16b80:	orr	r1, r1, r0, lsl #16
   16b84:	str	r1, [sp, #20]
   16b88:	ldrd	r0, [sp, #16]
   16b8c:	strd	r4, [sp, #72]	; 0x48
   16b90:	adds	r0, r0, r6
   16b94:	adc	r1, r1, r7
   16b98:	strd	r0, [sp, #96]	; 0x60
   16b9c:	eor	r0, r0, r2
   16ba0:	eor	r1, r1, r3
   16ba4:	mov	r3, r1
   16ba8:	lsl	r2, r0, #1
   16bac:	lsl	r1, r1, #1
   16bb0:	orr	fp, r1, r0, lsr #31
   16bb4:	orr	sl, r2, r3, lsr #31
   16bb8:	ldrd	r0, [sp, #144]	; 0x90
   16bbc:	ldrd	r2, [sp, #80]	; 0x50
   16bc0:	ldrd	r6, [sp, #120]	; 0x78
   16bc4:	ldrd	r4, [sp, #32]
   16bc8:	adds	r0, r0, r2
   16bcc:	adc	r1, r1, r3
   16bd0:	ldrd	r2, [sp, #32]
   16bd4:	adds	r2, r2, r0
   16bd8:	adc	r3, r3, r1
   16bdc:	mov	r0, r2
   16be0:	mov	r1, r3
   16be4:	ldrd	r2, [sp, #48]	; 0x30
   16be8:	eor	r3, r3, r1
   16bec:	adds	r6, r6, r3
   16bf0:	eor	r2, r2, r0
   16bf4:	adc	r7, r7, r2
   16bf8:	eor	r4, r4, r6
   16bfc:	eor	r5, r5, r7
   16c00:	lsr	ip, r4, #24
   16c04:	mov	r9, r2
   16c08:	orr	r2, ip, r5, lsl #8
   16c0c:	lsr	ip, r5, #24
   16c10:	mov	r8, r3
   16c14:	orr	r3, ip, r4, lsl #8
   16c18:	ldrd	r4, [sp, #176]	; 0xb0
   16c1c:	adds	r4, r4, r0
   16c20:	adc	r5, r5, r1
   16c24:	adds	r4, r4, r2
   16c28:	adc	r5, r5, r3
   16c2c:	mov	r0, r4
   16c30:	mov	r1, r5
   16c34:	eor	r0, r0, r8
   16c38:	eor	r1, r1, r9
   16c3c:	mov	r9, r1
   16c40:	lsr	r1, r0, #16
   16c44:	strd	r4, [sp, #80]	; 0x50
   16c48:	orr	r4, r1, r9, lsl #16
   16c4c:	lsr	r1, r9, #16
   16c50:	adds	r6, r6, r4
   16c54:	orr	r5, r1, r0, lsl #16
   16c58:	adc	r7, r7, r5
   16c5c:	eor	r3, r3, r7
   16c60:	eor	r2, r2, r6
   16c64:	lsl	r1, r3, #1
   16c68:	orr	r1, r1, r2, lsr #31
   16c6c:	lsl	r2, r2, #1
   16c70:	orr	r3, r2, r3, lsr #31
   16c74:	str	r3, [sp, #32]
   16c78:	add	r3, sp, #256	; 0x100
   16c7c:	str	r1, [sp, #36]	; 0x24
   16c80:	ldrd	r0, [r3]
   16c84:	ldrd	r2, [sp, #104]	; 0x68
   16c88:	adds	r0, r0, r2
   16c8c:	adc	r1, r1, r3
   16c90:	ldrd	r2, [sp, #56]	; 0x38
   16c94:	adds	r2, r2, r0
   16c98:	adc	r3, r3, r1
   16c9c:	eor	r4, r4, r2
   16ca0:	eor	r5, r5, r3
   16ca4:	mov	r0, r2
   16ca8:	mov	r1, r3
   16cac:	ldrd	r2, [sp, #96]	; 0x60
   16cb0:	mov	r8, r5
   16cb4:	mov	r9, r4
   16cb8:	adds	r2, r2, r5
   16cbc:	adc	r3, r3, r4
   16cc0:	ldrd	r4, [sp, #56]	; 0x38
   16cc4:	strd	r2, [sp, #96]	; 0x60
   16cc8:	eor	r4, r4, r2
   16ccc:	eor	r5, r5, r3
   16cd0:	lsr	ip, r4, #24
   16cd4:	orr	r2, ip, r5, lsl #8
   16cd8:	lsr	ip, r5, #24
   16cdc:	orr	r3, ip, r4, lsl #8
   16ce0:	ldrd	r4, [sp, #224]	; 0xe0
   16ce4:	adds	r4, r4, r0
   16ce8:	adc	r5, r5, r1
   16cec:	adds	r4, r4, r2
   16cf0:	adc	r5, r5, r3
   16cf4:	mov	r0, r4
   16cf8:	mov	r1, r5
   16cfc:	eor	r0, r0, r8
   16d00:	eor	r1, r1, r9
   16d04:	mov	r9, r1
   16d08:	lsr	r1, r0, #16
   16d0c:	orr	r1, r1, r9, lsl #16
   16d10:	str	r1, [sp, #48]	; 0x30
   16d14:	lsr	r1, r9, #16
   16d18:	orr	r1, r1, r0, lsl #16
   16d1c:	str	r1, [sp, #52]	; 0x34
   16d20:	strd	r4, [sp, #104]	; 0x68
   16d24:	ldrd	r0, [sp, #96]	; 0x60
   16d28:	ldrd	r4, [sp, #48]	; 0x30
   16d2c:	adds	r0, r0, r4
   16d30:	adc	r1, r1, r5
   16d34:	strd	r0, [sp, #96]	; 0x60
   16d38:	eor	r0, r0, r2
   16d3c:	eor	r1, r1, r3
   16d40:	mov	r3, r1
   16d44:	lsl	r2, r0, #1
   16d48:	lsl	r1, r1, #1
   16d4c:	orr	r1, r1, r0, lsr #31
   16d50:	orr	r3, r2, r3, lsr #31
   16d54:	str	r1, [sp, #60]	; 0x3c
   16d58:	str	r3, [sp, #56]	; 0x38
   16d5c:	ldrd	r0, [sp, #208]	; 0xd0
   16d60:	ldrd	r2, [sp, #64]	; 0x40
   16d64:	adds	r0, r0, r2
   16d68:	adc	r1, r1, r3
   16d6c:	ldrd	r2, [sp, #8]
   16d70:	adds	r0, r0, sl
   16d74:	adc	r1, r1, fp
   16d78:	eor	r3, r3, r1
   16d7c:	adds	r6, r6, r3
   16d80:	eor	r2, r2, r0
   16d84:	adc	r7, r7, r2
   16d88:	eor	r4, sl, r6
   16d8c:	eor	r5, fp, r7
   16d90:	lsr	ip, r4, #24
   16d94:	mov	r9, r2
   16d98:	orr	r2, ip, r5, lsl #8
   16d9c:	lsr	ip, r5, #24
   16da0:	mov	r8, r3
   16da4:	orr	r3, ip, r4, lsl #8
   16da8:	ldrd	r4, [sp, #248]	; 0xf8
   16dac:	adds	r4, r4, r0
   16db0:	adc	r5, r5, r1
   16db4:	adds	r4, r4, r2
   16db8:	adc	r5, r5, r3
   16dbc:	mov	r0, r4
   16dc0:	mov	r1, r5
   16dc4:	eor	r0, r0, r8
   16dc8:	eor	r1, r1, r9
   16dcc:	mov	r9, r1
   16dd0:	lsr	r1, r0, #16
   16dd4:	orr	r1, r1, r9, lsl #16
   16dd8:	str	r1, [sp, #8]
   16ddc:	lsr	r1, r9, #16
   16de0:	orr	r1, r1, r0, lsl #16
   16de4:	str	r1, [sp, #12]
   16de8:	strd	r4, [sp, #64]	; 0x40
   16dec:	ldrd	r0, [sp, #8]
   16df0:	ldrd	r8, [sp, #112]	; 0x70
   16df4:	ldrd	r4, [sp, #32]
   16df8:	adds	r0, r0, r6
   16dfc:	adc	r1, r1, r7
   16e00:	strd	r0, [sp, #120]	; 0x78
   16e04:	eor	r0, r0, r2
   16e08:	eor	r1, r1, r3
   16e0c:	mov	r3, r1
   16e10:	lsl	r2, r0, #1
   16e14:	lsl	r1, r1, #1
   16e18:	orr	fp, r1, r0, lsr #31
   16e1c:	orr	sl, r2, r3, lsr #31
   16e20:	ldrd	r0, [sp, #160]	; 0xa0
   16e24:	ldrd	r2, [sp, #72]	; 0x48
   16e28:	adds	r0, r0, r2
   16e2c:	adc	r1, r1, r3
   16e30:	ldrd	r2, [sp, #32]
   16e34:	adds	r2, r2, r0
   16e38:	adc	r3, r3, r1
   16e3c:	mov	r0, r2
   16e40:	mov	r1, r3
   16e44:	ldrd	r2, [sp, #24]
   16e48:	eor	r3, r3, r1
   16e4c:	adds	r8, r8, r3
   16e50:	eor	r2, r2, r0
   16e54:	adc	r9, r9, r2
   16e58:	eor	r4, r4, r8
   16e5c:	eor	r5, r5, r9
   16e60:	lsr	ip, r4, #24
   16e64:	mov	r7, r2
   16e68:	orr	r2, ip, r5, lsl #8
   16e6c:	lsr	ip, r5, #24
   16e70:	mov	r6, r3
   16e74:	orr	r3, ip, r4, lsl #8
   16e78:	ldrd	r4, [sp, #232]	; 0xe8
   16e7c:	adds	r4, r4, r0
   16e80:	adc	r5, r5, r1
   16e84:	adds	r4, r4, r2
   16e88:	adc	r5, r5, r3
   16e8c:	mov	r0, r4
   16e90:	mov	r1, r5
   16e94:	eor	r0, r0, r6
   16e98:	eor	r1, r1, r7
   16e9c:	mov	r7, r1
   16ea0:	lsr	r1, r0, #16
   16ea4:	orr	r1, r1, r7, lsl #16
   16ea8:	str	r1, [sp, #24]
   16eac:	lsr	r1, r7, #16
   16eb0:	orr	r1, r1, r0, lsl #16
   16eb4:	str	r1, [sp, #28]
   16eb8:	ldrd	r0, [sp, #24]
   16ebc:	ldrd	r6, [sp, #88]	; 0x58
   16ec0:	strd	r4, [sp, #72]	; 0x48
   16ec4:	adds	r0, r0, r8
   16ec8:	adc	r1, r1, r9
   16ecc:	ldrd	r4, [sp, #40]	; 0x28
   16ed0:	strd	r0, [sp, #112]	; 0x70
   16ed4:	eor	r0, r0, r2
   16ed8:	eor	r1, r1, r3
   16edc:	mov	r3, r1
   16ee0:	lsl	r2, r0, #1
   16ee4:	lsl	r1, r1, #1
   16ee8:	orr	r1, r1, r0, lsr #31
   16eec:	orr	r3, r2, r3, lsr #31
   16ef0:	str	r1, [sp, #36]	; 0x24
   16ef4:	str	r3, [sp, #32]
   16ef8:	ldrd	r0, [sp, #240]	; 0xf0
   16efc:	ldrd	r2, [sp, #80]	; 0x50
   16f00:	adds	r0, r0, r2
   16f04:	adc	r1, r1, r3
   16f08:	ldrd	r2, [sp, #40]	; 0x28
   16f0c:	adds	r2, r2, r0
   16f10:	adc	r3, r3, r1
   16f14:	mov	r0, r2
   16f18:	mov	r1, r3
   16f1c:	ldrd	r2, [sp, #16]
   16f20:	eor	r3, r3, r1
   16f24:	adds	r6, r6, r3
   16f28:	eor	r2, r2, r0
   16f2c:	adc	r7, r7, r2
   16f30:	eor	r4, r4, r6
   16f34:	eor	r5, r5, r7
   16f38:	lsr	ip, r4, #24
   16f3c:	mov	r9, r2
   16f40:	orr	r2, ip, r5, lsl #8
   16f44:	lsr	ip, r5, #24
   16f48:	mov	r8, r3
   16f4c:	orr	r3, ip, r4, lsl #8
   16f50:	ldrd	r4, [sp]
   16f54:	adds	r4, r4, r0
   16f58:	adc	r5, r5, r1
   16f5c:	adds	r4, r4, r2
   16f60:	adc	r5, r5, r3
   16f64:	mov	r0, r4
   16f68:	mov	r1, r5
   16f6c:	eor	r0, r0, r8
   16f70:	eor	r1, r1, r9
   16f74:	mov	r9, r1
   16f78:	lsr	r1, r0, #16
   16f7c:	orr	r1, r1, r9, lsl #16
   16f80:	str	r1, [sp, #16]
   16f84:	lsr	r1, r9, #16
   16f88:	orr	r1, r1, r0, lsl #16
   16f8c:	str	r1, [sp, #20]
   16f90:	ldrd	r0, [sp, #16]
   16f94:	strd	r4, [sp, #80]	; 0x50
   16f98:	ldrd	r8, [sp, #112]	; 0x70
   16f9c:	adds	r0, r0, r6
   16fa0:	adc	r1, r1, r7
   16fa4:	strd	r0, [sp, #88]	; 0x58
   16fa8:	eor	r0, r0, r2
   16fac:	eor	r1, r1, r3
   16fb0:	mov	r3, r1
   16fb4:	lsl	r2, r0, #1
   16fb8:	lsl	r1, r1, #1
   16fbc:	orr	r5, r1, r0, lsr #31
   16fc0:	orr	r4, r2, r3, lsr #31
   16fc4:	ldrd	r0, [sp]
   16fc8:	ldrd	r2, [sp, #104]	; 0x68
   16fcc:	adds	r0, r0, r2
   16fd0:	adc	r1, r1, r3
   16fd4:	ldrd	r2, [sp, #8]
   16fd8:	adds	r0, r0, r4
   16fdc:	adc	r1, r1, r5
   16fe0:	eor	r3, r3, r1
   16fe4:	adds	r8, r8, r3
   16fe8:	eor	r2, r2, r0
   16fec:	adc	r9, r9, r2
   16ff0:	eor	r4, r4, r8
   16ff4:	eor	r5, r5, r9
   16ff8:	lsr	ip, r4, #24
   16ffc:	mov	r7, r2
   17000:	orr	r2, ip, r5, lsl #8
   17004:	lsr	ip, r5, #24
   17008:	mov	r6, r3
   1700c:	orr	r3, ip, r4, lsl #8
   17010:	ldrd	r4, [sp, #144]	; 0x90
   17014:	adds	r4, r4, r0
   17018:	adc	r5, r5, r1
   1701c:	adds	r4, r4, r2
   17020:	adc	r5, r5, r3
   17024:	mov	r0, r4
   17028:	mov	r1, r5
   1702c:	eor	r0, r0, r6
   17030:	eor	r1, r1, r7
   17034:	mov	r7, r1
   17038:	lsr	r1, r0, #16
   1703c:	orr	r1, r1, r7, lsl #16
   17040:	str	r1, [sp, #8]
   17044:	lsr	r1, r7, #16
   17048:	orr	r1, r1, r0, lsl #16
   1704c:	str	r1, [sp, #12]
   17050:	ldrd	r0, [sp, #8]
   17054:	ldrd	r6, [sp, #88]	; 0x58
   17058:	strd	r4, [sp, #104]	; 0x68
   1705c:	adds	r0, r0, r8
   17060:	adc	r1, r1, r9
   17064:	ldrd	r4, [sp, #56]	; 0x38
   17068:	strd	r0, [sp, #112]	; 0x70
   1706c:	eor	r0, r0, r2
   17070:	eor	r1, r1, r3
   17074:	mov	r3, r1
   17078:	lsl	r2, r0, #1
   1707c:	lsl	r1, r1, #1
   17080:	orr	r1, r1, r0, lsr #31
   17084:	orr	r3, r2, r3, lsr #31
   17088:	str	r1, [sp, #44]	; 0x2c
   1708c:	str	r3, [sp, #40]	; 0x28
   17090:	ldrd	r0, [sp, #152]	; 0x98
   17094:	ldrd	r2, [sp, #64]	; 0x40
   17098:	adds	r0, r0, r2
   1709c:	adc	r1, r1, r3
   170a0:	ldrd	r2, [sp, #56]	; 0x38
   170a4:	adds	r2, r2, r0
   170a8:	adc	r3, r3, r1
   170ac:	mov	r0, r2
   170b0:	mov	r1, r3
   170b4:	ldrd	r2, [sp, #24]
   170b8:	eor	r3, r3, r1
   170bc:	adds	r6, r6, r3
   170c0:	eor	r2, r2, r0
   170c4:	adc	r7, r7, r2
   170c8:	eor	r4, r4, r6
   170cc:	eor	r5, r5, r7
   170d0:	lsr	ip, r4, #24
   170d4:	mov	r9, r2
   170d8:	orr	r2, ip, r5, lsl #8
   170dc:	lsr	ip, r5, #24
   170e0:	mov	r8, r3
   170e4:	orr	r3, ip, r4, lsl #8
   170e8:	ldrd	r4, [sp, #160]	; 0xa0
   170ec:	adds	r4, r4, r0
   170f0:	adc	r5, r5, r1
   170f4:	adds	r4, r4, r2
   170f8:	adc	r5, r5, r3
   170fc:	mov	r0, r4
   17100:	mov	r1, r5
   17104:	eor	r0, r0, r8
   17108:	eor	r1, r1, r9
   1710c:	mov	r9, r1
   17110:	lsr	r1, r0, #16
   17114:	orr	r1, r1, r9, lsl #16
   17118:	str	r1, [sp, #24]
   1711c:	lsr	r1, r9, #16
   17120:	orr	r1, r1, r0, lsl #16
   17124:	str	r1, [sp, #28]
   17128:	ldrd	r0, [sp, #24]
   1712c:	strd	r4, [sp, #64]	; 0x40
   17130:	adds	r0, r0, r6
   17134:	adc	r1, r1, r7
   17138:	ldrd	r6, [sp, #96]	; 0x60
   1713c:	strd	r0, [sp, #88]	; 0x58
   17140:	eor	r0, r0, r2
   17144:	eor	r1, r1, r3
   17148:	mov	r3, r1
   1714c:	lsl	r2, r0, #1
   17150:	lsl	r1, r1, #1
   17154:	orr	r1, r1, r0, lsr #31
   17158:	orr	r3, r2, r3, lsr #31
   1715c:	str	r1, [sp, #60]	; 0x3c
   17160:	str	r3, [sp, #56]	; 0x38
   17164:	ldrd	r0, [sp, #168]	; 0xa8
   17168:	ldrd	r2, [sp, #72]	; 0x48
   1716c:	adds	r0, r0, r2
   17170:	adc	r1, r1, r3
   17174:	ldrd	r2, [sp, #16]
   17178:	adds	r0, r0, sl
   1717c:	adc	r1, r1, fp
   17180:	eor	r3, r3, r1
   17184:	adds	r6, r6, r3
   17188:	eor	r2, r2, r0
   1718c:	adc	r7, r7, r2
   17190:	eor	r4, sl, r6
   17194:	eor	r5, fp, r7
   17198:	lsr	ip, r4, #24
   1719c:	mov	r9, r2
   171a0:	orr	r2, ip, r5, lsl #8
   171a4:	lsr	ip, r5, #24
   171a8:	mov	r8, r3
   171ac:	orr	r3, ip, r4, lsl #8
   171b0:	ldrd	r4, [sp, #176]	; 0xb0
   171b4:	adds	r4, r4, r0
   171b8:	adc	r5, r5, r1
   171bc:	adds	r4, r4, r2
   171c0:	adc	r5, r5, r3
   171c4:	mov	r0, r4
   171c8:	mov	r1, r5
   171cc:	eor	r0, r0, r8
   171d0:	eor	r1, r1, r9
   171d4:	mov	r9, r1
   171d8:	lsr	r1, r0, #16
   171dc:	orr	r1, r1, r9, lsl #16
   171e0:	str	r1, [sp, #16]
   171e4:	lsr	r1, r9, #16
   171e8:	orr	r1, r1, r0, lsl #16
   171ec:	str	r1, [sp, #20]
   171f0:	ldrd	r0, [sp, #16]
   171f4:	strd	r4, [sp, #72]	; 0x48
   171f8:	adds	r0, r0, r6
   171fc:	adc	r1, r1, r7
   17200:	strd	r0, [sp, #96]	; 0x60
   17204:	eor	r0, r0, r2
   17208:	eor	r1, r1, r3
   1720c:	mov	r3, r1
   17210:	lsl	r2, r0, #1
   17214:	lsl	r1, r1, #1
   17218:	orr	fp, r1, r0, lsr #31
   1721c:	orr	sl, r2, r3, lsr #31
   17220:	ldrd	r0, [sp, #184]	; 0xb8
   17224:	ldrd	r2, [sp, #80]	; 0x50
   17228:	ldrd	r6, [sp, #120]	; 0x78
   1722c:	ldrd	r4, [sp, #32]
   17230:	adds	r0, r0, r2
   17234:	adc	r1, r1, r3
   17238:	ldrd	r2, [sp, #32]
   1723c:	adds	r2, r2, r0
   17240:	adc	r3, r3, r1
   17244:	mov	r0, r2
   17248:	mov	r1, r3
   1724c:	ldrd	r2, [sp, #48]	; 0x30
   17250:	eor	r3, r3, r1
   17254:	adds	r6, r6, r3
   17258:	eor	r2, r2, r0
   1725c:	adc	r7, r7, r2
   17260:	eor	r4, r4, r6
   17264:	eor	r5, r5, r7
   17268:	lsr	ip, r4, #24
   1726c:	mov	r9, r2
   17270:	orr	r2, ip, r5, lsl #8
   17274:	lsr	ip, r5, #24
   17278:	mov	r8, r3
   1727c:	orr	r3, ip, r4, lsl #8
   17280:	ldrd	r4, [sp, #192]	; 0xc0
   17284:	adds	r4, r4, r0
   17288:	adc	r5, r5, r1
   1728c:	adds	r4, r4, r2
   17290:	adc	r5, r5, r3
   17294:	mov	r0, r4
   17298:	mov	r1, r5
   1729c:	eor	r0, r0, r8
   172a0:	eor	r1, r1, r9
   172a4:	mov	r9, r1
   172a8:	lsr	r1, r0, #16
   172ac:	strd	r4, [sp, #80]	; 0x50
   172b0:	orr	r4, r1, r9, lsl #16
   172b4:	lsr	r1, r9, #16
   172b8:	adds	r6, r6, r4
   172bc:	orr	r5, r1, r0, lsl #16
   172c0:	adc	r7, r7, r5
   172c4:	eor	r3, r3, r7
   172c8:	eor	r2, r2, r6
   172cc:	lsl	r1, r3, #1
   172d0:	orr	r1, r1, r2, lsr #31
   172d4:	lsl	r2, r2, #1
   172d8:	orr	r3, r2, r3, lsr #31
   172dc:	str	r1, [sp, #36]	; 0x24
   172e0:	str	r3, [sp, #32]
   172e4:	ldrd	r0, [sp, #200]	; 0xc8
   172e8:	ldrd	r2, [sp, #104]	; 0x68
   172ec:	adds	r0, r0, r2
   172f0:	adc	r1, r1, r3
   172f4:	ldrd	r2, [sp, #56]	; 0x38
   172f8:	adds	r2, r2, r0
   172fc:	adc	r3, r3, r1
   17300:	eor	r4, r4, r2
   17304:	eor	r5, r5, r3
   17308:	mov	r0, r2
   1730c:	mov	r1, r3
   17310:	ldrd	r2, [sp, #96]	; 0x60
   17314:	mov	r8, r5
   17318:	mov	r9, r4
   1731c:	adds	r2, r2, r5
   17320:	adc	r3, r3, r4
   17324:	ldrd	r4, [sp, #56]	; 0x38
   17328:	strd	r2, [sp, #96]	; 0x60
   1732c:	eor	r4, r4, r2
   17330:	eor	r5, r5, r3
   17334:	lsr	ip, r4, #24
   17338:	orr	r2, ip, r5, lsl #8
   1733c:	lsr	ip, r5, #24
   17340:	orr	r3, ip, r4, lsl #8
   17344:	ldrd	r4, [sp, #208]	; 0xd0
   17348:	adds	r4, r4, r0
   1734c:	adc	r5, r5, r1
   17350:	adds	r4, r4, r2
   17354:	adc	r5, r5, r3
   17358:	mov	r0, r4
   1735c:	mov	r1, r5
   17360:	eor	r0, r0, r8
   17364:	eor	r1, r1, r9
   17368:	mov	r9, r1
   1736c:	lsr	r1, r0, #16
   17370:	orr	r1, r1, r9, lsl #16
   17374:	str	r1, [sp, #48]	; 0x30
   17378:	lsr	r1, r9, #16
   1737c:	orr	r1, r1, r0, lsl #16
   17380:	str	r1, [sp, #52]	; 0x34
   17384:	strd	r4, [sp, #104]	; 0x68
   17388:	ldrd	r0, [sp, #96]	; 0x60
   1738c:	ldrd	r4, [sp, #48]	; 0x30
   17390:	adds	r0, r0, r4
   17394:	adc	r1, r1, r5
   17398:	strd	r0, [sp, #96]	; 0x60
   1739c:	eor	r0, r0, r2
   173a0:	eor	r1, r1, r3
   173a4:	mov	r3, r1
   173a8:	lsl	r2, r0, #1
   173ac:	lsl	r1, r1, #1
   173b0:	orr	r1, r1, r0, lsr #31
   173b4:	orr	r3, r2, r3, lsr #31
   173b8:	str	r1, [sp, #60]	; 0x3c
   173bc:	str	r3, [sp, #56]	; 0x38
   173c0:	ldrd	r0, [sp, #216]	; 0xd8
   173c4:	ldrd	r2, [sp, #64]	; 0x40
   173c8:	adds	r0, r0, r2
   173cc:	adc	r1, r1, r3
   173d0:	ldrd	r2, [sp, #8]
   173d4:	adds	r0, r0, sl
   173d8:	adc	r1, r1, fp
   173dc:	eor	r3, r3, r1
   173e0:	adds	r6, r6, r3
   173e4:	eor	r2, r2, r0
   173e8:	adc	r7, r7, r2
   173ec:	eor	r4, sl, r6
   173f0:	eor	r5, fp, r7
   173f4:	lsr	ip, r4, #24
   173f8:	mov	r9, r2
   173fc:	orr	r2, ip, r5, lsl #8
   17400:	lsr	ip, r5, #24
   17404:	mov	r8, r3
   17408:	orr	r3, ip, r4, lsl #8
   1740c:	ldrd	r4, [sp, #224]	; 0xe0
   17410:	adds	r4, r4, r0
   17414:	adc	r5, r5, r1
   17418:	adds	r4, r4, r2
   1741c:	adc	r5, r5, r3
   17420:	mov	r0, r4
   17424:	mov	r1, r5
   17428:	eor	r0, r0, r8
   1742c:	eor	r1, r1, r9
   17430:	mov	r9, r1
   17434:	lsr	r1, r0, #16
   17438:	orr	sl, r1, r9, lsl #16
   1743c:	lsr	r1, r9, #16
   17440:	orr	fp, r1, r0, lsl #16
   17444:	adds	r0, r6, sl
   17448:	adc	r1, r7, fp
   1744c:	strd	r4, [sp, #64]	; 0x40
   17450:	strd	r0, [sp, #120]	; 0x78
   17454:	eor	r0, r0, r2
   17458:	eor	r1, r1, r3
   1745c:	mov	r3, r1
   17460:	lsl	r2, r0, #1
   17464:	lsl	r1, r1, #1
   17468:	orr	r1, r1, r0, lsr #31
   1746c:	orr	r3, r2, r3, lsr #31
   17470:	str	r1, [sp, #12]
   17474:	str	r3, [sp, #8]
   17478:	ldrd	r2, [sp, #72]	; 0x48
   1747c:	ldrd	r0, [sp, #232]	; 0xe8
   17480:	ldrd	r8, [sp, #112]	; 0x70
   17484:	ldrd	r4, [sp, #32]
   17488:	adds	r0, r0, r2
   1748c:	adc	r1, r1, r3
   17490:	ldrd	r2, [sp, #32]
   17494:	adds	r2, r2, r0
   17498:	adc	r3, r3, r1
   1749c:	mov	r0, r2
   174a0:	mov	r1, r3
   174a4:	ldrd	r2, [sp, #24]
   174a8:	eor	r3, r3, r1
   174ac:	adds	r8, r8, r3
   174b0:	eor	r2, r2, r0
   174b4:	adc	r9, r9, r2
   174b8:	eor	r4, r4, r8
   174bc:	eor	r5, r5, r9
   174c0:	lsr	ip, r4, #24
   174c4:	mov	r7, r2
   174c8:	orr	r2, ip, r5, lsl #8
   174cc:	lsr	ip, r5, #24
   174d0:	mov	r6, r3
   174d4:	orr	r3, ip, r4, lsl #8
   174d8:	ldrd	r4, [sp, #240]	; 0xf0
   174dc:	adds	r4, r4, r0
   174e0:	adc	r5, r5, r1
   174e4:	adds	r4, r4, r2
   174e8:	adc	r5, r5, r3
   174ec:	mov	r0, r4
   174f0:	mov	r1, r5
   174f4:	eor	r0, r0, r6
   174f8:	eor	r1, r1, r7
   174fc:	mov	r7, r1
   17500:	lsr	r1, r0, #16
   17504:	orr	r1, r1, r7, lsl #16
   17508:	str	r1, [sp, #24]
   1750c:	lsr	r1, r7, #16
   17510:	orr	r1, r1, r0, lsl #16
   17514:	str	r1, [sp, #28]
   17518:	ldrd	r0, [sp, #24]
   1751c:	ldrd	r6, [sp, #88]	; 0x58
   17520:	strd	r4, [sp, #72]	; 0x48
   17524:	adds	r0, r0, r8
   17528:	adc	r1, r1, r9
   1752c:	ldrd	r4, [sp, #40]	; 0x28
   17530:	strd	r0, [sp, #112]	; 0x70
   17534:	eor	r0, r0, r2
   17538:	eor	r1, r1, r3
   1753c:	mov	r3, r1
   17540:	lsl	r2, r0, #1
   17544:	lsl	r1, r1, #1
   17548:	orr	r1, r1, r0, lsr #31
   1754c:	orr	r3, r2, r3, lsr #31
   17550:	str	r1, [sp, #36]	; 0x24
   17554:	str	r3, [sp, #32]
   17558:	ldrd	r0, [sp, #248]	; 0xf8
   1755c:	ldrd	r2, [sp, #80]	; 0x50
   17560:	adds	r0, r0, r2
   17564:	adc	r1, r1, r3
   17568:	ldrd	r2, [sp, #40]	; 0x28
   1756c:	adds	r2, r2, r0
   17570:	adc	r3, r3, r1
   17574:	mov	r0, r2
   17578:	mov	r1, r3
   1757c:	ldrd	r2, [sp, #16]
   17580:	eor	r3, r3, r1
   17584:	adds	r6, r6, r3
   17588:	eor	r2, r2, r0
   1758c:	adc	r7, r7, r2
   17590:	eor	r4, r4, r6
   17594:	eor	r5, r5, r7
   17598:	lsr	ip, r4, #24
   1759c:	mov	r9, r2
   175a0:	orr	r2, ip, r5, lsl #8
   175a4:	lsr	ip, r5, #24
   175a8:	mov	r8, r3
   175ac:	orr	r3, ip, r4, lsl #8
   175b0:	add	ip, sp, #256	; 0x100
   175b4:	ldrd	r4, [ip]
   175b8:	adds	r4, r4, r0
   175bc:	adc	r5, r5, r1
   175c0:	adds	r4, r4, r2
   175c4:	adc	r5, r5, r3
   175c8:	mov	r0, r4
   175cc:	mov	r1, r5
   175d0:	eor	r0, r0, r8
   175d4:	eor	r1, r1, r9
   175d8:	mov	r9, r1
   175dc:	lsr	r1, r0, #16
   175e0:	orr	r1, r1, r9, lsl #16
   175e4:	str	r1, [sp, #16]
   175e8:	lsr	r1, r9, #16
   175ec:	orr	r1, r1, r0, lsl #16
   175f0:	str	r1, [sp, #20]
   175f4:	ldrd	r0, [sp, #16]
   175f8:	strd	r4, [sp, #80]	; 0x50
   175fc:	adds	r0, r0, r6
   17600:	adc	r1, r1, r7
   17604:	strd	r0, [sp, #88]	; 0x58
   17608:	eor	r0, r0, r2
   1760c:	eor	r1, r1, r3
   17610:	mov	r3, r1
   17614:	lsl	r2, r0, #1
   17618:	lsl	r1, r1, #1
   1761c:	orr	r5, r1, r0, lsr #31
   17620:	orr	r4, r2, r3, lsr #31
   17624:	ldrd	r0, [sp, #248]	; 0xf8
   17628:	ldrd	r2, [sp, #104]	; 0x68
   1762c:	adds	r0, r0, r2
   17630:	adc	r1, r1, r3
   17634:	adds	r0, r0, r4
   17638:	adc	r1, r1, r5
   1763c:	eor	r2, sl, r0
   17640:	eor	r3, fp, r1
   17644:	ldrd	sl, [sp, #112]	; 0x70
   17648:	mov	r7, r2
   1764c:	mov	r6, r3
   17650:	adds	sl, sl, r3
   17654:	adc	fp, fp, r2
   17658:	eor	r4, r4, sl
   1765c:	eor	r5, r5, fp
   17660:	lsr	ip, r4, #24
   17664:	orr	r2, ip, r5, lsl #8
   17668:	lsr	ip, r5, #24
   1766c:	orr	r3, ip, r4, lsl #8
   17670:	ldrd	r4, [sp, #216]	; 0xd8
   17674:	adds	r4, r4, r0
   17678:	adc	r5, r5, r1
   1767c:	adds	r4, r4, r2
   17680:	adc	r5, r5, r3
   17684:	mov	r0, r4
   17688:	mov	r1, r5
   1768c:	eor	r0, r0, r6
   17690:	eor	r1, r1, r7
   17694:	mov	r7, r1
   17698:	lsr	r1, r0, #16
   1769c:	orr	r1, r1, r7, lsl #16
   176a0:	str	r1, [sp, #40]	; 0x28
   176a4:	lsr	r1, r7, #16
   176a8:	orr	r1, r1, r0, lsl #16
   176ac:	strd	r4, [sp, #104]	; 0x68
   176b0:	str	r1, [sp, #44]	; 0x2c
   176b4:	ldrd	r0, [sp, #40]	; 0x28
   176b8:	ldrd	r6, [sp, #88]	; 0x58
   176bc:	ldrd	r4, [sp, #56]	; 0x38
   176c0:	adds	r0, r0, sl
   176c4:	adc	r1, r1, fp
   176c8:	strd	r0, [sp, #112]	; 0x70
   176cc:	eor	r0, r0, r2
   176d0:	eor	r1, r1, r3
   176d4:	mov	r3, r1
   176d8:	lsl	r2, r0, #1
   176dc:	lsl	r1, r1, #1
   176e0:	orr	fp, r1, r0, lsr #31
   176e4:	orr	sl, r2, r3, lsr #31
   176e8:	ldrd	r0, [sp, #168]	; 0xa8
   176ec:	ldrd	r2, [sp, #64]	; 0x40
   176f0:	adds	r0, r0, r2
   176f4:	adc	r1, r1, r3
   176f8:	ldrd	r2, [sp, #56]	; 0x38
   176fc:	adds	r2, r2, r0
   17700:	adc	r3, r3, r1
   17704:	mov	r0, r2
   17708:	mov	r1, r3
   1770c:	ldrd	r2, [sp, #24]
   17710:	eor	r3, r3, r1
   17714:	adds	r6, r6, r3
   17718:	eor	r2, r2, r0
   1771c:	adc	r7, r7, r2
   17720:	eor	r4, r4, r6
   17724:	eor	r5, r5, r7
   17728:	lsr	ip, r4, #24
   1772c:	mov	r9, r2
   17730:	orr	r2, ip, r5, lsl #8
   17734:	lsr	ip, r5, #24
   17738:	mov	r8, r3
   1773c:	orr	r3, ip, r4, lsl #8
   17740:	ldrd	r4, [sp, #200]	; 0xc8
   17744:	adds	r4, r4, r0
   17748:	adc	r5, r5, r1
   1774c:	adds	r4, r4, r2
   17750:	adc	r5, r5, r3
   17754:	mov	r0, r4
   17758:	mov	r1, r5
   1775c:	eor	r0, r0, r8
   17760:	eor	r1, r1, r9
   17764:	mov	r9, r1
   17768:	lsr	r1, r0, #16
   1776c:	orr	r1, r1, r9, lsl #16
   17770:	str	r1, [sp, #24]
   17774:	lsr	r1, r9, #16
   17778:	orr	r1, r1, r0, lsl #16
   1777c:	str	r1, [sp, #28]
   17780:	ldrd	r0, [sp, #24]
   17784:	strd	r4, [sp, #64]	; 0x40
   17788:	ldrd	r4, [sp, #8]
   1778c:	adds	r0, r0, r6
   17790:	adc	r1, r1, r7
   17794:	ldrd	r6, [sp, #96]	; 0x60
   17798:	strd	r0, [sp, #88]	; 0x58
   1779c:	eor	r0, r0, r2
   177a0:	eor	r1, r1, r3
   177a4:	mov	r3, r1
   177a8:	lsl	r2, r0, #1
   177ac:	lsl	r1, r1, #1
   177b0:	orr	r1, r1, r0, lsr #31
   177b4:	orr	r3, r2, r3, lsr #31
   177b8:	str	r1, [sp, #60]	; 0x3c
   177bc:	str	r3, [sp, #56]	; 0x38
   177c0:	ldrd	r0, [sp, #208]	; 0xd0
   177c4:	ldrd	r2, [sp, #72]	; 0x48
   177c8:	adds	r0, r0, r2
   177cc:	adc	r1, r1, r3
   177d0:	ldrd	r2, [sp, #8]
   177d4:	adds	r2, r2, r0
   177d8:	adc	r3, r3, r1
   177dc:	mov	r0, r2
   177e0:	mov	r1, r3
   177e4:	ldrd	r2, [sp, #16]
   177e8:	eor	r3, r3, r1
   177ec:	adds	r6, r6, r3
   177f0:	eor	r2, r2, r0
   177f4:	adc	r7, r7, r2
   177f8:	eor	r4, r4, r6
   177fc:	eor	r5, r5, r7
   17800:	lsr	ip, r4, #24
   17804:	mov	r9, r2
   17808:	orr	r2, ip, r5, lsl #8
   1780c:	lsr	ip, r5, #24
   17810:	mov	r8, r3
   17814:	orr	r3, ip, r4, lsl #8
   17818:	add	ip, sp, #256	; 0x100
   1781c:	ldrd	r4, [ip]
   17820:	adds	r4, r4, r0
   17824:	adc	r5, r5, r1
   17828:	adds	r4, r4, r2
   1782c:	adc	r5, r5, r3
   17830:	mov	r0, r4
   17834:	mov	r1, r5
   17838:	eor	r0, r0, r8
   1783c:	eor	r1, r1, r9
   17840:	mov	r9, r1
   17844:	lsr	r1, r0, #16
   17848:	orr	r1, r1, r9, lsl #16
   1784c:	str	r1, [sp, #8]
   17850:	lsr	r1, r9, #16
   17854:	orr	r1, r1, r0, lsl #16
   17858:	str	r1, [sp, #12]
   1785c:	ldrd	r0, [sp, #8]
   17860:	strd	r4, [sp, #72]	; 0x48
   17864:	adds	r0, r0, r6
   17868:	adc	r1, r1, r7
   1786c:	eor	r3, r3, r1
   17870:	eor	r2, r2, r0
   17874:	mov	r7, r1
   17878:	lsl	r1, r3, #1
   1787c:	orr	r1, r1, r2, lsr #31
   17880:	lsl	r2, r2, #1
   17884:	orr	r3, r2, r3, lsr #31
   17888:	mov	r6, r0
   1788c:	str	r1, [sp, #20]
   17890:	str	r3, [sp, #16]
   17894:	ldrd	r0, [sp, #80]	; 0x50
   17898:	ldrd	r2, [sp, #240]	; 0xf0
   1789c:	adds	r2, r2, r0
   178a0:	adc	r3, r3, r1
   178a4:	ldrd	r0, [sp, #32]
   178a8:	adds	r0, r0, r2
   178ac:	adc	r1, r1, r3
   178b0:	mov	r2, r0
   178b4:	mov	r3, r1
   178b8:	ldrd	r0, [sp, #48]	; 0x30
   178bc:	ldrd	r4, [sp, #32]
   178c0:	eor	r0, r0, r2
   178c4:	eor	r1, r1, r3
   178c8:	mov	r8, r1
   178cc:	mov	r9, r0
   178d0:	ldrd	r0, [sp, #120]	; 0x78
   178d4:	adds	r0, r0, r8
   178d8:	adc	r1, r1, r9
   178dc:	eor	r4, r4, r0
   178e0:	eor	r5, r5, r1
   178e4:	lsr	ip, r4, #24
   178e8:	strd	r0, [sp, #48]	; 0x30
   178ec:	orr	r0, ip, r5, lsl #8
   178f0:	lsr	ip, r5, #24
   178f4:	orr	r1, ip, r4, lsl #8
   178f8:	ldrd	r4, [sp, #184]	; 0xb8
   178fc:	adds	r4, r4, r2
   17900:	adc	r5, r5, r3
   17904:	adds	r4, r4, r0
   17908:	adc	r5, r5, r1
   1790c:	mov	r2, r4
   17910:	eor	r2, r2, r8
   17914:	mov	r3, r5
   17918:	eor	r3, r3, r9
   1791c:	strd	r4, [sp, #80]	; 0x50
   17920:	ldrd	r4, [sp, #48]	; 0x30
   17924:	mov	r8, r2
   17928:	lsr	ip, r2, #16
   1792c:	orr	r2, ip, r3, lsl #16
   17930:	lsr	ip, r3, #16
   17934:	adds	r4, r4, r2
   17938:	orr	r3, ip, r8, lsl #16
   1793c:	adc	r5, r5, r3
   17940:	strd	r4, [sp, #48]	; 0x30
   17944:	eor	r4, r4, r0
   17948:	eor	r5, r5, r1
   1794c:	lsl	r0, r4, #1
   17950:	orr	r1, r0, r5, lsr #31
   17954:	lsl	ip, r5, #1
   17958:	orr	ip, ip, r4, lsr #31
   1795c:	str	r1, [sp, #32]
   17960:	ldrd	r4, [sp, #104]	; 0x68
   17964:	ldrd	r0, [sp, #144]	; 0x90
   17968:	str	ip, [sp, #36]	; 0x24
   1796c:	adds	r0, r0, r4
   17970:	adc	r1, r1, r5
   17974:	ldrd	r4, [sp, #56]	; 0x38
   17978:	adds	r4, r4, r0
   1797c:	adc	r5, r5, r1
   17980:	eor	r3, r3, r5
   17984:	adds	r6, r6, r3
   17988:	eor	r2, r2, r4
   1798c:	adc	r7, r7, r2
   17990:	mov	r0, r4
   17994:	mov	r1, r5
   17998:	mov	r4, r3
   1799c:	mov	r5, r2
   179a0:	ldrd	r2, [sp, #56]	; 0x38
   179a4:	eor	r2, r2, r6
   179a8:	eor	r3, r3, r7
   179ac:	lsr	ip, r2, #24
   179b0:	orr	r8, ip, r3, lsl #8
   179b4:	lsr	r3, r3, #24
   179b8:	orr	r9, r3, r2, lsl #8
   179bc:	ldrd	r2, [sp, #232]	; 0xe8
   179c0:	adds	r2, r2, r0
   179c4:	adc	r3, r3, r1
   179c8:	adds	r0, r2, r8
   179cc:	adc	r1, r3, r9
   179d0:	eor	r4, r4, r0
   179d4:	add	r3, sp, #264	; 0x108
   179d8:	eor	r5, r5, r1
   179dc:	strd	r0, [r3]
   179e0:	lsr	r1, r4, #16
   179e4:	orr	r2, r1, r5, lsl #16
   179e8:	lsr	r1, r5, #16
   179ec:	orr	r3, r1, r4, lsl #16
   179f0:	add	r1, sp, #384	; 0x180
   179f4:	adds	r6, r6, r2
   179f8:	strd	r2, [r1]
   179fc:	adc	r7, r7, r3
   17a00:	add	r3, sp, #344	; 0x158
   17a04:	ldrd	r0, [sp]
   17a08:	strd	r6, [r3]
   17a0c:	eor	r6, r6, r8
   17a10:	eor	r7, r7, r9
   17a14:	lsl	r2, r6, #1
   17a18:	lsl	r3, r7, #1
   17a1c:	orr	r3, r3, r6, lsr #31
   17a20:	orr	r2, r2, r7, lsr #31
   17a24:	str	r2, [sp, #304]	; 0x130
   17a28:	str	r3, [sp, #308]	; 0x134
   17a2c:	ldrd	r2, [sp, #64]	; 0x40
   17a30:	ldrd	r6, [sp, #48]	; 0x30
   17a34:	adds	r0, r0, r2
   17a38:	adc	r1, r1, r3
   17a3c:	ldrd	r2, [sp, #16]
   17a40:	adds	r2, r2, r0
   17a44:	adc	r3, r3, r1
   17a48:	mov	r0, r2
   17a4c:	mov	r1, r3
   17a50:	ldrd	r2, [sp, #40]	; 0x28
   17a54:	eor	r3, r3, r1
   17a58:	adds	r6, r6, r3
   17a5c:	eor	r2, r2, r0
   17a60:	adc	r7, r7, r2
   17a64:	mov	r4, r3
   17a68:	mov	r5, r2
   17a6c:	ldrd	r2, [sp, #16]
   17a70:	eor	r2, r2, r6
   17a74:	eor	r3, r3, r7
   17a78:	lsr	ip, r2, #24
   17a7c:	orr	r8, ip, r3, lsl #8
   17a80:	lsr	r3, r3, #24
   17a84:	orr	r9, r3, r2, lsl #8
   17a88:	ldrd	r2, [sp, #152]	; 0x98
   17a8c:	adds	r2, r2, r0
   17a90:	adc	r3, r3, r1
   17a94:	adds	r0, r2, r8
   17a98:	adc	r1, r3, r9
   17a9c:	eor	r4, r4, r0
   17aa0:	add	r3, sp, #272	; 0x110
   17aa4:	eor	r5, r5, r1
   17aa8:	strd	r0, [r3]
   17aac:	lsr	r1, r4, #16
   17ab0:	orr	r2, r1, r5, lsl #16
   17ab4:	lsr	r1, r5, #16
   17ab8:	orr	r3, r1, r4, lsl #16
   17abc:	add	r1, sp, #360	; 0x168
   17ac0:	adds	r6, r6, r2
   17ac4:	adc	r7, r7, r3
   17ac8:	strd	r2, [r1]
   17acc:	add	r3, sp, #352	; 0x160
   17ad0:	strd	r6, [r3]
   17ad4:	eor	r6, r6, r8
   17ad8:	eor	r7, r7, r9
   17adc:	lsl	r2, r6, #1
   17ae0:	lsl	r3, r7, #1
   17ae4:	orr	r3, r3, r6, lsr #31
   17ae8:	orr	r2, r2, r7, lsr #31
   17aec:	str	r2, [sp, #312]	; 0x138
   17af0:	str	r3, [sp, #316]	; 0x13c
   17af4:	ldrd	r0, [sp, #224]	; 0xe0
   17af8:	ldrd	r2, [sp, #72]	; 0x48
   17afc:	ldrd	r8, [sp, #112]	; 0x70
   17b00:	adds	r0, r0, r2
   17b04:	adc	r1, r1, r3
   17b08:	ldrd	r2, [sp, #32]
   17b0c:	adds	r2, r2, r0
   17b10:	adc	r3, r3, r1
   17b14:	mov	r0, r2
   17b18:	mov	r1, r3
   17b1c:	ldrd	r2, [sp, #24]
   17b20:	eor	r3, r3, r1
   17b24:	adds	r8, r8, r3
   17b28:	eor	r2, r2, r0
   17b2c:	adc	r9, r9, r2
   17b30:	mov	r4, r3
   17b34:	mov	r5, r2
   17b38:	ldrd	r2, [sp, #32]
   17b3c:	eor	r2, r2, r8
   17b40:	eor	r3, r3, r9
   17b44:	lsr	ip, r2, #24
   17b48:	orr	r6, ip, r3, lsl #8
   17b4c:	lsr	r3, r3, #24
   17b50:	orr	r7, r3, r2, lsl #8
   17b54:	ldrd	r2, [sp, #192]	; 0xc0
   17b58:	adds	r2, r2, r0
   17b5c:	adc	r3, r3, r1
   17b60:	adds	r0, r2, r6
   17b64:	adc	r1, r3, r7
   17b68:	eor	r4, r4, r0
   17b6c:	add	r3, sp, #280	; 0x118
   17b70:	eor	r5, r5, r1
   17b74:	strd	r0, [r3]
   17b78:	lsr	r1, r4, #16
   17b7c:	orr	r2, r1, r5, lsl #16
   17b80:	lsr	r1, r5, #16
   17b84:	orr	r3, r1, r4, lsl #16
   17b88:	add	r1, sp, #368	; 0x170
   17b8c:	adds	r8, r8, r2
   17b90:	adc	r9, r9, r3
   17b94:	strd	r2, [r1]
   17b98:	add	r3, sp, #328	; 0x148
   17b9c:	ldrd	r0, [sp, #80]	; 0x50
   17ba0:	strd	r8, [r3]
   17ba4:	eor	r8, r8, r6
   17ba8:	eor	r9, r9, r7
   17bac:	lsl	r2, r8, #1
   17bb0:	lsl	r3, r9, #1
   17bb4:	orr	r3, r3, r8, lsr #31
   17bb8:	orr	r2, r2, r9, lsr #31
   17bbc:	str	r2, [sp, #320]	; 0x140
   17bc0:	str	r3, [sp, #324]	; 0x144
   17bc4:	ldrd	r2, [sp, #176]	; 0xb0
   17bc8:	ldrd	r8, [sp, #88]	; 0x58
   17bcc:	adds	r2, r2, r0
   17bd0:	adc	r3, r3, r1
   17bd4:	ldrd	r0, [sp, #8]
   17bd8:	adds	r2, r2, sl
   17bdc:	adc	r3, r3, fp
   17be0:	eor	r1, r1, r3
   17be4:	adds	r8, r8, r1
   17be8:	eor	r0, r0, r2
   17bec:	adc	r9, r9, r0
   17bf0:	eor	r4, sl, r8
   17bf4:	eor	r5, fp, r9
   17bf8:	lsr	ip, r4, #24
   17bfc:	mov	r7, r0
   17c00:	orr	r0, ip, r5, lsl #8
   17c04:	lsr	ip, r5, #24
   17c08:	mov	r6, r1
   17c0c:	orr	r1, ip, r4, lsl #8
   17c10:	ldrd	r4, [sp, #160]	; 0xa0
   17c14:	add	ip, sp, #288	; 0x120
   17c18:	adds	r4, r4, r2
   17c1c:	adc	r5, r5, r3
   17c20:	adds	r2, r4, r0
   17c24:	adc	r3, r5, r1
   17c28:	eor	r6, r6, r2
   17c2c:	eor	r7, r7, r3
   17c30:	strd	r2, [ip]
   17c34:	lsr	ip, r6, #16
   17c38:	orr	r2, ip, r7, lsl #16
   17c3c:	lsr	ip, r7, #16
   17c40:	orr	r3, ip, r6, lsl #16
   17c44:	adds	r8, r8, r2
   17c48:	add	ip, sp, #376	; 0x178
   17c4c:	adc	r9, r9, r3
   17c50:	strd	r2, [ip]
   17c54:	eor	r0, r0, r8
   17c58:	add	r3, sp, #336	; 0x150
   17c5c:	eor	r1, r1, r9
   17c60:	strd	r8, [r3]
   17c64:	lsl	r2, r0, #1
   17c68:	lsl	r3, r1, #1
   17c6c:	sub	ip, lr, #8
   17c70:	add	r4, sp, #264	; 0x108
   17c74:	add	lr, lr, #56	; 0x38
   17c78:	orr	r3, r3, r0, lsr #31
   17c7c:	orr	r2, r2, r1, lsr #31
   17c80:	str	r2, [sp, #296]	; 0x128
   17c84:	str	r3, [sp, #300]	; 0x12c
   17c88:	ldrd	r0, [ip, #8]
   17c8c:	ldrd	r2, [r4], #8
   17c90:	eor	r2, r2, r0
   17c94:	eor	r3, r3, r1
   17c98:	ldrd	r0, [r4, #56]	; 0x38
   17c9c:	eor	r2, r2, r0
   17ca0:	eor	r3, r3, r1
   17ca4:	strd	r2, [ip, #8]!
   17ca8:	cmp	ip, lr
   17cac:	bne	17c88 <putc_unlocked@plt+0x6940>
   17cb0:	add	sp, sp, #396	; 0x18c
   17cb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17cb8:	mov	r3, #0
   17cbc:	str	r3, [r0]
   17cc0:	bx	lr
   17cc4:	push	{r4, r5, r6, r7, r8, lr}
   17cc8:	mov	r4, r0
   17ccc:	ldr	r0, [r0, #224]	; 0xe0
   17cd0:	mov	r7, r1
   17cd4:	rsb	r6, r0, #128	; 0x80
   17cd8:	cmp	r6, r2
   17cdc:	mov	r5, r2
   17ce0:	add	r8, r4, #96	; 0x60
   17ce4:	bcs	17d68 <putc_unlocked@plt+0x6a20>
   17ce8:	mov	r3, #0
   17cec:	mov	r2, r6
   17cf0:	str	r3, [r4, #224]	; 0xe0
   17cf4:	add	r0, r8, r0
   17cf8:	bl	11090 <memcpy@plt>
   17cfc:	ldrd	r2, [r4, #64]	; 0x40
   17d00:	mov	r0, r4
   17d04:	sub	r5, r5, r6
   17d08:	adds	r2, r2, #128	; 0x80
   17d0c:	adc	r3, r3, #0
   17d10:	cmp	r3, #0
   17d14:	cmpeq	r2, #127	; 0x7f
   17d18:	strd	r2, [r4, #64]	; 0x40
   17d1c:	ldrd	r2, [r4, #72]	; 0x48
   17d20:	movls	r1, #1
   17d24:	movhi	r1, #0
   17d28:	add	r7, r7, r6
   17d2c:	mov	r6, r5
   17d30:	adds	r2, r2, r1
   17d34:	adc	r3, r3, #0
   17d38:	mov	r1, r8
   17d3c:	strd	r2, [r4, #72]	; 0x48
   17d40:	bl	12e78 <putc_unlocked@plt+0x1b30>
   17d44:	sub	r1, r5, r6
   17d48:	cmp	r6, #128	; 0x80
   17d4c:	add	r1, r7, r1
   17d50:	bhi	17d88 <putc_unlocked@plt+0x6a40>
   17d54:	sub	r3, r5, #1
   17d58:	bic	r1, r3, #127	; 0x7f
   17d5c:	lsr	r3, r3, #7
   17d60:	add	r1, r7, r1
   17d64:	sub	r5, r5, r3, lsl #7
   17d68:	ldr	r0, [r4, #224]	; 0xe0
   17d6c:	mov	r2, r5
   17d70:	add	r0, r8, r0
   17d74:	bl	11090 <memcpy@plt>
   17d78:	ldr	r3, [r4, #224]	; 0xe0
   17d7c:	add	r5, r3, r5
   17d80:	str	r5, [r4, #224]	; 0xe0
   17d84:	pop	{r4, r5, r6, r7, r8, pc}
   17d88:	ldrd	r2, [r4, #64]	; 0x40
   17d8c:	sub	r6, r6, #128	; 0x80
   17d90:	adds	r2, r2, #128	; 0x80
   17d94:	adc	r3, r3, #0
   17d98:	cmp	r3, #0
   17d9c:	cmpeq	r2, #127	; 0x7f
   17da0:	strd	r2, [r4, #64]	; 0x40
   17da4:	ldrd	r2, [r4, #72]	; 0x48
   17da8:	movls	r0, #1
   17dac:	movhi	r0, #0
   17db0:	adds	r2, r2, r0
   17db4:	adc	r3, r3, #0
   17db8:	mov	r0, r4
   17dbc:	strd	r2, [r4, #72]	; 0x48
   17dc0:	bl	12e78 <putc_unlocked@plt+0x1b30>
   17dc4:	b	17d44 <putc_unlocked@plt+0x69fc>
   17dc8:	push	{r0, r1, r4, r5, r6, lr}
   17dcc:	mov	r2, #240	; 0xf0
   17dd0:	mov	r5, r1
   17dd4:	mov	r1, #0
   17dd8:	mov	r4, r0
   17ddc:	bl	11210 <memset@plt>
   17de0:	ldr	r2, [pc, #100]	; 17e4c <putc_unlocked@plt+0x6b04>
   17de4:	mov	r3, #0
   17de8:	ldrd	r0, [r3, r2]
   17dec:	strd	r0, [r4, r3]
   17df0:	add	r3, r3, #8
   17df4:	cmp	r3, #64	; 0x40
   17df8:	bne	17de8 <putc_unlocked@plt+0x6aa0>
   17dfc:	mov	lr, r5
   17e00:	sub	ip, r4, #8
   17e04:	add	r6, r4, #56	; 0x38
   17e08:	ldr	r0, [lr]
   17e0c:	ldr	r1, [lr, #4]
   17e10:	mov	r3, sp
   17e14:	add	lr, lr, #8
   17e18:	stmia	r3!, {r0, r1}
   17e1c:	ldrd	r0, [ip, #8]
   17e20:	ldrd	r2, [sp]
   17e24:	eor	r2, r2, r0
   17e28:	eor	r3, r3, r1
   17e2c:	strd	r2, [ip, #8]!
   17e30:	cmp	ip, r6
   17e34:	bne	17e08 <putc_unlocked@plt+0x6ac0>
   17e38:	ldrb	r3, [r5]
   17e3c:	mov	r0, #0
   17e40:	str	r3, [r4, #228]	; 0xe4
   17e44:	add	sp, sp, #8
   17e48:	pop	{r4, r5, r6, pc}
   17e4c:	andeq	r7, r3, r8, asr #32
   17e50:	sub	r3, r1, #1
   17e54:	cmp	r3, #63	; 0x3f
   17e58:	bhi	17ee4 <putc_unlocked@plt+0x6b9c>
   17e5c:	push	{r4, r5, lr}
   17e60:	sub	sp, sp, #68	; 0x44
   17e64:	mov	r3, #1
   17e68:	mov	r4, #0
   17e6c:	mov	r5, r0
   17e70:	add	r0, sp, #4
   17e74:	strb	r3, [sp, #2]
   17e78:	strb	r3, [sp, #3]
   17e7c:	strb	r1, [sp]
   17e80:	strb	r4, [sp, #1]
   17e84:	bl	17cb8 <putc_unlocked@plt+0x6970>
   17e88:	add	r0, sp, #8
   17e8c:	bl	17cb8 <putc_unlocked@plt+0x6970>
   17e90:	add	r0, sp, #12
   17e94:	bl	17cb8 <putc_unlocked@plt+0x6970>
   17e98:	mov	r1, r4
   17e9c:	mov	r2, #14
   17ea0:	add	r0, sp, #18
   17ea4:	strb	r4, [sp, #16]
   17ea8:	strb	r4, [sp, #17]
   17eac:	bl	11210 <memset@plt>
   17eb0:	mov	r1, r4
   17eb4:	mov	r2, #16
   17eb8:	add	r0, sp, #32
   17ebc:	bl	11210 <memset@plt>
   17ec0:	mov	r2, #16
   17ec4:	mov	r1, r4
   17ec8:	add	r0, sp, #48	; 0x30
   17ecc:	bl	11210 <memset@plt>
   17ed0:	mov	r1, sp
   17ed4:	mov	r0, r5
   17ed8:	bl	17dc8 <putc_unlocked@plt+0x6a80>
   17edc:	add	sp, sp, #68	; 0x44
   17ee0:	pop	{r4, r5, pc}
   17ee4:	mvn	r0, #0
   17ee8:	bx	lr
   17eec:	sub	ip, r1, #1
   17ef0:	cmp	ip, #63	; 0x3f
   17ef4:	bls	17f0c <putc_unlocked@plt+0x6bc4>
   17ef8:	mvn	r0, #0
   17efc:	bx	lr
   17f00:	mvn	r0, #0
   17f04:	add	sp, sp, #196	; 0xc4
   17f08:	pop	{r4, r5, r6, r7, pc}
   17f0c:	push	{r4, r5, r6, r7, lr}
   17f10:	clz	ip, r2
   17f14:	sub	r4, r3, #1
   17f18:	lsr	ip, ip, #5
   17f1c:	cmp	r4, #63	; 0x3f
   17f20:	movls	r4, ip
   17f24:	orrhi	r4, ip, #1
   17f28:	cmp	r4, #0
   17f2c:	sub	sp, sp, #196	; 0xc4
   17f30:	bne	17f00 <putc_unlocked@plt+0x6bb8>
   17f34:	mov	r5, r0
   17f38:	strb	r3, [sp, #1]
   17f3c:	add	r0, sp, #4
   17f40:	mov	r7, r3
   17f44:	mov	r3, #1
   17f48:	strb	r3, [sp, #2]
   17f4c:	strb	r3, [sp, #3]
   17f50:	mov	r6, r2
   17f54:	strb	r1, [sp]
   17f58:	bl	17cb8 <putc_unlocked@plt+0x6970>
   17f5c:	add	r0, sp, #8
   17f60:	bl	17cb8 <putc_unlocked@plt+0x6970>
   17f64:	add	r0, sp, #12
   17f68:	bl	17cb8 <putc_unlocked@plt+0x6970>
   17f6c:	mov	r2, #14
   17f70:	mov	r1, r4
   17f74:	add	r0, sp, #18
   17f78:	strb	r4, [sp, #16]
   17f7c:	strb	r4, [sp, #17]
   17f80:	bl	11210 <memset@plt>
   17f84:	mov	r2, #16
   17f88:	mov	r1, r4
   17f8c:	add	r0, sp, #32
   17f90:	bl	11210 <memset@plt>
   17f94:	mov	r2, #16
   17f98:	mov	r1, r4
   17f9c:	add	r0, sp, #48	; 0x30
   17fa0:	bl	11210 <memset@plt>
   17fa4:	mov	r1, sp
   17fa8:	mov	r0, r5
   17fac:	bl	17dc8 <putc_unlocked@plt+0x6a80>
   17fb0:	cmp	r0, #0
   17fb4:	blt	17f00 <putc_unlocked@plt+0x6bb8>
   17fb8:	mov	r2, #128	; 0x80
   17fbc:	mov	r1, r4
   17fc0:	add	r0, sp, #64	; 0x40
   17fc4:	bl	11210 <memset@plt>
   17fc8:	mov	r3, #128	; 0x80
   17fcc:	mov	r2, r7
   17fd0:	mov	r1, r6
   17fd4:	add	r0, sp, #64	; 0x40
   17fd8:	bl	110f0 <__memcpy_chk@plt>
   17fdc:	mov	r2, #128	; 0x80
   17fe0:	add	r1, sp, #64	; 0x40
   17fe4:	mov	r0, r5
   17fe8:	bl	17cc4 <putc_unlocked@plt+0x697c>
   17fec:	ldr	r3, [pc, #24]	; 1800c <putc_unlocked@plt+0x6cc4>
   17ff0:	mov	r2, #128	; 0x80
   17ff4:	mov	r1, r4
   17ff8:	ldr	r3, [r3]
   17ffc:	add	r0, sp, #64	; 0x40
   18000:	blx	r3
   18004:	mov	r0, r4
   18008:	b	17f04 <putc_unlocked@plt+0x6bbc>
   1800c:	andeq	sl, r4, ip, lsr r1
   18010:	cmp	r2, #0
   18014:	beq	18028 <putc_unlocked@plt+0x6ce0>
   18018:	push	{r4, lr}
   1801c:	bl	17cc4 <putc_unlocked@plt+0x697c>
   18020:	mov	r0, #0
   18024:	pop	{r4, pc}
   18028:	mov	r0, #0
   1802c:	bx	lr
   18030:	push	{r4, r5, r6, r8, r9, lr}
   18034:	sub	sp, sp, #72	; 0x48
   18038:	mov	r6, r1
   1803c:	mov	r4, r0
   18040:	mov	r5, r2
   18044:	mov	r1, #0
   18048:	mov	r2, #64	; 0x40
   1804c:	add	r0, sp, #8
   18050:	bl	11210 <memset@plt>
   18054:	cmp	r6, #0
   18058:	beq	18144 <putc_unlocked@plt+0x6dfc>
   1805c:	ldr	r3, [r4, #228]	; 0xe4
   18060:	cmp	r3, r5
   18064:	bhi	18144 <putc_unlocked@plt+0x6dfc>
   18068:	ldrd	r2, [r4, #80]	; 0x50
   1806c:	orrs	r3, r2, r3
   18070:	bne	18144 <putc_unlocked@plt+0x6dfc>
   18074:	ldrd	r2, [r4, #64]	; 0x40
   18078:	ldr	r0, [r4, #224]	; 0xe0
   1807c:	mov	r9, #0
   18080:	adds	r2, r2, r0
   18084:	adc	r3, r3, r9
   18088:	cmp	r9, r3
   1808c:	cmpeq	r0, r2
   18090:	strd	r2, [r4, #64]	; 0x40
   18094:	ldrd	r2, [r4, #72]	; 0x48
   18098:	movhi	r1, #1
   1809c:	movls	r1, #0
   180a0:	adds	r2, r2, r1
   180a4:	adc	r3, r3, #0
   180a8:	strd	r2, [r4, #72]	; 0x48
   180ac:	ldrb	r3, [r4, #232]	; 0xe8
   180b0:	mvn	r2, #0
   180b4:	cmp	r3, #0
   180b8:	mvn	r3, #0
   180bc:	strdne	r2, [r4, #88]	; 0x58
   180c0:	add	r5, r4, #96	; 0x60
   180c4:	strd	r2, [r4, #80]	; 0x50
   180c8:	mov	r1, #0
   180cc:	rsb	r2, r0, #128	; 0x80
   180d0:	add	r0, r5, r0
   180d4:	bl	11210 <memset@plt>
   180d8:	mov	r1, r5
   180dc:	mov	r0, r4
   180e0:	bl	12e78 <putc_unlocked@plt+0x1b30>
   180e4:	mov	r5, #0
   180e8:	mov	ip, sp
   180ec:	ldrd	r2, [r4, r5]
   180f0:	strd	r2, [sp]
   180f4:	add	r3, sp, #8
   180f8:	ldm	ip, {r0, r1}
   180fc:	add	r3, r3, r5
   18100:	add	r5, r5, #8
   18104:	cmp	r5, #64	; 0x40
   18108:	stm	r3, {r0, r1}
   1810c:	bne	180ec <putc_unlocked@plt+0x6da4>
   18110:	ldr	r2, [r4, #228]	; 0xe4
   18114:	add	r1, sp, #8
   18118:	mov	r0, r6
   1811c:	bl	11090 <memcpy@plt>
   18120:	ldr	r3, [pc, #36]	; 1814c <putc_unlocked@plt+0x6e04>
   18124:	mov	r2, r5
   18128:	mov	r1, #0
   1812c:	ldr	r3, [r3]
   18130:	add	r0, sp, #8
   18134:	blx	r3
   18138:	mov	r0, #0
   1813c:	add	sp, sp, #72	; 0x48
   18140:	pop	{r4, r5, r6, r8, r9, pc}
   18144:	mvn	r0, #0
   18148:	b	1813c <putc_unlocked@plt+0x6df4>
   1814c:	andeq	sl, r4, ip, lsr r1
   18150:	cmp	r3, #0
   18154:	push	{r4, r5, r6, r7, r8, lr}
   18158:	clz	r4, r2
   1815c:	lsr	r4, r4, #5
   18160:	moveq	r4, #0
   18164:	sub	sp, sp, #240	; 0xf0
   18168:	cmp	r0, #0
   1816c:	orreq	r4, r4, #1
   18170:	cmp	r4, #0
   18174:	ldr	r8, [sp, #264]	; 0x108
   18178:	ldr	lr, [sp, #268]	; 0x10c
   1817c:	beq	1818c <putc_unlocked@plt+0x6e44>
   18180:	mvn	r0, #0
   18184:	add	sp, sp, #240	; 0xf0
   18188:	pop	{r4, r5, r6, r7, r8, pc}
   1818c:	cmp	lr, #0
   18190:	clz	r4, r8
   18194:	lsr	r4, r4, #5
   18198:	moveq	r4, #0
   1819c:	cmp	r4, #0
   181a0:	bne	18180 <putc_unlocked@plt+0x6e38>
   181a4:	sub	r4, r1, #1
   181a8:	cmp	lr, #64	; 0x40
   181ac:	cmpls	r4, #63	; 0x3f
   181b0:	bhi	18180 <putc_unlocked@plt+0x6e38>
   181b4:	cmp	lr, #0
   181b8:	mov	r7, r0
   181bc:	mov	r6, r3
   181c0:	mov	r5, r2
   181c4:	mov	r4, r1
   181c8:	beq	1820c <putc_unlocked@plt+0x6ec4>
   181cc:	mov	r3, lr
   181d0:	mov	r2, r8
   181d4:	mov	r0, sp
   181d8:	bl	17eec <putc_unlocked@plt+0x6ba4>
   181dc:	cmp	r0, #0
   181e0:	blt	18180 <putc_unlocked@plt+0x6e38>
   181e4:	mov	r2, r6
   181e8:	mov	r1, r5
   181ec:	mov	r0, sp
   181f0:	bl	18010 <putc_unlocked@plt+0x6cc8>
   181f4:	mov	r2, r4
   181f8:	mov	r1, r7
   181fc:	mov	r0, sp
   18200:	bl	18030 <putc_unlocked@plt+0x6ce8>
   18204:	mov	r0, #0
   18208:	b	18184 <putc_unlocked@plt+0x6e3c>
   1820c:	mov	r0, sp
   18210:	bl	17e50 <putc_unlocked@plt+0x6b08>
   18214:	b	181dc <putc_unlocked@plt+0x6e94>
   18218:	b	18150 <putc_unlocked@plt+0x6e08>
   1821c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18220:	mov	r6, r0
   18224:	sub	sp, sp, #240	; 0xf0
   18228:	mov	r0, #32768	; 0x8000
   1822c:	mov	r8, r1
   18230:	mov	r7, r2
   18234:	bl	3509c <putc_unlocked@plt+0x23d54>
   18238:	subs	r5, r0, #0
   1823c:	mvneq	r4, #0
   18240:	beq	182cc <putc_unlocked@plt+0x6f84>
   18244:	mov	r1, r7
   18248:	mov	r0, sp
   1824c:	bl	17e50 <putc_unlocked@plt+0x6b08>
   18250:	mov	sl, #1
   18254:	mov	r9, #32768	; 0x8000
   18258:	mov	r4, #0
   1825c:	rsb	r2, r4, #32768	; 0x8000
   18260:	add	r0, r5, r4
   18264:	mov	r3, r6
   18268:	mov	r1, sl
   1826c:	bl	11114 <fread@plt>
   18270:	add	r4, r4, r0
   18274:	cmp	r4, #32768	; 0x8000
   18278:	beq	182e8 <putc_unlocked@plt+0x6fa0>
   1827c:	cmp	r0, #0
   18280:	mov	r0, r6
   18284:	bne	182d8 <putc_unlocked@plt+0x6f90>
   18288:	bl	11078 <ferror@plt>
   1828c:	cmp	r0, #0
   18290:	mvnne	r4, #0
   18294:	bne	182c4 <putc_unlocked@plt+0x6f7c>
   18298:	cmp	r4, #0
   1829c:	beq	182b0 <putc_unlocked@plt+0x6f68>
   182a0:	mov	r2, r4
   182a4:	mov	r1, r5
   182a8:	mov	r0, sp
   182ac:	bl	18010 <putc_unlocked@plt+0x6cc8>
   182b0:	mov	r2, r7
   182b4:	mov	r1, r8
   182b8:	mov	r0, sp
   182bc:	bl	18030 <putc_unlocked@plt+0x6ce8>
   182c0:	mov	r4, #0
   182c4:	mov	r0, r5
   182c8:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   182cc:	mov	r0, r4
   182d0:	add	sp, sp, #240	; 0xf0
   182d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   182d8:	bl	111bc <feof@plt>
   182dc:	cmp	r0, #0
   182e0:	beq	1825c <putc_unlocked@plt+0x6f14>
   182e4:	b	18298 <putc_unlocked@plt+0x6f50>
   182e8:	mov	r2, r9
   182ec:	mov	r1, r5
   182f0:	mov	r0, sp
   182f4:	bl	18010 <putc_unlocked@plt+0x6cc8>
   182f8:	b	18258 <putc_unlocked@plt+0x6f10>
   182fc:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18300:	mov	r7, r0
   18304:	mov	r0, #32768	; 0x8000
   18308:	str	r1, [sp]
   1830c:	mov	r9, r2
   18310:	bl	3509c <putc_unlocked@plt+0x23d54>
   18314:	subs	r6, r0, #0
   18318:	mvneq	r4, #0
   1831c:	beq	183b8 <putc_unlocked@plt+0x7070>
   18320:	ldr	r8, [pc, #284]	; 18444 <putc_unlocked@plt+0x70fc>
   18324:	add	r3, r6, #32512	; 0x7f00
   18328:	mov	r4, #0
   1832c:	mov	sl, #0
   18330:	mov	fp, #0
   18334:	add	r3, r3, #255	; 0xff
   18338:	str	r3, [sp, #4]
   1833c:	mov	r5, #0
   18340:	rsb	r2, r5, #32768	; 0x8000
   18344:	add	r0, r6, r5
   18348:	mov	r3, r7
   1834c:	mov	r1, #1
   18350:	bl	112d0 <fread_unlocked@plt>
   18354:	add	r5, r5, r0
   18358:	cmp	r5, #32768	; 0x8000
   1835c:	beq	183e0 <putc_unlocked@plt+0x7098>
   18360:	cmp	r0, #0
   18364:	mov	r0, r7
   18368:	bne	183d0 <putc_unlocked@plt+0x7088>
   1836c:	bl	1112c <ferror_unlocked@plt>
   18370:	cmp	r0, #0
   18374:	bne	18424 <putc_unlocked@plt+0x70dc>
   18378:	ldr	r1, [pc, #196]	; 18444 <putc_unlocked@plt+0x70fc>
   1837c:	mov	r2, r6
   18380:	add	r0, r6, r5
   18384:	cmp	r2, r0
   18388:	bne	1842c <putc_unlocked@plt+0x70e4>
   1838c:	adds	r2, sl, r5
   18390:	adc	r3, fp, #0
   18394:	cmp	fp, r3
   18398:	cmpeq	sl, r2
   1839c:	bhi	18418 <putc_unlocked@plt+0x70d0>
   183a0:	ldr	r1, [sp]
   183a4:	str	r4, [r1]
   183a8:	mov	r4, #0
   183ac:	strd	r2, [r9]
   183b0:	mov	r0, r6
   183b4:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   183b8:	mov	r0, r4
   183bc:	add	sp, sp, #12
   183c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   183c4:	mov	sl, r2
   183c8:	mov	fp, r3
   183cc:	b	1833c <putc_unlocked@plt+0x6ff4>
   183d0:	bl	1130c <feof_unlocked@plt>
   183d4:	cmp	r0, #0
   183d8:	beq	18340 <putc_unlocked@plt+0x6ff8>
   183dc:	b	18378 <putc_unlocked@plt+0x7030>
   183e0:	sub	r2, r6, #1
   183e4:	and	r3, r8, r4, lsl #15
   183e8:	add	r4, r3, r4, lsr #1
   183ec:	ldrb	r3, [r2, #1]!
   183f0:	add	r4, r4, r3
   183f4:	ldr	r3, [sp, #4]
   183f8:	and	r4, r4, r8
   183fc:	cmp	r2, r3
   18400:	bne	183e4 <putc_unlocked@plt+0x709c>
   18404:	adds	r2, sl, #32768	; 0x8000
   18408:	adc	r3, fp, #0
   1840c:	cmp	fp, r3
   18410:	cmpeq	sl, r2
   18414:	bls	183c4 <putc_unlocked@plt+0x707c>
   18418:	bl	111e0 <__errno_location@plt>
   1841c:	mov	r3, #75	; 0x4b
   18420:	str	r3, [r0]
   18424:	mvn	r4, #0
   18428:	b	183b0 <putc_unlocked@plt+0x7068>
   1842c:	ldrb	ip, [r2], #1
   18430:	and	r3, r1, r4, lsl #15
   18434:	add	r4, r3, r4, lsr #1
   18438:	add	r4, r4, ip
   1843c:	and	r4, r4, r1
   18440:	b	18384 <putc_unlocked@plt+0x703c>
   18444:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   18448:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1844c:	mov	r7, r0
   18450:	mov	r0, #32768	; 0x8000
   18454:	mov	fp, r1
   18458:	mov	sl, r2
   1845c:	bl	3509c <putc_unlocked@plt+0x23d54>
   18460:	subs	r5, r0, #0
   18464:	mvneq	r4, #0
   18468:	beq	1850c <putc_unlocked@plt+0x71c4>
   1846c:	add	r3, r5, #32512	; 0x7f00
   18470:	mov	r6, #0
   18474:	mov	r8, #0
   18478:	mov	r9, #0
   1847c:	add	r3, r3, #255	; 0xff
   18480:	str	r3, [sp, #4]
   18484:	mov	r4, #0
   18488:	rsb	r2, r4, #32768	; 0x8000
   1848c:	add	r0, r5, r4
   18490:	mov	r3, r7
   18494:	mov	r1, #1
   18498:	bl	112d0 <fread_unlocked@plt>
   1849c:	add	r4, r4, r0
   184a0:	cmp	r4, #32768	; 0x8000
   184a4:	beq	18534 <putc_unlocked@plt+0x71ec>
   184a8:	cmp	r0, #0
   184ac:	mov	r0, r7
   184b0:	bne	18524 <putc_unlocked@plt+0x71dc>
   184b4:	bl	1112c <ferror_unlocked@plt>
   184b8:	cmp	r0, #0
   184bc:	bne	1856c <putc_unlocked@plt+0x7224>
   184c0:	mov	r3, r5
   184c4:	add	r2, r5, r4
   184c8:	cmp	r2, r3
   184cc:	bne	18574 <putc_unlocked@plt+0x722c>
   184d0:	adds	r0, r8, r4
   184d4:	adc	r1, r9, #0
   184d8:	cmp	r9, r1
   184dc:	cmpeq	r8, r0
   184e0:	bhi	18560 <putc_unlocked@plt+0x7218>
   184e4:	ldr	r3, [pc, #148]	; 18580 <putc_unlocked@plt+0x7238>
   184e8:	mov	r4, #0
   184ec:	and	r2, r6, r3
   184f0:	add	r6, r2, r6, lsr #16
   184f4:	and	r3, r3, r6
   184f8:	add	r3, r3, r6, asr #16
   184fc:	str	r3, [fp]
   18500:	strd	r0, [sl]
   18504:	mov	r0, r5
   18508:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   1850c:	mov	r0, r4
   18510:	add	sp, sp, #12
   18514:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18518:	mov	r8, r2
   1851c:	mov	r9, r3
   18520:	b	18484 <putc_unlocked@plt+0x713c>
   18524:	bl	1130c <feof_unlocked@plt>
   18528:	cmp	r0, #0
   1852c:	beq	18488 <putc_unlocked@plt+0x7140>
   18530:	b	184c0 <putc_unlocked@plt+0x7178>
   18534:	sub	r3, r5, #1
   18538:	ldrb	r2, [r3, #1]!
   1853c:	add	r6, r6, r2
   18540:	ldr	r2, [sp, #4]
   18544:	cmp	r3, r2
   18548:	bne	18538 <putc_unlocked@plt+0x71f0>
   1854c:	adds	r2, r8, #32768	; 0x8000
   18550:	adc	r3, r9, #0
   18554:	cmp	r9, r3
   18558:	cmpeq	r8, r2
   1855c:	bls	18518 <putc_unlocked@plt+0x71d0>
   18560:	bl	111e0 <__errno_location@plt>
   18564:	mov	r3, #75	; 0x4b
   18568:	str	r3, [r0]
   1856c:	mvn	r4, #0
   18570:	b	18504 <putc_unlocked@plt+0x71bc>
   18574:	ldrb	r1, [r3], #1
   18578:	add	r6, r6, r1
   1857c:	b	184c8 <putc_unlocked@plt+0x7180>
   18580:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   18584:	push	{r4, r5, lr}
   18588:	mov	r3, #0
   1858c:	sub	sp, sp, #676	; 0x2a4
   18590:	ldr	r5, [r2]
   18594:	mov	r2, #1024	; 0x400
   18598:	add	r1, sp, #696	; 0x2b8
   1859c:	strd	r2, [sp, #8]
   185a0:	mov	r2, #1
   185a4:	mov	r3, #0
   185a8:	mov	r4, r0
   185ac:	strd	r2, [sp]
   185b0:	mov	r3, #0
   185b4:	add	r2, sp, #20
   185b8:	ldrd	r0, [r1]
   185bc:	bl	32140 <putc_unlocked@plt+0x20df8>
   185c0:	mov	r2, r5
   185c4:	ldr	r1, [pc, #52]	; 18600 <putc_unlocked@plt+0x72b8>
   185c8:	mov	r3, r0
   185cc:	mov	r0, #1
   185d0:	bl	1121c <__printf_chk@plt>
   185d4:	ldrb	r3, [sp, #692]	; 0x2b4
   185d8:	cmp	r3, #0
   185dc:	beq	185f0 <putc_unlocked@plt+0x72a8>
   185e0:	mov	r2, r4
   185e4:	ldr	r1, [pc, #24]	; 18604 <putc_unlocked@plt+0x72bc>
   185e8:	mov	r0, #1
   185ec:	bl	1121c <__printf_chk@plt>
   185f0:	ldrb	r0, [sp, #688]	; 0x2b0
   185f4:	bl	11330 <putchar_unlocked@plt>
   185f8:	add	sp, sp, #676	; 0x2a4
   185fc:	pop	{r4, r5, pc}
   18600:	andeq	r7, r3, r8, lsl #1
   18604:	andeq	r9, r3, r1, lsr #2
   18608:	push	{r4, r5, lr}
   1860c:	mov	r3, #0
   18610:	sub	sp, sp, #676	; 0x2a4
   18614:	ldr	r5, [r2]
   18618:	mov	r2, #512	; 0x200
   1861c:	add	r1, sp, #696	; 0x2b8
   18620:	strd	r2, [sp, #8]
   18624:	mov	r2, #1
   18628:	mov	r3, #0
   1862c:	mov	r4, r0
   18630:	strd	r2, [sp]
   18634:	mov	r3, #0
   18638:	add	r2, sp, #20
   1863c:	ldrd	r0, [r1]
   18640:	bl	32140 <putc_unlocked@plt+0x20df8>
   18644:	mov	r2, r5
   18648:	ldr	r1, [pc, #52]	; 18684 <putc_unlocked@plt+0x733c>
   1864c:	mov	r3, r0
   18650:	mov	r0, #1
   18654:	bl	1121c <__printf_chk@plt>
   18658:	ldrb	r3, [sp, #692]	; 0x2b4
   1865c:	cmp	r3, #0
   18660:	beq	18674 <putc_unlocked@plt+0x732c>
   18664:	mov	r2, r4
   18668:	ldr	r1, [pc, #24]	; 18688 <putc_unlocked@plt+0x7340>
   1866c:	mov	r0, #1
   18670:	bl	1121c <__printf_chk@plt>
   18674:	ldrb	r0, [sp, #688]	; 0x2b0
   18678:	bl	11330 <putchar_unlocked@plt>
   1867c:	add	sp, sp, #676	; 0x2a4
   18680:	pop	{r4, r5, pc}
   18684:	muleq	r3, r1, r0
   18688:	andeq	r9, r3, r1, lsr #2
   1868c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18690:	sub	sp, sp, #65536	; 0x10000
   18694:	ldr	r4, [pc, #392]	; 18824 <putc_unlocked@plt+0x74dc>
   18698:	sub	sp, sp, #20
   1869c:	mov	r8, r0
   186a0:	mov	sl, r1
   186a4:	mov	r9, r2
   186a8:	mov	r6, #0
   186ac:	mov	r7, #0
   186b0:	mov	r5, #0
   186b4:	mov	r3, #65536	; 0x10000
   186b8:	str	r8, [sp]
   186bc:	mov	r2, #1
   186c0:	mov	r1, r3
   186c4:	add	r0, sp, #16
   186c8:	bl	11294 <__fread_unlocked_chk@plt>
   186cc:	cmp	r0, #0
   186d0:	moveq	r2, r6
   186d4:	moveq	r3, r7
   186d8:	beq	18740 <putc_unlocked@plt+0x73f8>
   186dc:	adds	r2, r6, r0
   186e0:	adc	r3, r7, #0
   186e4:	cmp	r7, r3
   186e8:	cmpeq	r6, r2
   186ec:	bhi	18750 <putc_unlocked@plt+0x7408>
   186f0:	add	lr, sp, #16
   186f4:	mov	r6, r0
   186f8:	cmp	r6, #7
   186fc:	add	lr, lr, #8
   18700:	bhi	1876c <putc_unlocked@plt+0x7424>
   18704:	bic	r1, r0, #7
   18708:	add	ip, sp, #16
   1870c:	add	r1, ip, r1
   18710:	and	r0, r0, #7
   18714:	add	r0, r1, r0
   18718:	cmp	r1, r0
   1871c:	bne	18810 <putc_unlocked@plt+0x74c8>
   18720:	mov	r0, r8
   18724:	strd	r2, [sp, #8]
   18728:	bl	1130c <feof_unlocked@plt>
   1872c:	ldrd	r2, [sp, #8]
   18730:	mov	r6, r2
   18734:	mov	r7, r3
   18738:	cmp	r0, #0
   1873c:	beq	186b4 <putc_unlocked@plt+0x736c>
   18740:	str	r5, [sl]
   18744:	mov	r0, #1
   18748:	strd	r2, [r9]
   1874c:	b	18760 <putc_unlocked@plt+0x7418>
   18750:	bl	111e0 <__errno_location@plt>
   18754:	mov	r3, #75	; 0x4b
   18758:	str	r3, [r0]
   1875c:	mov	r0, #0
   18760:	add	sp, sp, #65536	; 0x10000
   18764:	add	sp, sp, #20
   18768:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1876c:	ldr	r1, [lr, #-8]
   18770:	ldr	ip, [lr, #-4]
   18774:	rev	r1, r1
   18778:	eor	r1, r1, r5
   1877c:	rev	ip, ip
   18780:	lsr	r5, r1, #8
   18784:	uxtb	fp, ip
   18788:	uxtb	r5, r5
   1878c:	add	r5, r5, #1280	; 0x500
   18790:	ldr	fp, [r4, fp, lsl #2]
   18794:	ldr	r7, [r4, r5, lsl #2]
   18798:	lsr	r5, ip, #24
   1879c:	add	r5, r5, #768	; 0x300
   187a0:	sub	r6, r6, #8
   187a4:	ldr	r5, [r4, r5, lsl #2]
   187a8:	eor	r5, r5, fp
   187ac:	lsr	fp, r1, #24
   187b0:	add	fp, fp, #1792	; 0x700
   187b4:	ldr	fp, [r4, fp, lsl #2]
   187b8:	eor	r5, r5, fp
   187bc:	uxtb	fp, r1
   187c0:	add	fp, fp, #1024	; 0x400
   187c4:	lsr	r1, r1, #16
   187c8:	ldr	fp, [r4, fp, lsl #2]
   187cc:	uxtb	r1, r1
   187d0:	eor	r5, r5, fp
   187d4:	lsr	fp, ip, #16
   187d8:	add	r1, r1, #1536	; 0x600
   187dc:	uxtb	fp, fp
   187e0:	add	fp, fp, #512	; 0x200
   187e4:	ldr	fp, [r4, fp, lsl #2]
   187e8:	eor	r5, r5, fp
   187ec:	lsr	fp, ip, #8
   187f0:	uxtb	fp, fp
   187f4:	add	fp, fp, #256	; 0x100
   187f8:	ldr	ip, [r4, fp, lsl #2]
   187fc:	eor	ip, ip, r5
   18800:	ldr	r5, [r4, r1, lsl #2]
   18804:	eor	r5, r5, ip
   18808:	eor	r5, r5, r7
   1880c:	b	186f8 <putc_unlocked@plt+0x73b0>
   18810:	ldrb	ip, [r1], #1
   18814:	eor	ip, ip, r5, lsr #24
   18818:	ldr	ip, [r4, ip, lsl #2]
   1881c:	eor	r5, ip, r5, lsl #8
   18820:	b	18718 <putc_unlocked@plt+0x73d0>
   18824:	strheq	r7, [r3], -ip
   18828:	cmp	r2, #0
   1882c:	cmpne	r1, #0
   18830:	moveq	r3, #1
   18834:	movne	r3, #0
   18838:	cmp	r0, #0
   1883c:	orreq	r3, r3, #1
   18840:	cmp	r3, #0
   18844:	bne	1884c <putc_unlocked@plt+0x7504>
   18848:	b	1868c <putc_unlocked@plt+0x7344>
   1884c:	mov	r0, #0
   18850:	bx	lr
   18854:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   18858:	mov	r3, #0
   1885c:	ldr	r4, [pc, #232]	; 1894c <putc_unlocked@plt+0x7604>
   18860:	mov	r7, r2
   18864:	mov	r2, #0
   18868:	ldr	r6, [r4]
   1886c:	strd	r2, [sp, #8]
   18870:	mov	r3, #0
   18874:	cmp	r6, r3
   18878:	mov	r8, r0
   1887c:	mov	r5, r1
   18880:	str	r3, [sp, #4]
   18884:	bne	188c4 <putc_unlocked@plt+0x757c>
   18888:	ldr	r3, [pc, #192]	; 18950 <putc_unlocked@plt+0x7608>
   1888c:	ldrb	r3, [r3]
   18890:	cmp	r3, #0
   18894:	beq	188bc <putc_unlocked@plt+0x7574>
   18898:	mov	r2, #5
   1889c:	ldr	r1, [pc, #176]	; 18954 <putc_unlocked@plt+0x760c>
   188a0:	mov	r0, r6
   188a4:	bl	110c0 <dcgettext@plt>
   188a8:	ldr	r2, [pc, #168]	; 18958 <putc_unlocked@plt+0x7610>
   188ac:	mov	r1, r6
   188b0:	mov	r3, r0
   188b4:	mov	r0, r6
   188b8:	bl	11144 <error@plt>
   188bc:	ldr	r3, [pc, #152]	; 1895c <putc_unlocked@plt+0x7614>
   188c0:	str	r3, [r4]
   188c4:	ldr	r3, [r4]
   188c8:	add	r2, sp, #8
   188cc:	add	r1, sp, #4
   188d0:	mov	r0, r8
   188d4:	blx	r3
   188d8:	cmp	r0, #0
   188dc:	mvneq	r0, #0
   188e0:	beq	18918 <putc_unlocked@plt+0x75d0>
   188e4:	ldrd	r2, [sp, #8]
   188e8:	ldr	r1, [sp, #4]
   188ec:	ldr	lr, [pc, #108]	; 18960 <putc_unlocked@plt+0x7618>
   188f0:	mov	ip, #0
   188f4:	strd	r2, [r7]
   188f8:	orrs	r4, r2, r3
   188fc:	bne	18920 <putc_unlocked@plt+0x75d8>
   18900:	cmp	ip, #0
   18904:	strne	r1, [sp, #4]
   18908:	ldr	r3, [sp, #4]
   1890c:	mov	r0, #0
   18910:	mvn	r3, r3
   18914:	str	r3, [r5]
   18918:	add	sp, sp, #16
   1891c:	pop	{r4, r5, r6, r7, r8, pc}
   18920:	uxtb	ip, r2
   18924:	eor	ip, ip, r1, lsr #24
   18928:	lsr	r4, r3, #8
   1892c:	ldr	ip, [lr, ip, lsl #2]
   18930:	eor	r1, ip, r1, lsl #8
   18934:	lsr	ip, r2, #8
   18938:	orr	ip, ip, r3, lsl #24
   1893c:	mov	r2, ip
   18940:	mov	r3, r4
   18944:	mov	ip, r0
   18948:	b	188f8 <putc_unlocked@plt+0x75b0>
   1894c:	ldrdeq	sl, [r4], -r8
   18950:	andeq	sl, r4, fp, asr #3
   18954:	muleq	r3, r7, r0
   18958:	andeq	r9, r3, r2, lsr #2
   1895c:	andeq	r8, r1, r8, lsr #16
   18960:	strheq	r7, [r3], -ip
   18964:	push	{r4, r5, lr}
   18968:	sub	sp, sp, #28
   1896c:	ldr	r5, [r2]
   18970:	mov	r4, r0
   18974:	mov	r2, sp
   18978:	ldrd	r0, [sp, #48]	; 0x30
   1897c:	bl	32a8c <putc_unlocked@plt+0x21744>
   18980:	mov	r2, r5
   18984:	ldr	r1, [pc, #52]	; 189c0 <putc_unlocked@plt+0x7678>
   18988:	mov	r3, r0
   1898c:	mov	r0, #1
   18990:	bl	1121c <__printf_chk@plt>
   18994:	ldrb	r3, [sp, #44]	; 0x2c
   18998:	cmp	r3, #0
   1899c:	beq	189b0 <putc_unlocked@plt+0x7668>
   189a0:	mov	r2, r4
   189a4:	ldr	r1, [pc, #24]	; 189c4 <putc_unlocked@plt+0x767c>
   189a8:	mov	r0, #1
   189ac:	bl	1121c <__printf_chk@plt>
   189b0:	ldrb	r0, [sp, #40]	; 0x28
   189b4:	bl	11330 <putchar_unlocked@plt>
   189b8:	add	sp, sp, #28
   189bc:	pop	{r4, r5, pc}
   189c0:	strheq	r7, [r3], -r6
   189c4:	andeq	r9, r3, r1, lsr #2
   189c8:	mov	r0, #1
   189cc:	b	12b04 <putc_unlocked@plt+0x17bc>
   189d0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   189d4:	mov	r8, r2
   189d8:	str	r0, [sp]
   189dc:	mov	fp, r1
   189e0:	mov	r9, r3
   189e4:	bl	111c8 <strlen@plt>
   189e8:	mov	r5, #0
   189ec:	mov	r7, r8
   189f0:	mvn	r4, #0
   189f4:	mov	r6, r5
   189f8:	mov	sl, r0
   189fc:	ldr	r3, [fp, r6, lsl #2]
   18a00:	cmp	r3, #0
   18a04:	bne	18a14 <putc_unlocked@plt+0x76cc>
   18a08:	cmp	r5, #0
   18a0c:	mvnne	r4, #1
   18a10:	b	18a48 <putc_unlocked@plt+0x7700>
   18a14:	mov	r2, sl
   18a18:	ldr	r1, [sp]
   18a1c:	mov	r0, r3
   18a20:	str	r3, [sp, #4]
   18a24:	bl	112f4 <strncmp@plt>
   18a28:	cmp	r0, #0
   18a2c:	bne	18a84 <putc_unlocked@plt+0x773c>
   18a30:	ldr	r3, [sp, #4]
   18a34:	mov	r0, r3
   18a38:	bl	111c8 <strlen@plt>
   18a3c:	cmp	sl, r0
   18a40:	bne	18a54 <putc_unlocked@plt+0x770c>
   18a44:	mov	r4, r6
   18a48:	mov	r0, r4
   18a4c:	add	sp, sp, #12
   18a50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a54:	cmn	r4, #1
   18a58:	moveq	r4, r6
   18a5c:	beq	18a84 <putc_unlocked@plt+0x773c>
   18a60:	cmp	r8, #0
   18a64:	moveq	r5, #1
   18a68:	beq	18a84 <putc_unlocked@plt+0x773c>
   18a6c:	mov	r2, r9
   18a70:	mov	r1, r7
   18a74:	mla	r0, r9, r4, r8
   18a78:	bl	110a8 <memcmp@plt>
   18a7c:	cmp	r0, #0
   18a80:	movne	r5, #1
   18a84:	add	r6, r6, #1
   18a88:	add	r7, r7, r9
   18a8c:	b	189fc <putc_unlocked@plt+0x76b4>
   18a90:	push	{r4, r5, r6, lr}
   18a94:	mov	r6, r0
   18a98:	mov	r5, r1
   18a9c:	mov	r4, #0
   18aa0:	ldr	r0, [r5, r4, lsl #2]
   18aa4:	cmp	r0, #0
   18aa8:	bne	18ab4 <putc_unlocked@plt+0x776c>
   18aac:	mvn	r0, #0
   18ab0:	pop	{r4, r5, r6, pc}
   18ab4:	mov	r1, r6
   18ab8:	bl	1103c <strcmp@plt>
   18abc:	cmp	r0, #0
   18ac0:	bne	18acc <putc_unlocked@plt+0x7784>
   18ac4:	mov	r0, r4
   18ac8:	pop	{r4, r5, r6, pc}
   18acc:	add	r4, r4, #1
   18ad0:	b	18aa0 <putc_unlocked@plt+0x7758>
   18ad4:	cmn	r2, #1
   18ad8:	push	{r0, r1, r4, r5, r6, lr}
   18adc:	mov	r2, #5
   18ae0:	mov	r5, r1
   18ae4:	mov	r6, r0
   18ae8:	ldreq	r1, [pc, #76]	; 18b3c <putc_unlocked@plt+0x77f4>
   18aec:	ldrne	r1, [pc, #76]	; 18b40 <putc_unlocked@plt+0x77f8>
   18af0:	mov	r0, #0
   18af4:	bl	110c0 <dcgettext@plt>
   18af8:	mov	r2, r5
   18afc:	mov	r1, #8
   18b00:	mov	r4, r0
   18b04:	mov	r0, #0
   18b08:	bl	33ed4 <putc_unlocked@plt+0x22b8c>
   18b0c:	mov	r1, r6
   18b10:	mov	r5, r0
   18b14:	mov	r0, #1
   18b18:	bl	3411c <putc_unlocked@plt+0x22dd4>
   18b1c:	mov	r1, #0
   18b20:	mov	r3, r5
   18b24:	mov	r2, r4
   18b28:	str	r0, [sp]
   18b2c:	mov	r0, r1
   18b30:	bl	11144 <error@plt>
   18b34:	add	sp, sp, #8
   18b38:	pop	{r4, r5, r6, pc}
   18b3c:	andeq	r9, r3, fp, asr #1
   18b40:	andeq	r9, r3, r6, ror #1
   18b44:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18b48:	mov	sl, r0
   18b4c:	ldr	r4, [pc, #196]	; 18c18 <putc_unlocked@plt+0x78d0>
   18b50:	mov	r5, r1
   18b54:	mov	r8, r2
   18b58:	ldr	r1, [pc, #188]	; 18c1c <putc_unlocked@plt+0x78d4>
   18b5c:	mov	r2, #5
   18b60:	mov	r0, #0
   18b64:	bl	110c0 <dcgettext@plt>
   18b68:	ldr	r1, [r4]
   18b6c:	bl	11024 <fputs_unlocked@plt>
   18b70:	mov	r7, #0
   18b74:	mov	r6, r7
   18b78:	mov	r9, #1
   18b7c:	ldr	r3, [sl, r6, lsl #2]
   18b80:	cmp	r3, #0
   18b84:	bne	18b9c <putc_unlocked@plt+0x7854>
   18b88:	ldr	r1, [r4]
   18b8c:	mov	r0, #10
   18b90:	add	sp, sp, #12
   18b94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18b98:	b	11348 <putc_unlocked@plt>
   18b9c:	cmp	r6, #0
   18ba0:	beq	18bc4 <putc_unlocked@plt+0x787c>
   18ba4:	mov	r2, r8
   18ba8:	mov	r1, r5
   18bac:	mov	r0, r7
   18bb0:	str	r3, [sp, #4]
   18bb4:	bl	110a8 <memcmp@plt>
   18bb8:	ldr	r3, [sp, #4]
   18bbc:	cmp	r0, #0
   18bc0:	beq	18bf4 <putc_unlocked@plt+0x78ac>
   18bc4:	mov	r0, r3
   18bc8:	ldr	r7, [r4]
   18bcc:	bl	34124 <putc_unlocked@plt+0x22ddc>
   18bd0:	ldr	r2, [pc, #72]	; 18c20 <putc_unlocked@plt+0x78d8>
   18bd4:	mov	r1, r9
   18bd8:	mov	r3, r0
   18bdc:	mov	r0, r7
   18be0:	bl	11240 <__fprintf_chk@plt>
   18be4:	mov	r7, r5
   18be8:	add	r6, r6, #1
   18bec:	add	r5, r5, r8
   18bf0:	b	18b7c <putc_unlocked@plt+0x7834>
   18bf4:	mov	r0, r3
   18bf8:	ldr	fp, [r4]
   18bfc:	bl	34124 <putc_unlocked@plt+0x22ddc>
   18c00:	ldr	r2, [pc, #28]	; 18c24 <putc_unlocked@plt+0x78dc>
   18c04:	mov	r1, r9
   18c08:	mov	r3, r0
   18c0c:	mov	r0, fp
   18c10:	bl	11240 <__fprintf_chk@plt>
   18c14:	b	18be8 <putc_unlocked@plt+0x78a0>
   18c18:	andeq	sl, r4, r0, lsr #3
   18c1c:	andeq	r9, r3, r3, lsl #2
   18c20:	andeq	r9, r3, r8, lsl r1
   18c24:	andeq	r9, r3, r0, lsr #2
   18c28:	push	{r4, r5, r6, r7, r8, lr}
   18c2c:	mov	r6, r3
   18c30:	ldrb	r3, [sp, #32]
   18c34:	mov	r7, r0
   18c38:	mov	r5, r1
   18c3c:	cmp	r3, #0
   18c40:	mov	r4, r2
   18c44:	beq	18c94 <putc_unlocked@plt+0x794c>
   18c48:	ldr	r3, [sp, #24]
   18c4c:	mov	r2, r6
   18c50:	mov	r1, r4
   18c54:	mov	r0, r5
   18c58:	bl	189d0 <putc_unlocked@plt+0x7688>
   18c5c:	cmp	r0, #0
   18c60:	popge	{r4, r5, r6, r7, r8, pc}
   18c64:	mov	r2, r0
   18c68:	mov	r1, r5
   18c6c:	mov	r0, r7
   18c70:	bl	18ad4 <putc_unlocked@plt+0x778c>
   18c74:	mov	r0, r4
   18c78:	ldr	r2, [sp, #24]
   18c7c:	mov	r1, r6
   18c80:	bl	18b44 <putc_unlocked@plt+0x77fc>
   18c84:	ldr	r3, [sp, #28]
   18c88:	blx	r3
   18c8c:	mvn	r0, #0
   18c90:	pop	{r4, r5, r6, r7, r8, pc}
   18c94:	mov	r1, r2
   18c98:	mov	r0, r5
   18c9c:	bl	18a90 <putc_unlocked@plt+0x7748>
   18ca0:	b	18c5c <putc_unlocked@plt+0x7914>
   18ca4:	push	{r4, r5, r6, r7, r8, lr}
   18ca8:	mov	r8, r0
   18cac:	mov	r7, r3
   18cb0:	sub	r6, r1, #4
   18cb4:	mov	r4, r2
   18cb8:	ldr	r5, [r6, #4]!
   18cbc:	cmp	r5, #0
   18cc0:	beq	18ce0 <putc_unlocked@plt+0x7998>
   18cc4:	mov	r1, r4
   18cc8:	mov	r2, r7
   18ccc:	mov	r0, r8
   18cd0:	bl	110a8 <memcmp@plt>
   18cd4:	add	r4, r4, r7
   18cd8:	cmp	r0, #0
   18cdc:	bne	18cb8 <putc_unlocked@plt+0x7970>
   18ce0:	mov	r0, r5
   18ce4:	pop	{r4, r5, r6, r7, r8, pc}
   18ce8:	ldr	r3, [pc, #4]	; 18cf4 <putc_unlocked@plt+0x79ac>
   18cec:	str	r0, [r3]
   18cf0:	bx	lr
   18cf4:	ldrdeq	sl, [r4], -ip
   18cf8:	ldr	r3, [pc, #4]	; 18d04 <putc_unlocked@plt+0x79bc>
   18cfc:	strb	r0, [r3, #4]
   18d00:	bx	lr
   18d04:	ldrdeq	sl, [r4], -ip
   18d08:	ldr	r3, [pc, #192]	; 18dd0 <putc_unlocked@plt+0x7a88>
   18d0c:	push	{r0, r1, r4, r5, r6, lr}
   18d10:	ldr	r0, [r3]
   18d14:	bl	35138 <putc_unlocked@plt+0x23df0>
   18d18:	cmp	r0, #0
   18d1c:	beq	18db4 <putc_unlocked@plt+0x7a6c>
   18d20:	ldr	r3, [pc, #172]	; 18dd4 <putc_unlocked@plt+0x7a8c>
   18d24:	mov	r4, r3
   18d28:	ldrb	r2, [r3, #4]
   18d2c:	cmp	r2, #0
   18d30:	beq	18d44 <putc_unlocked@plt+0x79fc>
   18d34:	bl	111e0 <__errno_location@plt>
   18d38:	ldr	r3, [r0]
   18d3c:	cmp	r3, #32
   18d40:	beq	18db4 <putc_unlocked@plt+0x7a6c>
   18d44:	mov	r2, #5
   18d48:	ldr	r1, [pc, #136]	; 18dd8 <putc_unlocked@plt+0x7a90>
   18d4c:	mov	r0, #0
   18d50:	bl	110c0 <dcgettext@plt>
   18d54:	ldr	r4, [r4]
   18d58:	cmp	r4, #0
   18d5c:	mov	r5, r0
   18d60:	beq	18d98 <putc_unlocked@plt+0x7a50>
   18d64:	bl	111e0 <__errno_location@plt>
   18d68:	ldr	r6, [r0]
   18d6c:	mov	r0, r4
   18d70:	bl	33fd4 <putc_unlocked@plt+0x22c8c>
   18d74:	str	r5, [sp]
   18d78:	ldr	r2, [pc, #92]	; 18ddc <putc_unlocked@plt+0x7a94>
   18d7c:	mov	r1, r6
   18d80:	mov	r3, r0
   18d84:	mov	r0, #0
   18d88:	bl	11144 <error@plt>
   18d8c:	ldr	r3, [pc, #76]	; 18de0 <putc_unlocked@plt+0x7a98>
   18d90:	ldr	r0, [r3]
   18d94:	bl	11084 <_exit@plt>
   18d98:	bl	111e0 <__errno_location@plt>
   18d9c:	mov	r3, r5
   18da0:	ldr	r2, [pc, #60]	; 18de4 <putc_unlocked@plt+0x7a9c>
   18da4:	ldr	r1, [r0]
   18da8:	mov	r0, r4
   18dac:	bl	11144 <error@plt>
   18db0:	b	18d8c <putc_unlocked@plt+0x7a44>
   18db4:	ldr	r3, [pc, #44]	; 18de8 <putc_unlocked@plt+0x7aa0>
   18db8:	ldr	r0, [r3]
   18dbc:	bl	35138 <putc_unlocked@plt+0x23df0>
   18dc0:	cmp	r0, #0
   18dc4:	bne	18d8c <putc_unlocked@plt+0x7a44>
   18dc8:	add	sp, sp, #8
   18dcc:	pop	{r4, r5, r6, pc}
   18dd0:	andeq	sl, r4, ip, lsr #3
   18dd4:	ldrdeq	sl, [r4], -ip
   18dd8:	andeq	r9, r3, r5, lsr #2
   18ddc:	andeq	r9, r3, r1, lsr r1
   18de0:	andeq	sl, r4, r8, asr #2
   18de4:	andeq	r9, r3, r2, lsr #2
   18de8:	andeq	sl, r4, r0, lsr #3
   18dec:	push	{r4, r5, r6, r7, r8, r9, lr}
   18df0:	mov	r6, r0
   18df4:	sub	sp, sp, #164	; 0xa4
   18df8:	ldr	r0, [pc, #196]	; 18ec4 <putc_unlocked@plt+0x7b7c>
   18dfc:	mov	r7, r1
   18e00:	bl	3509c <putc_unlocked@plt+0x23d54>
   18e04:	subs	r5, r0, #0
   18e08:	beq	18e70 <putc_unlocked@plt+0x7b28>
   18e0c:	add	r0, sp, #4
   18e10:	bl	18ec8 <putc_unlocked@plt+0x7b80>
   18e14:	mov	r9, #1
   18e18:	mov	r8, #32768	; 0x8000
   18e1c:	mov	r4, #0
   18e20:	mov	r0, r6
   18e24:	bl	1130c <feof_unlocked@plt>
   18e28:	cmp	r0, #0
   18e2c:	bne	18e8c <putc_unlocked@plt+0x7b44>
   18e30:	rsb	r2, r4, #32768	; 0x8000
   18e34:	add	r0, r5, r4
   18e38:	mov	r3, r6
   18e3c:	mov	r1, r9
   18e40:	bl	112d0 <fread_unlocked@plt>
   18e44:	add	r4, r4, r0
   18e48:	cmp	r4, #32768	; 0x8000
   18e4c:	beq	18e78 <putc_unlocked@plt+0x7b30>
   18e50:	cmp	r0, #0
   18e54:	bne	18e20 <putc_unlocked@plt+0x7ad8>
   18e58:	mov	r0, r6
   18e5c:	bl	1112c <ferror_unlocked@plt>
   18e60:	cmp	r0, #0
   18e64:	beq	18e8c <putc_unlocked@plt+0x7b44>
   18e68:	mov	r0, r5
   18e6c:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   18e70:	mov	r0, #1
   18e74:	b	18ebc <putc_unlocked@plt+0x7b74>
   18e78:	add	r2, sp, #4
   18e7c:	mov	r1, r8
   18e80:	mov	r0, r5
   18e84:	bl	18f28 <putc_unlocked@plt+0x7be0>
   18e88:	b	18e1c <putc_unlocked@plt+0x7ad4>
   18e8c:	cmp	r4, #0
   18e90:	beq	18ea4 <putc_unlocked@plt+0x7b5c>
   18e94:	add	r2, sp, #4
   18e98:	mov	r1, r4
   18e9c:	mov	r0, r5
   18ea0:	bl	19a40 <putc_unlocked@plt+0x86f8>
   18ea4:	mov	r1, r7
   18ea8:	add	r0, sp, #4
   18eac:	bl	199ac <putc_unlocked@plt+0x8664>
   18eb0:	mov	r0, r5
   18eb4:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   18eb8:	mov	r0, #0
   18ebc:	add	sp, sp, #164	; 0xa4
   18ec0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18ec4:	andeq	r8, r0, r8, asr #32
   18ec8:	ldr	r3, [pc, #32]	; 18ef0 <putc_unlocked@plt+0x7ba8>
   18ecc:	ldr	r1, [pc, #32]	; 18ef4 <putc_unlocked@plt+0x7bac>
   18ed0:	ldr	r2, [pc, #32]	; 18ef8 <putc_unlocked@plt+0x7bb0>
   18ed4:	ldr	ip, [pc, #32]	; 18efc <putc_unlocked@plt+0x7bb4>
   18ed8:	stm	r0, {r1, r2, r3, ip}
   18edc:	mov	r3, #0
   18ee0:	str	r3, [r0, #20]
   18ee4:	str	r3, [r0, #16]
   18ee8:	str	r3, [r0, #24]
   18eec:	bx	lr
   18ef0:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   18ef4:	strbvs	r2, [r5, -r1, lsl #6]
   18ef8:	svc	0x00cdab89
   18efc:	eorsne	r5, r2, r6, ror r4
   18f00:	ldr	r3, [r0]
   18f04:	str	r3, [r1]
   18f08:	ldr	r3, [r0, #4]
   18f0c:	str	r3, [r1, #4]
   18f10:	ldr	r3, [r0, #8]
   18f14:	str	r3, [r1, #8]
   18f18:	ldr	r3, [r0, #12]
   18f1c:	mov	r0, r1
   18f20:	str	r3, [r1, #12]
   18f24:	bx	lr
   18f28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f2c:	bic	r3, r1, #3
   18f30:	sub	sp, sp, #68	; 0x44
   18f34:	add	r3, r0, r3
   18f38:	str	r3, [sp, #60]	; 0x3c
   18f3c:	ldr	r3, [r2]
   18f40:	ldr	ip, [r2, #20]
   18f44:	str	r3, [sp, #8]
   18f48:	ldr	r3, [r2, #12]
   18f4c:	ldmib	r2, {r5, r6}
   18f50:	str	r3, [sp, #4]
   18f54:	ldr	r3, [r2, #16]
   18f58:	add	r3, r1, r3
   18f5c:	str	r3, [r2, #16]
   18f60:	cmp	r1, r3
   18f64:	movls	r3, ip
   18f68:	addhi	r3, ip, #1
   18f6c:	str	r3, [r2, #20]
   18f70:	ldr	r3, [sp, #60]	; 0x3c
   18f74:	cmp	r0, r3
   18f78:	bcc	18f94 <putc_unlocked@plt+0x7c4c>
   18f7c:	ldr	r3, [sp, #8]
   18f80:	stm	r2, {r3, r5, r6}
   18f84:	ldr	r3, [sp, #4]
   18f88:	str	r3, [r2, #12]
   18f8c:	add	sp, sp, #68	; 0x44
   18f90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18f94:	ldr	r3, [r0]
   18f98:	ldr	r1, [pc, #2340]	; 198c4 <putc_unlocked@plt+0x857c>
   18f9c:	str	r3, [sp, #12]
   18fa0:	ldr	r3, [sp, #8]
   18fa4:	ldr	ip, [sp, #4]
   18fa8:	add	r1, r3, r1
   18fac:	ldr	r3, [sp, #12]
   18fb0:	ldr	r4, [pc, #2320]	; 198c8 <putc_unlocked@plt+0x8580>
   18fb4:	add	r1, r1, r3
   18fb8:	ldr	r3, [sp, #4]
   18fbc:	add	r4, r5, r4
   18fc0:	eor	r3, r6, r3
   18fc4:	and	r3, r3, r5
   18fc8:	eor	r3, r3, ip
   18fcc:	add	r3, r3, r1
   18fd0:	ldr	r1, [r0, #4]
   18fd4:	add	r3, r5, r3, ror #25
   18fd8:	str	r1, [sp, #16]
   18fdc:	add	r1, ip, #-402653184	; 0xe8000000
   18fe0:	add	r1, r1, #13041664	; 0xc70000
   18fe4:	ldr	ip, [sp, #16]
   18fe8:	add	r1, r1, #46848	; 0xb700
   18fec:	add	r1, r1, #86	; 0x56
   18ff0:	add	r1, r1, ip
   18ff4:	eor	ip, r5, r6
   18ff8:	and	ip, ip, r3
   18ffc:	eor	ip, ip, r6
   19000:	add	ip, ip, r1
   19004:	ldr	r1, [r0, #8]
   19008:	add	ip, r3, ip, ror #20
   1900c:	str	r1, [sp, #20]
   19010:	ldr	r1, [pc, #2228]	; 198cc <putc_unlocked@plt+0x8584>
   19014:	ldr	lr, [sp, #20]
   19018:	add	r1, r6, r1
   1901c:	add	r1, r1, lr
   19020:	eor	lr, r5, r3
   19024:	and	lr, lr, ip
   19028:	eor	lr, lr, r5
   1902c:	add	lr, lr, r1
   19030:	ldr	r1, [r0, #12]
   19034:	add	lr, ip, lr, ror #15
   19038:	add	r4, r4, r1
   1903c:	str	r1, [sp, #24]
   19040:	eor	r1, r3, ip
   19044:	and	r1, r1, lr
   19048:	eor	r1, r1, r3
   1904c:	add	r1, r1, r4
   19050:	ldr	r4, [r0, #16]
   19054:	add	r1, lr, r1, ror #10
   19058:	str	r4, [sp, #28]
   1905c:	sub	r4, r4, #176160768	; 0xa800000
   19060:	sub	r4, r4, #258048	; 0x3f000
   19064:	sub	r4, r4, #81	; 0x51
   19068:	add	r3, r4, r3
   1906c:	eor	r4, ip, lr
   19070:	and	r4, r4, r1
   19074:	eor	r4, r4, ip
   19078:	add	r3, r4, r3
   1907c:	ldr	r4, [r0, #20]
   19080:	add	r3, r1, r3, ror #25
   19084:	str	r4, [sp, #32]
   19088:	add	r4, r4, #1191182336	; 0x47000000
   1908c:	add	r4, r4, #8847360	; 0x870000
   19090:	add	r4, r4, #50688	; 0xc600
   19094:	add	r4, r4, #42	; 0x2a
   19098:	add	ip, r4, ip
   1909c:	eor	r4, lr, r1
   190a0:	and	r4, r4, r3
   190a4:	eor	r4, r4, lr
   190a8:	add	ip, r4, ip
   190ac:	ldr	r4, [r0, #24]
   190b0:	add	ip, r3, ip, ror #20
   190b4:	str	r4, [sp, #36]	; 0x24
   190b8:	add	r4, r4, #-1476395008	; 0xa8000000
   190bc:	add	r4, r4, #3162112	; 0x304000
   190c0:	add	r4, r4, #1552	; 0x610
   190c4:	add	r4, r4, #3
   190c8:	add	lr, r4, lr
   190cc:	eor	r4, r1, r3
   190d0:	and	r4, r4, ip
   190d4:	eor	r4, r4, r1
   190d8:	ldr	sl, [r0, #28]
   190dc:	add	lr, r4, lr
   190e0:	ldr	r4, [pc, #2024]	; 198d0 <putc_unlocked@plt+0x8588>
   190e4:	add	lr, ip, lr, ror #15
   190e8:	add	r4, sl, r4
   190ec:	add	r1, r4, r1
   190f0:	eor	r4, r3, ip
   190f4:	and	r4, r4, lr
   190f8:	eor	r4, r4, r3
   190fc:	add	r1, r4, r1
   19100:	ldr	r4, [r0, #32]
   19104:	add	r1, lr, r1, ror #10
   19108:	str	r4, [sp, #40]	; 0x28
   1910c:	add	r4, r4, #1761607680	; 0x69000000
   19110:	add	r4, r4, #8388608	; 0x800000
   19114:	add	r4, r4, #38912	; 0x9800
   19118:	add	r4, r4, #216	; 0xd8
   1911c:	add	r3, r4, r3
   19120:	eor	r4, ip, lr
   19124:	and	r4, r4, r1
   19128:	eor	r4, r4, ip
   1912c:	add	r3, r4, r3
   19130:	ldr	r4, [r0, #36]	; 0x24
   19134:	add	r3, r1, r3, ror #25
   19138:	str	r4, [sp, #44]	; 0x2c
   1913c:	ldr	r7, [sp, #44]	; 0x2c
   19140:	ldr	r4, [pc, #1932]	; 198d4 <putc_unlocked@plt+0x858c>
   19144:	ldr	r8, [r0, #48]	; 0x30
   19148:	add	r4, r7, r4
   1914c:	add	r4, r4, ip
   19150:	eor	ip, lr, r1
   19154:	and	ip, ip, r3
   19158:	eor	ip, ip, lr
   1915c:	add	ip, ip, r4
   19160:	ldr	r4, [r0, #40]	; 0x28
   19164:	add	ip, r3, ip, ror #20
   19168:	str	r4, [sp, #48]	; 0x30
   1916c:	sub	r4, r4, #41984	; 0xa400
   19170:	sub	r4, r4, #79	; 0x4f
   19174:	add	r4, r4, lr
   19178:	eor	lr, r1, r3
   1917c:	and	lr, lr, ip
   19180:	eor	lr, lr, r1
   19184:	add	lr, lr, r4
   19188:	ldr	r4, [r0, #44]	; 0x2c
   1918c:	add	lr, ip, lr, ror #15
   19190:	str	r4, [sp, #52]	; 0x34
   19194:	ldr	r7, [sp, #52]	; 0x34
   19198:	ldr	r4, [pc, #1848]	; 198d8 <putc_unlocked@plt+0x8590>
   1919c:	add	r0, r0, #64	; 0x40
   191a0:	add	r4, r7, r4
   191a4:	add	r4, r4, r1
   191a8:	eor	r1, r3, ip
   191ac:	and	r1, r1, lr
   191b0:	eor	r1, r1, r3
   191b4:	add	r1, r1, r4
   191b8:	ldr	r4, [pc, #1820]	; 198dc <putc_unlocked@plt+0x8594>
   191bc:	add	r1, lr, r1, ror #10
   191c0:	add	r4, r8, r4
   191c4:	add	r4, r4, r3
   191c8:	eor	r3, ip, lr
   191cc:	and	r3, r3, r1
   191d0:	eor	r3, r3, ip
   191d4:	add	r3, r3, r4
   191d8:	ldr	r4, [r0, #-12]
   191dc:	add	r3, r1, r3, ror #25
   191e0:	str	r4, [sp, #56]	; 0x38
   191e4:	ldr	r7, [sp, #56]	; 0x38
   191e8:	ldr	r4, [pc, #1776]	; 198e0 <putc_unlocked@plt+0x8598>
   191ec:	ldr	r9, [r0, #-8]
   191f0:	add	r4, r7, r4
   191f4:	add	r4, r4, ip
   191f8:	eor	ip, lr, r1
   191fc:	and	ip, ip, r3
   19200:	eor	ip, ip, lr
   19204:	add	ip, ip, r4
   19208:	ldr	r4, [pc, #1748]	; 198e4 <putc_unlocked@plt+0x859c>
   1920c:	add	ip, r3, ip, ror #20
   19210:	add	r4, r9, r4
   19214:	add	r4, r4, lr
   19218:	eor	lr, r1, r3
   1921c:	and	lr, lr, ip
   19220:	eor	lr, lr, r1
   19224:	ldr	r7, [r0, #-4]
   19228:	add	lr, lr, r4
   1922c:	ldr	r4, [pc, #1716]	; 198e8 <putc_unlocked@plt+0x85a0>
   19230:	add	lr, ip, lr, ror #15
   19234:	add	r4, r7, r4
   19238:	add	r4, r4, r1
   1923c:	eor	r1, r3, ip
   19240:	and	r1, r1, lr
   19244:	eor	r1, r1, r3
   19248:	ldr	fp, [sp, #16]
   1924c:	add	r1, r1, r4
   19250:	ldr	r4, [pc, #1684]	; 198ec <putc_unlocked@plt+0x85a4>
   19254:	add	r1, lr, r1, ror #10
   19258:	add	r4, fp, r4
   1925c:	add	r4, r4, r3
   19260:	eor	r3, lr, r1
   19264:	and	r3, r3, ip
   19268:	eor	r3, r3, lr
   1926c:	ldr	fp, [sp, #36]	; 0x24
   19270:	add	r3, r3, r4
   19274:	ldr	r4, [pc, #1652]	; 198f0 <putc_unlocked@plt+0x85a8>
   19278:	add	r3, r1, r3, ror #27
   1927c:	add	r4, fp, r4
   19280:	add	r4, r4, ip
   19284:	eor	ip, r1, r3
   19288:	and	ip, ip, lr
   1928c:	eor	ip, ip, r1
   19290:	ldr	fp, [sp, #52]	; 0x34
   19294:	add	ip, ip, r4
   19298:	ldr	r4, [pc, #1620]	; 198f4 <putc_unlocked@plt+0x85ac>
   1929c:	add	ip, r3, ip, ror #23
   192a0:	add	r4, fp, r4
   192a4:	add	r4, r4, lr
   192a8:	eor	lr, r3, ip
   192ac:	and	lr, lr, r1
   192b0:	eor	lr, lr, r3
   192b4:	ldr	fp, [sp, #12]
   192b8:	add	lr, lr, r4
   192bc:	ldr	r4, [pc, #1588]	; 198f8 <putc_unlocked@plt+0x85b0>
   192c0:	add	lr, ip, lr, ror #18
   192c4:	add	r4, fp, r4
   192c8:	add	r4, r4, r1
   192cc:	eor	r1, ip, lr
   192d0:	and	r1, r1, r3
   192d4:	eor	r1, r1, ip
   192d8:	ldr	fp, [sp, #32]
   192dc:	add	r1, r1, r4
   192e0:	ldr	r4, [pc, #1556]	; 198fc <putc_unlocked@plt+0x85b4>
   192e4:	add	r1, lr, r1, ror #12
   192e8:	add	r4, fp, r4
   192ec:	add	r4, r4, r3
   192f0:	eor	r3, lr, r1
   192f4:	and	r3, r3, ip
   192f8:	eor	r3, r3, lr
   192fc:	ldr	fp, [sp, #48]	; 0x30
   19300:	add	r3, r3, r4
   19304:	ldr	r4, [pc, #1524]	; 19900 <putc_unlocked@plt+0x85b8>
   19308:	add	r3, r1, r3, ror #27
   1930c:	add	r4, fp, r4
   19310:	add	r4, r4, ip
   19314:	eor	ip, r1, r3
   19318:	and	ip, ip, lr
   1931c:	eor	ip, ip, r1
   19320:	add	ip, ip, r4
   19324:	ldr	r4, [pc, #1496]	; 19904 <putc_unlocked@plt+0x85bc>
   19328:	add	ip, r3, ip, ror #23
   1932c:	add	r4, r7, r4
   19330:	add	r4, r4, lr
   19334:	eor	lr, r3, ip
   19338:	and	lr, lr, r1
   1933c:	eor	lr, lr, r3
   19340:	ldr	fp, [sp, #28]
   19344:	add	lr, lr, r4
   19348:	ldr	r4, [pc, #1464]	; 19908 <putc_unlocked@plt+0x85c0>
   1934c:	add	lr, ip, lr, ror #18
   19350:	add	r4, fp, r4
   19354:	add	r4, r4, r1
   19358:	eor	r1, ip, lr
   1935c:	and	r1, r1, r3
   19360:	eor	r1, r1, ip
   19364:	ldr	fp, [sp, #44]	; 0x2c
   19368:	add	r1, r1, r4
   1936c:	ldr	r4, [pc, #1432]	; 1990c <putc_unlocked@plt+0x85c4>
   19370:	add	r1, lr, r1, ror #12
   19374:	add	r4, fp, r4
   19378:	add	r4, r4, r3
   1937c:	eor	r3, lr, r1
   19380:	and	r3, r3, ip
   19384:	eor	r3, r3, lr
   19388:	add	r3, r3, r4
   1938c:	ldr	r4, [pc, #1404]	; 19910 <putc_unlocked@plt+0x85c8>
   19390:	add	r3, r1, r3, ror #27
   19394:	add	r4, r9, r4
   19398:	add	r4, r4, ip
   1939c:	eor	ip, r1, r3
   193a0:	and	ip, ip, lr
   193a4:	eor	ip, ip, r1
   193a8:	ldr	fp, [sp, #24]
   193ac:	add	ip, ip, r4
   193b0:	ldr	r4, [pc, #1372]	; 19914 <putc_unlocked@plt+0x85cc>
   193b4:	add	ip, r3, ip, ror #23
   193b8:	add	r4, fp, r4
   193bc:	add	lr, r4, lr
   193c0:	eor	r4, r3, ip
   193c4:	and	r4, r4, r1
   193c8:	eor	r4, r4, r3
   193cc:	ldr	fp, [sp, #40]	; 0x28
   193d0:	add	lr, r4, lr
   193d4:	ldr	r4, [pc, #1340]	; 19918 <putc_unlocked@plt+0x85d0>
   193d8:	add	lr, ip, lr, ror #18
   193dc:	add	r4, fp, r4
   193e0:	add	r1, r4, r1
   193e4:	eor	r4, ip, lr
   193e8:	and	r4, r4, r3
   193ec:	eor	r4, r4, ip
   193f0:	ldr	fp, [sp, #56]	; 0x38
   193f4:	add	r1, r4, r1
   193f8:	ldr	r4, [pc, #1308]	; 1991c <putc_unlocked@plt+0x85d4>
   193fc:	add	r1, lr, r1, ror #12
   19400:	add	r4, fp, r4
   19404:	add	r3, r4, r3
   19408:	eor	r4, lr, r1
   1940c:	and	r4, r4, ip
   19410:	eor	r4, r4, lr
   19414:	ldr	fp, [sp, #20]
   19418:	add	r3, r4, r3
   1941c:	ldr	r4, [pc, #1276]	; 19920 <putc_unlocked@plt+0x85d8>
   19420:	add	r3, r1, r3, ror #27
   19424:	add	r4, fp, r4
   19428:	add	ip, r4, ip
   1942c:	eor	r4, r1, r3
   19430:	and	r4, r4, lr
   19434:	eor	r4, r4, r1
   19438:	add	ip, r4, ip
   1943c:	ldr	r4, [pc, #1248]	; 19924 <putc_unlocked@plt+0x85dc>
   19440:	add	ip, r3, ip, ror #23
   19444:	add	r4, sl, r4
   19448:	add	lr, r4, lr
   1944c:	eor	r4, r3, ip
   19450:	and	r4, r4, r1
   19454:	eor	r4, r4, r3
   19458:	add	r4, r4, lr
   1945c:	ldr	fp, [pc, #1220]	; 19928 <putc_unlocked@plt+0x85e0>
   19460:	add	r4, ip, r4, ror #18
   19464:	add	fp, r8, fp
   19468:	add	fp, fp, r1
   1946c:	eor	r1, ip, r4
   19470:	and	r1, r3, r1
   19474:	eor	r1, r1, ip
   19478:	ldr	lr, [sp, #32]
   1947c:	add	r1, r1, fp
   19480:	ldr	fp, [pc, #1188]	; 1992c <putc_unlocked@plt+0x85e4>
   19484:	add	r1, r4, r1, ror #12
   19488:	add	fp, lr, fp
   1948c:	eor	lr, ip, r4
   19490:	eor	lr, lr, r1
   19494:	add	r3, fp, r3
   19498:	add	r3, lr, r3
   1949c:	ldr	fp, [sp, #40]	; 0x28
   194a0:	ldr	lr, [pc, #1160]	; 19930 <putc_unlocked@plt+0x85e8>
   194a4:	add	r3, r1, r3, ror #28
   194a8:	add	lr, fp, lr
   194ac:	add	lr, lr, ip
   194b0:	eor	ip, r4, r1
   194b4:	eor	ip, ip, r3
   194b8:	ldr	fp, [sp, #52]	; 0x34
   194bc:	add	ip, ip, lr
   194c0:	ldr	lr, [pc, #1132]	; 19934 <putc_unlocked@plt+0x85ec>
   194c4:	add	ip, r3, ip, ror #21
   194c8:	add	lr, fp, lr
   194cc:	add	lr, lr, r4
   194d0:	eor	r4, r1, r3
   194d4:	eor	r4, r4, ip
   194d8:	add	r4, r4, lr
   194dc:	ldr	lr, [pc, #1108]	; 19938 <putc_unlocked@plt+0x85f0>
   194e0:	add	r4, ip, r4, ror #16
   194e4:	add	lr, r9, lr
   194e8:	add	r1, lr, r1
   194ec:	eor	lr, r3, ip
   194f0:	eor	lr, lr, r4
   194f4:	ldr	fp, [sp, #16]
   194f8:	add	r1, lr, r1
   194fc:	ldr	lr, [pc, #1080]	; 1993c <putc_unlocked@plt+0x85f4>
   19500:	add	r1, r4, r1, ror #9
   19504:	add	lr, fp, lr
   19508:	add	lr, lr, r3
   1950c:	eor	r3, ip, r4
   19510:	eor	r3, r3, r1
   19514:	ldr	fp, [sp, #28]
   19518:	add	r3, r3, lr
   1951c:	ldr	lr, [pc, #1052]	; 19940 <putc_unlocked@plt+0x85f8>
   19520:	add	r3, r1, r3, ror #28
   19524:	add	lr, fp, lr
   19528:	add	lr, lr, ip
   1952c:	eor	ip, r4, r1
   19530:	eor	ip, ip, r3
   19534:	add	ip, ip, lr
   19538:	ldr	lr, [pc, #1028]	; 19944 <putc_unlocked@plt+0x85fc>
   1953c:	add	ip, r3, ip, ror #21
   19540:	add	lr, sl, lr
   19544:	add	r4, lr, r4
   19548:	eor	lr, r1, r3
   1954c:	eor	lr, lr, ip
   19550:	ldr	fp, [sp, #48]	; 0x30
   19554:	add	r4, lr, r4
   19558:	ldr	lr, [pc, #1000]	; 19948 <putc_unlocked@plt+0x8600>
   1955c:	add	r4, ip, r4, ror #16
   19560:	add	lr, fp, lr
   19564:	add	r1, lr, r1
   19568:	eor	lr, r3, ip
   1956c:	eor	lr, lr, r4
   19570:	ldr	fp, [sp, #56]	; 0x38
   19574:	add	lr, lr, r1
   19578:	ldr	r1, [pc, #972]	; 1994c <putc_unlocked@plt+0x8604>
   1957c:	add	lr, r4, lr, ror #9
   19580:	add	r1, fp, r1
   19584:	add	r1, r1, r3
   19588:	eor	r3, ip, r4
   1958c:	eor	r3, r3, lr
   19590:	ldr	fp, [sp, #12]
   19594:	add	r3, r3, r1
   19598:	ldr	r1, [pc, #944]	; 19950 <putc_unlocked@plt+0x8608>
   1959c:	add	r3, lr, r3, ror #28
   195a0:	add	r1, fp, r1
   195a4:	add	ip, r1, ip
   195a8:	eor	r1, r4, lr
   195ac:	eor	r1, r1, r3
   195b0:	ldr	fp, [sp, #24]
   195b4:	add	r1, r1, ip
   195b8:	ldr	ip, [pc, #916]	; 19954 <putc_unlocked@plt+0x860c>
   195bc:	add	r1, r3, r1, ror #21
   195c0:	add	ip, fp, ip
   195c4:	add	r4, ip, r4
   195c8:	eor	ip, lr, r3
   195cc:	eor	ip, ip, r1
   195d0:	ldr	fp, [sp, #36]	; 0x24
   195d4:	add	ip, ip, r4
   195d8:	ldr	r4, [pc, #888]	; 19958 <putc_unlocked@plt+0x8610>
   195dc:	add	ip, r1, ip, ror #16
   195e0:	add	r4, fp, r4
   195e4:	add	r4, r4, lr
   195e8:	eor	lr, r3, r1
   195ec:	eor	lr, lr, ip
   195f0:	ldr	fp, [sp, #44]	; 0x2c
   195f4:	add	lr, lr, r4
   195f8:	ldr	r4, [pc, #860]	; 1995c <putc_unlocked@plt+0x8614>
   195fc:	add	lr, ip, lr, ror #9
   19600:	add	r4, fp, r4
   19604:	add	r4, r4, r3
   19608:	eor	r3, r1, ip
   1960c:	eor	r3, r3, lr
   19610:	add	r3, r3, r4
   19614:	ldr	r4, [pc, #836]	; 19960 <putc_unlocked@plt+0x8618>
   19618:	add	r3, lr, r3, ror #28
   1961c:	add	r4, r8, r4
   19620:	add	r1, r4, r1
   19624:	eor	r4, ip, lr
   19628:	eor	r4, r4, r3
   1962c:	add	r1, r4, r1
   19630:	ldr	r4, [pc, #812]	; 19964 <putc_unlocked@plt+0x861c>
   19634:	add	r1, r3, r1, ror #21
   19638:	add	r4, r7, r4
   1963c:	add	r4, r4, ip
   19640:	eor	ip, lr, r3
   19644:	eor	ip, ip, r1
   19648:	ldr	fp, [sp, #20]
   1964c:	add	ip, ip, r4
   19650:	ldr	r4, [pc, #784]	; 19968 <putc_unlocked@plt+0x8620>
   19654:	add	ip, r1, ip, ror #16
   19658:	add	r4, fp, r4
   1965c:	add	r4, r4, lr
   19660:	eor	lr, r3, r1
   19664:	eor	lr, lr, ip
   19668:	add	lr, lr, r4
   1966c:	ldr	fp, [sp, #12]
   19670:	ldr	r4, [pc, #756]	; 1996c <putc_unlocked@plt+0x8624>
   19674:	add	lr, ip, lr, ror #9
   19678:	add	r4, fp, r4
   1967c:	add	r3, r4, r3
   19680:	mvn	r4, r1
   19684:	orr	r4, r4, lr
   19688:	eor	r4, r4, ip
   1968c:	add	r3, r4, r3
   19690:	ldr	r4, [pc, #728]	; 19970 <putc_unlocked@plt+0x8628>
   19694:	add	r3, lr, r3, ror #26
   19698:	add	r4, sl, r4
   1969c:	mvn	sl, ip
   196a0:	orr	sl, sl, r3
   196a4:	add	r1, r4, r1
   196a8:	eor	sl, sl, lr
   196ac:	add	r1, sl, r1
   196b0:	ldr	r4, [pc, #700]	; 19974 <putc_unlocked@plt+0x862c>
   196b4:	add	r1, r3, r1, ror #22
   196b8:	add	r4, r9, r4
   196bc:	mvn	r9, lr
   196c0:	orr	r9, r9, r1
   196c4:	eor	r9, r9, r3
   196c8:	add	ip, r4, ip
   196cc:	add	ip, r9, ip
   196d0:	ldr	r4, [pc, #672]	; 19978 <putc_unlocked@plt+0x8630>
   196d4:	ldr	r9, [sp, #32]
   196d8:	add	ip, r1, ip, ror #17
   196dc:	add	r4, r9, r4
   196e0:	mvn	r9, r3
   196e4:	orr	r9, r9, ip
   196e8:	add	lr, r4, lr
   196ec:	eor	r9, r9, r1
   196f0:	add	lr, r9, lr
   196f4:	ldr	r4, [pc, #640]	; 1997c <putc_unlocked@plt+0x8634>
   196f8:	add	lr, ip, lr, ror #11
   196fc:	add	r4, r8, r4
   19700:	mvn	r8, r1
   19704:	orr	r8, r8, lr
   19708:	eor	r8, r8, ip
   1970c:	add	r3, r4, r3
   19710:	add	r3, r8, r3
   19714:	ldr	r4, [pc, #612]	; 19980 <putc_unlocked@plt+0x8638>
   19718:	ldr	r8, [sp, #24]
   1971c:	add	r3, lr, r3, ror #26
   19720:	add	r4, r8, r4
   19724:	add	r4, r4, r1
   19728:	mvn	r1, ip
   1972c:	orr	r1, r1, r3
   19730:	eor	r1, r1, lr
   19734:	ldr	r8, [sp, #48]	; 0x30
   19738:	add	r1, r1, r4
   1973c:	ldr	r4, [pc, #576]	; 19984 <putc_unlocked@plt+0x863c>
   19740:	add	r1, r3, r1, ror #22
   19744:	add	r4, r8, r4
   19748:	mvn	r8, lr
   1974c:	orr	r8, r8, r1
   19750:	eor	r8, r8, r3
   19754:	add	ip, r4, ip
   19758:	add	ip, r8, ip
   1975c:	ldr	r4, [pc, #548]	; 19988 <putc_unlocked@plt+0x8640>
   19760:	ldr	r8, [sp, #16]
   19764:	add	ip, r1, ip, ror #17
   19768:	add	r4, r8, r4
   1976c:	add	r4, r4, lr
   19770:	mvn	lr, r3
   19774:	orr	lr, lr, ip
   19778:	eor	lr, lr, r1
   1977c:	add	lr, lr, r4
   19780:	ldr	r8, [sp, #40]	; 0x28
   19784:	ldr	r4, [pc, #512]	; 1998c <putc_unlocked@plt+0x8644>
   19788:	add	lr, ip, lr, ror #11
   1978c:	add	r4, r8, r4
   19790:	mvn	r8, r1
   19794:	orr	r8, r8, lr
   19798:	add	r3, r4, r3
   1979c:	eor	r8, r8, ip
   197a0:	add	r3, r8, r3
   197a4:	ldr	r4, [pc, #484]	; 19990 <putc_unlocked@plt+0x8648>
   197a8:	add	r3, lr, r3, ror #26
   197ac:	add	r4, r7, r4
   197b0:	mvn	r7, ip
   197b4:	orr	r7, r7, r3
   197b8:	eor	r7, r7, lr
   197bc:	add	r1, r4, r1
   197c0:	add	r1, r7, r1
   197c4:	ldr	r4, [pc, #456]	; 19994 <putc_unlocked@plt+0x864c>
   197c8:	ldr	r7, [sp, #36]	; 0x24
   197cc:	add	r1, r3, r1, ror #22
   197d0:	add	r4, r7, r4
   197d4:	mvn	r7, lr
   197d8:	orr	r7, r7, r1
   197dc:	eor	r7, r7, r3
   197e0:	add	ip, r4, ip
   197e4:	add	ip, r7, ip
   197e8:	ldr	r4, [pc, #424]	; 19998 <putc_unlocked@plt+0x8650>
   197ec:	ldr	r7, [sp, #56]	; 0x38
   197f0:	add	ip, r1, ip, ror #17
   197f4:	add	r4, r7, r4
   197f8:	mvn	r7, r3
   197fc:	orr	r7, r7, ip
   19800:	eor	r7, r7, r1
   19804:	add	lr, r4, lr
   19808:	add	lr, r7, lr
   1980c:	ldr	r4, [pc, #392]	; 1999c <putc_unlocked@plt+0x8654>
   19810:	ldr	r7, [sp, #28]
   19814:	add	lr, ip, lr, ror #11
   19818:	add	r4, r7, r4
   1981c:	mvn	r7, r1
   19820:	orr	r7, r7, lr
   19824:	eor	r7, r7, ip
   19828:	add	r3, r4, r3
   1982c:	add	r3, r7, r3
   19830:	ldr	r4, [pc, #360]	; 199a0 <putc_unlocked@plt+0x8658>
   19834:	ldr	r7, [sp, #52]	; 0x34
   19838:	add	r3, lr, r3, ror #26
   1983c:	add	r4, r7, r4
   19840:	mvn	r7, ip
   19844:	orr	r7, r7, r3
   19848:	eor	r7, r7, lr
   1984c:	add	r1, r4, r1
   19850:	add	r1, r7, r1
   19854:	ldr	r4, [pc, #328]	; 199a4 <putc_unlocked@plt+0x865c>
   19858:	ldr	r7, [sp, #20]
   1985c:	add	r1, r3, r1, ror #22
   19860:	add	r4, r7, r4
   19864:	mvn	r7, lr
   19868:	orr	r7, r7, r1
   1986c:	eor	r7, r7, r3
   19870:	add	ip, r4, ip
   19874:	add	ip, r7, ip
   19878:	ldr	r4, [pc, #296]	; 199a8 <putc_unlocked@plt+0x8660>
   1987c:	ldr	r7, [sp, #44]	; 0x2c
   19880:	add	ip, r1, ip, ror #17
   19884:	add	r4, r7, r4
   19888:	add	lr, r4, lr
   1988c:	mvn	r7, r3
   19890:	ldr	r4, [sp, #8]
   19894:	orr	r7, r7, ip
   19898:	add	r3, r4, r3
   1989c:	eor	r7, r7, r1
   198a0:	add	lr, r7, lr
   198a4:	str	r3, [sp, #8]
   198a8:	ldr	r3, [sp, #4]
   198ac:	add	lr, ip, lr, ror #11
   198b0:	add	r3, r3, r1
   198b4:	add	r5, r5, lr
   198b8:	add	r6, r6, ip
   198bc:	str	r3, [sp, #4]
   198c0:	b	18f70 <putc_unlocked@plt+0x7c28>
   198c4:			; <UNDEFINED> instruction: 0xd76aa478
   198c8:			; <UNDEFINED> instruction: 0xc1bdceee
   198cc:	strtcs	r7, [r0], #-219	; 0xffffff25
   198d0:	stc2l	5, cr9, [r6, #-4]
   198d4:	blhi	1157798 <optarg@@GLIBC_2.4+0x110d5e8>
   198d8:	ldmdbhi	ip, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, lr, pc}^
   198dc:	blvs	fe41dd6c <optarg@@GLIBC_2.4+0xfe3d3bbc>
   198e0:	ldc2	1, cr7, [r8, #588]	; 0x24c
   198e4:	ldrbtge	r4, [r9], -lr, lsl #7
   198e8:	ldmibmi	r4!, {r0, r5, fp}
   198ec:			; <UNDEFINED> instruction: 0xf61e2562
   198f0:	subgt	fp, r0, r0, asr #6
   198f4:			; <UNDEFINED> instruction: 0x265e5a51
   198f8:	ldmib	r6!, {r1, r3, r5, r7, r8, r9, sl, lr, pc}
   198fc:			; <UNDEFINED> instruction: 0xd62f105d
   19900:	subeq	r1, r4, #1392508928	; 0x53000000
   19904:	stmiale	r1!, {r0, r7, r9, sl, sp, lr, pc}
   19908:	ldrb	pc, [r3, r8, asr #23]	; <UNPREDICTABLE>
   1990c:	mvncs	ip, r6, ror #27
   19910:	teqgt	r7, #56098816	; 0x3580000
   19914:			; <UNDEFINED> instruction: 0xf4d50d87
   19918:	ldrbmi	r1, [sl, #-1261]	; 0xfffffb13
   1991c:	stmibge	r3!, {r0, r2, r8, fp, sp, lr, pc}^
   19920:	stc2l	3, cr10, [pc], #992	; 19d08 <putc_unlocked@plt+0x89c0>
   19924:			; <UNDEFINED> instruction: 0x676f02d9
   19928:	stchi	12, cr4, [sl, #-552]!	; 0xfffffdd8
   1992c:			; <UNDEFINED> instruction: 0xfffa3942
   19930:	ldrbhi	pc, [r1, -r1, lsl #13]!	; <UNPREDICTABLE>
   19934:	ldfvss	f6, [sp, #136]	; 0x88
   19938:	vcmla.f16	d19, d5, d12, #270
   1993c:	ldrtge	lr, [lr], #2628	; 0xa44
   19940:	blmi	ff7cd7ec <optarg@@GLIBC_2.4+0xff78363c>
   19944:			; <UNDEFINED> instruction: 0xf6bb4b60
   19948:	mrclt	12, 5, fp, cr15, cr0, {3}
   1994c:	ldmcs	fp, {r1, r2, r6, r7, r9, sl, fp, ip, sp, lr}
   19950:	b	fe863940 <optarg@@GLIBC_2.4+0xfe819790>
   19954:	strbtle	r3, [pc], #133	; 1995c <putc_unlocked@plt+0x8614>
   19958:	streq	r1, [r8], #3333	; 0xd05
   1995c:	ldmible	r4, {r0, r3, r4, r5, ip, lr, pc}^
   19960:	ldrb	r9, [fp], r5, ror #19
   19964:	svcne	0x00a27cf8
   19968:	strtgt	r5, [ip], #1637	; 0x665
   1996c:	vld1.16	{d2-d5}, [r9], r4
   19970:	msrmi	CPSR_fx, #604	; 0x25c
   19974:	blge	fe522818 <optarg@@GLIBC_2.4+0xfe4d8668>
   19978:	ldc2	0, cr10, [r3], {57}	; 0x39
   1997c:	ldrbvs	r5, [fp, #-2499]	; 0xfffff63d
   19980:	svchi	0x000ccc92
   19984:			; <UNDEFINED> instruction: 0xffeff47d
   19988:	strhi	r5, [r4, #3537]	; 0xdd1
   1998c:	svcvs	0x00a87e4f
   19990:	cdp2	6, 2, cr14, cr12, cr0, {7}
   19994:	movwge	r4, #4884	; 0x1314
   19998:	adfmi<illegal precision>p	f1, f0, f1
   1999c:			; <UNDEFINED> instruction: 0xf7537e82
   199a0:	lfmlt	f7, 1, [sl, #-212]!	; 0xffffff2c
   199a4:	bcs	ff60e498 <optarg@@GLIBC_2.4+0xff5c42e8>
   199a8:	bl	fe1ce7f4 <optarg@@GLIBC_2.4+0xfe184644>
   199ac:	push	{r4, r5, r6, r7, r8, lr}
   199b0:	mov	r4, r0
   199b4:	ldr	r0, [r0, #24]
   199b8:	ldr	r3, [r4, #16]
   199bc:	cmp	r0, #55	; 0x37
   199c0:	add	r3, r0, r3
   199c4:	movls	r5, #16
   199c8:	movhi	r5, #32
   199cc:	cmp	r0, r3
   199d0:	mov	r6, r1
   199d4:	ldrhi	r2, [r4, #20]
   199d8:	lsl	r1, r3, #3
   199dc:	addhi	r2, r2, #1
   199e0:	strhi	r2, [r4, #20]
   199e4:	add	r2, r4, r5, lsl #2
   199e8:	str	r3, [r4, #16]
   199ec:	str	r1, [r2, #20]
   199f0:	ldr	r1, [r4, #20]
   199f4:	sub	r5, r5, #-1073741822	; 0xc0000002
   199f8:	lsr	r3, r3, #29
   199fc:	orr	r3, r3, r1, lsl #3
   19a00:	add	r7, r4, #28
   19a04:	lsl	r5, r5, #2
   19a08:	str	r3, [r2, #24]
   19a0c:	ldr	r1, [pc, #40]	; 19a3c <putc_unlocked@plt+0x86f4>
   19a10:	sub	r2, r5, r0
   19a14:	add	r0, r7, r0
   19a18:	bl	11090 <memcpy@plt>
   19a1c:	add	r1, r5, #8
   19a20:	mov	r0, r7
   19a24:	mov	r2, r4
   19a28:	bl	18f28 <putc_unlocked@plt+0x7be0>
   19a2c:	mov	r1, r6
   19a30:	mov	r0, r4
   19a34:	pop	{r4, r5, r6, r7, r8, lr}
   19a38:	b	18f00 <putc_unlocked@plt+0x7bb8>
   19a3c:	andeq	r9, r3, r8, lsr r1
   19a40:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19a44:	mov	r6, r0
   19a48:	ldr	r8, [r2, #24]
   19a4c:	mov	r4, r1
   19a50:	cmp	r8, #0
   19a54:	mov	r5, r2
   19a58:	beq	19ac8 <putc_unlocked@plt+0x8780>
   19a5c:	rsb	r7, r8, #128	; 0x80
   19a60:	cmp	r7, r1
   19a64:	movcs	r7, r1
   19a68:	add	r9, r2, #28
   19a6c:	mov	r1, r0
   19a70:	mov	r2, r7
   19a74:	add	r0, r9, r8
   19a78:	bl	11090 <memcpy@plt>
   19a7c:	ldr	r1, [r5, #24]
   19a80:	add	r1, r7, r1
   19a84:	cmp	r1, #64	; 0x40
   19a88:	str	r1, [r5, #24]
   19a8c:	bls	19ac0 <putc_unlocked@plt+0x8778>
   19a90:	mov	r2, r5
   19a94:	bic	r1, r1, #63	; 0x3f
   19a98:	mov	r0, r9
   19a9c:	bl	18f28 <putc_unlocked@plt+0x7be0>
   19aa0:	ldr	r2, [r5, #24]
   19aa4:	add	r1, r8, r7
   19aa8:	and	r2, r2, #63	; 0x3f
   19aac:	bic	r1, r1, #63	; 0x3f
   19ab0:	str	r2, [r5, #24]
   19ab4:	add	r1, r9, r1
   19ab8:	mov	r0, r9
   19abc:	bl	11090 <memcpy@plt>
   19ac0:	add	r6, r6, r7
   19ac4:	sub	r4, r4, r7
   19ac8:	cmp	r4, #63	; 0x3f
   19acc:	bls	19b00 <putc_unlocked@plt+0x87b8>
   19ad0:	tst	r6, #3
   19ad4:	movne	r7, r4
   19ad8:	addne	r8, r5, #28
   19adc:	movne	r9, #64	; 0x40
   19ae0:	bne	19b38 <putc_unlocked@plt+0x87f0>
   19ae4:	bic	r7, r4, #63	; 0x3f
   19ae8:	mov	r0, r6
   19aec:	mov	r2, r5
   19af0:	mov	r1, r7
   19af4:	bl	18f28 <putc_unlocked@plt+0x7be0>
   19af8:	add	r6, r6, r7
   19afc:	and	r4, r4, #63	; 0x3f
   19b00:	cmp	r4, #0
   19b04:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   19b08:	b	19b5c <putc_unlocked@plt+0x8814>
   19b0c:	mov	r2, r8
   19b10:	add	r1, r3, #64	; 0x40
   19b14:	ldr	r0, [r3], #4
   19b18:	cmp	r3, r1
   19b1c:	str	r0, [r2], #4
   19b20:	bne	19b14 <putc_unlocked@plt+0x87cc>
   19b24:	mov	r2, r5
   19b28:	mov	r1, r9
   19b2c:	mov	r0, r8
   19b30:	bl	18f28 <putc_unlocked@plt+0x7be0>
   19b34:	sub	r7, r7, #64	; 0x40
   19b38:	sub	r3, r4, r7
   19b3c:	cmp	r7, #64	; 0x40
   19b40:	add	r3, r6, r3
   19b44:	bhi	19b0c <putc_unlocked@plt+0x87c4>
   19b48:	sub	r3, r4, #1
   19b4c:	bic	r2, r3, #63	; 0x3f
   19b50:	lsr	r3, r3, #6
   19b54:	add	r6, r6, r2
   19b58:	sub	r4, r4, r3, lsl #6
   19b5c:	ldr	r7, [r5, #24]
   19b60:	add	r8, r5, #28
   19b64:	mov	r2, r4
   19b68:	mov	r1, r6
   19b6c:	add	r0, r8, r7
   19b70:	add	r4, r7, r4
   19b74:	bl	11090 <memcpy@plt>
   19b78:	cmp	r4, #63	; 0x3f
   19b7c:	bls	19ba4 <putc_unlocked@plt+0x885c>
   19b80:	mov	r2, r5
   19b84:	mov	r1, #64	; 0x40
   19b88:	mov	r0, r8
   19b8c:	sub	r4, r4, #64	; 0x40
   19b90:	bl	18f28 <putc_unlocked@plt+0x7be0>
   19b94:	mov	r2, r4
   19b98:	add	r1, r5, #92	; 0x5c
   19b9c:	mov	r0, r8
   19ba0:	bl	11090 <memcpy@plt>
   19ba4:	str	r4, [r5, #24]
   19ba8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19bac:	push	{r4, r5, r6, lr}
   19bb0:	sub	sp, sp, #160	; 0xa0
   19bb4:	mov	r5, r0
   19bb8:	mov	r6, r1
   19bbc:	add	r0, sp, #4
   19bc0:	mov	r4, r2
   19bc4:	bl	18ec8 <putc_unlocked@plt+0x7b80>
   19bc8:	add	r2, sp, #4
   19bcc:	mov	r1, r6
   19bd0:	mov	r0, r5
   19bd4:	bl	19a40 <putc_unlocked@plt+0x86f8>
   19bd8:	mov	r1, r4
   19bdc:	add	r0, sp, #4
   19be0:	bl	199ac <putc_unlocked@plt+0x8664>
   19be4:	add	sp, sp, #160	; 0xa0
   19be8:	pop	{r4, r5, r6, pc}
   19bec:	push	{r4, r5, r6, r7, r8, r9, lr}
   19bf0:	mov	r6, r0
   19bf4:	sub	sp, sp, #164	; 0xa4
   19bf8:	ldr	r0, [pc, #196]	; 19cc4 <putc_unlocked@plt+0x897c>
   19bfc:	mov	r7, r1
   19c00:	bl	3509c <putc_unlocked@plt+0x23d54>
   19c04:	subs	r5, r0, #0
   19c08:	beq	19c70 <putc_unlocked@plt+0x8928>
   19c0c:	mov	r0, sp
   19c10:	bl	19cd0 <putc_unlocked@plt+0x8988>
   19c14:	mov	r9, #1
   19c18:	mov	r8, #32768	; 0x8000
   19c1c:	mov	r4, #0
   19c20:	mov	r0, r6
   19c24:	bl	1130c <feof_unlocked@plt>
   19c28:	cmp	r0, #0
   19c2c:	bne	19c8c <putc_unlocked@plt+0x8944>
   19c30:	rsb	r2, r4, #32768	; 0x8000
   19c34:	add	r0, r5, r4
   19c38:	mov	r3, r6
   19c3c:	mov	r1, r9
   19c40:	bl	112d0 <fread_unlocked@plt>
   19c44:	add	r4, r4, r0
   19c48:	cmp	r4, #32768	; 0x8000
   19c4c:	beq	19c78 <putc_unlocked@plt+0x8930>
   19c50:	cmp	r0, #0
   19c54:	bne	19c20 <putc_unlocked@plt+0x88d8>
   19c58:	mov	r0, r6
   19c5c:	bl	1112c <ferror_unlocked@plt>
   19c60:	cmp	r0, #0
   19c64:	beq	19c8c <putc_unlocked@plt+0x8944>
   19c68:	mov	r0, r5
   19c6c:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   19c70:	mov	r0, #1
   19c74:	b	19cbc <putc_unlocked@plt+0x8974>
   19c78:	mov	r2, sp
   19c7c:	mov	r1, r8
   19c80:	mov	r0, r5
   19c84:	bl	19d78 <putc_unlocked@plt+0x8a30>
   19c88:	b	19c1c <putc_unlocked@plt+0x88d4>
   19c8c:	cmp	r4, #0
   19c90:	beq	19ca4 <putc_unlocked@plt+0x895c>
   19c94:	mov	r2, sp
   19c98:	mov	r1, r4
   19c9c:	mov	r0, r5
   19ca0:	bl	1b388 <putc_unlocked@plt+0xa040>
   19ca4:	mov	r1, r7
   19ca8:	mov	r0, sp
   19cac:	bl	1b2ec <putc_unlocked@plt+0x9fa4>
   19cb0:	mov	r0, r5
   19cb4:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   19cb8:	mov	r0, #0
   19cbc:	add	sp, sp, #164	; 0xa4
   19cc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19cc4:	andeq	r8, r0, r8, asr #32
   19cc8:	str	r1, [r0]
   19ccc:	bx	lr
   19cd0:	ldr	r3, [pc, #40]	; 19d00 <putc_unlocked@plt+0x89b8>
   19cd4:	ldr	r1, [pc, #40]	; 19d04 <putc_unlocked@plt+0x89bc>
   19cd8:	ldr	r2, [pc, #40]	; 19d08 <putc_unlocked@plt+0x89c0>
   19cdc:	ldr	ip, [pc, #40]	; 19d0c <putc_unlocked@plt+0x89c4>
   19ce0:	stm	r0, {r1, r2, r3, ip}
   19ce4:	ldr	r3, [pc, #36]	; 19d10 <putc_unlocked@plt+0x89c8>
   19ce8:	str	r3, [r0, #16]
   19cec:	mov	r3, #0
   19cf0:	str	r3, [r0, #24]
   19cf4:	str	r3, [r0, #20]
   19cf8:	str	r3, [r0, #28]
   19cfc:	bx	lr
   19d00:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   19d04:	strbvs	r2, [r5, -r1, lsl #6]
   19d08:	svc	0x00cdab89
   19d0c:	eorsne	r5, r2, r6, ror r4
   19d10:	bicsgt	lr, r2, #240, 2	; 0x3c
   19d14:	mov	r3, r1
   19d18:	ldr	r1, [r0]
   19d1c:	mov	r2, r0
   19d20:	push	{r4, lr}
   19d24:	mov	r0, r3
   19d28:	rev	r1, r1
   19d2c:	bl	19cc8 <putc_unlocked@plt+0x8980>
   19d30:	ldr	r1, [r2, #4]
   19d34:	add	r0, r3, #4
   19d38:	rev	r1, r1
   19d3c:	bl	19cc8 <putc_unlocked@plt+0x8980>
   19d40:	ldr	r1, [r2, #8]
   19d44:	add	r0, r3, #8
   19d48:	rev	r1, r1
   19d4c:	bl	19cc8 <putc_unlocked@plt+0x8980>
   19d50:	ldr	r1, [r2, #12]
   19d54:	add	r0, r3, #12
   19d58:	rev	r1, r1
   19d5c:	bl	19cc8 <putc_unlocked@plt+0x8980>
   19d60:	ldr	r1, [r2, #16]
   19d64:	add	r0, r3, #16
   19d68:	rev	r1, r1
   19d6c:	bl	19cc8 <putc_unlocked@plt+0x8980>
   19d70:	mov	r0, r3
   19d74:	pop	{r4, pc}
   19d78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19d7c:	bic	r3, r1, #3
   19d80:	sub	sp, sp, #148	; 0x94
   19d84:	add	r3, r0, r3
   19d88:	str	r3, [sp, #76]	; 0x4c
   19d8c:	ldr	r3, [r2, #20]
   19d90:	str	r2, [sp, #4]
   19d94:	add	r3, r1, r3
   19d98:	str	r3, [r2, #20]
   19d9c:	ldm	r2, {r5, r6, r7, r8}
   19da0:	ldr	sl, [r2, #16]
   19da4:	ldr	r2, [r2, #24]
   19da8:	str	r0, [sp, #72]	; 0x48
   19dac:	cmp	r1, r3
   19db0:	movls	r3, r2
   19db4:	addhi	r3, r2, #1
   19db8:	ldr	r2, [sp, #4]
   19dbc:	str	r3, [r2, #24]
   19dc0:	ldr	r3, [sp, #72]	; 0x48
   19dc4:	ldr	r2, [sp, #76]	; 0x4c
   19dc8:	cmp	r3, r2
   19dcc:	bcc	19dd8 <putc_unlocked@plt+0x8a90>
   19dd0:	add	sp, sp, #148	; 0x94
   19dd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19dd8:	mov	r3, #0
   19ddc:	ldr	r2, [sp, #72]	; 0x48
   19de0:	add	r1, sp, #80	; 0x50
   19de4:	ldr	r2, [r2, r3, lsl #2]
   19de8:	rev	r2, r2
   19dec:	str	r2, [r1, r3, lsl #2]
   19df0:	add	r3, r3, #1
   19df4:	cmp	r3, #16
   19df8:	bne	19ddc <putc_unlocked@plt+0x8a94>
   19dfc:	ldr	r3, [sp, #72]	; 0x48
   19e00:	ldr	r2, [sp, #84]	; 0x54
   19e04:	add	r3, r3, #64	; 0x40
   19e08:	str	r3, [sp, #72]	; 0x48
   19e0c:	ldr	r9, [pc, #4088]	; 1ae0c <putc_unlocked@plt+0x9ac4>
   19e10:	ldr	r3, [sp, #80]	; 0x50
   19e14:	add	r2, r2, #1509949440	; 0x5a000000
   19e18:	add	r9, r3, r9
   19e1c:	add	sl, r9, sl
   19e20:	ror	r3, r6, #2
   19e24:	eor	r9, r7, r8
   19e28:	add	r2, r2, #8519680	; 0x820000
   19e2c:	and	r9, r9, r6
   19e30:	add	r2, r2, #30976	; 0x7900
   19e34:	eor	r6, r7, r3
   19e38:	and	r6, r6, r5
   19e3c:	add	r2, r2, #153	; 0x99
   19e40:	eor	r9, r9, r8
   19e44:	eor	r6, r6, r7
   19e48:	add	r8, r2, r8
   19e4c:	add	sl, sl, r5, ror #27
   19e50:	add	r6, r6, r8
   19e54:	ldr	r2, [pc, #4016]	; 1ae0c <putc_unlocked@plt+0x9ac4>
   19e58:	ldr	r8, [sp, #88]	; 0x58
   19e5c:	add	r9, r9, sl
   19e60:	ror	r5, r5, #2
   19e64:	eor	r4, r3, r5
   19e68:	add	r2, r8, r2
   19e6c:	ldr	sl, [sp, #92]	; 0x5c
   19e70:	add	r6, r6, r9, ror #27
   19e74:	add	r7, r2, r7
   19e78:	and	r4, r4, r9
   19e7c:	ldr	r2, [pc, #3976]	; 1ae0c <putc_unlocked@plt+0x9ac4>
   19e80:	ror	r9, r9, #2
   19e84:	eor	lr, r5, r9
   19e88:	add	r2, sl, r2
   19e8c:	and	lr, lr, r6
   19e90:	eor	r4, r4, r3
   19e94:	eor	lr, lr, r5
   19e98:	add	r3, r2, r3
   19e9c:	ldr	fp, [sp, #96]	; 0x60
   19ea0:	add	lr, lr, r3
   19ea4:	ldr	r3, [pc, #3936]	; 1ae0c <putc_unlocked@plt+0x9ac4>
   19ea8:	add	r4, r4, r7
   19eac:	add	r3, fp, r3
   19eb0:	add	r5, r3, r5
   19eb4:	ldr	r3, [sp, #100]	; 0x64
   19eb8:	add	r4, r4, r6, ror #27
   19ebc:	add	r3, r3, #1509949440	; 0x5a000000
   19ec0:	ror	r6, r6, #2
   19ec4:	add	r3, r3, #8519680	; 0x820000
   19ec8:	eor	ip, r9, r6
   19ecc:	add	r3, r3, #30976	; 0x7900
   19ed0:	and	ip, ip, r4
   19ed4:	add	r3, r3, #153	; 0x99
   19ed8:	eor	ip, ip, r9
   19edc:	add	r9, r3, r9
   19ee0:	ldr	r3, [sp, #104]	; 0x68
   19ee4:	add	lr, lr, r4, ror #27
   19ee8:	add	r3, r3, #1509949440	; 0x5a000000
   19eec:	ror	r4, r4, #2
   19ef0:	add	r3, r3, #8519680	; 0x820000
   19ef4:	eor	r0, r6, r4
   19ef8:	add	r3, r3, #30976	; 0x7900
   19efc:	and	r0, r0, lr
   19f00:	add	r3, r3, #153	; 0x99
   19f04:	add	ip, ip, r5
   19f08:	eor	r0, r0, r6
   19f0c:	add	r6, r3, r6
   19f10:	ldr	r3, [sp, #108]	; 0x6c
   19f14:	add	ip, ip, lr, ror #27
   19f18:	ror	lr, lr, #2
   19f1c:	eor	r1, r4, lr
   19f20:	add	r0, r0, r9
   19f24:	add	r3, r3, #1509949440	; 0x5a000000
   19f28:	add	r0, r0, ip, ror #27
   19f2c:	and	r1, r1, ip
   19f30:	add	r3, r3, #8519680	; 0x820000
   19f34:	ror	ip, ip, #2
   19f38:	eor	r2, lr, ip
   19f3c:	add	r3, r3, #30976	; 0x7900
   19f40:	eor	r1, r1, r4
   19f44:	and	r2, r2, r0
   19f48:	add	r3, r3, #153	; 0x99
   19f4c:	add	r4, r3, r4
   19f50:	add	r1, r1, r6
   19f54:	eor	r2, r2, lr
   19f58:	ldr	r9, [sp, #112]	; 0x70
   19f5c:	add	r1, r1, r0, ror #27
   19f60:	add	r2, r2, r4
   19f64:	ror	r0, r0, #2
   19f68:	ldr	r4, [pc, #3740]	; 1ae0c <putc_unlocked@plt+0x9ac4>
   19f6c:	eor	r3, ip, r0
   19f70:	add	r4, r9, r4
   19f74:	and	r3, r3, r1
   19f78:	add	lr, r4, lr
   19f7c:	eor	r3, r3, ip
   19f80:	add	r3, r3, lr
   19f84:	ldr	lr, [sp, #116]	; 0x74
   19f88:	add	r2, r2, r1, ror #27
   19f8c:	add	lr, lr, #1509949440	; 0x5a000000
   19f90:	ror	r1, r1, #2
   19f94:	add	lr, lr, #8519680	; 0x820000
   19f98:	eor	r7, r0, r1
   19f9c:	add	lr, lr, #30976	; 0x7900
   19fa0:	and	r7, r7, r2
   19fa4:	add	lr, lr, #153	; 0x99
   19fa8:	add	ip, lr, ip
   19fac:	eor	r7, r7, r0
   19fb0:	add	r7, r7, ip
   19fb4:	ldr	ip, [sp, #120]	; 0x78
   19fb8:	add	r3, r3, r2, ror #27
   19fbc:	add	ip, ip, #1509949440	; 0x5a000000
   19fc0:	ror	r2, r2, #2
   19fc4:	add	ip, ip, #8519680	; 0x820000
   19fc8:	eor	r5, r1, r2
   19fcc:	add	ip, ip, #30976	; 0x7900
   19fd0:	and	r5, r5, r3
   19fd4:	add	ip, ip, #153	; 0x99
   19fd8:	add	r0, ip, r0
   19fdc:	eor	r5, r5, r1
   19fe0:	add	r5, r5, r0
   19fe4:	ldr	r0, [sp, #124]	; 0x7c
   19fe8:	add	r7, r7, r3, ror #27
   19fec:	add	r0, r0, #1509949440	; 0x5a000000
   19ff0:	ror	r3, r3, #2
   19ff4:	add	r0, r0, #8519680	; 0x820000
   19ff8:	eor	r6, r2, r3
   19ffc:	add	r0, r0, #30976	; 0x7900
   1a000:	and	r6, r6, r7
   1a004:	add	r0, r0, #153	; 0x99
   1a008:	add	r1, r0, r1
   1a00c:	eor	r6, r6, r2
   1a010:	add	r6, r6, r1
   1a014:	ldr	r1, [sp, #128]	; 0x80
   1a018:	add	r5, r5, r7, ror #27
   1a01c:	add	r1, r1, #1509949440	; 0x5a000000
   1a020:	ror	r7, r7, #2
   1a024:	add	r1, r1, #8519680	; 0x820000
   1a028:	eor	r4, r3, r7
   1a02c:	add	r1, r1, #30976	; 0x7900
   1a030:	and	r4, r4, r5
   1a034:	add	r1, r1, #153	; 0x99
   1a038:	add	r2, r1, r2
   1a03c:	eor	r4, r4, r3
   1a040:	add	r4, r4, r2
   1a044:	ldr	r2, [sp, #132]	; 0x84
   1a048:	add	r6, r6, r5, ror #27
   1a04c:	add	r2, r2, #1509949440	; 0x5a000000
   1a050:	ror	r5, r5, #2
   1a054:	add	r2, r2, #8519680	; 0x820000
   1a058:	eor	lr, r7, r5
   1a05c:	add	r2, r2, #30976	; 0x7900
   1a060:	and	lr, lr, r6
   1a064:	add	r2, r2, #153	; 0x99
   1a068:	add	r3, r2, r3
   1a06c:	eor	lr, lr, r7
   1a070:	add	lr, lr, r3
   1a074:	ldr	r3, [sp, #136]	; 0x88
   1a078:	add	r4, r4, r6, ror #27
   1a07c:	add	r3, r3, #1509949440	; 0x5a000000
   1a080:	add	r3, r3, #8519680	; 0x820000
   1a084:	add	r3, r3, #30976	; 0x7900
   1a088:	add	r3, r3, #153	; 0x99
   1a08c:	add	r7, r3, r7
   1a090:	ldr	r3, [sp, #140]	; 0x8c
   1a094:	ror	r6, r6, #2
   1a098:	add	r3, r3, #1509949440	; 0x5a000000
   1a09c:	add	r3, r3, #8519680	; 0x820000
   1a0a0:	eor	ip, r5, r6
   1a0a4:	add	r3, r3, #30976	; 0x7900
   1a0a8:	and	ip, ip, r4
   1a0ac:	add	r3, r3, #153	; 0x99
   1a0b0:	eor	ip, ip, r5
   1a0b4:	add	r5, r3, r5
   1a0b8:	ldr	r3, [sp, #80]	; 0x50
   1a0bc:	ldr	r2, [sp, #132]	; 0x84
   1a0c0:	eor	r3, r3, r8
   1a0c4:	eor	r3, r3, r9
   1a0c8:	eor	r3, r3, r2
   1a0cc:	add	lr, lr, r4, ror #27
   1a0d0:	ror	r3, r3, #31
   1a0d4:	str	r3, [sp, #8]
   1a0d8:	add	r3, r3, #1509949440	; 0x5a000000
   1a0dc:	ror	r4, r4, #2
   1a0e0:	add	r3, r3, #8519680	; 0x820000
   1a0e4:	eor	r0, r6, r4
   1a0e8:	add	r3, r3, #30976	; 0x7900
   1a0ec:	and	r0, r0, lr
   1a0f0:	add	r3, r3, #153	; 0x99
   1a0f4:	eor	r0, r0, r6
   1a0f8:	add	r6, r3, r6
   1a0fc:	ldr	r3, [sp, #84]	; 0x54
   1a100:	ldr	r2, [sp, #116]	; 0x74
   1a104:	eor	r3, r3, sl
   1a108:	eor	r3, r3, r2
   1a10c:	ldr	r2, [sp, #136]	; 0x88
   1a110:	add	ip, ip, r7
   1a114:	eor	r3, r3, r2
   1a118:	add	ip, ip, lr, ror #27
   1a11c:	ror	r3, r3, #31
   1a120:	ror	lr, lr, #2
   1a124:	eor	r1, r4, lr
   1a128:	add	r0, r0, r5
   1a12c:	str	r3, [sp, #12]
   1a130:	add	r3, r3, #1509949440	; 0x5a000000
   1a134:	add	r0, r0, ip, ror #27
   1a138:	and	r1, r1, ip
   1a13c:	add	r3, r3, #8519680	; 0x820000
   1a140:	ror	ip, ip, #2
   1a144:	eor	r2, lr, ip
   1a148:	add	r3, r3, #30976	; 0x7900
   1a14c:	and	r2, r2, r0
   1a150:	add	r3, r3, #153	; 0x99
   1a154:	eor	r1, r1, r4
   1a158:	eor	r2, r2, lr
   1a15c:	add	r4, r3, r4
   1a160:	ldr	r3, [sp, #120]	; 0x78
   1a164:	add	r2, r2, r4
   1a168:	eor	r4, r8, fp
   1a16c:	eor	r4, r4, r3
   1a170:	ldr	r3, [sp, #140]	; 0x8c
   1a174:	add	r1, r1, r6
   1a178:	eor	r4, r4, r3
   1a17c:	add	r1, r1, r0, ror #27
   1a180:	ldr	r5, [pc, #3204]	; 1ae0c <putc_unlocked@plt+0x9ac4>
   1a184:	ror	r0, r0, #2
   1a188:	ror	r4, r4, #31
   1a18c:	eor	r3, ip, r0
   1a190:	add	r5, r4, r5
   1a194:	and	r3, r3, r1
   1a198:	add	lr, r5, lr
   1a19c:	eor	r3, r3, ip
   1a1a0:	add	r3, r3, lr
   1a1a4:	ldr	lr, [sp, #100]	; 0x64
   1a1a8:	ldr	r5, [sp, #124]	; 0x7c
   1a1ac:	eor	lr, sl, lr
   1a1b0:	eor	lr, lr, r5
   1a1b4:	ldr	r5, [sp, #8]
   1a1b8:	add	r2, r2, r1, ror #27
   1a1bc:	eor	lr, lr, r5
   1a1c0:	ror	r1, r1, #2
   1a1c4:	ldr	r5, [pc, #3136]	; 1ae0c <putc_unlocked@plt+0x9ac4>
   1a1c8:	ror	lr, lr, #31
   1a1cc:	eor	r7, r0, r1
   1a1d0:	add	r5, lr, r5
   1a1d4:	and	r7, r7, r2
   1a1d8:	add	ip, r5, ip
   1a1dc:	eor	r7, r7, r0
   1a1e0:	add	r7, r7, ip
   1a1e4:	ldr	ip, [sp, #104]	; 0x68
   1a1e8:	ldr	r5, [sp, #128]	; 0x80
   1a1ec:	eor	ip, fp, ip
   1a1f0:	eor	ip, ip, r5
   1a1f4:	ldr	r5, [sp, #12]
   1a1f8:	ldr	r6, [pc, #3088]	; 1ae10 <putc_unlocked@plt+0x9ac8>
   1a1fc:	eor	ip, ip, r5
   1a200:	add	r3, r3, r2, ror #27
   1a204:	ror	ip, ip, #31
   1a208:	ror	r2, r2, #2
   1a20c:	eor	r5, r1, r2
   1a210:	add	r6, ip, r6
   1a214:	add	r0, r6, r0
   1a218:	eor	r5, r5, r3
   1a21c:	ldr	r6, [sp, #108]	; 0x6c
   1a220:	add	r5, r5, r0
   1a224:	ldr	r0, [sp, #100]	; 0x64
   1a228:	add	r7, r7, r3, ror #27
   1a22c:	eor	r0, r0, r6
   1a230:	ldr	r6, [sp, #132]	; 0x84
   1a234:	ror	r3, r3, #2
   1a238:	eor	r0, r0, r6
   1a23c:	eor	r0, r0, r4
   1a240:	ldr	r6, [pc, #3016]	; 1ae10 <putc_unlocked@plt+0x9ac8>
   1a244:	ror	r0, r0, #31
   1a248:	eor	fp, r2, r3
   1a24c:	add	r6, r0, r6
   1a250:	add	r1, r6, r1
   1a254:	eor	fp, fp, r7
   1a258:	add	fp, fp, r1
   1a25c:	ldr	r1, [sp, #104]	; 0x68
   1a260:	ldr	r6, [sp, #136]	; 0x88
   1a264:	eor	r1, r1, r9
   1a268:	eor	r1, r1, r6
   1a26c:	eor	r1, r1, lr
   1a270:	ldr	r6, [pc, #2968]	; 1ae10 <putc_unlocked@plt+0x9ac8>
   1a274:	ror	r1, r1, #31
   1a278:	add	r5, r5, r7, ror #27
   1a27c:	ror	r7, r7, #2
   1a280:	eor	sl, r3, r7
   1a284:	add	r6, r1, r6
   1a288:	add	r2, r6, r2
   1a28c:	eor	sl, sl, r5
   1a290:	ldr	r6, [sp, #116]	; 0x74
   1a294:	add	sl, sl, r2
   1a298:	ldr	r2, [sp, #108]	; 0x6c
   1a29c:	ldr	r8, [pc, #2924]	; 1ae10 <putc_unlocked@plt+0x9ac8>
   1a2a0:	eor	r2, r2, r6
   1a2a4:	ldr	r6, [sp, #140]	; 0x8c
   1a2a8:	add	fp, fp, r5, ror #27
   1a2ac:	eor	r2, r2, r6
   1a2b0:	eor	r2, r2, ip
   1a2b4:	ror	r5, r5, #2
   1a2b8:	ror	r2, r2, #31
   1a2bc:	eor	r6, r7, r5
   1a2c0:	add	r8, r2, r8
   1a2c4:	add	r3, r8, r3
   1a2c8:	eor	r6, r6, fp
   1a2cc:	add	r6, r6, r3
   1a2d0:	ldr	r3, [sp, #120]	; 0x78
   1a2d4:	ldr	r8, [sp, #8]
   1a2d8:	eor	r3, r9, r3
   1a2dc:	eor	r3, r3, r8
   1a2e0:	eor	r3, r3, r0
   1a2e4:	ldr	r8, [pc, #2852]	; 1ae10 <putc_unlocked@plt+0x9ac8>
   1a2e8:	ror	r3, r3, #31
   1a2ec:	add	sl, sl, fp, ror #27
   1a2f0:	ror	fp, fp, #2
   1a2f4:	eor	r9, r5, fp
   1a2f8:	add	r8, r3, r8
   1a2fc:	add	r7, r8, r7
   1a300:	eor	r9, r9, sl
   1a304:	ldr	r8, [sp, #124]	; 0x7c
   1a308:	add	r9, r9, r7
   1a30c:	ldr	r7, [sp, #116]	; 0x74
   1a310:	add	r6, r6, sl, ror #27
   1a314:	eor	r7, r7, r8
   1a318:	ldr	r8, [sp, #12]
   1a31c:	ror	sl, sl, #2
   1a320:	eor	r7, r7, r8
   1a324:	eor	r7, r7, r1
   1a328:	eor	r8, fp, sl
   1a32c:	ror	r7, r7, #31
   1a330:	str	r7, [sp, #16]
   1a334:	add	r7, r7, #1845493760	; 0x6e000000
   1a338:	add	r7, r7, #14221312	; 0xd90000
   1a33c:	add	r7, r7, #60160	; 0xeb00
   1a340:	add	r7, r7, #161	; 0xa1
   1a344:	add	r5, r7, r5
   1a348:	eor	r8, r8, r6
   1a34c:	ldr	r7, [sp, #128]	; 0x80
   1a350:	add	r8, r8, r5
   1a354:	ldr	r5, [sp, #120]	; 0x78
   1a358:	add	r9, r9, r6, ror #27
   1a35c:	eor	r5, r5, r7
   1a360:	eor	r5, r5, r4
   1a364:	eor	r5, r5, r2
   1a368:	ror	r6, r6, #2
   1a36c:	ror	r5, r5, #31
   1a370:	str	r5, [sp, #20]
   1a374:	ldr	r7, [sp, #20]
   1a378:	eor	r5, sl, r6
   1a37c:	add	r7, r7, #1845493760	; 0x6e000000
   1a380:	add	r7, r7, #14221312	; 0xd90000
   1a384:	add	r7, r7, #60160	; 0xeb00
   1a388:	add	r7, r7, #161	; 0xa1
   1a38c:	add	fp, r7, fp
   1a390:	eor	r5, r5, r9
   1a394:	add	r5, r5, fp
   1a398:	ldr	r7, [sp, #124]	; 0x7c
   1a39c:	ldr	fp, [sp, #132]	; 0x84
   1a3a0:	add	r8, r8, r9, ror #27
   1a3a4:	eor	r7, r7, fp
   1a3a8:	eor	r7, r7, lr
   1a3ac:	eor	r7, r7, r3
   1a3b0:	ror	r9, r9, #2
   1a3b4:	ror	r7, r7, #31
   1a3b8:	str	r7, [sp, #24]
   1a3bc:	add	r7, r7, #1845493760	; 0x6e000000
   1a3c0:	add	r7, r7, #14221312	; 0xd90000
   1a3c4:	add	r7, r7, #60160	; 0xeb00
   1a3c8:	eor	fp, r6, r9
   1a3cc:	add	r7, r7, #161	; 0xa1
   1a3d0:	add	sl, r7, sl
   1a3d4:	eor	fp, fp, r8
   1a3d8:	add	fp, fp, sl
   1a3dc:	ldr	r7, [sp, #128]	; 0x80
   1a3e0:	ldr	sl, [sp, #136]	; 0x88
   1a3e4:	add	r5, r5, r8, ror #27
   1a3e8:	eor	r7, r7, sl
   1a3ec:	ldr	sl, [sp, #16]
   1a3f0:	eor	r7, r7, ip
   1a3f4:	eor	r7, r7, sl
   1a3f8:	ror	r8, r8, #2
   1a3fc:	ror	r7, r7, #31
   1a400:	str	r7, [sp, #28]
   1a404:	add	r7, r7, #1845493760	; 0x6e000000
   1a408:	add	r7, r7, #14221312	; 0xd90000
   1a40c:	add	r7, r7, #60160	; 0xeb00
   1a410:	eor	sl, r9, r8
   1a414:	add	r7, r7, #161	; 0xa1
   1a418:	add	r6, r7, r6
   1a41c:	eor	sl, sl, r5
   1a420:	ldr	r7, [sp, #140]	; 0x8c
   1a424:	add	sl, sl, r6
   1a428:	ldr	r6, [sp, #132]	; 0x84
   1a42c:	add	fp, fp, r5, ror #27
   1a430:	eor	r6, r6, r7
   1a434:	ldr	r7, [sp, #20]
   1a438:	eor	r6, r6, r0
   1a43c:	eor	r6, r6, r7
   1a440:	ror	r5, r5, #2
   1a444:	ror	r6, r6, #31
   1a448:	str	r6, [sp, #32]
   1a44c:	ldr	r7, [sp, #32]
   1a450:	eor	r6, r8, r5
   1a454:	add	r7, r7, #1845493760	; 0x6e000000
   1a458:	add	r7, r7, #14221312	; 0xd90000
   1a45c:	add	r7, r7, #60160	; 0xeb00
   1a460:	add	r7, r7, #161	; 0xa1
   1a464:	eor	r6, r6, fp
   1a468:	add	r9, r7, r9
   1a46c:	add	r9, r6, r9
   1a470:	ldr	r6, [sp, #136]	; 0x88
   1a474:	ldr	r7, [sp, #8]
   1a478:	add	sl, sl, fp, ror #27
   1a47c:	eor	r6, r6, r7
   1a480:	ldr	r7, [sp, #24]
   1a484:	eor	r6, r6, r1
   1a488:	eor	r6, r6, r7
   1a48c:	ror	fp, fp, #2
   1a490:	ror	r6, r6, #31
   1a494:	str	r6, [sp, #36]	; 0x24
   1a498:	add	r6, r6, #1845493760	; 0x6e000000
   1a49c:	add	r6, r6, #14221312	; 0xd90000
   1a4a0:	add	r6, r6, #60160	; 0xeb00
   1a4a4:	eor	r7, r5, fp
   1a4a8:	add	r6, r6, #161	; 0xa1
   1a4ac:	add	r8, r6, r8
   1a4b0:	eor	r7, r7, sl
   1a4b4:	add	r7, r7, r8
   1a4b8:	ldr	r6, [sp, #140]	; 0x8c
   1a4bc:	ldr	r8, [sp, #12]
   1a4c0:	add	r9, r9, sl, ror #27
   1a4c4:	eor	r6, r6, r8
   1a4c8:	ldr	r8, [sp, #28]
   1a4cc:	eor	r6, r6, r2
   1a4d0:	eor	r6, r6, r8
   1a4d4:	ror	sl, sl, #2
   1a4d8:	ror	r6, r6, #31
   1a4dc:	str	r6, [sp, #40]	; 0x28
   1a4e0:	add	r6, r6, #1845493760	; 0x6e000000
   1a4e4:	add	r6, r6, #14221312	; 0xd90000
   1a4e8:	add	r6, r6, #60160	; 0xeb00
   1a4ec:	eor	r8, fp, sl
   1a4f0:	add	r6, r6, #161	; 0xa1
   1a4f4:	add	r5, r6, r5
   1a4f8:	eor	r8, r8, r9
   1a4fc:	add	r8, r8, r5
   1a500:	ldr	r5, [sp, #8]
   1a504:	ldr	r6, [sp, #32]
   1a508:	eor	r5, r5, r4
   1a50c:	eor	r5, r5, r3
   1a510:	eor	r5, r5, r6
   1a514:	add	r7, r7, r9, ror #27
   1a518:	ror	r5, r5, #31
   1a51c:	str	r5, [sp, #8]
   1a520:	add	r5, r5, #1845493760	; 0x6e000000
   1a524:	add	r5, r5, #14221312	; 0xd90000
   1a528:	ror	r9, r9, #2
   1a52c:	add	r5, r5, #60160	; 0xeb00
   1a530:	eor	r6, sl, r9
   1a534:	add	r5, r5, #161	; 0xa1
   1a538:	add	fp, r5, fp
   1a53c:	eor	r6, r6, r7
   1a540:	ldr	r5, [sp, #12]
   1a544:	add	r6, r6, fp
   1a548:	ldr	fp, [sp, #16]
   1a54c:	eor	r5, r5, lr
   1a550:	eor	r5, r5, fp
   1a554:	ldr	fp, [sp, #36]	; 0x24
   1a558:	add	r8, r8, r7, ror #27
   1a55c:	eor	r5, r5, fp
   1a560:	ror	r7, r7, #2
   1a564:	ror	r5, r5, #31
   1a568:	str	r5, [sp, #12]
   1a56c:	ldr	fp, [sp, #12]
   1a570:	eor	r5, r9, r7
   1a574:	add	fp, fp, #1845493760	; 0x6e000000
   1a578:	add	fp, fp, #14221312	; 0xd90000
   1a57c:	add	fp, fp, #60160	; 0xeb00
   1a580:	add	fp, fp, #161	; 0xa1
   1a584:	add	sl, fp, sl
   1a588:	eor	r5, r5, r8
   1a58c:	add	r5, r5, sl
   1a590:	ldr	sl, [sp, #20]
   1a594:	eor	r4, r4, ip
   1a598:	eor	r4, r4, sl
   1a59c:	ldr	sl, [sp, #40]	; 0x28
   1a5a0:	add	r6, r6, r8, ror #27
   1a5a4:	eor	r4, r4, sl
   1a5a8:	ldr	sl, [pc, #2144]	; 1ae10 <putc_unlocked@plt+0x9ac8>
   1a5ac:	ror	fp, r4, #31
   1a5b0:	ror	r8, r8, #2
   1a5b4:	eor	r4, r7, r8
   1a5b8:	add	sl, fp, sl
   1a5bc:	add	r9, sl, r9
   1a5c0:	eor	r4, r4, r6
   1a5c4:	add	r4, r4, r9
   1a5c8:	ldr	r9, [sp, #24]
   1a5cc:	eor	lr, lr, r0
   1a5d0:	eor	lr, lr, r9
   1a5d4:	ldr	r9, [sp, #8]
   1a5d8:	add	r5, r5, r6, ror #27
   1a5dc:	eor	lr, lr, r9
   1a5e0:	ldr	r9, [pc, #2088]	; 1ae10 <putc_unlocked@plt+0x9ac8>
   1a5e4:	ror	sl, lr, #31
   1a5e8:	ror	r6, r6, #2
   1a5ec:	eor	lr, r8, r6
   1a5f0:	add	r9, sl, r9
   1a5f4:	add	r7, r9, r7
   1a5f8:	eor	lr, lr, r5
   1a5fc:	add	lr, lr, r7
   1a600:	ldr	r7, [sp, #28]
   1a604:	eor	ip, ip, r1
   1a608:	eor	ip, ip, r7
   1a60c:	ldr	r7, [sp, #12]
   1a610:	eor	r0, r0, r2
   1a614:	eor	ip, ip, r7
   1a618:	add	r4, r4, r5, ror #27
   1a61c:	ror	ip, ip, #31
   1a620:	str	ip, [sp, #44]	; 0x2c
   1a624:	ldr	r7, [sp, #44]	; 0x2c
   1a628:	ror	r5, r5, #2
   1a62c:	add	r7, r7, #1845493760	; 0x6e000000
   1a630:	add	r7, r7, #14221312	; 0xd90000
   1a634:	add	r7, r7, #60160	; 0xeb00
   1a638:	add	r7, r7, #161	; 0xa1
   1a63c:	add	r8, r7, r8
   1a640:	ldr	r7, [sp, #32]
   1a644:	eor	ip, r6, r5
   1a648:	eor	r0, r0, r7
   1a64c:	eor	r0, r0, fp
   1a650:	add	lr, lr, r4, ror #27
   1a654:	ror	r0, r0, #31
   1a658:	str	r0, [sp, #48]	; 0x30
   1a65c:	ldr	r7, [sp, #48]	; 0x30
   1a660:	eor	ip, ip, r4
   1a664:	add	r7, r7, #1845493760	; 0x6e000000
   1a668:	add	r7, r7, #14221312	; 0xd90000
   1a66c:	ror	r4, r4, #2
   1a670:	add	r7, r7, #60160	; 0xeb00
   1a674:	eor	r0, r5, r4
   1a678:	add	r8, ip, r8
   1a67c:	add	r7, r7, #161	; 0xa1
   1a680:	add	ip, r8, lr, ror #27
   1a684:	eor	r0, r0, lr
   1a688:	add	r6, r7, r6
   1a68c:	add	r6, r0, r6
   1a690:	add	r0, r6, ip, ror #27
   1a694:	ldr	r6, [sp, #36]	; 0x24
   1a698:	eor	r1, r1, r3
   1a69c:	eor	r1, r1, r6
   1a6a0:	eor	r1, r1, sl
   1a6a4:	ror	lr, lr, #2
   1a6a8:	ror	r1, r1, #31
   1a6ac:	str	r1, [sp, #52]	; 0x34
   1a6b0:	ldr	r6, [sp, #52]	; 0x34
   1a6b4:	eor	r1, r4, lr
   1a6b8:	add	r6, r6, #1845493760	; 0x6e000000
   1a6bc:	add	r6, r6, #14221312	; 0xd90000
   1a6c0:	add	r6, r6, #60160	; 0xeb00
   1a6c4:	add	r6, r6, #161	; 0xa1
   1a6c8:	eor	r1, r1, ip
   1a6cc:	add	r5, r6, r5
   1a6d0:	add	r5, r1, r5
   1a6d4:	add	r1, r5, r0, ror #27
   1a6d8:	ldr	r5, [sp, #16]
   1a6dc:	ror	ip, ip, #2
   1a6e0:	eor	r2, r2, r5
   1a6e4:	ldr	r5, [sp, #40]	; 0x28
   1a6e8:	ldr	r6, [pc, #1828]	; 1ae14 <putc_unlocked@plt+0x9acc>
   1a6ec:	eor	r2, r2, r5
   1a6f0:	ldr	r5, [sp, #44]	; 0x2c
   1a6f4:	eor	r2, r2, r5
   1a6f8:	ror	r2, r2, #31
   1a6fc:	str	r2, [sp, #56]	; 0x38
   1a700:	ldr	r5, [sp, #56]	; 0x38
   1a704:	eor	r2, lr, ip
   1a708:	add	r5, r5, #1845493760	; 0x6e000000
   1a70c:	add	r5, r5, #14221312	; 0xd90000
   1a710:	add	r5, r5, #60160	; 0xeb00
   1a714:	add	r5, r5, #161	; 0xa1
   1a718:	eor	r2, r2, r0
   1a71c:	add	r4, r5, r4
   1a720:	add	r4, r2, r4
   1a724:	add	r2, r4, r1, ror #27
   1a728:	ldr	r4, [sp, #20]
   1a72c:	ror	r0, r0, #2
   1a730:	eor	r3, r3, r4
   1a734:	ldr	r4, [sp, #8]
   1a738:	eor	r3, r3, r4
   1a73c:	ldr	r4, [sp, #48]	; 0x30
   1a740:	eor	r3, r3, r4
   1a744:	and	r4, r1, r0
   1a748:	ror	r3, r3, #31
   1a74c:	str	r3, [sp, #60]	; 0x3c
   1a750:	add	r3, r3, #-1895825408	; 0x8f000000
   1a754:	add	r3, r3, #1802240	; 0x1b8000
   1a758:	add	r3, r3, #15552	; 0x3cc0
   1a75c:	add	r3, r3, #28
   1a760:	add	lr, r3, lr
   1a764:	orr	r3, r1, r0
   1a768:	and	r3, r3, ip
   1a76c:	orr	r3, r3, r4
   1a770:	add	lr, lr, r2, ror #27
   1a774:	add	lr, r3, lr
   1a778:	ldr	r4, [sp, #24]
   1a77c:	ldr	r3, [sp, #16]
   1a780:	ror	r1, r1, #2
   1a784:	eor	r3, r3, r4
   1a788:	ldr	r4, [sp, #12]
   1a78c:	orr	r7, r2, r1
   1a790:	eor	r3, r3, r4
   1a794:	ldr	r4, [sp, #52]	; 0x34
   1a798:	eor	r3, r3, r4
   1a79c:	ldr	r4, [sp, #28]
   1a7a0:	ror	r3, r3, #31
   1a7a4:	str	r3, [sp, #16]
   1a7a8:	and	r3, r7, r0
   1a7ac:	and	r7, r2, r1
   1a7b0:	orr	r7, r3, r7
   1a7b4:	ldr	r3, [sp, #16]
   1a7b8:	ror	r2, r2, #2
   1a7bc:	add	r3, r3, #-1895825408	; 0x8f000000
   1a7c0:	add	r3, r3, #1802240	; 0x1b8000
   1a7c4:	add	r3, r3, #15552	; 0x3cc0
   1a7c8:	add	r3, r3, #28
   1a7cc:	add	ip, r3, ip
   1a7d0:	ldr	r3, [sp, #20]
   1a7d4:	add	ip, r7, ip
   1a7d8:	eor	r5, r3, r4
   1a7dc:	ldr	r3, [sp, #56]	; 0x38
   1a7e0:	eor	r5, r5, fp
   1a7e4:	eor	r5, r5, r3
   1a7e8:	ldr	r4, [sp, #32]
   1a7ec:	ror	r3, r5, #31
   1a7f0:	add	r6, r3, r6
   1a7f4:	add	r0, r6, r0
   1a7f8:	orr	r6, lr, r2
   1a7fc:	str	r3, [sp, #20]
   1a800:	and	r6, r6, r1
   1a804:	and	r3, lr, r2
   1a808:	orr	r6, r6, r3
   1a80c:	ldr	r3, [sp, #24]
   1a810:	add	ip, ip, lr, ror #27
   1a814:	eor	r7, r3, r4
   1a818:	ldr	r3, [sp, #60]	; 0x3c
   1a81c:	eor	r7, r7, sl
   1a820:	eor	r7, r7, r3
   1a824:	ror	lr, lr, #2
   1a828:	orr	r5, ip, lr
   1a82c:	ror	r3, r7, #31
   1a830:	str	r3, [sp, #24]
   1a834:	and	r3, r5, r2
   1a838:	and	r5, ip, lr
   1a83c:	orr	r5, r3, r5
   1a840:	ldr	r3, [sp, #24]
   1a844:	add	r0, r0, ip, ror #27
   1a848:	add	r3, r3, #-1895825408	; 0x8f000000
   1a84c:	add	r3, r3, #1802240	; 0x1b8000
   1a850:	add	r3, r3, #15552	; 0x3cc0
   1a854:	add	r3, r3, #28
   1a858:	add	r0, r6, r0
   1a85c:	add	r1, r3, r1
   1a860:	add	r1, r5, r1
   1a864:	add	r5, r1, r0, ror #27
   1a868:	ldr	r3, [sp, #28]
   1a86c:	ldr	r1, [sp, #36]	; 0x24
   1a870:	ldr	r4, [pc, #1436]	; 1ae14 <putc_unlocked@plt+0x9acc>
   1a874:	eor	r1, r3, r1
   1a878:	ldr	r3, [sp, #44]	; 0x2c
   1a87c:	ror	ip, ip, #2
   1a880:	eor	r1, r1, r3
   1a884:	ldr	r3, [sp, #16]
   1a888:	ldr	r7, [pc, #1412]	; 1ae14 <putc_unlocked@plt+0x9acc>
   1a88c:	eor	r1, r1, r3
   1a890:	ror	r3, r1, #31
   1a894:	add	r4, r3, r4
   1a898:	add	r2, r4, r2
   1a89c:	orr	r4, r0, ip
   1a8a0:	str	r3, [sp, #28]
   1a8a4:	and	r4, r4, lr
   1a8a8:	and	r3, r0, ip
   1a8ac:	orr	r4, r4, r3
   1a8b0:	ldr	r1, [sp, #40]	; 0x28
   1a8b4:	ldr	r3, [sp, #32]
   1a8b8:	ror	r0, r0, #2
   1a8bc:	eor	r6, r3, r1
   1a8c0:	ldr	r3, [sp, #48]	; 0x30
   1a8c4:	orr	r9, r5, r0
   1a8c8:	eor	r6, r6, r3
   1a8cc:	ldr	r3, [sp, #20]
   1a8d0:	add	r2, r2, r5, ror #27
   1a8d4:	eor	r6, r6, r3
   1a8d8:	add	r2, r4, r2
   1a8dc:	ror	r3, r6, #31
   1a8e0:	str	r3, [sp, #32]
   1a8e4:	and	r3, r9, ip
   1a8e8:	and	r9, r5, r0
   1a8ec:	orr	r9, r3, r9
   1a8f0:	ldr	r4, [pc, #1308]	; 1ae14 <putc_unlocked@plt+0x9acc>
   1a8f4:	ldr	r3, [sp, #32]
   1a8f8:	ror	r1, r5, #2
   1a8fc:	add	r4, r3, r4
   1a900:	add	lr, r4, lr
   1a904:	add	r9, r9, lr
   1a908:	ldr	r3, [sp, #36]	; 0x24
   1a90c:	ldr	lr, [sp, #8]
   1a910:	add	r9, r9, r2, ror #27
   1a914:	eor	r3, r3, lr
   1a918:	ldr	lr, [sp, #52]	; 0x34
   1a91c:	ldr	r6, [pc, #1264]	; 1ae14 <putc_unlocked@plt+0x9acc>
   1a920:	eor	r3, r3, lr
   1a924:	ldr	lr, [sp, #24]
   1a928:	eor	r3, r3, lr
   1a92c:	ror	r3, r3, #31
   1a930:	add	r7, r3, r7
   1a934:	add	ip, r7, ip
   1a938:	orr	r7, r2, r1
   1a93c:	str	r3, [sp, #36]	; 0x24
   1a940:	and	r7, r7, r0
   1a944:	and	r3, r2, r1
   1a948:	add	ip, ip, r9, ror #27
   1a94c:	orr	r7, r7, r3
   1a950:	add	r7, r7, ip
   1a954:	ldr	r3, [sp, #40]	; 0x28
   1a958:	ldr	ip, [sp, #12]
   1a95c:	ror	r2, r2, #2
   1a960:	eor	lr, r3, ip
   1a964:	ldr	r3, [sp, #56]	; 0x38
   1a968:	orr	r8, r9, r2
   1a96c:	eor	lr, lr, r3
   1a970:	ldr	r3, [sp, #28]
   1a974:	eor	lr, lr, r3
   1a978:	ror	r3, lr, #31
   1a97c:	str	r3, [sp, #40]	; 0x28
   1a980:	and	r3, r8, r1
   1a984:	and	r8, r9, r2
   1a988:	orr	r8, r3, r8
   1a98c:	ldr	r3, [sp, #40]	; 0x28
   1a990:	ror	r9, r9, #2
   1a994:	add	r3, r3, #-1895825408	; 0x8f000000
   1a998:	add	r3, r3, #1802240	; 0x1b8000
   1a99c:	add	r3, r3, #15552	; 0x3cc0
   1a9a0:	add	r3, r3, #28
   1a9a4:	add	r0, r3, r0
   1a9a8:	ldr	r3, [sp, #8]
   1a9ac:	add	r8, r8, r0
   1a9b0:	ldr	r0, [sp, #60]	; 0x3c
   1a9b4:	eor	r3, r3, fp
   1a9b8:	eor	r3, r3, r0
   1a9bc:	ldr	r0, [sp, #32]
   1a9c0:	add	r8, r8, r7, ror #27
   1a9c4:	eor	r3, r3, r0
   1a9c8:	eor	lr, ip, sl
   1a9cc:	ror	r3, r3, #31
   1a9d0:	add	r6, r3, r6
   1a9d4:	add	r6, r6, r1
   1a9d8:	add	r1, r6, r8, ror #27
   1a9dc:	orr	r6, r7, r9
   1a9e0:	str	r3, [sp, #8]
   1a9e4:	and	r6, r6, r2
   1a9e8:	and	r3, r7, r9
   1a9ec:	orr	r6, r6, r3
   1a9f0:	ldr	r3, [sp, #16]
   1a9f4:	ror	r7, r7, #2
   1a9f8:	eor	lr, lr, r3
   1a9fc:	ldr	r3, [sp, #36]	; 0x24
   1aa00:	orr	r5, r8, r7
   1aa04:	eor	lr, lr, r3
   1aa08:	add	r6, r6, r1
   1aa0c:	ror	r3, lr, #31
   1aa10:	str	r3, [sp, #12]
   1aa14:	and	r3, r5, r9
   1aa18:	and	r5, r8, r7
   1aa1c:	orr	r5, r3, r5
   1aa20:	ldr	r3, [sp, #12]
   1aa24:	ror	r8, r8, #2
   1aa28:	add	r3, r3, #-1895825408	; 0x8f000000
   1aa2c:	add	r3, r3, #1802240	; 0x1b8000
   1aa30:	add	r3, r3, #15552	; 0x3cc0
   1aa34:	add	r3, r3, #28
   1aa38:	add	r2, r3, r2
   1aa3c:	ldr	r3, [sp, #44]	; 0x2c
   1aa40:	add	r5, r5, r2
   1aa44:	eor	ip, fp, r3
   1aa48:	ldr	r3, [sp, #20]
   1aa4c:	add	r5, r5, r6, ror #27
   1aa50:	eor	ip, ip, r3
   1aa54:	ldr	r3, [sp, #40]	; 0x28
   1aa58:	ldr	r2, [sp, #52]	; 0x34
   1aa5c:	eor	ip, ip, r3
   1aa60:	ror	r3, ip, #31
   1aa64:	ldr	ip, [pc, #936]	; 1ae14 <putc_unlocked@plt+0x9acc>
   1aa68:	str	r3, [sp, #64]	; 0x40
   1aa6c:	add	ip, r3, ip
   1aa70:	add	ip, ip, r9
   1aa74:	add	r9, ip, r5, ror #27
   1aa78:	orr	ip, r6, r8
   1aa7c:	and	r3, r6, r8
   1aa80:	and	ip, ip, r7
   1aa84:	orr	ip, ip, r3
   1aa88:	ldr	r3, [sp, #48]	; 0x30
   1aa8c:	ror	r6, r6, #2
   1aa90:	eor	r0, sl, r3
   1aa94:	ldr	r3, [sp, #24]
   1aa98:	add	ip, ip, r9
   1aa9c:	eor	r0, r0, r3
   1aaa0:	ldr	r3, [sp, #8]
   1aaa4:	eor	r0, r0, r3
   1aaa8:	ror	r3, r0, #31
   1aaac:	orr	r0, r5, r6
   1aab0:	str	r3, [sp, #68]	; 0x44
   1aab4:	and	r3, r0, r8
   1aab8:	and	r0, r5, r6
   1aabc:	orr	r0, r3, r0
   1aac0:	ldr	r3, [sp, #68]	; 0x44
   1aac4:	ror	r5, r5, #2
   1aac8:	add	r3, r3, #-1895825408	; 0x8f000000
   1aacc:	add	r3, r3, #1802240	; 0x1b8000
   1aad0:	add	r3, r3, #15552	; 0x3cc0
   1aad4:	add	r3, r3, #28
   1aad8:	add	r7, r3, r7
   1aadc:	ldr	r3, [sp, #44]	; 0x2c
   1aae0:	add	r0, r0, r7
   1aae4:	eor	r1, r3, r2
   1aae8:	ldr	r3, [sp, #28]
   1aaec:	add	r0, r0, ip, ror #27
   1aaf0:	eor	r1, r1, r3
   1aaf4:	ldr	r3, [sp, #12]
   1aaf8:	eor	r1, r1, r3
   1aafc:	and	r3, ip, r5
   1ab00:	ror	sl, r1, #31
   1ab04:	ldr	r1, [pc, #776]	; 1ae14 <putc_unlocked@plt+0x9acc>
   1ab08:	add	r1, sl, r1
   1ab0c:	add	r8, r1, r8
   1ab10:	orr	r1, ip, r5
   1ab14:	and	r1, r1, r6
   1ab18:	orr	r1, r1, r3
   1ab1c:	ldr	r3, [sp, #48]	; 0x30
   1ab20:	ldr	r2, [sp, #56]	; 0x38
   1ab24:	ror	ip, ip, #2
   1ab28:	eor	r2, r3, r2
   1ab2c:	ldr	r3, [sp, #32]
   1ab30:	orr	r7, r0, ip
   1ab34:	eor	r2, r2, r3
   1ab38:	ldr	r3, [sp, #64]	; 0x40
   1ab3c:	add	r8, r8, r0, ror #27
   1ab40:	eor	r2, r2, r3
   1ab44:	add	r1, r1, r8
   1ab48:	ror	r3, r2, #31
   1ab4c:	str	r3, [sp, #44]	; 0x2c
   1ab50:	and	r3, r7, r5
   1ab54:	and	r7, r0, ip
   1ab58:	orr	r7, r3, r7
   1ab5c:	ldr	r3, [sp, #44]	; 0x2c
   1ab60:	ldr	r2, [sp, #60]	; 0x3c
   1ab64:	add	r3, r3, #-1895825408	; 0x8f000000
   1ab68:	add	r3, r3, #1802240	; 0x1b8000
   1ab6c:	add	r3, r3, #15552	; 0x3cc0
   1ab70:	add	r3, r3, #28
   1ab74:	add	r6, r3, r6
   1ab78:	ldr	r3, [sp, #52]	; 0x34
   1ab7c:	add	r7, r7, r6
   1ab80:	eor	r3, r3, r2
   1ab84:	ldr	r2, [sp, #36]	; 0x24
   1ab88:	add	r7, r7, r1, ror #27
   1ab8c:	eor	r3, r3, r2
   1ab90:	ldr	r2, [sp, #68]	; 0x44
   1ab94:	ror	r0, r0, #2
   1ab98:	eor	r3, r3, r2
   1ab9c:	ldr	r2, [pc, #624]	; 1ae14 <putc_unlocked@plt+0x9acc>
   1aba0:	ror	r9, r3, #31
   1aba4:	add	r2, r9, r2
   1aba8:	add	r2, r2, r5
   1abac:	add	r5, r2, r7, ror #27
   1abb0:	orr	r2, r1, r0
   1abb4:	and	r3, r1, r0
   1abb8:	and	r2, r2, ip
   1abbc:	ldr	lr, [sp, #16]
   1abc0:	orr	r2, r2, r3
   1abc4:	ldr	r3, [sp, #56]	; 0x38
   1abc8:	add	r2, r2, r5
   1abcc:	eor	r5, r3, lr
   1abd0:	ldr	r3, [sp, #40]	; 0x28
   1abd4:	ror	r1, r1, #2
   1abd8:	orr	fp, r7, r1
   1abdc:	eor	r5, r5, r3
   1abe0:	eor	r5, r5, sl
   1abe4:	and	r3, fp, r0
   1abe8:	and	fp, r7, r1
   1abec:	orr	fp, r3, fp
   1abf0:	ldr	r3, [pc, #540]	; 1ae14 <putc_unlocked@plt+0x9acc>
   1abf4:	ror	r8, r5, #31
   1abf8:	add	r3, r8, r3
   1abfc:	add	ip, r3, ip
   1ac00:	add	fp, fp, ip
   1ac04:	ldr	r3, [sp, #60]	; 0x3c
   1ac08:	ldr	ip, [sp, #20]
   1ac0c:	add	fp, fp, r2, ror #27
   1ac10:	eor	r4, r3, ip
   1ac14:	ldr	r3, [sp, #8]
   1ac18:	ror	r7, r7, #2
   1ac1c:	eor	r4, r4, r3
   1ac20:	ldr	r3, [sp, #44]	; 0x2c
   1ac24:	eor	r4, r4, r3
   1ac28:	ror	r3, r4, #31
   1ac2c:	ldr	r4, [pc, #480]	; 1ae14 <putc_unlocked@plt+0x9acc>
   1ac30:	str	r3, [sp, #48]	; 0x30
   1ac34:	add	r4, r3, r4
   1ac38:	add	r4, r4, r0
   1ac3c:	add	r3, r4, fp, ror #27
   1ac40:	orr	r4, r2, r7
   1ac44:	and	r0, r2, r7
   1ac48:	and	r4, r4, r1
   1ac4c:	orr	r4, r4, r0
   1ac50:	ldr	r0, [sp, #24]
   1ac54:	add	r4, r4, r3
   1ac58:	ldr	r3, [sp, #12]
   1ac5c:	eor	lr, lr, r0
   1ac60:	eor	lr, lr, r3
   1ac64:	eor	lr, lr, r9
   1ac68:	ror	r2, r2, #2
   1ac6c:	ror	r3, lr, #31
   1ac70:	orr	lr, fp, r2
   1ac74:	str	r3, [sp, #16]
   1ac78:	and	r3, lr, r7
   1ac7c:	and	lr, fp, r2
   1ac80:	orr	lr, r3, lr
   1ac84:	ldr	r3, [sp, #16]
   1ac88:	ror	fp, fp, #2
   1ac8c:	add	r3, r3, #-1895825408	; 0x8f000000
   1ac90:	add	r3, r3, #1802240	; 0x1b8000
   1ac94:	add	r3, r3, #15552	; 0x3cc0
   1ac98:	add	r3, r3, #28
   1ac9c:	add	r1, r3, r1
   1aca0:	add	lr, lr, r1
   1aca4:	ldr	r1, [sp, #28]
   1aca8:	ldr	r3, [sp, #64]	; 0x40
   1acac:	eor	r5, ip, r1
   1acb0:	eor	r5, r5, r3
   1acb4:	eor	r5, r5, r8
   1acb8:	add	lr, lr, r4, ror #27
   1acbc:	ror	r3, r5, #31
   1acc0:	str	r3, [sp, #20]
   1acc4:	add	r3, r3, #-1895825408	; 0x8f000000
   1acc8:	add	r3, r3, #1802240	; 0x1b8000
   1accc:	add	r3, r3, #15552	; 0x3cc0
   1acd0:	add	r3, r3, #28
   1acd4:	add	r7, r3, r7
   1acd8:	add	r3, r7, lr, ror #27
   1acdc:	orr	r7, r4, fp
   1ace0:	and	r1, r4, fp
   1ace4:	and	r7, r7, r2
   1ace8:	orr	r7, r7, r1
   1acec:	ldr	r1, [sp, #32]
   1acf0:	add	r7, r7, r3
   1acf4:	ldr	r3, [sp, #68]	; 0x44
   1acf8:	eor	r0, r0, r1
   1acfc:	eor	r0, r0, r3
   1ad00:	ldr	r3, [sp, #48]	; 0x30
   1ad04:	ror	r4, r4, #2
   1ad08:	eor	r0, r0, r3
   1ad0c:	orr	r6, lr, r4
   1ad10:	ror	r3, r0, #31
   1ad14:	str	r3, [sp, #24]
   1ad18:	and	r3, r6, fp
   1ad1c:	and	r6, lr, r4
   1ad20:	orr	r6, r3, r6
   1ad24:	ldr	r3, [sp, #24]
   1ad28:	ror	lr, lr, #2
   1ad2c:	add	r3, r3, #-1895825408	; 0x8f000000
   1ad30:	add	r3, r3, #1802240	; 0x1b8000
   1ad34:	add	r3, r3, #15552	; 0x3cc0
   1ad38:	add	r3, r3, #28
   1ad3c:	add	r2, r3, r2
   1ad40:	add	r6, r6, r2
   1ad44:	ldr	r3, [sp, #28]
   1ad48:	ldr	r2, [sp, #36]	; 0x24
   1ad4c:	eor	ip, r4, lr
   1ad50:	eor	r1, r3, r2
   1ad54:	ldr	r3, [sp, #16]
   1ad58:	eor	r1, r1, sl
   1ad5c:	eor	r1, r1, r3
   1ad60:	add	r6, r6, r7, ror #27
   1ad64:	ror	r3, r1, #31
   1ad68:	str	r3, [sp, #28]
   1ad6c:	add	r3, r3, #-905969664	; 0xca000000
   1ad70:	add	r3, r3, #6422528	; 0x620000
   1ad74:	add	r3, r3, #49408	; 0xc100
   1ad78:	add	r3, r3, #214	; 0xd6
   1ad7c:	add	fp, r3, fp
   1ad80:	ldr	r2, [sp, #40]	; 0x28
   1ad84:	ldr	r3, [sp, #32]
   1ad88:	eor	ip, ip, r7
   1ad8c:	eor	r2, r3, r2
   1ad90:	ldr	r3, [sp, #44]	; 0x2c
   1ad94:	ror	r7, r7, #2
   1ad98:	eor	r2, r2, r3
   1ad9c:	ldr	r3, [sp, #20]
   1ada0:	eor	r0, lr, r7
   1ada4:	eor	r2, r2, r3
   1ada8:	add	ip, ip, fp
   1adac:	ror	r3, r2, #31
   1adb0:	str	r3, [sp, #32]
   1adb4:	add	r3, r3, #-905969664	; 0xca000000
   1adb8:	add	r3, r3, #6422528	; 0x620000
   1adbc:	add	r3, r3, #49408	; 0xc100
   1adc0:	add	r3, r3, #214	; 0xd6
   1adc4:	ldr	r2, [sp, #8]
   1adc8:	add	r4, r3, r4
   1adcc:	ldr	r3, [sp, #36]	; 0x24
   1add0:	add	ip, ip, r6, ror #27
   1add4:	eor	r3, r3, r2
   1add8:	ldr	r2, [sp, #24]
   1addc:	eor	r3, r3, r9
   1ade0:	eor	r3, r3, r2
   1ade4:	eor	r0, r0, r6
   1ade8:	ror	r3, r3, #31
   1adec:	str	r3, [sp, #36]	; 0x24
   1adf0:	add	r3, r3, #-905969664	; 0xca000000
   1adf4:	add	r3, r3, #6422528	; 0x620000
   1adf8:	add	r3, r3, #49408	; 0xc100
   1adfc:	ror	r6, r6, #2
   1ae00:	add	r3, r3, #214	; 0xd6
   1ae04:	ldr	r2, [sp, #12]
   1ae08:	b	1ae1c <putc_unlocked@plt+0x9ad4>
   1ae0c:	bpl	fe0b9478 <optarg@@GLIBC_2.4+0xfe06f2c8>
   1ae10:	vfnmsvs.f64	d30, d25, d17
   1ae14:	svchi	0x001bbcdc
   1ae18:	bgt	18cb578 <optarg@@GLIBC_2.4+0x18813c8>
   1ae1c:	eor	r1, r7, r6
   1ae20:	add	lr, r3, lr
   1ae24:	ldr	r3, [sp, #40]	; 0x28
   1ae28:	eor	r1, r1, ip
   1ae2c:	add	r1, r1, lr
   1ae30:	eor	lr, r3, r2
   1ae34:	ldr	r3, [sp, #28]
   1ae38:	eor	lr, lr, r8
   1ae3c:	eor	lr, lr, r3
   1ae40:	add	r0, r0, r4
   1ae44:	ror	r3, lr, #31
   1ae48:	str	r3, [sp, #40]	; 0x28
   1ae4c:	add	r3, r3, #-905969664	; 0xca000000
   1ae50:	add	r3, r3, #6422528	; 0x620000
   1ae54:	add	r3, r3, #49408	; 0xc100
   1ae58:	add	r3, r3, #214	; 0xd6
   1ae5c:	add	r7, r3, r7
   1ae60:	ldr	lr, [sp, #64]	; 0x40
   1ae64:	ldr	r3, [sp, #8]
   1ae68:	add	r0, r0, ip, ror #27
   1ae6c:	eor	r3, r3, lr
   1ae70:	ldr	lr, [sp, #48]	; 0x30
   1ae74:	ror	ip, ip, #2
   1ae78:	eor	r3, r3, lr
   1ae7c:	ldr	lr, [sp, #32]
   1ae80:	eor	r2, r6, ip
   1ae84:	eor	r3, r3, lr
   1ae88:	ldr	r4, [sp, #68]	; 0x44
   1ae8c:	ror	r3, r3, #31
   1ae90:	str	r3, [sp, #8]
   1ae94:	ldr	lr, [sp, #8]
   1ae98:	add	r1, r1, r0, ror #27
   1ae9c:	add	lr, lr, #-905969664	; 0xca000000
   1aea0:	add	lr, lr, #6422528	; 0x620000
   1aea4:	add	lr, lr, #49408	; 0xc100
   1aea8:	add	lr, lr, #214	; 0xd6
   1aeac:	add	r6, lr, r6
   1aeb0:	ldr	lr, [sp, #12]
   1aeb4:	eor	r2, r2, r0
   1aeb8:	eor	lr, lr, r4
   1aebc:	ldr	r4, [sp, #16]
   1aec0:	ror	r0, r0, #2
   1aec4:	eor	lr, lr, r4
   1aec8:	ldr	r4, [sp, #36]	; 0x24
   1aecc:	add	r2, r2, r7
   1aed0:	eor	lr, lr, r4
   1aed4:	str	r3, [sp, #80]	; 0x50
   1aed8:	ror	lr, lr, #31
   1aedc:	str	lr, [sp, #12]
   1aee0:	str	lr, [sp, #84]	; 0x54
   1aee4:	add	lr, lr, #-905969664	; 0xca000000
   1aee8:	eor	r3, ip, r0
   1aeec:	add	lr, lr, #6422528	; 0x620000
   1aef0:	add	r2, r2, r1, ror #27
   1aef4:	eor	r3, r3, r1
   1aef8:	add	lr, lr, #49408	; 0xc100
   1aefc:	ror	r1, r1, #2
   1af00:	eor	r5, r0, r1
   1af04:	add	lr, lr, #214	; 0xd6
   1af08:	add	ip, lr, ip
   1af0c:	eor	r5, r5, r2
   1af10:	add	r5, r5, ip
   1af14:	ldr	ip, [sp, #64]	; 0x40
   1af18:	ldr	lr, [sp, #20]
   1af1c:	eor	ip, ip, sl
   1af20:	eor	ip, ip, lr
   1af24:	ldr	lr, [sp, #40]	; 0x28
   1af28:	add	r3, r3, r6
   1af2c:	eor	ip, ip, lr
   1af30:	ldr	lr, [pc, #-288]	; 1ae18 <putc_unlocked@plt+0x9ad0>
   1af34:	add	r3, r3, r2, ror #27
   1af38:	ror	ip, ip, #31
   1af3c:	ror	r2, r2, #2
   1af40:	eor	r4, r1, r2
   1af44:	add	lr, ip, lr
   1af48:	add	r0, lr, r0
   1af4c:	eor	r4, r4, r3
   1af50:	add	r4, r4, r0
   1af54:	ldr	lr, [sp, #44]	; 0x2c
   1af58:	ldr	r0, [sp, #68]	; 0x44
   1af5c:	str	ip, [sp, #88]	; 0x58
   1af60:	eor	r0, r0, lr
   1af64:	ldr	lr, [sp, #24]
   1af68:	ldr	r6, [pc, #-344]	; 1ae18 <putc_unlocked@plt+0x9ad0>
   1af6c:	eor	r0, r0, lr
   1af70:	ldr	lr, [sp, #8]
   1af74:	add	r5, r5, r3, ror #27
   1af78:	eor	r0, r0, lr
   1af7c:	ror	r3, r3, #2
   1af80:	ror	r0, r0, #31
   1af84:	eor	lr, r2, r3
   1af88:	add	r6, r0, r6
   1af8c:	add	r1, r6, r1
   1af90:	eor	lr, lr, r5
   1af94:	ldr	r6, [sp, #28]
   1af98:	add	lr, lr, r1
   1af9c:	eor	r1, sl, r9
   1afa0:	eor	r1, r1, r6
   1afa4:	ldr	r6, [sp, #12]
   1afa8:	add	r4, r4, r5, ror #27
   1afac:	eor	r1, r1, r6
   1afb0:	ldr	r6, [pc, #-416]	; 1ae18 <putc_unlocked@plt+0x9ad0>
   1afb4:	ror	r1, r1, #31
   1afb8:	ror	r5, r5, #2
   1afbc:	eor	fp, r3, r5
   1afc0:	add	r6, r1, r6
   1afc4:	add	r2, r6, r2
   1afc8:	eor	fp, fp, r4
   1afcc:	add	fp, fp, r2
   1afd0:	ldr	r2, [sp, #44]	; 0x2c
   1afd4:	ldr	r6, [sp, #32]
   1afd8:	eor	r2, r2, r8
   1afdc:	eor	r2, r2, r6
   1afe0:	eor	r2, r2, ip
   1afe4:	ldr	r6, [pc, #-468]	; 1ae18 <putc_unlocked@plt+0x9ad0>
   1afe8:	add	lr, lr, r4, ror #27
   1afec:	ror	r2, r2, #31
   1aff0:	ror	r4, r4, #2
   1aff4:	eor	sl, r5, r4
   1aff8:	add	r6, r2, r6
   1affc:	add	r3, r6, r3
   1b000:	eor	sl, sl, lr
   1b004:	add	sl, sl, r3
   1b008:	ldr	r3, [sp, #48]	; 0x30
   1b00c:	ldr	r6, [sp, #36]	; 0x24
   1b010:	eor	r3, r9, r3
   1b014:	eor	r3, r3, r6
   1b018:	eor	r3, r3, r0
   1b01c:	ldr	r6, [pc, #-524]	; 1ae18 <putc_unlocked@plt+0x9ad0>
   1b020:	add	fp, fp, lr, ror #27
   1b024:	ror	r3, r3, #31
   1b028:	ror	lr, lr, #2
   1b02c:	eor	r9, r4, lr
   1b030:	add	r6, r3, r6
   1b034:	add	r5, r6, r5
   1b038:	eor	r9, r9, fp
   1b03c:	add	r9, r9, r5
   1b040:	ldr	r5, [sp, #16]
   1b044:	ldr	r6, [sp, #40]	; 0x28
   1b048:	eor	r5, r8, r5
   1b04c:	eor	r5, r5, r6
   1b050:	eor	r5, r5, r1
   1b054:	add	sl, sl, fp, ror #27
   1b058:	ror	r5, r5, #31
   1b05c:	str	r5, [sp, #44]	; 0x2c
   1b060:	str	r5, [sp, #108]	; 0x6c
   1b064:	add	r5, r5, #-905969664	; 0xca000000
   1b068:	add	r5, r5, #6422528	; 0x620000
   1b06c:	ror	fp, fp, #2
   1b070:	add	r5, r5, #49408	; 0xc100
   1b074:	eor	r8, lr, fp
   1b078:	add	r5, r5, #214	; 0xd6
   1b07c:	add	r4, r5, r4
   1b080:	eor	r8, r8, sl
   1b084:	ldr	r5, [sp, #20]
   1b088:	add	r8, r8, r4
   1b08c:	ldr	r4, [sp, #48]	; 0x30
   1b090:	add	r9, r9, sl, ror #27
   1b094:	eor	r4, r4, r5
   1b098:	ldr	r5, [sp, #8]
   1b09c:	ror	sl, sl, #2
   1b0a0:	eor	r4, r4, r5
   1b0a4:	eor	r4, r4, r2
   1b0a8:	ldr	r5, [pc, #-664]	; 1ae18 <putc_unlocked@plt+0x9ad0>
   1b0ac:	ror	r4, r4, #31
   1b0b0:	eor	r7, fp, sl
   1b0b4:	add	r5, r4, r5
   1b0b8:	add	lr, r5, lr
   1b0bc:	eor	r7, r7, r9
   1b0c0:	ldr	r5, [sp, #24]
   1b0c4:	add	r7, r7, lr
   1b0c8:	ldr	lr, [sp, #16]
   1b0cc:	add	r8, r8, r9, ror #27
   1b0d0:	eor	lr, lr, r5
   1b0d4:	ldr	r5, [sp, #12]
   1b0d8:	ror	r9, r9, #2
   1b0dc:	eor	lr, lr, r5
   1b0e0:	eor	lr, lr, r3
   1b0e4:	ldr	r5, [pc, #-724]	; 1ae18 <putc_unlocked@plt+0x9ad0>
   1b0e8:	ror	lr, lr, #31
   1b0ec:	eor	r6, sl, r9
   1b0f0:	add	r5, lr, r5
   1b0f4:	add	fp, r5, fp
   1b0f8:	eor	r6, r6, r8
   1b0fc:	add	r6, r6, fp
   1b100:	ldr	r5, [sp, #20]
   1b104:	ldr	fp, [sp, #28]
   1b108:	add	r7, r7, r8, ror #27
   1b10c:	eor	r5, r5, fp
   1b110:	eor	ip, ip, r5
   1b114:	ldr	r5, [sp, #44]	; 0x2c
   1b118:	ldr	fp, [pc, #-776]	; 1ae18 <putc_unlocked@plt+0x9ad0>
   1b11c:	eor	ip, ip, r5
   1b120:	ror	r8, r8, #2
   1b124:	ror	ip, ip, #31
   1b128:	eor	r5, r9, r8
   1b12c:	add	fp, ip, fp
   1b130:	add	sl, fp, sl
   1b134:	eor	r5, r5, r7
   1b138:	ldr	fp, [sp, #32]
   1b13c:	add	r5, r5, sl
   1b140:	ldr	sl, [sp, #24]
   1b144:	str	r0, [sp, #92]	; 0x5c
   1b148:	eor	sl, sl, fp
   1b14c:	eor	r0, r0, sl
   1b150:	str	r4, [sp, #112]	; 0x70
   1b154:	eor	r4, r4, r0
   1b158:	ldr	sl, [pc, #-840]	; 1ae18 <putc_unlocked@plt+0x9ad0>
   1b15c:	add	r6, r6, r7, ror #27
   1b160:	ror	r4, r4, #31
   1b164:	ror	r7, r7, #2
   1b168:	eor	r0, r8, r7
   1b16c:	add	sl, r4, sl
   1b170:	add	r9, sl, r9
   1b174:	eor	r0, r0, r6
   1b178:	str	r1, [sp, #96]	; 0x60
   1b17c:	str	r2, [sp, #100]	; 0x64
   1b180:	str	r3, [sp, #104]	; 0x68
   1b184:	str	lr, [sp, #116]	; 0x74
   1b188:	str	ip, [sp, #120]	; 0x78
   1b18c:	str	r4, [sp, #124]	; 0x7c
   1b190:	add	r0, r0, r9
   1b194:	ldr	r9, [sp, #28]
   1b198:	ldr	sl, [sp, #36]	; 0x24
   1b19c:	add	r5, r5, r6, ror #27
   1b1a0:	eor	r9, r9, sl
   1b1a4:	eor	r1, r1, r9
   1b1a8:	eor	lr, lr, r1
   1b1ac:	ldr	r9, [pc, #-924]	; 1ae18 <putc_unlocked@plt+0x9ad0>
   1b1b0:	ror	r6, r6, #2
   1b1b4:	ror	lr, lr, #31
   1b1b8:	eor	r1, r7, r6
   1b1bc:	add	r9, lr, r9
   1b1c0:	eor	r1, r1, r5
   1b1c4:	add	r8, r9, r8
   1b1c8:	ldr	r9, [sp, #40]	; 0x28
   1b1cc:	add	r8, r1, r8
   1b1d0:	mov	r1, fp
   1b1d4:	eor	r1, r1, r9
   1b1d8:	eor	r2, r2, r1
   1b1dc:	ldr	r1, [sp, #8]
   1b1e0:	eor	ip, ip, r2
   1b1e4:	mov	r2, sl
   1b1e8:	eor	r2, r2, r1
   1b1ec:	eor	r3, r3, r2
   1b1f0:	eor	r4, r4, r3
   1b1f4:	ldr	r2, [sp, #12]
   1b1f8:	ldr	r3, [sp, #40]	; 0x28
   1b1fc:	ror	ip, ip, #31
   1b200:	eor	r3, r3, r2
   1b204:	ldr	r2, [sp, #44]	; 0x2c
   1b208:	str	lr, [sp, #128]	; 0x80
   1b20c:	eor	r3, r3, r2
   1b210:	ldr	r2, [sp, #4]
   1b214:	eor	lr, lr, r3
   1b218:	str	ip, [sp, #132]	; 0x84
   1b21c:	add	ip, ip, #-905969664	; 0xca000000
   1b220:	ror	r3, lr, #31
   1b224:	add	ip, ip, #6422528	; 0x620000
   1b228:	ldr	lr, [r2]
   1b22c:	add	r0, r0, r5, ror #27
   1b230:	ror	r4, r4, #31
   1b234:	ror	r5, r5, #2
   1b238:	add	ip, ip, #49408	; 0xc100
   1b23c:	eor	r9, r6, r5
   1b240:	add	ip, ip, #214	; 0xd6
   1b244:	str	r4, [sp, #136]	; 0x88
   1b248:	add	lr, lr, #-905969664	; 0xca000000
   1b24c:	add	r4, r4, #-905969664	; 0xca000000
   1b250:	add	r8, r8, r0, ror #27
   1b254:	eor	r9, r9, r0
   1b258:	add	r7, ip, r7
   1b25c:	ror	r0, r0, #2
   1b260:	add	r4, r4, #6422528	; 0x620000
   1b264:	add	lr, lr, #6422528	; 0x620000
   1b268:	eor	r1, r5, r0
   1b26c:	add	r7, r9, r7
   1b270:	add	r4, r4, #49408	; 0xc100
   1b274:	add	lr, lr, #49408	; 0xc100
   1b278:	add	r7, r7, r8, ror #27
   1b27c:	eor	r1, r1, r8
   1b280:	add	r4, r4, #214	; 0xd6
   1b284:	ror	r8, r8, #2
   1b288:	add	lr, lr, #214	; 0xd6
   1b28c:	add	r6, r4, r6
   1b290:	add	lr, lr, r3
   1b294:	str	r3, [sp, #140]	; 0x8c
   1b298:	eor	r3, r0, r8
   1b29c:	eor	r3, r3, r7
   1b2a0:	add	r6, r1, r6
   1b2a4:	add	r5, lr, r5
   1b2a8:	add	r6, r6, r7, ror #27
   1b2ac:	add	r5, r5, r3
   1b2b0:	ldr	r4, [r2, #8]
   1b2b4:	ldr	r3, [r2, #4]
   1b2b8:	ldr	r1, [r2, #12]
   1b2bc:	ldr	sl, [r2, #16]
   1b2c0:	add	r5, r5, r6, ror #27
   1b2c4:	add	r7, r4, r7, ror #2
   1b2c8:	add	r6, r6, r3
   1b2cc:	add	r8, r8, r1
   1b2d0:	add	sl, r0, sl
   1b2d4:	str	r5, [r2]
   1b2d8:	str	r6, [r2, #4]
   1b2dc:	str	r7, [r2, #8]
   1b2e0:	str	r8, [r2, #12]
   1b2e4:	str	sl, [r2, #16]
   1b2e8:	b	19dc0 <putc_unlocked@plt+0x8a78>
   1b2ec:	push	{r4, r5, r6, r7, r8, lr}
   1b2f0:	mov	r4, r0
   1b2f4:	ldr	r0, [r0, #28]
   1b2f8:	ldr	r3, [r4, #20]
   1b2fc:	cmp	r0, #55	; 0x37
   1b300:	add	r3, r0, r3
   1b304:	movls	r5, #16
   1b308:	movhi	r5, #32
   1b30c:	cmp	r0, r3
   1b310:	mov	r6, r1
   1b314:	ldrhi	r2, [r4, #24]
   1b318:	str	r3, [r4, #20]
   1b31c:	addhi	r2, r2, #1
   1b320:	strhi	r2, [r4, #24]
   1b324:	ldr	r1, [r4, #24]
   1b328:	lsr	r2, r3, #29
   1b32c:	lsl	r3, r3, #3
   1b330:	orr	r2, r2, r1, lsl #3
   1b334:	add	r1, r4, r5, lsl #2
   1b338:	sub	r5, r5, #-1073741822	; 0xc0000002
   1b33c:	rev	r3, r3
   1b340:	add	r7, r4, #32
   1b344:	lsl	r5, r5, #2
   1b348:	rev	r2, r2
   1b34c:	str	r2, [r1, #24]
   1b350:	str	r3, [r1, #28]
   1b354:	sub	r2, r5, r0
   1b358:	ldr	r1, [pc, #36]	; 1b384 <putc_unlocked@plt+0xa03c>
   1b35c:	add	r0, r7, r0
   1b360:	bl	11090 <memcpy@plt>
   1b364:	add	r1, r5, #8
   1b368:	mov	r0, r7
   1b36c:	mov	r2, r4
   1b370:	bl	19d78 <putc_unlocked@plt+0x8a30>
   1b374:	mov	r1, r6
   1b378:	mov	r0, r4
   1b37c:	pop	{r4, r5, r6, r7, r8, lr}
   1b380:	b	19d14 <putc_unlocked@plt+0x89cc>
   1b384:	andeq	r9, r3, r8, ror r1
   1b388:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b38c:	mov	r6, r0
   1b390:	ldr	r8, [r2, #28]
   1b394:	mov	r4, r1
   1b398:	cmp	r8, #0
   1b39c:	mov	r5, r2
   1b3a0:	beq	1b410 <putc_unlocked@plt+0xa0c8>
   1b3a4:	rsb	r7, r8, #128	; 0x80
   1b3a8:	cmp	r7, r1
   1b3ac:	movcs	r7, r1
   1b3b0:	add	r9, r2, #32
   1b3b4:	mov	r1, r0
   1b3b8:	mov	r2, r7
   1b3bc:	add	r0, r9, r8
   1b3c0:	bl	11090 <memcpy@plt>
   1b3c4:	ldr	r1, [r5, #28]
   1b3c8:	add	r1, r7, r1
   1b3cc:	cmp	r1, #64	; 0x40
   1b3d0:	str	r1, [r5, #28]
   1b3d4:	bls	1b408 <putc_unlocked@plt+0xa0c0>
   1b3d8:	mov	r2, r5
   1b3dc:	bic	r1, r1, #63	; 0x3f
   1b3e0:	mov	r0, r9
   1b3e4:	bl	19d78 <putc_unlocked@plt+0x8a30>
   1b3e8:	ldr	r2, [r5, #28]
   1b3ec:	add	r1, r8, r7
   1b3f0:	and	r2, r2, #63	; 0x3f
   1b3f4:	bic	r1, r1, #63	; 0x3f
   1b3f8:	str	r2, [r5, #28]
   1b3fc:	add	r1, r9, r1
   1b400:	mov	r0, r9
   1b404:	bl	11090 <memcpy@plt>
   1b408:	add	r6, r6, r7
   1b40c:	sub	r4, r4, r7
   1b410:	cmp	r4, #63	; 0x3f
   1b414:	bls	1b448 <putc_unlocked@plt+0xa100>
   1b418:	tst	r6, #3
   1b41c:	movne	r7, r4
   1b420:	addne	r8, r5, #32
   1b424:	movne	r9, #64	; 0x40
   1b428:	bne	1b480 <putc_unlocked@plt+0xa138>
   1b42c:	bic	r7, r4, #63	; 0x3f
   1b430:	mov	r0, r6
   1b434:	mov	r2, r5
   1b438:	mov	r1, r7
   1b43c:	bl	19d78 <putc_unlocked@plt+0x8a30>
   1b440:	add	r6, r6, r7
   1b444:	and	r4, r4, #63	; 0x3f
   1b448:	cmp	r4, #0
   1b44c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b450:	b	1b4a4 <putc_unlocked@plt+0xa15c>
   1b454:	mov	r2, r8
   1b458:	add	r1, r3, #64	; 0x40
   1b45c:	ldr	r0, [r3], #4
   1b460:	cmp	r3, r1
   1b464:	str	r0, [r2], #4
   1b468:	bne	1b45c <putc_unlocked@plt+0xa114>
   1b46c:	mov	r2, r5
   1b470:	mov	r1, r9
   1b474:	mov	r0, r8
   1b478:	bl	19d78 <putc_unlocked@plt+0x8a30>
   1b47c:	sub	r7, r7, #64	; 0x40
   1b480:	sub	r3, r4, r7
   1b484:	cmp	r7, #64	; 0x40
   1b488:	add	r3, r6, r3
   1b48c:	bhi	1b454 <putc_unlocked@plt+0xa10c>
   1b490:	sub	r3, r4, #1
   1b494:	bic	r2, r3, #63	; 0x3f
   1b498:	lsr	r3, r3, #6
   1b49c:	add	r6, r6, r2
   1b4a0:	sub	r4, r4, r3, lsl #6
   1b4a4:	ldr	r7, [r5, #28]
   1b4a8:	add	r8, r5, #32
   1b4ac:	mov	r2, r4
   1b4b0:	mov	r1, r6
   1b4b4:	add	r0, r8, r7
   1b4b8:	add	r4, r7, r4
   1b4bc:	bl	11090 <memcpy@plt>
   1b4c0:	cmp	r4, #63	; 0x3f
   1b4c4:	bls	1b4ec <putc_unlocked@plt+0xa1a4>
   1b4c8:	mov	r2, r5
   1b4cc:	mov	r1, #64	; 0x40
   1b4d0:	mov	r0, r8
   1b4d4:	sub	r4, r4, #64	; 0x40
   1b4d8:	bl	19d78 <putc_unlocked@plt+0x8a30>
   1b4dc:	mov	r2, r4
   1b4e0:	add	r1, r5, #96	; 0x60
   1b4e4:	mov	r0, r8
   1b4e8:	bl	11090 <memcpy@plt>
   1b4ec:	str	r4, [r5, #28]
   1b4f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b4f4:	push	{r4, r5, r6, lr}
   1b4f8:	sub	sp, sp, #160	; 0xa0
   1b4fc:	mov	r5, r0
   1b500:	mov	r6, r1
   1b504:	mov	r0, sp
   1b508:	mov	r4, r2
   1b50c:	bl	19cd0 <putc_unlocked@plt+0x8988>
   1b510:	mov	r2, sp
   1b514:	mov	r1, r6
   1b518:	mov	r0, r5
   1b51c:	bl	1b388 <putc_unlocked@plt+0xa040>
   1b520:	mov	r1, r4
   1b524:	mov	r0, sp
   1b528:	bl	1b2ec <putc_unlocked@plt+0x9fa4>
   1b52c:	add	sp, sp, #160	; 0xa0
   1b530:	pop	{r4, r5, r6, pc}
   1b534:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b538:	mov	r6, r0
   1b53c:	sub	sp, sp, #176	; 0xb0
   1b540:	ldr	r0, [pc, #204]	; 1b614 <putc_unlocked@plt+0xa2cc>
   1b544:	mov	r8, r1
   1b548:	mov	r4, r2
   1b54c:	mov	r7, r3
   1b550:	bl	3509c <putc_unlocked@plt+0x23d54>
   1b554:	subs	r5, r0, #0
   1b558:	beq	1b5c0 <putc_unlocked@plt+0xa278>
   1b55c:	add	r0, sp, #4
   1b560:	blx	r4
   1b564:	mov	sl, #1
   1b568:	mov	r9, #32768	; 0x8000
   1b56c:	mov	r4, #0
   1b570:	mov	r0, r6
   1b574:	bl	1130c <feof_unlocked@plt>
   1b578:	cmp	r0, #0
   1b57c:	bne	1b5dc <putc_unlocked@plt+0xa294>
   1b580:	rsb	r2, r4, #32768	; 0x8000
   1b584:	add	r0, r5, r4
   1b588:	mov	r3, r6
   1b58c:	mov	r1, sl
   1b590:	bl	112d0 <fread_unlocked@plt>
   1b594:	add	r4, r4, r0
   1b598:	cmp	r4, #32768	; 0x8000
   1b59c:	beq	1b5c8 <putc_unlocked@plt+0xa280>
   1b5a0:	cmp	r0, #0
   1b5a4:	bne	1b570 <putc_unlocked@plt+0xa228>
   1b5a8:	mov	r0, r6
   1b5ac:	bl	1112c <ferror_unlocked@plt>
   1b5b0:	cmp	r0, #0
   1b5b4:	beq	1b5dc <putc_unlocked@plt+0xa294>
   1b5b8:	mov	r0, r5
   1b5bc:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   1b5c0:	mov	r0, #1
   1b5c4:	b	1b60c <putc_unlocked@plt+0xa2c4>
   1b5c8:	add	r2, sp, #4
   1b5cc:	mov	r1, r9
   1b5d0:	mov	r0, r5
   1b5d4:	bl	1b758 <putc_unlocked@plt+0xa410>
   1b5d8:	b	1b56c <putc_unlocked@plt+0xa224>
   1b5dc:	cmp	r4, #0
   1b5e0:	beq	1b5f4 <putc_unlocked@plt+0xa2ac>
   1b5e4:	add	r2, sp, #4
   1b5e8:	mov	r1, r4
   1b5ec:	mov	r0, r5
   1b5f0:	bl	1daa0 <putc_unlocked@plt+0xc758>
   1b5f4:	mov	r1, r8
   1b5f8:	add	r0, sp, #4
   1b5fc:	blx	r7
   1b600:	mov	r0, r5
   1b604:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   1b608:	mov	r0, #0
   1b60c:	add	sp, sp, #176	; 0xb0
   1b610:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b614:	andeq	r8, r0, r8, asr #32
   1b618:	ldr	r3, [pc, #4]	; 1b624 <putc_unlocked@plt+0xa2dc>
   1b61c:	ldr	r2, [pc, #4]	; 1b628 <putc_unlocked@plt+0xa2e0>
   1b620:	b	1b534 <putc_unlocked@plt+0xa1ec>
   1b624:	andeq	sp, r1, r0, ror #20
   1b628:	andeq	fp, r1, r0, asr #12
   1b62c:	ldr	r3, [pc, #4]	; 1b638 <putc_unlocked@plt+0xa2f0>
   1b630:	ldr	r2, [pc, #4]	; 1b63c <putc_unlocked@plt+0xa2f4>
   1b634:	b	1b534 <putc_unlocked@plt+0xa1ec>
   1b638:	andeq	sp, r1, r0, lsl #21
   1b63c:	andeq	fp, r1, r8, lsr #13
   1b640:	ldr	r3, [pc, #64]	; 1b688 <putc_unlocked@plt+0xa340>
   1b644:	ldr	r1, [pc, #64]	; 1b68c <putc_unlocked@plt+0xa344>
   1b648:	ldr	r2, [pc, #64]	; 1b690 <putc_unlocked@plt+0xa348>
   1b64c:	ldr	ip, [pc, #64]	; 1b694 <putc_unlocked@plt+0xa34c>
   1b650:	stm	r0, {r1, r2, r3, ip}
   1b654:	ldr	r3, [pc, #60]	; 1b698 <putc_unlocked@plt+0xa350>
   1b658:	str	r3, [r0, #16]
   1b65c:	ldr	r3, [pc, #56]	; 1b69c <putc_unlocked@plt+0xa354>
   1b660:	str	r3, [r0, #20]
   1b664:	ldr	r3, [pc, #52]	; 1b6a0 <putc_unlocked@plt+0xa358>
   1b668:	str	r3, [r0, #24]
   1b66c:	ldr	r3, [pc, #48]	; 1b6a4 <putc_unlocked@plt+0xa35c>
   1b670:	str	r3, [r0, #28]
   1b674:	mov	r3, #0
   1b678:	str	r3, [r0, #36]	; 0x24
   1b67c:	str	r3, [r0, #32]
   1b680:	str	r3, [r0, #40]	; 0x28
   1b684:	bx	lr
   1b688:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1b68c:	bvs	295030 <optarg@@GLIBC_2.4+0x24ae80>
   1b690:	bllt	1a070ac <optarg@@GLIBC_2.4+0x19bcefc>
   1b694:	strbge	pc, [pc, #-1338]	; 1b162 <putc_unlocked@plt+0x9e1a>	; <UNPREDICTABLE>
   1b698:	tstpl	lr, pc, ror r2
   1b69c:	blls	1758d4 <optarg@@GLIBC_2.4+0x12b724>
   1b6a0:	svcne	0x0083d9ab
   1b6a4:	blpl	ff84eb10 <optarg@@GLIBC_2.4+0xff804960>
   1b6a8:	ldr	r3, [pc, #64]	; 1b6f0 <putc_unlocked@plt+0xa3a8>
   1b6ac:	ldr	r1, [pc, #64]	; 1b6f4 <putc_unlocked@plt+0xa3ac>
   1b6b0:	ldr	r2, [pc, #64]	; 1b6f8 <putc_unlocked@plt+0xa3b0>
   1b6b4:	ldr	ip, [pc, #64]	; 1b6fc <putc_unlocked@plt+0xa3b4>
   1b6b8:	stm	r0, {r1, r2, r3, ip}
   1b6bc:	ldr	r3, [pc, #60]	; 1b700 <putc_unlocked@plt+0xa3b8>
   1b6c0:	str	r3, [r0, #16]
   1b6c4:	ldr	r3, [pc, #56]	; 1b704 <putc_unlocked@plt+0xa3bc>
   1b6c8:	str	r3, [r0, #20]
   1b6cc:	ldr	r3, [pc, #52]	; 1b708 <putc_unlocked@plt+0xa3c0>
   1b6d0:	str	r3, [r0, #24]
   1b6d4:	ldr	r3, [pc, #48]	; 1b70c <putc_unlocked@plt+0xa3c4>
   1b6d8:	str	r3, [r0, #28]
   1b6dc:	mov	r3, #0
   1b6e0:	str	r3, [r0, #36]	; 0x24
   1b6e4:	str	r3, [r0, #32]
   1b6e8:	str	r3, [r0, #40]	; 0x28
   1b6ec:	bx	lr
   1b6f0:	rsbscc	sp, r0, r7, lsl sp
   1b6f4:	ldrdgt	r9, [r5, -r8]
   1b6f8:	ldrbtcc	sp, [ip], -r7, lsl #10
   1b6fc:			; <UNDEFINED> instruction: 0xf70e5939
   1b700:			; <UNDEFINED> instruction: 0xffc00b31
   1b704:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1b708:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1b70c:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1b710:	mov	r3, #0
   1b714:	ldr	r2, [r0, r3]
   1b718:	rev	r2, r2
   1b71c:	str	r2, [r1, r3]
   1b720:	add	r3, r3, #4
   1b724:	cmp	r3, #32
   1b728:	bne	1b714 <putc_unlocked@plt+0xa3cc>
   1b72c:	mov	r0, r1
   1b730:	bx	lr
   1b734:	mov	r3, #0
   1b738:	ldr	r2, [r0, r3]
   1b73c:	rev	r2, r2
   1b740:	str	r2, [r1, r3]
   1b744:	add	r3, r3, #4
   1b748:	cmp	r3, #28
   1b74c:	bne	1b738 <putc_unlocked@plt+0xa3f0>
   1b750:	mov	r0, r1
   1b754:	bx	lr
   1b758:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b75c:	sub	sp, sp, #148	; 0x94
   1b760:	bic	r3, r1, #3
   1b764:	str	r2, [sp, #4]
   1b768:	add	r3, r0, r3
   1b76c:	ldr	r7, [r2]
   1b770:	ldmib	r2, {r6, fp, lr}
   1b774:	ldr	sl, [r2, #16]
   1b778:	ldr	r9, [r2, #24]
   1b77c:	ldr	r5, [r2, #28]
   1b780:	ldr	ip, [sp, #4]
   1b784:	str	r3, [sp, #76]	; 0x4c
   1b788:	ldr	r3, [r2, #20]
   1b78c:	ldr	r2, [r2, #32]
   1b790:	str	r0, [sp, #72]	; 0x48
   1b794:	add	r2, r1, r2
   1b798:	str	r2, [ip, #32]
   1b79c:	ldr	ip, [ip, #36]	; 0x24
   1b7a0:	cmp	r1, r2
   1b7a4:	movls	r1, ip
   1b7a8:	addhi	r1, ip, #1
   1b7ac:	ldr	r2, [sp, #4]
   1b7b0:	str	r1, [r2, #36]	; 0x24
   1b7b4:	ldr	r2, [sp, #72]	; 0x48
   1b7b8:	ldr	r1, [sp, #76]	; 0x4c
   1b7bc:	cmp	r2, r1
   1b7c0:	bcc	1b7cc <putc_unlocked@plt+0xa484>
   1b7c4:	add	sp, sp, #148	; 0x94
   1b7c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b7cc:	mov	r2, #0
   1b7d0:	ldr	r1, [sp, #72]	; 0x48
   1b7d4:	add	r0, sp, #80	; 0x50
   1b7d8:	ldr	r1, [r1, r2, lsl #2]
   1b7dc:	rev	r1, r1
   1b7e0:	str	r1, [r0, r2, lsl #2]
   1b7e4:	add	r2, r2, #1
   1b7e8:	cmp	r2, #16
   1b7ec:	bne	1b7d0 <putc_unlocked@plt+0xa488>
   1b7f0:	ldr	r2, [sp, #72]	; 0x48
   1b7f4:	ror	r1, sl, #11
   1b7f8:	add	r2, r2, #64	; 0x40
   1b7fc:	str	r2, [sp, #72]	; 0x48
   1b800:	ldr	r2, [sp, #80]	; 0x50
   1b804:	eor	r1, r1, sl, ror #6
   1b808:	add	r2, r2, #1107296256	; 0x42000000
   1b80c:	add	r2, r2, #9043968	; 0x8a0000
   1b810:	add	r2, r2, #12160	; 0x2f80
   1b814:	add	r2, r2, #24
   1b818:	eor	r1, r1, sl, ror #25
   1b81c:	add	r5, r2, r5
   1b820:	add	r0, r1, r5
   1b824:	eor	r5, r3, r9
   1b828:	and	r5, r5, sl
   1b82c:	orr	r2, r7, r6
   1b830:	and	r1, r7, r6
   1b834:	eor	ip, r5, r9
   1b838:	and	r2, r2, fp
   1b83c:	ldr	r8, [sp, #84]	; 0x54
   1b840:	add	r5, r0, ip
   1b844:	orr	r2, r2, r1
   1b848:	ldr	r1, [pc, #4088]	; 1c848 <putc_unlocked@plt+0xb500>
   1b84c:	add	lr, lr, r5
   1b850:	eor	ip, sl, r3
   1b854:	ror	r0, r7, #13
   1b858:	add	r1, r8, r1
   1b85c:	eor	r0, r0, r7, ror #2
   1b860:	and	ip, ip, lr
   1b864:	add	r9, r1, r9
   1b868:	eor	r0, r0, r7, ror #22
   1b86c:	eor	ip, ip, r3
   1b870:	add	ip, ip, r9
   1b874:	add	r0, r0, r2
   1b878:	ror	r9, lr, #11
   1b87c:	add	r0, r0, r5
   1b880:	eor	r9, r9, lr, ror #6
   1b884:	eor	r4, r9, lr, ror #25
   1b888:	add	r9, ip, r4
   1b88c:	orr	r2, r7, r0
   1b890:	ror	r4, r0, #13
   1b894:	and	ip, r7, r0
   1b898:	eor	r4, r4, r0, ror #2
   1b89c:	and	r2, r2, r6
   1b8a0:	eor	r4, r4, r0, ror #22
   1b8a4:	orr	r2, r2, ip
   1b8a8:	add	r2, r4, r2
   1b8ac:	ldr	ip, [sp, #88]	; 0x58
   1b8b0:	ldr	r4, [pc, #3988]	; 1c84c <putc_unlocked@plt+0xb504>
   1b8b4:	add	r1, fp, r9
   1b8b8:	eor	r5, sl, lr
   1b8bc:	add	r4, ip, r4
   1b8c0:	add	r4, r4, r3
   1b8c4:	and	r5, r5, r1
   1b8c8:	ror	r3, r1, #11
   1b8cc:	add	r2, r2, r9
   1b8d0:	eor	r5, r5, sl
   1b8d4:	eor	r3, r3, r1, ror #6
   1b8d8:	add	ip, r5, r4
   1b8dc:	eor	r9, r3, r1, ror #25
   1b8e0:	add	r3, ip, r9
   1b8e4:	orr	r4, r0, r2
   1b8e8:	ror	ip, r2, #13
   1b8ec:	and	r5, r0, r2
   1b8f0:	eor	ip, ip, r2, ror #2
   1b8f4:	and	r4, r4, r7
   1b8f8:	orr	r4, r4, r5
   1b8fc:	eor	ip, ip, r2, ror #22
   1b900:	add	ip, ip, r4
   1b904:	add	ip, ip, r3
   1b908:	add	r6, r6, r3
   1b90c:	ldr	r3, [sp, #92]	; 0x5c
   1b910:	eor	r4, lr, r1
   1b914:	add	r3, r3, #-385875968	; 0xe9000000
   1b918:	add	r3, r3, #11862016	; 0xb50000
   1b91c:	add	r3, r3, #56064	; 0xdb00
   1b920:	and	r4, r4, r6
   1b924:	add	r3, r3, #165	; 0xa5
   1b928:	add	sl, r3, sl
   1b92c:	eor	r4, r4, lr
   1b930:	add	r4, r4, sl
   1b934:	ror	sl, r6, #11
   1b938:	eor	sl, sl, r6, ror #6
   1b93c:	eor	r9, sl, r6, ror #25
   1b940:	orr	r3, r2, ip
   1b944:	ror	r5, ip, #13
   1b948:	add	sl, r4, r9
   1b94c:	eor	r5, r5, ip, ror #2
   1b950:	and	r4, r2, ip
   1b954:	and	r3, r3, r0
   1b958:	orr	r3, r3, r4
   1b95c:	eor	r5, r5, ip, ror #22
   1b960:	add	r7, r7, sl
   1b964:	add	r5, r5, r3
   1b968:	ldr	r4, [pc, #3808]	; 1c850 <putc_unlocked@plt+0xb508>
   1b96c:	ldr	r3, [sp, #96]	; 0x60
   1b970:	eor	r9, r1, r6
   1b974:	add	r4, r3, r4
   1b978:	and	r9, r9, r7
   1b97c:	ror	r3, r7, #11
   1b980:	add	r5, r5, sl
   1b984:	eor	r9, r9, r1
   1b988:	eor	r3, r3, r7, ror #6
   1b98c:	add	lr, r4, lr
   1b990:	add	lr, r9, lr
   1b994:	eor	sl, r3, r7, ror #25
   1b998:	add	r3, lr, sl
   1b99c:	orr	r4, ip, r5
   1b9a0:	ror	lr, r5, #13
   1b9a4:	and	r9, ip, r5
   1b9a8:	eor	lr, lr, r5, ror #2
   1b9ac:	and	r4, r4, r2
   1b9b0:	orr	r4, r4, r9
   1b9b4:	eor	lr, lr, r5, ror #22
   1b9b8:	add	lr, lr, r4
   1b9bc:	add	lr, lr, r3
   1b9c0:	add	r0, r0, r3
   1b9c4:	ldr	r4, [pc, #3720]	; 1c854 <putc_unlocked@plt+0xb50c>
   1b9c8:	ldr	r3, [sp, #100]	; 0x64
   1b9cc:	eor	r9, r6, r7
   1b9d0:	add	r4, r3, r4
   1b9d4:	and	r9, r9, r0
   1b9d8:	eor	r9, r9, r6
   1b9dc:	add	r1, r4, r1
   1b9e0:	add	r3, r9, r1
   1b9e4:	ror	r1, r0, #11
   1b9e8:	eor	r1, r1, r0, ror #6
   1b9ec:	eor	sl, r1, r0, ror #25
   1b9f0:	add	r1, r3, sl
   1b9f4:	add	r4, r2, r1
   1b9f8:	ror	r3, lr, #13
   1b9fc:	orr	r2, r5, lr
   1ba00:	and	r9, r5, lr
   1ba04:	eor	r3, r3, lr, ror #2
   1ba08:	and	r2, r2, ip
   1ba0c:	orr	r2, r2, r9
   1ba10:	eor	r3, r3, lr, ror #22
   1ba14:	add	r3, r3, r2
   1ba18:	ldr	r2, [sp, #104]	; 0x68
   1ba1c:	add	r3, r3, r1
   1ba20:	add	r2, r2, #-1845493760	; 0x92000000
   1ba24:	eor	r1, r7, r0
   1ba28:	add	r2, r2, #4161536	; 0x3f8000
   1ba2c:	and	r1, r1, r4
   1ba30:	add	r2, r2, #676	; 0x2a4
   1ba34:	eor	r1, r1, r7
   1ba38:	add	r6, r2, r6
   1ba3c:	add	fp, r1, r6
   1ba40:	ror	r6, r4, #11
   1ba44:	eor	r6, r6, r4, ror #6
   1ba48:	eor	r9, r6, r4, ror #25
   1ba4c:	add	r6, fp, r9
   1ba50:	orr	r2, lr, r3
   1ba54:	ror	fp, r3, #13
   1ba58:	and	r1, lr, r3
   1ba5c:	eor	fp, fp, r3, ror #2
   1ba60:	and	r2, r2, r5
   1ba64:	orr	r2, r2, r1
   1ba68:	eor	fp, fp, r3, ror #22
   1ba6c:	add	ip, ip, r6
   1ba70:	add	fp, fp, r2
   1ba74:	ldr	r1, [pc, #3548]	; 1c858 <putc_unlocked@plt+0xb510>
   1ba78:	ldr	r2, [sp, #108]	; 0x6c
   1ba7c:	add	fp, fp, r6
   1ba80:	eor	r6, r0, r4
   1ba84:	add	r1, r2, r1
   1ba88:	and	r6, r6, ip
   1ba8c:	ror	r2, ip, #11
   1ba90:	eor	r6, r6, r0
   1ba94:	eor	r2, r2, ip, ror #6
   1ba98:	add	r7, r1, r7
   1ba9c:	add	r7, r6, r7
   1baa0:	eor	r9, r2, ip, ror #25
   1baa4:	add	r2, r7, r9
   1baa8:	orr	r1, r3, fp
   1baac:	ror	r7, fp, #13
   1bab0:	and	r6, r3, fp
   1bab4:	eor	r7, r7, fp, ror #2
   1bab8:	and	r1, r1, lr
   1babc:	orr	r1, r1, r6
   1bac0:	eor	r7, r7, fp, ror #22
   1bac4:	add	r7, r7, r1
   1bac8:	add	r7, r7, r2
   1bacc:	add	r5, r5, r2
   1bad0:	ldr	r6, [sp, #112]	; 0x70
   1bad4:	ldr	r2, [pc, #3456]	; 1c85c <putc_unlocked@plt+0xb514>
   1bad8:	eor	r1, r4, ip
   1badc:	add	r2, r6, r2
   1bae0:	and	r1, r1, r5
   1bae4:	eor	r1, r1, r4
   1bae8:	add	r0, r2, r0
   1baec:	add	r6, r1, r0
   1baf0:	ror	r0, r5, #11
   1baf4:	eor	r0, r0, r5, ror #6
   1baf8:	eor	r0, r0, r5, ror #25
   1bafc:	add	r0, r6, r0
   1bb00:	orr	r2, fp, r7
   1bb04:	ror	r6, r7, #13
   1bb08:	and	r1, fp, r7
   1bb0c:	eor	r6, r6, r7, ror #2
   1bb10:	and	r2, r2, r3
   1bb14:	orr	r2, r2, r1
   1bb18:	eor	r6, r6, r7, ror #22
   1bb1c:	add	r6, r6, r2
   1bb20:	add	r6, r6, r0
   1bb24:	add	lr, lr, r0
   1bb28:	ldr	r2, [pc, #3376]	; 1c860 <putc_unlocked@plt+0xb518>
   1bb2c:	ldr	r0, [sp, #116]	; 0x74
   1bb30:	eor	r1, ip, r5
   1bb34:	and	r1, r1, lr
   1bb38:	add	r2, r0, r2
   1bb3c:	ror	sl, lr, #11
   1bb40:	eor	r1, r1, ip
   1bb44:	add	r2, r2, r4
   1bb48:	eor	sl, sl, lr, ror #6
   1bb4c:	eor	sl, sl, lr, ror #25
   1bb50:	add	r2, r1, r2
   1bb54:	add	r2, r2, sl
   1bb58:	orr	r1, r7, r6
   1bb5c:	ror	sl, r6, #13
   1bb60:	and	r0, r7, r6
   1bb64:	eor	sl, sl, r6, ror #2
   1bb68:	and	r1, r1, fp
   1bb6c:	orr	r1, r1, r0
   1bb70:	eor	sl, sl, r6, ror #22
   1bb74:	add	sl, sl, r1
   1bb78:	add	sl, sl, r2
   1bb7c:	add	r3, r3, r2
   1bb80:	ldr	r0, [sp, #120]	; 0x78
   1bb84:	ldr	r2, [pc, #3288]	; 1c864 <putc_unlocked@plt+0xb51c>
   1bb88:	eor	r1, r5, lr
   1bb8c:	and	r1, r1, r3
   1bb90:	add	r2, r0, r2
   1bb94:	ror	r9, r3, #11
   1bb98:	eor	r1, r1, r5
   1bb9c:	add	r2, r2, ip
   1bba0:	eor	r9, r9, r3, ror #6
   1bba4:	eor	r9, r9, r3, ror #25
   1bba8:	add	r2, r1, r2
   1bbac:	add	r2, r2, r9
   1bbb0:	orr	r1, r6, sl
   1bbb4:	ror	r9, sl, #13
   1bbb8:	and	r0, r6, sl
   1bbbc:	eor	r9, r9, sl, ror #2
   1bbc0:	and	r1, r1, r7
   1bbc4:	orr	r1, r1, r0
   1bbc8:	eor	r9, r9, sl, ror #22
   1bbcc:	add	r9, r9, r1
   1bbd0:	add	fp, fp, r2
   1bbd4:	add	r9, r9, r2
   1bbd8:	ldr	r1, [pc, #3208]	; 1c868 <putc_unlocked@plt+0xb520>
   1bbdc:	ldr	r2, [sp, #124]	; 0x7c
   1bbe0:	eor	r0, lr, r3
   1bbe4:	add	r1, r2, r1
   1bbe8:	and	r0, r0, fp
   1bbec:	eor	r0, r0, lr
   1bbf0:	add	r5, r1, r5
   1bbf4:	add	r2, r0, r5
   1bbf8:	ror	r5, fp, #11
   1bbfc:	eor	r5, r5, fp, ror #6
   1bc00:	eor	r5, r5, fp, ror #25
   1bc04:	add	r5, r2, r5
   1bc08:	orr	r1, sl, r9
   1bc0c:	ror	r2, r9, #13
   1bc10:	and	r0, sl, r9
   1bc14:	eor	r2, r2, r9, ror #2
   1bc18:	and	r1, r1, r6
   1bc1c:	orr	r1, r1, r0
   1bc20:	eor	r2, r2, r9, ror #22
   1bc24:	ldr	ip, [sp, #128]	; 0x80
   1bc28:	add	r2, r2, r1
   1bc2c:	ldr	r1, [pc, #3128]	; 1c86c <putc_unlocked@plt+0xb524>
   1bc30:	add	r7, r7, r5
   1bc34:	eor	r0, r3, fp
   1bc38:	add	r1, ip, r1
   1bc3c:	and	r0, r0, r7
   1bc40:	eor	r0, r0, r3
   1bc44:	add	lr, r1, lr
   1bc48:	add	r2, r2, r5
   1bc4c:	add	r5, r0, lr
   1bc50:	ror	lr, r7, #11
   1bc54:	eor	lr, lr, r7, ror #6
   1bc58:	eor	lr, lr, r7, ror #25
   1bc5c:	add	lr, r5, lr
   1bc60:	orr	r1, r9, r2
   1bc64:	ror	r5, r2, #13
   1bc68:	and	r0, r9, r2
   1bc6c:	eor	r5, r5, r2, ror #2
   1bc70:	and	r1, r1, sl
   1bc74:	orr	r1, r1, r0
   1bc78:	eor	r5, r5, r2, ror #22
   1bc7c:	ldr	ip, [sp, #132]	; 0x84
   1bc80:	add	r5, r5, r1
   1bc84:	ldr	r1, [pc, #3044]	; 1c870 <putc_unlocked@plt+0xb528>
   1bc88:	add	r6, r6, lr
   1bc8c:	eor	r0, fp, r7
   1bc90:	add	r1, ip, r1
   1bc94:	and	r0, r0, r6
   1bc98:	eor	r0, r0, fp
   1bc9c:	add	r3, r1, r3
   1bca0:	add	r5, r5, lr
   1bca4:	add	lr, r0, r3
   1bca8:	ror	r3, r6, #11
   1bcac:	eor	r3, r3, r6, ror #6
   1bcb0:	eor	r3, r3, r6, ror #25
   1bcb4:	add	r3, lr, r3
   1bcb8:	orr	r1, r2, r5
   1bcbc:	ror	lr, r5, #13
   1bcc0:	and	r0, r2, r5
   1bcc4:	eor	lr, lr, r5, ror #2
   1bcc8:	and	r1, r1, r9
   1bccc:	orr	r1, r1, r0
   1bcd0:	eor	lr, lr, r5, ror #22
   1bcd4:	add	lr, lr, r1
   1bcd8:	add	sl, sl, r3
   1bcdc:	add	lr, lr, r3
   1bce0:	ldr	r0, [pc, #2956]	; 1c874 <putc_unlocked@plt+0xb52c>
   1bce4:	ldr	r3, [sp, #136]	; 0x88
   1bce8:	eor	r1, r7, r6
   1bcec:	and	r1, r1, sl
   1bcf0:	add	r0, r3, r0
   1bcf4:	ror	r3, sl, #11
   1bcf8:	eor	r1, r1, r7
   1bcfc:	add	r0, r0, fp
   1bd00:	eor	r3, r3, sl, ror #6
   1bd04:	eor	r3, r3, sl, ror #25
   1bd08:	add	r0, r1, r0
   1bd0c:	add	r0, r0, r3
   1bd10:	orr	r1, r5, lr
   1bd14:	ror	r3, lr, #13
   1bd18:	and	ip, r5, lr
   1bd1c:	eor	r3, r3, lr, ror #2
   1bd20:	and	r1, r1, r2
   1bd24:	orr	r1, r1, ip
   1bd28:	eor	r3, r3, lr, ror #22
   1bd2c:	add	r9, r9, r0
   1bd30:	ldr	ip, [sp, #140]	; 0x8c
   1bd34:	add	r3, r3, r1
   1bd38:	ldr	r1, [pc, #2872]	; 1c878 <putc_unlocked@plt+0xb530>
   1bd3c:	add	r3, r3, r0
   1bd40:	eor	r0, r6, sl
   1bd44:	and	r0, r0, r9
   1bd48:	add	r1, ip, r1
   1bd4c:	ror	r4, r9, #11
   1bd50:	eor	r0, r0, r6
   1bd54:	add	r1, r1, r7
   1bd58:	eor	r4, r4, r9, ror #6
   1bd5c:	eor	r4, r4, r9, ror #25
   1bd60:	add	r1, r0, r1
   1bd64:	add	r1, r1, r4
   1bd68:	orr	r0, lr, r3
   1bd6c:	ror	r4, r3, #13
   1bd70:	and	ip, lr, r3
   1bd74:	eor	r4, r4, r3, ror #2
   1bd78:	and	r0, r0, r5
   1bd7c:	orr	r0, r0, ip
   1bd80:	eor	r4, r4, r3, ror #22
   1bd84:	add	r4, r4, r0
   1bd88:	add	r4, r4, r1
   1bd8c:	add	r2, r2, r1
   1bd90:	ldr	r1, [sp, #136]	; 0x88
   1bd94:	ldr	r0, [sp, #116]	; 0x74
   1bd98:	ror	ip, r2, #11
   1bd9c:	ror	r7, r1, #19
   1bda0:	eor	r7, r7, r1, ror #17
   1bda4:	eor	r7, r7, r1, lsr #10
   1bda8:	ldr	r1, [sp, #80]	; 0x50
   1bdac:	eor	ip, ip, r2, ror #6
   1bdb0:	add	r1, r1, r0
   1bdb4:	add	r7, r7, r1
   1bdb8:	ror	r1, r8, #18
   1bdbc:	eor	r1, r1, r8, ror #7
   1bdc0:	eor	r1, r1, r8, lsr #3
   1bdc4:	add	r7, r7, r1
   1bdc8:	ldr	r1, [pc, #2732]	; 1c87c <putc_unlocked@plt+0xb534>
   1bdcc:	eor	r0, sl, r9
   1bdd0:	and	r0, r0, r2
   1bdd4:	add	r1, r7, r1
   1bdd8:	eor	r0, r0, sl
   1bddc:	add	r1, r1, r6
   1bde0:	eor	ip, ip, r2, ror #25
   1bde4:	add	r1, r0, r1
   1bde8:	add	r1, r1, ip
   1bdec:	orr	r0, r3, r4
   1bdf0:	ror	ip, r4, #13
   1bdf4:	and	r6, r3, r4
   1bdf8:	eor	ip, ip, r4, ror #2
   1bdfc:	and	r0, r0, lr
   1be00:	orr	r0, r0, r6
   1be04:	eor	ip, ip, r4, ror #22
   1be08:	add	ip, ip, r0
   1be0c:	add	ip, ip, r1
   1be10:	add	r5, r5, r1
   1be14:	ldr	r1, [sp, #140]	; 0x8c
   1be18:	ldr	r0, [sp, #88]	; 0x58
   1be1c:	ror	fp, r7, #19
   1be20:	ror	r6, r1, #19
   1be24:	eor	r6, r6, r1, ror #17
   1be28:	eor	r6, r6, r1, lsr #10
   1be2c:	ldr	r1, [sp, #120]	; 0x78
   1be30:	eor	fp, fp, r7, ror #17
   1be34:	add	r1, r8, r1
   1be38:	add	r6, r6, r1
   1be3c:	ldr	r1, [sp, #88]	; 0x58
   1be40:	eor	r8, r9, r2
   1be44:	and	r8, r8, r5
   1be48:	ror	r1, r1, #18
   1be4c:	eor	r1, r1, r0, ror #7
   1be50:	eor	r1, r1, r0, lsr #3
   1be54:	add	r6, r6, r1
   1be58:	ldr	r1, [pc, #2592]	; 1c880 <putc_unlocked@plt+0xb538>
   1be5c:	ror	r0, r5, #11
   1be60:	add	r1, r6, r1
   1be64:	eor	r8, r8, r9
   1be68:	add	r1, r1, sl
   1be6c:	eor	r0, r0, r5, ror #6
   1be70:	eor	r0, r0, r5, ror #25
   1be74:	add	r1, r8, r1
   1be78:	add	r1, r1, r0
   1be7c:	orr	r8, r4, ip
   1be80:	ror	r0, ip, #13
   1be84:	and	sl, r4, ip
   1be88:	eor	r0, r0, ip, ror #2
   1be8c:	and	r8, r8, r3
   1be90:	orr	r8, r8, sl
   1be94:	eor	r0, r0, ip, ror #22
   1be98:	add	r0, r0, r8
   1be9c:	add	r0, r0, r1
   1bea0:	add	lr, lr, r1
   1bea4:	ldr	r1, [sp, #92]	; 0x5c
   1bea8:	ldr	sl, [sp, #92]	; 0x5c
   1beac:	eor	r8, fp, r7, lsr #10
   1beb0:	ror	r1, r1, #18
   1beb4:	eor	r1, r1, sl, ror #7
   1beb8:	eor	r1, r1, sl, lsr #3
   1bebc:	ldr	fp, [sp, #124]	; 0x7c
   1bec0:	ldr	sl, [sp, #88]	; 0x58
   1bec4:	add	fp, sl, fp
   1bec8:	add	fp, r1, fp
   1becc:	add	fp, fp, r8
   1bed0:	ldr	r8, [pc, #2476]	; 1c884 <putc_unlocked@plt+0xb53c>
   1bed4:	eor	sl, r2, r5
   1bed8:	and	sl, sl, lr
   1bedc:	add	r8, fp, r8
   1bee0:	ror	r1, lr, #11
   1bee4:	eor	sl, sl, r2
   1bee8:	add	r8, r8, r9
   1beec:	eor	r1, r1, lr, ror #6
   1bef0:	eor	r1, r1, lr, ror #25
   1bef4:	add	r8, sl, r8
   1bef8:	add	r8, r8, r1
   1befc:	orr	r9, ip, r0
   1bf00:	ror	r1, r0, #13
   1bf04:	and	sl, ip, r0
   1bf08:	eor	r1, r1, r0, ror #2
   1bf0c:	and	r9, r9, r4
   1bf10:	orr	r9, r9, sl
   1bf14:	eor	r1, r1, r0, ror #22
   1bf18:	add	r1, r1, r9
   1bf1c:	add	r1, r1, r8
   1bf20:	add	r3, r3, r8
   1bf24:	ldr	r8, [sp, #96]	; 0x60
   1bf28:	ldr	r9, [sp, #96]	; 0x60
   1bf2c:	ror	sl, r6, #19
   1bf30:	ror	r8, r8, #18
   1bf34:	eor	r8, r8, r9, ror #7
   1bf38:	eor	r8, r8, r9, lsr #3
   1bf3c:	str	r8, [sp, #8]
   1bf40:	ldr	r9, [sp, #92]	; 0x5c
   1bf44:	ldr	r8, [sp, #128]	; 0x80
   1bf48:	eor	sl, sl, r6, ror #17
   1bf4c:	add	r9, r9, r8
   1bf50:	ldr	r8, [sp, #8]
   1bf54:	eor	sl, sl, r6, lsr #10
   1bf58:	add	r8, r8, r9
   1bf5c:	ldr	r9, [pc, #2340]	; 1c888 <putc_unlocked@plt+0xb540>
   1bf60:	add	r8, r8, sl
   1bf64:	eor	sl, r5, lr
   1bf68:	str	r8, [sp, #8]
   1bf6c:	add	r9, r8, r9
   1bf70:	and	sl, sl, r3
   1bf74:	ror	r8, r3, #11
   1bf78:	eor	sl, sl, r5
   1bf7c:	add	r2, r9, r2
   1bf80:	eor	r8, r8, r3, ror #6
   1bf84:	add	r2, sl, r2
   1bf88:	eor	r8, r8, r3, ror #25
   1bf8c:	add	r8, r2, r8
   1bf90:	orr	r9, r0, r1
   1bf94:	ror	r2, r1, #13
   1bf98:	and	sl, r0, r1
   1bf9c:	eor	r2, r2, r1, ror #2
   1bfa0:	and	r9, r9, ip
   1bfa4:	orr	r9, r9, sl
   1bfa8:	eor	r2, r2, r1, ror #22
   1bfac:	add	r2, r2, r9
   1bfb0:	add	r2, r2, r8
   1bfb4:	add	r4, r4, r8
   1bfb8:	ldr	r8, [sp, #100]	; 0x64
   1bfbc:	ldr	r9, [sp, #100]	; 0x64
   1bfc0:	ror	sl, fp, #19
   1bfc4:	ror	r8, r8, #18
   1bfc8:	eor	r8, r8, r9, ror #7
   1bfcc:	eor	r8, r8, r9, lsr #3
   1bfd0:	str	r8, [sp, #12]
   1bfd4:	ldr	r9, [sp, #96]	; 0x60
   1bfd8:	ldr	r8, [sp, #132]	; 0x84
   1bfdc:	eor	sl, sl, fp, ror #17
   1bfe0:	add	r9, r9, r8
   1bfe4:	ldr	r8, [sp, #12]
   1bfe8:	eor	sl, sl, fp, lsr #10
   1bfec:	add	r8, r8, r9
   1bff0:	ldr	r9, [pc, #2196]	; 1c88c <putc_unlocked@plt+0xb544>
   1bff4:	add	r8, r8, sl
   1bff8:	eor	sl, lr, r3
   1bffc:	str	r8, [sp, #12]
   1c000:	add	r9, r8, r9
   1c004:	and	sl, sl, r4
   1c008:	ror	r8, r4, #11
   1c00c:	eor	sl, sl, lr
   1c010:	add	r5, r9, r5
   1c014:	eor	r8, r8, r4, ror #6
   1c018:	add	r5, sl, r5
   1c01c:	eor	r8, r8, r4, ror #25
   1c020:	add	r8, r5, r8
   1c024:	orr	r9, r1, r2
   1c028:	ror	r5, r2, #13
   1c02c:	and	sl, r1, r2
   1c030:	eor	r5, r5, r2, ror #2
   1c034:	and	r9, r9, r0
   1c038:	orr	r9, r9, sl
   1c03c:	eor	r5, r5, r2, ror #22
   1c040:	add	r5, r5, r9
   1c044:	add	r5, r5, r8
   1c048:	add	ip, ip, r8
   1c04c:	ldr	r8, [sp, #8]
   1c050:	ldr	r9, [sp, #104]	; 0x68
   1c054:	ror	sl, r8, #19
   1c058:	eor	sl, sl, r8, ror #17
   1c05c:	eor	sl, sl, r8, lsr #10
   1c060:	ldr	r8, [sp, #104]	; 0x68
   1c064:	ror	r8, r8, #18
   1c068:	eor	r8, r8, r9, ror #7
   1c06c:	eor	r8, r8, r9, lsr #3
   1c070:	str	r8, [sp, #16]
   1c074:	ldr	r9, [sp, #100]	; 0x64
   1c078:	ldr	r8, [sp, #136]	; 0x88
   1c07c:	add	r9, r9, r8
   1c080:	ldr	r8, [sp, #16]
   1c084:	add	r8, r8, r9
   1c088:	ldr	r9, [pc, #2048]	; 1c890 <putc_unlocked@plt+0xb548>
   1c08c:	add	r8, r8, sl
   1c090:	eor	sl, r3, r4
   1c094:	str	r8, [sp, #16]
   1c098:	add	r9, r8, r9
   1c09c:	and	sl, sl, ip
   1c0a0:	ror	r8, ip, #11
   1c0a4:	eor	sl, sl, r3
   1c0a8:	add	lr, r9, lr
   1c0ac:	eor	r8, r8, ip, ror #6
   1c0b0:	add	lr, sl, lr
   1c0b4:	eor	r8, r8, ip, ror #25
   1c0b8:	add	r8, lr, r8
   1c0bc:	orr	r9, r2, r5
   1c0c0:	ror	lr, r5, #13
   1c0c4:	and	sl, r2, r5
   1c0c8:	eor	lr, lr, r5, ror #2
   1c0cc:	and	r9, r9, r1
   1c0d0:	orr	r9, r9, sl
   1c0d4:	eor	lr, lr, r5, ror #22
   1c0d8:	add	lr, lr, r9
   1c0dc:	add	lr, lr, r8
   1c0e0:	add	r0, r0, r8
   1c0e4:	ldr	r8, [sp, #12]
   1c0e8:	ldr	r9, [sp, #108]	; 0x6c
   1c0ec:	ror	sl, r8, #19
   1c0f0:	eor	sl, sl, r8, ror #17
   1c0f4:	eor	sl, sl, r8, lsr #10
   1c0f8:	ldr	r8, [sp, #108]	; 0x6c
   1c0fc:	ror	r8, r8, #18
   1c100:	eor	r8, r8, r9, ror #7
   1c104:	eor	r8, r8, r9, lsr #3
   1c108:	str	r8, [sp, #20]
   1c10c:	ldr	r9, [sp, #104]	; 0x68
   1c110:	ldr	r8, [sp, #140]	; 0x8c
   1c114:	add	r9, r9, r8
   1c118:	ldr	r8, [sp, #20]
   1c11c:	add	r8, r8, r9
   1c120:	ldr	r9, [pc, #1900]	; 1c894 <putc_unlocked@plt+0xb54c>
   1c124:	add	r8, r8, sl
   1c128:	eor	sl, r4, ip
   1c12c:	add	r9, r8, r9
   1c130:	str	r8, [sp, #20]
   1c134:	and	sl, sl, r0
   1c138:	ror	r8, r0, #11
   1c13c:	eor	sl, sl, r4
   1c140:	add	r3, r9, r3
   1c144:	eor	r8, r8, r0, ror #6
   1c148:	add	r3, sl, r3
   1c14c:	eor	r8, r8, r0, ror #25
   1c150:	add	r8, r3, r8
   1c154:	orr	r9, r5, lr
   1c158:	ror	r3, lr, #13
   1c15c:	and	sl, r5, lr
   1c160:	eor	r3, r3, lr, ror #2
   1c164:	and	r9, r9, r2
   1c168:	orr	r9, r9, sl
   1c16c:	eor	r3, r3, lr, ror #22
   1c170:	add	r3, r3, r9
   1c174:	add	r3, r3, r8
   1c178:	add	r1, r1, r8
   1c17c:	ldr	r8, [sp, #16]
   1c180:	ldr	sl, [sp, #112]	; 0x70
   1c184:	ror	r9, r8, #19
   1c188:	eor	r9, r9, r8, ror #17
   1c18c:	eor	r9, r9, r8, lsr #10
   1c190:	ldr	r8, [sp, #112]	; 0x70
   1c194:	ror	r8, r8, #18
   1c198:	eor	r8, r8, sl, ror #7
   1c19c:	eor	r8, r8, sl, lsr #3
   1c1a0:	ldr	sl, [sp, #108]	; 0x6c
   1c1a4:	add	r8, r8, sl
   1c1a8:	add	r8, r8, r7
   1c1ac:	add	r8, r9, r8
   1c1b0:	ldr	r9, [pc, #1760]	; 1c898 <putc_unlocked@plt+0xb550>
   1c1b4:	eor	sl, ip, r0
   1c1b8:	add	r9, r8, r9
   1c1bc:	str	r8, [sp, #24]
   1c1c0:	and	sl, sl, r1
   1c1c4:	ror	r8, r1, #11
   1c1c8:	eor	sl, sl, ip
   1c1cc:	add	r4, r9, r4
   1c1d0:	eor	r8, r8, r1, ror #6
   1c1d4:	add	r4, sl, r4
   1c1d8:	eor	r8, r8, r1, ror #25
   1c1dc:	add	r8, r4, r8
   1c1e0:	orr	r9, lr, r3
   1c1e4:	ror	r4, r3, #13
   1c1e8:	and	sl, lr, r3
   1c1ec:	eor	r4, r4, r3, ror #2
   1c1f0:	and	r9, r9, r5
   1c1f4:	orr	r9, r9, sl
   1c1f8:	eor	r4, r4, r3, ror #22
   1c1fc:	add	r4, r4, r9
   1c200:	add	r4, r4, r8
   1c204:	add	r2, r2, r8
   1c208:	ldr	r8, [sp, #20]
   1c20c:	ldr	sl, [sp, #116]	; 0x74
   1c210:	ror	r9, r8, #19
   1c214:	eor	r9, r9, r8, ror #17
   1c218:	eor	r9, r9, r8, lsr #10
   1c21c:	ldr	r8, [sp, #116]	; 0x74
   1c220:	ror	r8, r8, #18
   1c224:	eor	r8, r8, sl, ror #7
   1c228:	eor	r8, r8, sl, lsr #3
   1c22c:	ldr	sl, [sp, #112]	; 0x70
   1c230:	add	r8, r8, sl
   1c234:	add	r8, r8, r6
   1c238:	add	r8, r9, r8
   1c23c:	ldr	r9, [pc, #1624]	; 1c89c <putc_unlocked@plt+0xb554>
   1c240:	eor	sl, r0, r1
   1c244:	str	r8, [sp, #28]
   1c248:	add	r9, r8, r9
   1c24c:	and	sl, sl, r2
   1c250:	ror	r8, r2, #11
   1c254:	eor	sl, sl, r0
   1c258:	add	ip, r9, ip
   1c25c:	eor	r8, r8, r2, ror #6
   1c260:	add	ip, sl, ip
   1c264:	eor	r8, r8, r2, ror #25
   1c268:	add	r8, ip, r8
   1c26c:	orr	r9, r3, r4
   1c270:	ror	ip, r4, #13
   1c274:	and	sl, r3, r4
   1c278:	eor	ip, ip, r4, ror #2
   1c27c:	and	r9, r9, lr
   1c280:	orr	r9, r9, sl
   1c284:	eor	ip, ip, r4, ror #22
   1c288:	add	ip, ip, r9
   1c28c:	add	ip, ip, r8
   1c290:	add	r5, r5, r8
   1c294:	ldr	r8, [sp, #24]
   1c298:	ldr	sl, [sp, #120]	; 0x78
   1c29c:	ror	r9, r8, #19
   1c2a0:	eor	r9, r9, r8, ror #17
   1c2a4:	eor	r9, r9, r8, lsr #10
   1c2a8:	ldr	r8, [sp, #120]	; 0x78
   1c2ac:	ror	r8, r8, #18
   1c2b0:	eor	r8, r8, sl, ror #7
   1c2b4:	eor	r8, r8, sl, lsr #3
   1c2b8:	ldr	sl, [sp, #116]	; 0x74
   1c2bc:	add	r8, r8, sl
   1c2c0:	add	r8, r8, fp
   1c2c4:	add	r8, r9, r8
   1c2c8:	ldr	r9, [pc, #1488]	; 1c8a0 <putc_unlocked@plt+0xb558>
   1c2cc:	eor	sl, r1, r2
   1c2d0:	str	r8, [sp, #32]
   1c2d4:	add	r9, r8, r9
   1c2d8:	and	sl, sl, r5
   1c2dc:	ror	r8, r5, #11
   1c2e0:	eor	sl, sl, r1
   1c2e4:	add	r0, r9, r0
   1c2e8:	eor	r8, r8, r5, ror #6
   1c2ec:	add	r0, sl, r0
   1c2f0:	eor	r8, r8, r5, ror #25
   1c2f4:	add	r8, r0, r8
   1c2f8:	orr	r9, r4, ip
   1c2fc:	ror	r0, ip, #13
   1c300:	and	sl, r4, ip
   1c304:	eor	r0, r0, ip, ror #2
   1c308:	and	r9, r9, r3
   1c30c:	orr	r9, r9, sl
   1c310:	eor	r0, r0, ip, ror #22
   1c314:	add	r0, r0, r9
   1c318:	add	r0, r0, r8
   1c31c:	add	lr, lr, r8
   1c320:	ldr	r8, [sp, #28]
   1c324:	ldr	sl, [sp, #124]	; 0x7c
   1c328:	ror	r9, r8, #19
   1c32c:	eor	r9, r9, r8, ror #17
   1c330:	eor	r9, r9, r8, lsr #10
   1c334:	ldr	r8, [sp, #124]	; 0x7c
   1c338:	ror	r8, r8, #18
   1c33c:	eor	r8, r8, sl, ror #7
   1c340:	eor	r8, r8, sl, lsr #3
   1c344:	ldr	sl, [sp, #120]	; 0x78
   1c348:	add	r8, r8, sl
   1c34c:	ldr	sl, [sp, #8]
   1c350:	add	r8, r8, sl
   1c354:	add	r8, r9, r8
   1c358:	ldr	r9, [pc, #1348]	; 1c8a4 <putc_unlocked@plt+0xb55c>
   1c35c:	eor	sl, r2, r5
   1c360:	str	r8, [sp, #36]	; 0x24
   1c364:	add	r9, r8, r9
   1c368:	and	sl, sl, lr
   1c36c:	ror	r8, lr, #11
   1c370:	eor	sl, sl, r2
   1c374:	add	r1, r9, r1
   1c378:	eor	r8, r8, lr, ror #6
   1c37c:	add	r1, sl, r1
   1c380:	eor	r8, r8, lr, ror #25
   1c384:	add	r8, r1, r8
   1c388:	orr	r9, ip, r0
   1c38c:	ror	r1, r0, #13
   1c390:	and	sl, ip, r0
   1c394:	eor	r1, r1, r0, ror #2
   1c398:	and	r9, r9, r4
   1c39c:	orr	r9, r9, sl
   1c3a0:	eor	r1, r1, r0, ror #22
   1c3a4:	add	r1, r1, r9
   1c3a8:	add	r1, r1, r8
   1c3ac:	add	r3, r3, r8
   1c3b0:	ldr	r8, [sp, #32]
   1c3b4:	ldr	sl, [sp, #128]	; 0x80
   1c3b8:	ror	r9, r8, #19
   1c3bc:	eor	r9, r9, r8, ror #17
   1c3c0:	eor	r9, r9, r8, lsr #10
   1c3c4:	ldr	r8, [sp, #128]	; 0x80
   1c3c8:	ror	r8, r8, #18
   1c3cc:	eor	r8, r8, sl, ror #7
   1c3d0:	eor	r8, r8, sl, lsr #3
   1c3d4:	ldr	sl, [sp, #124]	; 0x7c
   1c3d8:	add	r8, r8, sl
   1c3dc:	ldr	sl, [sp, #12]
   1c3e0:	add	r8, r8, sl
   1c3e4:	add	r8, r9, r8
   1c3e8:	ldr	r9, [pc, #1208]	; 1c8a8 <putc_unlocked@plt+0xb560>
   1c3ec:	eor	sl, r5, lr
   1c3f0:	str	r8, [sp, #40]	; 0x28
   1c3f4:	add	r9, r8, r9
   1c3f8:	and	sl, sl, r3
   1c3fc:	ror	r8, r3, #11
   1c400:	eor	sl, sl, r5
   1c404:	add	r2, r9, r2
   1c408:	eor	r8, r8, r3, ror #6
   1c40c:	add	r2, sl, r2
   1c410:	eor	r8, r8, r3, ror #25
   1c414:	add	r8, r2, r8
   1c418:	orr	r9, r0, r1
   1c41c:	ror	r2, r1, #13
   1c420:	and	sl, r0, r1
   1c424:	eor	r2, r2, r1, ror #2
   1c428:	and	r9, r9, ip
   1c42c:	orr	r9, r9, sl
   1c430:	eor	r2, r2, r1, ror #22
   1c434:	add	r2, r2, r9
   1c438:	add	r2, r2, r8
   1c43c:	add	r4, r4, r8
   1c440:	ldr	r8, [sp, #36]	; 0x24
   1c444:	ldr	sl, [sp, #132]	; 0x84
   1c448:	ror	r9, r8, #19
   1c44c:	eor	r9, r9, r8, ror #17
   1c450:	eor	r9, r9, r8, lsr #10
   1c454:	ldr	r8, [sp, #132]	; 0x84
   1c458:	ror	r8, r8, #18
   1c45c:	eor	r8, r8, sl, ror #7
   1c460:	eor	r8, r8, sl, lsr #3
   1c464:	ldr	sl, [sp, #128]	; 0x80
   1c468:	add	r8, r8, sl
   1c46c:	ldr	sl, [sp, #16]
   1c470:	add	r8, r8, sl
   1c474:	add	r8, r9, r8
   1c478:	ldr	r9, [pc, #1068]	; 1c8ac <putc_unlocked@plt+0xb564>
   1c47c:	eor	sl, lr, r3
   1c480:	add	r9, r8, r9
   1c484:	str	r8, [sp, #44]	; 0x2c
   1c488:	and	sl, sl, r4
   1c48c:	ror	r8, r4, #11
   1c490:	eor	sl, sl, lr
   1c494:	add	r5, r9, r5
   1c498:	eor	r8, r8, r4, ror #6
   1c49c:	add	r5, sl, r5
   1c4a0:	eor	r8, r8, r4, ror #25
   1c4a4:	add	r8, r5, r8
   1c4a8:	orr	r9, r1, r2
   1c4ac:	ror	r5, r2, #13
   1c4b0:	and	sl, r1, r2
   1c4b4:	eor	r5, r5, r2, ror #2
   1c4b8:	and	r9, r9, r0
   1c4bc:	orr	r9, r9, sl
   1c4c0:	eor	r5, r5, r2, ror #22
   1c4c4:	add	r5, r5, r9
   1c4c8:	add	r5, r5, r8
   1c4cc:	add	ip, ip, r8
   1c4d0:	ldr	r8, [sp, #40]	; 0x28
   1c4d4:	ldr	sl, [sp, #136]	; 0x88
   1c4d8:	ror	r9, r8, #19
   1c4dc:	eor	r9, r9, r8, ror #17
   1c4e0:	eor	r9, r9, r8, lsr #10
   1c4e4:	ldr	r8, [sp, #136]	; 0x88
   1c4e8:	ror	r8, r8, #18
   1c4ec:	eor	r8, r8, sl, ror #7
   1c4f0:	eor	r8, r8, sl, lsr #3
   1c4f4:	ldr	sl, [sp, #132]	; 0x84
   1c4f8:	add	r8, r8, sl
   1c4fc:	ldr	sl, [sp, #20]
   1c500:	add	r8, r8, sl
   1c504:	add	r8, r9, r8
   1c508:	ldr	r9, [pc, #928]	; 1c8b0 <putc_unlocked@plt+0xb568>
   1c50c:	eor	sl, r3, r4
   1c510:	str	r8, [sp, #48]	; 0x30
   1c514:	add	r9, r8, r9
   1c518:	and	sl, sl, ip
   1c51c:	ror	r8, ip, #11
   1c520:	eor	sl, sl, r3
   1c524:	add	lr, r9, lr
   1c528:	eor	r8, r8, ip, ror #6
   1c52c:	add	lr, sl, lr
   1c530:	eor	r8, r8, ip, ror #25
   1c534:	add	r8, lr, r8
   1c538:	orr	r9, r2, r5
   1c53c:	ror	lr, r5, #13
   1c540:	and	sl, r2, r5
   1c544:	eor	lr, lr, r5, ror #2
   1c548:	and	r9, r9, r1
   1c54c:	orr	r9, r9, sl
   1c550:	eor	lr, lr, r5, ror #22
   1c554:	add	lr, lr, r9
   1c558:	add	lr, lr, r8
   1c55c:	add	r0, r0, r8
   1c560:	ldr	r8, [sp, #44]	; 0x2c
   1c564:	ldr	sl, [sp, #140]	; 0x8c
   1c568:	ror	r9, r8, #19
   1c56c:	eor	r9, r9, r8, ror #17
   1c570:	eor	r9, r9, r8, lsr #10
   1c574:	ldr	r8, [sp, #140]	; 0x8c
   1c578:	ror	r8, r8, #18
   1c57c:	eor	r8, r8, sl, ror #7
   1c580:	eor	r8, r8, sl, lsr #3
   1c584:	ldr	sl, [sp, #136]	; 0x88
   1c588:	add	r8, r8, sl
   1c58c:	ldr	sl, [sp, #24]
   1c590:	add	r8, r8, sl
   1c594:	add	r8, r9, r8
   1c598:	ldr	r9, [pc, #788]	; 1c8b4 <putc_unlocked@plt+0xb56c>
   1c59c:	eor	sl, r4, ip
   1c5a0:	str	r8, [sp, #52]	; 0x34
   1c5a4:	add	r9, r8, r9
   1c5a8:	and	sl, sl, r0
   1c5ac:	ror	r8, r0, #11
   1c5b0:	eor	sl, sl, r4
   1c5b4:	add	r3, r9, r3
   1c5b8:	eor	r8, r8, r0, ror #6
   1c5bc:	add	r3, sl, r3
   1c5c0:	eor	r8, r8, r0, ror #25
   1c5c4:	add	r8, r3, r8
   1c5c8:	orr	r9, r5, lr
   1c5cc:	ror	r3, lr, #13
   1c5d0:	and	sl, r5, lr
   1c5d4:	eor	r3, r3, lr, ror #2
   1c5d8:	and	r9, r9, r2
   1c5dc:	orr	r9, r9, sl
   1c5e0:	eor	r3, r3, lr, ror #22
   1c5e4:	add	r3, r3, r9
   1c5e8:	add	r3, r3, r8
   1c5ec:	add	r1, r1, r8
   1c5f0:	ldr	r8, [sp, #48]	; 0x30
   1c5f4:	ldr	sl, [sp, #140]	; 0x8c
   1c5f8:	ror	r9, r8, #19
   1c5fc:	eor	r9, r9, r8, ror #17
   1c600:	eor	r9, r9, r8, lsr #10
   1c604:	ror	r8, r7, #18
   1c608:	eor	r8, r8, r7, ror #7
   1c60c:	eor	r8, r8, r7, lsr #3
   1c610:	add	r8, r8, sl
   1c614:	ldr	sl, [sp, #28]
   1c618:	add	r8, r8, sl
   1c61c:	add	r8, r9, r8
   1c620:	ldr	r9, [pc, #656]	; 1c8b8 <putc_unlocked@plt+0xb570>
   1c624:	eor	sl, ip, r0
   1c628:	str	r8, [sp, #56]	; 0x38
   1c62c:	add	r9, r8, r9
   1c630:	and	sl, sl, r1
   1c634:	ror	r8, r1, #11
   1c638:	eor	sl, sl, ip
   1c63c:	add	r4, r9, r4
   1c640:	eor	r8, r8, r1, ror #6
   1c644:	add	r4, sl, r4
   1c648:	eor	r8, r8, r1, ror #25
   1c64c:	add	r8, r4, r8
   1c650:	orr	r9, lr, r3
   1c654:	ror	r4, r3, #13
   1c658:	and	sl, lr, r3
   1c65c:	eor	r4, r4, r3, ror #2
   1c660:	and	r9, r9, r5
   1c664:	orr	r9, r9, sl
   1c668:	eor	r4, r4, r3, ror #22
   1c66c:	add	r4, r4, r9
   1c670:	add	r4, r4, r8
   1c674:	add	r2, r2, r8
   1c678:	ldr	r8, [sp, #52]	; 0x34
   1c67c:	ror	r9, r8, #19
   1c680:	eor	r9, r9, r8, ror #17
   1c684:	eor	r9, r9, r8, lsr #10
   1c688:	ror	r8, r6, #18
   1c68c:	eor	r8, r8, r6, ror #7
   1c690:	eor	r8, r8, r6, lsr #3
   1c694:	add	r7, r8, r7
   1c698:	ldr	r8, [sp, #32]
   1c69c:	add	r7, r7, r8
   1c6a0:	ldr	r8, [pc, #532]	; 1c8bc <putc_unlocked@plt+0xb574>
   1c6a4:	add	r7, r9, r7
   1c6a8:	eor	r9, r0, r1
   1c6ac:	str	r7, [sp, #60]	; 0x3c
   1c6b0:	add	r8, r7, r8
   1c6b4:	and	r9, r9, r2
   1c6b8:	ror	r7, r2, #11
   1c6bc:	eor	r9, r9, r0
   1c6c0:	add	ip, r8, ip
   1c6c4:	eor	r7, r7, r2, ror #6
   1c6c8:	add	ip, r9, ip
   1c6cc:	eor	r7, r7, r2, ror #25
   1c6d0:	add	r7, ip, r7
   1c6d4:	orr	r8, r3, r4
   1c6d8:	ror	ip, r4, #13
   1c6dc:	and	r9, r3, r4
   1c6e0:	eor	ip, ip, r4, ror #2
   1c6e4:	and	r8, r8, lr
   1c6e8:	orr	r8, r8, r9
   1c6ec:	eor	ip, ip, r4, ror #22
   1c6f0:	add	ip, ip, r8
   1c6f4:	add	ip, ip, r7
   1c6f8:	add	r5, r5, r7
   1c6fc:	ldr	r7, [sp, #56]	; 0x38
   1c700:	ror	r8, r7, #19
   1c704:	eor	r8, r8, r7, ror #17
   1c708:	eor	r8, r8, r7, lsr #10
   1c70c:	ror	r7, fp, #18
   1c710:	eor	r7, r7, fp, ror #7
   1c714:	eor	r7, r7, fp, lsr #3
   1c718:	add	r6, r7, r6
   1c71c:	ldr	r7, [sp, #36]	; 0x24
   1c720:	add	r6, r6, r7
   1c724:	ldr	r7, [pc, #404]	; 1c8c0 <putc_unlocked@plt+0xb578>
   1c728:	add	r6, r8, r6
   1c72c:	eor	r8, r1, r2
   1c730:	str	r6, [sp, #64]	; 0x40
   1c734:	add	r7, r6, r7
   1c738:	and	r8, r8, r5
   1c73c:	ror	r6, r5, #11
   1c740:	eor	r8, r8, r1
   1c744:	add	r0, r7, r0
   1c748:	eor	r6, r6, r5, ror #6
   1c74c:	add	r0, r8, r0
   1c750:	eor	r6, r6, r5, ror #25
   1c754:	add	r6, r0, r6
   1c758:	orr	r7, r4, ip
   1c75c:	ror	r0, ip, #13
   1c760:	and	r8, r4, ip
   1c764:	eor	r0, r0, ip, ror #2
   1c768:	and	r7, r7, r3
   1c76c:	orr	r7, r7, r8
   1c770:	eor	r0, r0, ip, ror #22
   1c774:	add	r0, r0, r7
   1c778:	add	r0, r0, r6
   1c77c:	add	lr, lr, r6
   1c780:	ldr	r6, [sp, #60]	; 0x3c
   1c784:	ldr	r8, [sp, #8]
   1c788:	eor	r9, r5, lr
   1c78c:	ror	r7, r6, #19
   1c790:	eor	r7, r7, r6, ror #17
   1c794:	eor	r7, r7, r6, lsr #10
   1c798:	ldr	r6, [sp, #8]
   1c79c:	ror	r6, r6, #18
   1c7a0:	eor	r6, r6, r8, ror #7
   1c7a4:	eor	r6, r6, r8, lsr #3
   1c7a8:	add	fp, r6, fp
   1c7ac:	ldr	r6, [sp, #40]	; 0x28
   1c7b0:	eor	r8, r2, r5
   1c7b4:	add	fp, fp, r6
   1c7b8:	add	r6, r7, fp
   1c7bc:	ldr	r7, [pc, #256]	; 1c8c4 <putc_unlocked@plt+0xb57c>
   1c7c0:	str	r6, [sp, #68]	; 0x44
   1c7c4:	add	r7, r6, r7
   1c7c8:	and	r8, r8, lr
   1c7cc:	ror	r6, lr, #11
   1c7d0:	eor	r8, r8, r2
   1c7d4:	add	r1, r7, r1
   1c7d8:	eor	r6, r6, lr, ror #6
   1c7dc:	add	r1, r8, r1
   1c7e0:	eor	r6, r6, lr, ror #25
   1c7e4:	add	r6, r1, r6
   1c7e8:	orr	r7, ip, r0
   1c7ec:	ror	r1, r0, #13
   1c7f0:	and	r8, ip, r0
   1c7f4:	eor	r1, r1, r0, ror #2
   1c7f8:	and	r7, r7, r4
   1c7fc:	orr	r7, r7, r8
   1c800:	eor	r1, r1, r0, ror #22
   1c804:	add	r1, r1, r7
   1c808:	add	r1, r1, r6
   1c80c:	add	r3, r3, r6
   1c810:	ldr	r6, [sp, #64]	; 0x40
   1c814:	ldr	r7, [sp, #64]	; 0x40
   1c818:	ldr	r8, [pc, #168]	; 1c8c8 <putc_unlocked@plt+0xb580>
   1c81c:	ror	r6, r6, #19
   1c820:	eor	r6, r6, r7, ror #17
   1c824:	eor	r6, r6, r7, lsr #10
   1c828:	ldr	r7, [sp, #12]
   1c82c:	and	r9, r9, r3
   1c830:	eor	r9, r9, r5
   1c834:	ror	sl, r7, #18
   1c838:	eor	sl, sl, r7, ror #7
   1c83c:	eor	sl, sl, r7, lsr #3
   1c840:	ldr	r7, [sp, #8]
   1c844:	b	1c93c <putc_unlocked@plt+0xb5f4>
   1c848:	teqvc	r7, r1	; <illegal shifter operand>
   1c84c:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   1c850:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   1c854:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   1c858:	blge	7343b4 <optarg@@GLIBC_2.4+0x6ea204>
   1c85c:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   1c860:	addne	r5, r3, #1024	; 0x400
   1c864:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   1c868:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   1c86c:	adcsvc	r5, lr, #116, 26	; 0x1d00
   1c870:	ldrshhi	fp, [lr], #30
   1c874:	blls	ff71e318 <optarg@@GLIBC_2.4+0xff6d4168>
   1c878:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   1c87c:	ldr	r6, [fp], #2497	; 0x9c1
   1c880:	svc	0x00be4786
   1c884:	svceq	0x00c19dc6
   1c888:	strcs	sl, [ip], #-460	; 0xfffffe34
   1c88c:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   1c890:	bmi	1d3db40 <optarg@@GLIBC_2.4+0x1cf3990>
   1c894:			; <UNDEFINED> instruction: 0x5cb0a9dc
   1c898:	usatvc	r8, #25, sl, asr #17
   1c89c:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   1c8a0:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   1c8a4:	andlt	r2, r3, r8, asr #15
   1c8a8:	svclt	0x00597fc7
   1c8ac:			; <UNDEFINED> instruction: 0xc6e00bf3
   1c8b0:	strle	r9, [r7, #327]!	; 0x147
   1c8b4:			; <UNDEFINED> instruction: 0x06ca6351
   1c8b8:	strtne	r2, [r9], #-2407	; 0xfffff699
   1c8bc:	ldrcs	r0, [r7, r5, lsl #21]!
   1c8c0:	mrccs	1, 0, r2, cr11, cr8, {1}
   1c8c4:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   1c8c8:	teqpl	r8, #1216	; 0x4c0
   1c8cc:	strvs	r7, [sl, #-852]	; 0xfffffcac
   1c8d0:			; <UNDEFINED> instruction: 0x766a0abb
   1c8d4:	bichi	ip, r2, lr, lsr #18
   1c8d8:	rsbsls	r2, r2, #34048	; 0x8500
   1c8dc:	adcsge	lr, pc, #10551296	; 0xa10000
   1c8e0:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   1c8e4:	subgt	r8, fp, #112, 22	; 0x1c000
   1c8e8:	strbgt	r5, [ip, -r3, lsr #3]!
   1c8ec:	orrsle	lr, r2, r9, lsl r8
   1c8f0:	ldrle	r0, [r9], r4, lsr #12
   1c8f4:	vst3.32	{d3,d5,d7}, [lr], r5
   1c8f8:	rsbne	sl, sl, r0, ror r0
   1c8fc:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   1c900:	cdpne	12, 3, cr6, cr7, cr8, {0}
   1c904:	strbcs	r7, [r8, -ip, asr #14]
   1c908:	ldrtcc	fp, [r0], #3253	; 0xcb5
   1c90c:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   1c910:	vfnmami.f32	s21, s16, s20
   1c914:	blpl	fe74f258 <optarg@@GLIBC_2.4+0xfe7050a8>
   1c918:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   1c91c:	strvc	r8, [pc], #750	; 1c924 <putc_unlocked@plt+0xb5dc>
   1c920:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   1c924:	strbhi	r7, [r8], #2068	; 0x814
   1c928:	sfmhi	f0, 2, [r7], {8}
   1c92c:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   1c930:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   1c934:	mrclt	3, 7, sl, cr9, cr7, {7}
   1c938:			; <UNDEFINED> instruction: 0xc67178f2
   1c93c:	add	sl, sl, r7
   1c940:	ldr	r7, [sp, #44]	; 0x2c
   1c944:	add	sl, sl, r7
   1c948:	add	r6, r6, sl
   1c94c:	add	r8, r6, r8
   1c950:	str	r6, [sp, #8]
   1c954:	ror	r6, r3, #11
   1c958:	add	r2, r8, r2
   1c95c:	eor	r6, r6, r3, ror #6
   1c960:	add	r9, r9, r2
   1c964:	eor	r6, r6, r3, ror #25
   1c968:	add	r7, r9, r6
   1c96c:	orr	r2, r0, r1
   1c970:	ror	r6, r1, #13
   1c974:	and	r8, r0, r1
   1c978:	eor	r6, r6, r1, ror #2
   1c97c:	and	r2, r2, ip
   1c980:	eor	r6, r6, r1, ror #22
   1c984:	orr	r2, r2, r8
   1c988:	add	r2, r6, r2
   1c98c:	add	r6, r2, r7
   1c990:	ldr	r2, [sp, #68]	; 0x44
   1c994:	add	r4, r4, r7
   1c998:	ldr	r7, [sp, #68]	; 0x44
   1c99c:	ror	r2, r2, #19
   1c9a0:	ror	fp, r4, #11
   1c9a4:	eor	r2, r2, r7, ror #17
   1c9a8:	eor	r2, r2, r7, lsr #10
   1c9ac:	ldr	r7, [sp, #16]
   1c9b0:	eor	fp, fp, r4, ror #6
   1c9b4:	eor	fp, fp, r4, ror #25
   1c9b8:	ror	r8, r7, #18
   1c9bc:	eor	r8, r8, r7, ror #7
   1c9c0:	eor	r8, r8, r7, lsr #3
   1c9c4:	ldr	r7, [sp, #12]
   1c9c8:	add	r8, r8, r7
   1c9cc:	ldr	r7, [sp, #48]	; 0x30
   1c9d0:	add	r8, r8, r7
   1c9d4:	add	r2, r2, r8
   1c9d8:	str	r2, [sp, #12]
   1c9dc:	ldr	r8, [sp, #12]
   1c9e0:	ldr	r2, [pc, #-284]	; 1c8cc <putc_unlocked@plt+0xb584>
   1c9e4:	eor	r7, lr, r3
   1c9e8:	add	r2, r8, r2
   1c9ec:	and	r7, r7, r4
   1c9f0:	eor	r7, r7, lr
   1c9f4:	add	r5, r2, r5
   1c9f8:	add	r5, r7, r5
   1c9fc:	add	r5, r5, fp
   1ca00:	orr	r2, r1, r6
   1ca04:	ror	fp, r6, #13
   1ca08:	and	r7, r1, r6
   1ca0c:	eor	fp, fp, r6, ror #2
   1ca10:	and	r2, r2, r0
   1ca14:	orr	r2, r2, r7
   1ca18:	eor	fp, fp, r6, ror #22
   1ca1c:	add	fp, fp, r2
   1ca20:	ldr	r2, [sp, #8]
   1ca24:	add	fp, fp, r5
   1ca28:	add	ip, ip, r5
   1ca2c:	ldr	r5, [sp, #8]
   1ca30:	ror	r2, r2, #19
   1ca34:	eor	r7, r3, r4
   1ca38:	eor	r2, r2, r5, ror #17
   1ca3c:	eor	r2, r2, r5, lsr #10
   1ca40:	ldr	r5, [sp, #20]
   1ca44:	and	r7, r7, ip
   1ca48:	eor	r7, r7, r3
   1ca4c:	ror	r8, r5, #18
   1ca50:	eor	r8, r8, r5, ror #7
   1ca54:	eor	r8, r8, r5, lsr #3
   1ca58:	ldr	r5, [sp, #16]
   1ca5c:	add	r8, r8, r5
   1ca60:	ldr	r5, [sp, #52]	; 0x34
   1ca64:	add	r8, r8, r5
   1ca68:	ldr	r5, [pc, #-416]	; 1c8d0 <putc_unlocked@plt+0xb588>
   1ca6c:	add	r2, r2, r8
   1ca70:	str	r2, [sp, #16]
   1ca74:	add	r5, r2, r5
   1ca78:	ror	r2, ip, #11
   1ca7c:	add	lr, r5, lr
   1ca80:	eor	r2, r2, ip, ror #6
   1ca84:	add	lr, r7, lr
   1ca88:	eor	r2, r2, ip, ror #25
   1ca8c:	add	r2, lr, r2
   1ca90:	orr	r5, r6, fp
   1ca94:	ror	lr, fp, #13
   1ca98:	and	r7, r6, fp
   1ca9c:	eor	lr, lr, fp, ror #2
   1caa0:	and	r5, r5, r1
   1caa4:	orr	r5, r5, r7
   1caa8:	eor	lr, lr, fp, ror #22
   1caac:	add	lr, lr, r5
   1cab0:	add	lr, lr, r2
   1cab4:	add	r0, r0, r2
   1cab8:	ldr	r2, [sp, #12]
   1cabc:	ldr	r5, [sp, #12]
   1cac0:	ror	r9, r0, #11
   1cac4:	ror	r2, r2, #19
   1cac8:	eor	r2, r2, r5, ror #17
   1cacc:	eor	r2, r2, r5, lsr #10
   1cad0:	ldr	r5, [sp, #24]
   1cad4:	eor	r9, r9, r0, ror #6
   1cad8:	eor	r9, r9, r0, ror #25
   1cadc:	ror	r8, r5, #18
   1cae0:	eor	r8, r8, r5, ror #7
   1cae4:	eor	r8, r8, r5, lsr #3
   1cae8:	ldr	r5, [sp, #20]
   1caec:	add	r8, r8, r5
   1caf0:	ldr	r5, [sp, #56]	; 0x38
   1caf4:	add	r8, r8, r5
   1caf8:	add	r2, r2, r8
   1cafc:	str	r2, [sp, #20]
   1cb00:	ldr	r7, [sp, #20]
   1cb04:	ldr	r2, [pc, #-568]	; 1c8d4 <putc_unlocked@plt+0xb58c>
   1cb08:	eor	r5, r4, ip
   1cb0c:	add	r2, r7, r2
   1cb10:	and	r5, r5, r0
   1cb14:	eor	r5, r5, r4
   1cb18:	add	r3, r2, r3
   1cb1c:	add	r3, r5, r3
   1cb20:	add	r3, r3, r9
   1cb24:	orr	r2, fp, lr
   1cb28:	ror	r9, lr, #13
   1cb2c:	and	r5, fp, lr
   1cb30:	eor	r9, r9, lr, ror #2
   1cb34:	and	r2, r2, r6
   1cb38:	orr	r2, r2, r5
   1cb3c:	eor	r9, r9, lr, ror #22
   1cb40:	add	r9, r9, r2
   1cb44:	add	r9, r9, r3
   1cb48:	add	r1, r1, r3
   1cb4c:	ldr	r3, [sp, #16]
   1cb50:	ldr	r2, [sp, #16]
   1cb54:	ror	r3, r3, #19
   1cb58:	eor	r3, r3, r2, ror #17
   1cb5c:	eor	r3, r3, r2, lsr #10
   1cb60:	ldr	r2, [sp, #28]
   1cb64:	ror	r8, r2, #18
   1cb68:	eor	r8, r8, r2, ror #7
   1cb6c:	eor	r8, r8, r2, lsr #3
   1cb70:	ldr	r2, [sp, #24]
   1cb74:	add	r8, r8, r2
   1cb78:	ldr	r2, [sp, #60]	; 0x3c
   1cb7c:	add	r8, r8, r2
   1cb80:	add	r3, r3, r8
   1cb84:	str	r3, [sp, #24]
   1cb88:	ldr	r5, [sp, #24]
   1cb8c:	ldr	r3, [pc, #-700]	; 1c8d8 <putc_unlocked@plt+0xb590>
   1cb90:	eor	r2, ip, r0
   1cb94:	add	r3, r5, r3
   1cb98:	and	r2, r2, r1
   1cb9c:	ror	r5, r1, #11
   1cba0:	eor	r2, r2, ip
   1cba4:	add	r4, r3, r4
   1cba8:	eor	r5, r5, r1, ror #6
   1cbac:	eor	r5, r5, r1, ror #25
   1cbb0:	add	r4, r2, r4
   1cbb4:	add	r4, r4, r5
   1cbb8:	orr	r3, lr, r9
   1cbbc:	ror	r5, r9, #13
   1cbc0:	add	r2, r6, r4
   1cbc4:	eor	r5, r5, r9, ror #2
   1cbc8:	and	r6, lr, r9
   1cbcc:	and	r3, r3, fp
   1cbd0:	orr	r3, r3, r6
   1cbd4:	eor	r5, r5, r9, ror #22
   1cbd8:	add	r5, r5, r3
   1cbdc:	add	r5, r5, r4
   1cbe0:	ldr	r4, [sp, #32]
   1cbe4:	ror	r3, r7, #19
   1cbe8:	eor	r3, r3, r7, ror #17
   1cbec:	ror	r8, r4, #18
   1cbf0:	eor	r8, r8, r4, ror #7
   1cbf4:	eor	r8, r8, r4, lsr #3
   1cbf8:	ldr	r4, [sp, #28]
   1cbfc:	eor	r3, r3, r7, lsr #10
   1cc00:	add	r8, r8, r4
   1cc04:	ldr	r4, [sp, #64]	; 0x40
   1cc08:	add	r8, r8, r4
   1cc0c:	add	r3, r3, r8
   1cc10:	str	r3, [sp, #28]
   1cc14:	ldr	r6, [sp, #28]
   1cc18:	ldr	r3, [pc, #-836]	; 1c8dc <putc_unlocked@plt+0xb594>
   1cc1c:	eor	r4, r0, r1
   1cc20:	add	r3, r6, r3
   1cc24:	and	r4, r4, r2
   1cc28:	ror	r8, r2, #11
   1cc2c:	eor	r4, r4, r0
   1cc30:	add	ip, r3, ip
   1cc34:	eor	r8, r8, r2, ror #6
   1cc38:	eor	r8, r8, r2, ror #25
   1cc3c:	add	ip, r4, ip
   1cc40:	add	ip, ip, r8
   1cc44:	orr	r3, r9, r5
   1cc48:	ror	r8, r5, #13
   1cc4c:	and	r4, r9, r5
   1cc50:	eor	r8, r8, r5, ror #2
   1cc54:	and	r3, r3, lr
   1cc58:	orr	r3, r3, r4
   1cc5c:	eor	r8, r8, r5, ror #22
   1cc60:	add	r8, r8, r3
   1cc64:	ldr	r3, [sp, #24]
   1cc68:	add	r8, r8, ip
   1cc6c:	add	fp, fp, ip
   1cc70:	ldr	ip, [sp, #24]
   1cc74:	ror	r3, r3, #19
   1cc78:	ror	r7, fp, #11
   1cc7c:	eor	r3, r3, ip, ror #17
   1cc80:	eor	r3, r3, ip, lsr #10
   1cc84:	ldr	ip, [sp, #36]	; 0x24
   1cc88:	ldr	r4, [sp, #36]	; 0x24
   1cc8c:	eor	r7, r7, fp, ror #6
   1cc90:	ror	ip, ip, #18
   1cc94:	eor	ip, ip, r4, ror #7
   1cc98:	eor	ip, ip, r4, lsr #3
   1cc9c:	ldr	r4, [sp, #32]
   1cca0:	eor	r7, r7, fp, ror #25
   1cca4:	add	ip, ip, r4
   1cca8:	ldr	r4, [sp, #68]	; 0x44
   1ccac:	add	ip, ip, r4
   1ccb0:	add	r3, r3, ip
   1ccb4:	str	r3, [sp, #32]
   1ccb8:	ldr	r4, [sp, #32]
   1ccbc:	ldr	r3, [pc, #-996]	; 1c8e0 <putc_unlocked@plt+0xb598>
   1ccc0:	eor	ip, r1, r2
   1ccc4:	add	r3, r4, r3
   1ccc8:	and	ip, ip, fp
   1cccc:	eor	ip, ip, r1
   1ccd0:	add	r0, r3, r0
   1ccd4:	add	r0, ip, r0
   1ccd8:	add	r0, r0, r7
   1ccdc:	orr	r3, r5, r8
   1cce0:	ror	r7, r8, #13
   1cce4:	and	ip, r5, r8
   1cce8:	eor	r7, r7, r8, ror #2
   1ccec:	and	r3, r3, r9
   1ccf0:	orr	r3, r3, ip
   1ccf4:	eor	r7, r7, r8, ror #22
   1ccf8:	add	r7, r7, r3
   1ccfc:	add	r7, r7, r0
   1cd00:	add	lr, lr, r0
   1cd04:	ldr	r0, [sp, #40]	; 0x28
   1cd08:	ldr	ip, [sp, #40]	; 0x28
   1cd0c:	ror	r3, r6, #19
   1cd10:	ror	r0, r0, #18
   1cd14:	eor	r0, r0, ip, ror #7
   1cd18:	eor	r0, r0, ip, lsr #3
   1cd1c:	ldr	ip, [sp, #36]	; 0x24
   1cd20:	eor	r3, r3, r6, ror #17
   1cd24:	add	r0, r0, ip
   1cd28:	ldr	ip, [sp, #8]
   1cd2c:	eor	r3, r3, r6, lsr #10
   1cd30:	add	r0, r0, ip
   1cd34:	add	r3, r3, r0
   1cd38:	str	r3, [sp, #36]	; 0x24
   1cd3c:	ldr	ip, [sp, #36]	; 0x24
   1cd40:	ldr	r3, [pc, #-1124]	; 1c8e4 <putc_unlocked@plt+0xb59c>
   1cd44:	eor	r0, r2, fp
   1cd48:	add	r3, ip, r3
   1cd4c:	and	r0, r0, lr
   1cd50:	ror	r6, lr, #11
   1cd54:	eor	r0, r0, r2
   1cd58:	add	r1, r3, r1
   1cd5c:	eor	r6, r6, lr, ror #6
   1cd60:	eor	r6, r6, lr, ror #25
   1cd64:	add	r1, r0, r1
   1cd68:	add	r1, r1, r6
   1cd6c:	orr	r3, r8, r7
   1cd70:	ror	r6, r7, #13
   1cd74:	and	r0, r8, r7
   1cd78:	eor	r6, r6, r7, ror #2
   1cd7c:	and	r3, r3, r5
   1cd80:	orr	r3, r3, r0
   1cd84:	eor	r6, r6, r7, ror #22
   1cd88:	add	r6, r6, r3
   1cd8c:	add	r6, r6, r1
   1cd90:	add	r9, r9, r1
   1cd94:	ldr	r1, [sp, #44]	; 0x2c
   1cd98:	ldr	r0, [sp, #44]	; 0x2c
   1cd9c:	ror	r3, r4, #19
   1cda0:	ror	r1, r1, #18
   1cda4:	eor	r1, r1, r0, ror #7
   1cda8:	eor	r1, r1, r0, lsr #3
   1cdac:	ldr	r0, [sp, #40]	; 0x28
   1cdb0:	eor	r3, r3, r4, ror #17
   1cdb4:	add	r1, r1, r0
   1cdb8:	ldr	r0, [sp, #12]
   1cdbc:	eor	r3, r3, r4, lsr #10
   1cdc0:	add	r1, r1, r0
   1cdc4:	add	r3, r3, r1
   1cdc8:	str	r3, [sp, #40]	; 0x28
   1cdcc:	ldr	r1, [sp, #40]	; 0x28
   1cdd0:	ldr	r3, [pc, #-1264]	; 1c8e8 <putc_unlocked@plt+0xb5a0>
   1cdd4:	eor	r0, fp, lr
   1cdd8:	add	r3, r1, r3
   1cddc:	and	r0, r0, r9
   1cde0:	ror	r1, r9, #11
   1cde4:	eor	r0, r0, fp
   1cde8:	add	r2, r3, r2
   1cdec:	eor	r1, r1, r9, ror #6
   1cdf0:	eor	r1, r1, r9, ror #25
   1cdf4:	add	r2, r0, r2
   1cdf8:	add	r2, r2, r1
   1cdfc:	orr	r3, r7, r6
   1ce00:	ror	r1, r6, #13
   1ce04:	and	r0, r7, r6
   1ce08:	eor	r1, r1, r6, ror #2
   1ce0c:	and	r3, r3, r8
   1ce10:	orr	r3, r3, r0
   1ce14:	eor	r1, r1, r6, ror #22
   1ce18:	add	r1, r1, r3
   1ce1c:	add	r1, r1, r2
   1ce20:	add	r5, r5, r2
   1ce24:	ldr	r2, [sp, #48]	; 0x30
   1ce28:	ldr	r0, [sp, #48]	; 0x30
   1ce2c:	ror	r3, ip, #19
   1ce30:	ror	r2, r2, #18
   1ce34:	eor	r2, r2, r0, ror #7
   1ce38:	eor	r2, r2, r0, lsr #3
   1ce3c:	ldr	r0, [sp, #44]	; 0x2c
   1ce40:	eor	r3, r3, ip, ror #17
   1ce44:	add	r2, r2, r0
   1ce48:	ldr	r0, [sp, #16]
   1ce4c:	eor	r3, r3, ip, lsr #10
   1ce50:	add	r2, r2, r0
   1ce54:	add	r3, r3, r2
   1ce58:	ldr	r2, [pc, #-1396]	; 1c8ec <putc_unlocked@plt+0xb5a4>
   1ce5c:	eor	r0, lr, r9
   1ce60:	str	r3, [sp, #44]	; 0x2c
   1ce64:	add	r2, r3, r2
   1ce68:	and	r0, r0, r5
   1ce6c:	ror	r3, r5, #11
   1ce70:	eor	r0, r0, lr
   1ce74:	add	fp, r2, fp
   1ce78:	eor	r3, r3, r5, ror #6
   1ce7c:	add	fp, r0, fp
   1ce80:	eor	r3, r3, r5, ror #25
   1ce84:	add	r3, fp, r3
   1ce88:	orr	r2, r6, r1
   1ce8c:	ror	fp, r1, #13
   1ce90:	and	r0, r6, r1
   1ce94:	eor	fp, fp, r1, ror #2
   1ce98:	and	r2, r2, r7
   1ce9c:	orr	r2, r2, r0
   1cea0:	eor	fp, fp, r1, ror #22
   1cea4:	add	fp, fp, r2
   1cea8:	add	fp, fp, r3
   1ceac:	add	r8, r8, r3
   1ceb0:	ldr	r3, [sp, #40]	; 0x28
   1ceb4:	ldr	r2, [sp, #40]	; 0x28
   1ceb8:	ldr	r0, [sp, #52]	; 0x34
   1cebc:	ror	r3, r3, #19
   1cec0:	eor	r3, r3, r2, ror #17
   1cec4:	eor	r3, r3, r2, lsr #10
   1cec8:	ldr	r2, [sp, #52]	; 0x34
   1cecc:	ror	r2, r2, #18
   1ced0:	eor	r2, r2, r0, ror #7
   1ced4:	eor	r2, r2, r0, lsr #3
   1ced8:	ldr	r0, [sp, #48]	; 0x30
   1cedc:	add	r2, r2, r0
   1cee0:	ldr	r0, [sp, #20]
   1cee4:	add	r2, r2, r0
   1cee8:	add	r3, r3, r2
   1ceec:	ldr	r2, [pc, #-1540]	; 1c8f0 <putc_unlocked@plt+0xb5a8>
   1cef0:	eor	r0, r9, r5
   1cef4:	add	r2, r3, r2
   1cef8:	str	r3, [sp, #48]	; 0x30
   1cefc:	and	r0, r0, r8
   1cf00:	ror	r3, r8, #11
   1cf04:	eor	r0, r0, r9
   1cf08:	add	lr, r2, lr
   1cf0c:	eor	r3, r3, r8, ror #6
   1cf10:	add	lr, r0, lr
   1cf14:	eor	r3, r3, r8, ror #25
   1cf18:	add	r3, lr, r3
   1cf1c:	orr	r2, r1, fp
   1cf20:	ror	lr, fp, #13
   1cf24:	and	r0, r1, fp
   1cf28:	eor	lr, lr, fp, ror #2
   1cf2c:	and	r2, r2, r6
   1cf30:	orr	r2, r2, r0
   1cf34:	eor	lr, lr, fp, ror #22
   1cf38:	add	lr, lr, r2
   1cf3c:	add	lr, lr, r3
   1cf40:	add	r7, r7, r3
   1cf44:	ldr	r3, [sp, #44]	; 0x2c
   1cf48:	ldr	r2, [sp, #44]	; 0x2c
   1cf4c:	ror	r3, r3, #19
   1cf50:	eor	r3, r3, r2, ror #17
   1cf54:	eor	r3, r3, r2, lsr #10
   1cf58:	ldr	r2, [sp, #56]	; 0x38
   1cf5c:	ldr	r0, [sp, #56]	; 0x38
   1cf60:	ror	r2, r2, #18
   1cf64:	eor	r2, r2, r0, ror #7
   1cf68:	eor	r2, r2, r0, lsr #3
   1cf6c:	ldr	r0, [sp, #52]	; 0x34
   1cf70:	add	r2, r2, r0
   1cf74:	ldr	r0, [sp, #24]
   1cf78:	add	r2, r2, r0
   1cf7c:	add	r3, r3, r2
   1cf80:	ldr	r2, [pc, #-1684]	; 1c8f4 <putc_unlocked@plt+0xb5ac>
   1cf84:	eor	r0, r5, r8
   1cf88:	add	r2, r3, r2
   1cf8c:	and	r0, r0, r7
   1cf90:	eor	r0, r0, r5
   1cf94:	add	r9, r2, r9
   1cf98:	str	r3, [sp, #52]	; 0x34
   1cf9c:	add	r3, r0, r9
   1cfa0:	ror	r9, r7, #11
   1cfa4:	eor	r9, r9, r7, ror #6
   1cfa8:	eor	r9, r9, r7, ror #25
   1cfac:	add	r9, r3, r9
   1cfb0:	orr	r2, fp, lr
   1cfb4:	ror	r3, lr, #13
   1cfb8:	and	r0, fp, lr
   1cfbc:	eor	r3, r3, lr, ror #2
   1cfc0:	and	r2, r2, r1
   1cfc4:	orr	r2, r2, r0
   1cfc8:	eor	r3, r3, lr, ror #22
   1cfcc:	add	r3, r3, r2
   1cfd0:	ldr	r2, [sp, #48]	; 0x30
   1cfd4:	ldr	r0, [sp, #48]	; 0x30
   1cfd8:	add	r6, r6, r9
   1cfdc:	ror	r2, r2, #19
   1cfe0:	eor	r2, r2, r0, ror #17
   1cfe4:	eor	r2, r2, r0, lsr #10
   1cfe8:	ldr	r0, [sp, #60]	; 0x3c
   1cfec:	add	r3, r3, r9
   1cff0:	ror	r9, r0, #18
   1cff4:	eor	r9, r9, r0, ror #7
   1cff8:	eor	r9, r9, r0, lsr #3
   1cffc:	ldr	r0, [sp, #56]	; 0x38
   1d000:	add	r9, r9, r0
   1d004:	ldr	r0, [sp, #28]
   1d008:	add	r9, r9, r0
   1d00c:	add	r2, r2, r9
   1d010:	str	r2, [sp, #56]	; 0x38
   1d014:	ldr	ip, [sp, #56]	; 0x38
   1d018:	ldr	r2, [pc, #-1832]	; 1c8f8 <putc_unlocked@plt+0xb5b0>
   1d01c:	eor	r0, r8, r7
   1d020:	add	r2, ip, r2
   1d024:	and	r0, r0, r6
   1d028:	eor	r0, r0, r8
   1d02c:	add	r5, r2, r5
   1d030:	add	sl, r0, r5
   1d034:	ror	r5, r6, #11
   1d038:	eor	r5, r5, r6, ror #6
   1d03c:	eor	r5, r5, r6, ror #25
   1d040:	add	r5, sl, r5
   1d044:	orr	r2, lr, r3
   1d048:	ror	sl, r3, #13
   1d04c:	and	r0, lr, r3
   1d050:	eor	sl, sl, r3, ror #2
   1d054:	and	r2, r2, fp
   1d058:	orr	r2, r2, r0
   1d05c:	eor	sl, sl, r3, ror #22
   1d060:	add	sl, sl, r2
   1d064:	ldr	r2, [sp, #52]	; 0x34
   1d068:	ldr	r0, [sp, #52]	; 0x34
   1d06c:	add	r1, r1, r5
   1d070:	ror	r2, r2, #19
   1d074:	eor	r2, r2, r0, ror #17
   1d078:	eor	r2, r2, r0, lsr #10
   1d07c:	ldr	r0, [sp, #64]	; 0x40
   1d080:	add	sl, sl, r5
   1d084:	ror	r9, r0, #18
   1d088:	eor	r9, r9, r0, ror #7
   1d08c:	eor	r9, r9, r0, lsr #3
   1d090:	ldr	r0, [sp, #60]	; 0x3c
   1d094:	add	r9, r9, r0
   1d098:	add	r9, r9, r4
   1d09c:	add	r2, r2, r9
   1d0a0:	str	r2, [sp, #60]	; 0x3c
   1d0a4:	ldr	ip, [sp, #60]	; 0x3c
   1d0a8:	str	r2, [sp, #80]	; 0x50
   1d0ac:	ldr	r2, [pc, #-1976]	; 1c8fc <putc_unlocked@plt+0xb5b4>
   1d0b0:	eor	r0, r7, r6
   1d0b4:	add	r2, ip, r2
   1d0b8:	and	r0, r0, r1
   1d0bc:	eor	r0, r0, r7
   1d0c0:	add	r8, r2, r8
   1d0c4:	add	r5, r0, r8
   1d0c8:	ror	r8, r1, #11
   1d0cc:	eor	r8, r8, r1, ror #6
   1d0d0:	eor	r8, r8, r1, ror #25
   1d0d4:	add	r8, r5, r8
   1d0d8:	orr	r2, r3, sl
   1d0dc:	ror	r5, sl, #13
   1d0e0:	and	r0, r3, sl
   1d0e4:	eor	r5, r5, sl, ror #2
   1d0e8:	and	r2, r2, lr
   1d0ec:	orr	r2, r2, r0
   1d0f0:	eor	r5, r5, sl, ror #22
   1d0f4:	add	r5, r5, r2
   1d0f8:	ldr	r2, [sp, #56]	; 0x38
   1d0fc:	add	fp, fp, r8
   1d100:	add	r5, r5, r8
   1d104:	ror	r8, r2, #19
   1d108:	eor	r8, r8, r2, ror #17
   1d10c:	eor	r0, r8, r2, lsr #10
   1d110:	ldr	r2, [sp, #68]	; 0x44
   1d114:	ldr	ip, [sp, #68]	; 0x44
   1d118:	ror	r2, r2, #18
   1d11c:	eor	r2, r2, ip, ror #7
   1d120:	eor	r2, r2, ip, lsr #3
   1d124:	ldr	ip, [sp, #64]	; 0x40
   1d128:	add	r8, r2, ip
   1d12c:	ldr	r2, [sp, #36]	; 0x24
   1d130:	ldr	ip, [sp, #8]
   1d134:	add	r8, r8, r2
   1d138:	ldr	r2, [pc, #-2112]	; 1c900 <putc_unlocked@plt+0xb5b8>
   1d13c:	add	r8, r0, r8
   1d140:	eor	r0, r6, r1
   1d144:	add	r2, r8, r2
   1d148:	and	r0, r0, fp
   1d14c:	eor	r0, r0, r6
   1d150:	add	r7, r2, r7
   1d154:	add	r9, r0, r7
   1d158:	ror	r7, fp, #11
   1d15c:	eor	r7, r7, fp, ror #6
   1d160:	eor	r7, r7, fp, ror #25
   1d164:	add	r7, r9, r7
   1d168:	orr	r2, sl, r5
   1d16c:	ror	r9, r5, #13
   1d170:	and	r0, sl, r5
   1d174:	eor	r9, r9, r5, ror #2
   1d178:	and	r2, r2, r3
   1d17c:	orr	r2, r2, r0
   1d180:	eor	r9, r9, r5, ror #22
   1d184:	add	r9, r9, r2
   1d188:	ldr	r2, [sp, #60]	; 0x3c
   1d18c:	add	r9, r9, r7
   1d190:	add	lr, lr, r7
   1d194:	ror	r7, r2, #19
   1d198:	eor	r7, r7, r2, ror #17
   1d19c:	eor	r0, r7, r2, lsr #10
   1d1a0:	ldr	r2, [sp, #8]
   1d1a4:	ror	r4, lr, #11
   1d1a8:	eor	r4, r4, lr, ror #6
   1d1ac:	ror	r2, r2, #18
   1d1b0:	eor	r2, r2, ip, ror #7
   1d1b4:	eor	r2, r2, ip, lsr #3
   1d1b8:	ldr	ip, [sp, #68]	; 0x44
   1d1bc:	eor	r4, r4, lr, ror #25
   1d1c0:	add	r7, r2, ip
   1d1c4:	ldr	r2, [sp, #40]	; 0x28
   1d1c8:	and	ip, r5, r9
   1d1cc:	add	r7, r7, r2
   1d1d0:	add	r7, r0, r7
   1d1d4:	ldr	r0, [pc, #-2264]	; 1c904 <putc_unlocked@plt+0xb5bc>
   1d1d8:	eor	r2, r1, fp
   1d1dc:	and	r2, r2, lr
   1d1e0:	add	r0, r7, r0
   1d1e4:	eor	r2, r2, r1
   1d1e8:	add	r0, r0, r6
   1d1ec:	add	r0, r2, r0
   1d1f0:	add	r0, r0, r4
   1d1f4:	orr	r2, r5, r9
   1d1f8:	ror	r4, r9, #13
   1d1fc:	eor	r4, r4, r9, ror #2
   1d200:	and	r2, r2, sl
   1d204:	orr	r2, r2, ip
   1d208:	eor	r4, r4, r9, ror #22
   1d20c:	add	r4, r4, r2
   1d210:	ldr	r2, [sp, #12]
   1d214:	add	r4, r4, r0
   1d218:	add	r3, r3, r0
   1d21c:	ldr	r0, [sp, #12]
   1d220:	ror	r2, r2, #18
   1d224:	str	r8, [sp, #84]	; 0x54
   1d228:	eor	r2, r2, r0, ror #7
   1d22c:	str	r7, [sp, #88]	; 0x58
   1d230:	eor	r2, r2, r0, lsr #3
   1d234:	ldr	r0, [sp, #8]
   1d238:	ror	r6, r8, #19
   1d23c:	add	r2, r2, r0
   1d240:	ldr	r0, [sp, #44]	; 0x2c
   1d244:	eor	r6, r6, r8, ror #17
   1d248:	add	r2, r2, r0
   1d24c:	eor	r6, r6, r8, lsr #10
   1d250:	add	r6, r6, r2
   1d254:	ldr	r2, [pc, #-2388]	; 1c908 <putc_unlocked@plt+0xb5c0>
   1d258:	eor	r0, fp, lr
   1d25c:	and	r0, r0, r3
   1d260:	add	r2, r6, r2
   1d264:	ror	ip, r3, #11
   1d268:	eor	r0, r0, fp
   1d26c:	add	r2, r2, r1
   1d270:	eor	ip, ip, r3, ror #6
   1d274:	eor	ip, ip, r3, ror #25
   1d278:	add	r2, r0, r2
   1d27c:	add	r2, r2, ip
   1d280:	orr	r1, r9, r4
   1d284:	ror	ip, r4, #13
   1d288:	and	r0, r9, r4
   1d28c:	eor	ip, ip, r4, ror #2
   1d290:	and	r1, r1, r5
   1d294:	orr	r1, r1, r0
   1d298:	eor	ip, ip, r4, ror #22
   1d29c:	add	ip, ip, r1
   1d2a0:	add	ip, ip, r2
   1d2a4:	add	sl, sl, r2
   1d2a8:	ldr	r2, [sp, #16]
   1d2ac:	ldr	r0, [sp, #16]
   1d2b0:	ror	r1, r7, #19
   1d2b4:	ror	r2, r2, #18
   1d2b8:	eor	r2, r2, r0, ror #7
   1d2bc:	eor	r2, r2, r0, lsr #3
   1d2c0:	ldr	r0, [sp, #12]
   1d2c4:	eor	r1, r1, r7, ror #17
   1d2c8:	add	r2, r2, r0
   1d2cc:	ldr	r0, [sp, #48]	; 0x30
   1d2d0:	eor	r1, r1, r7, lsr #10
   1d2d4:	add	r2, r2, r0
   1d2d8:	add	r2, r1, r2
   1d2dc:	str	r2, [sp, #8]
   1d2e0:	ldr	r0, [sp, #8]
   1d2e4:	str	r2, [sp, #96]	; 0x60
   1d2e8:	ldr	r2, [pc, #-2532]	; 1c90c <putc_unlocked@plt+0xb5c4>
   1d2ec:	eor	r1, lr, r3
   1d2f0:	and	r1, r1, sl
   1d2f4:	add	r2, r0, r2
   1d2f8:	ror	r0, sl, #11
   1d2fc:	eor	r1, r1, lr
   1d300:	add	r2, r2, fp
   1d304:	eor	r0, r0, sl, ror #6
   1d308:	eor	r0, r0, sl, ror #25
   1d30c:	add	r2, r1, r2
   1d310:	add	r2, r2, r0
   1d314:	orr	r1, r4, ip
   1d318:	ror	r0, ip, #13
   1d31c:	and	fp, r4, ip
   1d320:	eor	r0, r0, ip, ror #2
   1d324:	and	r1, r1, r9
   1d328:	orr	r1, r1, fp
   1d32c:	eor	r0, r0, ip, ror #22
   1d330:	add	r0, r0, r1
   1d334:	add	r0, r0, r2
   1d338:	add	r5, r5, r2
   1d33c:	ldr	r2, [sp, #20]
   1d340:	ldr	fp, [sp, #20]
   1d344:	ror	r1, r6, #19
   1d348:	ror	r2, r2, #18
   1d34c:	eor	r2, r2, fp, ror #7
   1d350:	eor	r2, r2, fp, lsr #3
   1d354:	ldr	fp, [sp, #16]
   1d358:	eor	r1, r1, r6, ror #17
   1d35c:	add	r2, r2, fp
   1d360:	ldr	fp, [sp, #52]	; 0x34
   1d364:	eor	r1, r1, r6, lsr #10
   1d368:	add	r2, r2, fp
   1d36c:	add	r2, r1, r2
   1d370:	str	r2, [sp, #12]
   1d374:	ldr	r1, [sp, #12]
   1d378:	str	r2, [sp, #100]	; 0x64
   1d37c:	ldr	r2, [pc, #-2676]	; 1c910 <putc_unlocked@plt+0xb5c8>
   1d380:	eor	fp, r3, sl
   1d384:	add	r2, r1, r2
   1d388:	and	fp, fp, r5
   1d38c:	ror	r1, r5, #11
   1d390:	eor	fp, fp, r3
   1d394:	add	lr, r2, lr
   1d398:	eor	r1, r1, r5, ror #6
   1d39c:	eor	r1, r1, r5, ror #25
   1d3a0:	add	lr, fp, lr
   1d3a4:	add	lr, lr, r1
   1d3a8:	orr	r2, ip, r0
   1d3ac:	ror	r1, r0, #13
   1d3b0:	and	fp, ip, r0
   1d3b4:	eor	r1, r1, r0, ror #2
   1d3b8:	and	r2, r2, r4
   1d3bc:	orr	r2, r2, fp
   1d3c0:	eor	r1, r1, r0, ror #22
   1d3c4:	add	r1, r1, r2
   1d3c8:	ldr	r2, [sp, #8]
   1d3cc:	add	r1, r1, lr
   1d3d0:	add	r9, r9, lr
   1d3d4:	ror	lr, r2, #19
   1d3d8:	eor	lr, lr, r2, ror #17
   1d3dc:	eor	lr, lr, r2, lsr #10
   1d3e0:	ldr	r2, [sp, #24]
   1d3e4:	ldr	fp, [sp, #24]
   1d3e8:	str	r6, [sp, #92]	; 0x5c
   1d3ec:	ror	r2, r2, #18
   1d3f0:	eor	r2, r2, fp, ror #7
   1d3f4:	eor	r2, r2, fp, lsr #3
   1d3f8:	ldr	fp, [sp, #20]
   1d3fc:	add	r2, r2, fp
   1d400:	ldr	fp, [sp, #56]	; 0x38
   1d404:	add	r2, r2, fp
   1d408:	add	r2, lr, r2
   1d40c:	ldr	lr, [pc, #-2816]	; 1c914 <putc_unlocked@plt+0xb5cc>
   1d410:	eor	fp, sl, r5
   1d414:	add	lr, r2, lr
   1d418:	str	r2, [sp, #16]
   1d41c:	str	r2, [sp, #104]	; 0x68
   1d420:	and	fp, fp, r9
   1d424:	ror	r2, r9, #11
   1d428:	eor	fp, fp, sl
   1d42c:	add	r3, lr, r3
   1d430:	eor	r2, r2, r9, ror #6
   1d434:	eor	r2, r2, r9, ror #25
   1d438:	add	r3, fp, r3
   1d43c:	add	r3, r3, r2
   1d440:	orr	lr, r0, r1
   1d444:	ror	r2, r1, #13
   1d448:	and	fp, r0, r1
   1d44c:	eor	r2, r2, r1, ror #2
   1d450:	and	lr, lr, ip
   1d454:	orr	lr, lr, fp
   1d458:	eor	r2, r2, r1, ror #22
   1d45c:	add	r2, r2, lr
   1d460:	add	r2, r2, r3
   1d464:	add	r4, r4, r3
   1d468:	ldr	r3, [sp, #12]
   1d46c:	ldr	fp, [sp, #28]
   1d470:	ror	lr, r3, #19
   1d474:	eor	lr, lr, r3, ror #17
   1d478:	eor	lr, lr, r3, lsr #10
   1d47c:	ldr	r3, [sp, #28]
   1d480:	ror	r3, r3, #18
   1d484:	eor	r3, r3, fp, ror #7
   1d488:	eor	r3, r3, fp, lsr #3
   1d48c:	ldr	fp, [sp, #24]
   1d490:	add	r3, r3, fp
   1d494:	ldr	fp, [sp, #60]	; 0x3c
   1d498:	add	r3, r3, fp
   1d49c:	add	r3, lr, r3
   1d4a0:	str	r3, [sp, #20]
   1d4a4:	ldr	fp, [sp, #20]
   1d4a8:	str	r3, [sp, #108]	; 0x6c
   1d4ac:	ldr	r3, [pc, #-2972]	; 1c918 <putc_unlocked@plt+0xb5d0>
   1d4b0:	eor	lr, r5, r9
   1d4b4:	add	r3, fp, r3
   1d4b8:	and	lr, lr, r4
   1d4bc:	add	sl, r3, sl
   1d4c0:	ror	r3, r4, #11
   1d4c4:	eor	lr, lr, r5
   1d4c8:	eor	r3, r3, r4, ror #6
   1d4cc:	eor	r3, r3, r4, ror #25
   1d4d0:	add	sl, lr, sl
   1d4d4:	add	sl, sl, r3
   1d4d8:	orr	lr, r1, r2
   1d4dc:	ror	r3, r2, #13
   1d4e0:	and	fp, r1, r2
   1d4e4:	eor	r3, r3, r2, ror #2
   1d4e8:	and	lr, lr, r0
   1d4ec:	eor	r3, r3, r2, ror #22
   1d4f0:	orr	lr, lr, fp
   1d4f4:	add	lr, r3, lr
   1d4f8:	ldr	r3, [sp, #16]
   1d4fc:	add	ip, ip, sl
   1d500:	add	sl, lr, sl
   1d504:	ror	lr, r3, #19
   1d508:	eor	lr, lr, r3, ror #17
   1d50c:	eor	lr, lr, r3, lsr #10
   1d510:	ldr	r3, [sp, #32]
   1d514:	ldr	fp, [sp, #32]
   1d518:	ror	r3, r3, #18
   1d51c:	eor	r3, r3, fp, ror #7
   1d520:	eor	r3, r3, fp, lsr #3
   1d524:	ldr	fp, [sp, #28]
   1d528:	add	r3, r3, fp
   1d52c:	add	r8, r3, r8
   1d530:	add	r3, lr, r8
   1d534:	ldr	lr, [pc, #-3104]	; 1c91c <putc_unlocked@plt+0xb5d4>
   1d538:	eor	r8, r9, r4
   1d53c:	add	lr, r3, lr
   1d540:	and	r8, r8, ip
   1d544:	add	r5, lr, r5
   1d548:	eor	r8, r8, r9
   1d54c:	add	r8, r8, r5
   1d550:	ror	r5, ip, #11
   1d554:	eor	r5, r5, ip, ror #6
   1d558:	eor	r5, r5, ip, ror #25
   1d55c:	str	r3, [sp, #24]
   1d560:	orr	lr, r2, sl
   1d564:	str	r3, [sp, #112]	; 0x70
   1d568:	add	r3, r8, r5
   1d56c:	ror	r5, sl, #13
   1d570:	and	r8, r2, sl
   1d574:	eor	r5, r5, sl, ror #2
   1d578:	and	lr, lr, r1
   1d57c:	orr	lr, lr, r8
   1d580:	eor	r5, r5, sl, ror #22
   1d584:	add	r5, r5, lr
   1d588:	add	r5, r5, r3
   1d58c:	add	r0, r0, r3
   1d590:	ldr	r3, [sp, #20]
   1d594:	ldr	r8, [sp, #36]	; 0x24
   1d598:	ror	lr, r3, #19
   1d59c:	eor	lr, lr, r3, ror #17
   1d5a0:	eor	lr, lr, r3, lsr #10
   1d5a4:	ldr	r3, [sp, #36]	; 0x24
   1d5a8:	ror	r3, r3, #18
   1d5ac:	eor	r3, r3, r8, ror #7
   1d5b0:	eor	r3, r3, r8, lsr #3
   1d5b4:	ldr	r8, [sp, #32]
   1d5b8:	add	r3, r3, r8
   1d5bc:	add	r7, r3, r7
   1d5c0:	add	r7, lr, r7
   1d5c4:	ldr	lr, [pc, #-3244]	; 1c920 <putc_unlocked@plt+0xb5d8>
   1d5c8:	eor	r8, r4, ip
   1d5cc:	add	lr, r7, lr
   1d5d0:	and	r8, r8, r0
   1d5d4:	add	r9, lr, r9
   1d5d8:	eor	r8, r8, r4
   1d5dc:	add	r8, r8, r9
   1d5e0:	ror	r9, r0, #11
   1d5e4:	eor	r9, r9, r0, ror #6
   1d5e8:	eor	r9, r9, r0, ror #25
   1d5ec:	add	r3, r8, r9
   1d5f0:	orr	lr, sl, r5
   1d5f4:	ror	r9, r5, #13
   1d5f8:	and	r8, sl, r5
   1d5fc:	eor	r9, r9, r5, ror #2
   1d600:	and	lr, lr, r2
   1d604:	orr	lr, lr, r8
   1d608:	eor	r9, r9, r5, ror #22
   1d60c:	add	r9, r9, lr
   1d610:	add	r9, r9, r3
   1d614:	add	r1, r1, r3
   1d618:	ldr	r3, [sp, #24]
   1d61c:	ldr	r8, [sp, #40]	; 0x28
   1d620:	str	r7, [sp, #116]	; 0x74
   1d624:	ror	lr, r3, #19
   1d628:	eor	lr, lr, r3, ror #17
   1d62c:	eor	lr, lr, r3, lsr #10
   1d630:	ldr	r3, [sp, #40]	; 0x28
   1d634:	ror	r3, r3, #18
   1d638:	eor	r3, r3, r8, ror #7
   1d63c:	eor	r3, r3, r8, lsr #3
   1d640:	ldr	r8, [sp, #36]	; 0x24
   1d644:	add	r3, r3, r8
   1d648:	add	r6, r3, r6
   1d64c:	ldr	r3, [pc, #-3376]	; 1c924 <putc_unlocked@plt+0xb5dc>
   1d650:	add	r6, lr, r6
   1d654:	add	r3, r6, r3
   1d658:	eor	lr, ip, r0
   1d65c:	and	lr, lr, r1
   1d660:	add	r4, r3, r4
   1d664:	ror	r3, r1, #11
   1d668:	eor	lr, lr, ip
   1d66c:	eor	r3, r3, r1, ror #6
   1d670:	eor	r3, r3, r1, ror #25
   1d674:	add	r4, lr, r4
   1d678:	add	r4, r4, r3
   1d67c:	orr	lr, r5, r9
   1d680:	ror	r3, r9, #13
   1d684:	and	r8, r5, r9
   1d688:	eor	r3, r3, r9, ror #2
   1d68c:	and	lr, lr, sl
   1d690:	eor	r3, r3, r9, ror #22
   1d694:	orr	lr, lr, r8
   1d698:	add	lr, r3, lr
   1d69c:	ror	r3, r7, #19
   1d6a0:	eor	r3, r3, r7, ror #17
   1d6a4:	eor	r7, r3, r7, lsr #10
   1d6a8:	ldr	r3, [sp, #44]	; 0x2c
   1d6ac:	add	r2, r2, r4
   1d6b0:	add	r4, lr, r4
   1d6b4:	ldr	lr, [sp, #44]	; 0x2c
   1d6b8:	ror	r3, r3, #18
   1d6bc:	ror	r8, r2, #11
   1d6c0:	eor	r3, r3, lr, ror #7
   1d6c4:	eor	r3, r3, lr, lsr #3
   1d6c8:	ldr	lr, [sp, #40]	; 0x28
   1d6cc:	eor	r8, r8, r2, ror #6
   1d6d0:	add	r3, r3, lr
   1d6d4:	ldr	lr, [sp, #8]
   1d6d8:	eor	r8, r8, r2, ror #25
   1d6dc:	add	r3, r3, lr
   1d6e0:	add	r7, r7, r3
   1d6e4:	ldr	r3, [pc, #-3524]	; 1c928 <putc_unlocked@plt+0xb5e0>
   1d6e8:	eor	lr, r0, r1
   1d6ec:	add	r3, r7, r3
   1d6f0:	and	lr, lr, r2
   1d6f4:	eor	lr, lr, r0
   1d6f8:	add	ip, r3, ip
   1d6fc:	add	ip, lr, ip
   1d700:	add	ip, ip, r8
   1d704:	orr	r3, r9, r4
   1d708:	ror	r8, r4, #13
   1d70c:	and	lr, r9, r4
   1d710:	eor	r8, r8, r4, ror #2
   1d714:	and	r3, r3, r5
   1d718:	eor	r8, r8, r4, ror #22
   1d71c:	orr	r3, r3, lr
   1d720:	add	r3, r8, r3
   1d724:	add	sl, sl, ip
   1d728:	add	ip, r3, ip
   1d72c:	ror	r3, r6, #19
   1d730:	eor	r3, r3, r6, ror #17
   1d734:	str	r6, [sp, #120]	; 0x78
   1d738:	eor	r6, r3, r6, lsr #10
   1d73c:	ldr	r3, [sp, #48]	; 0x30
   1d740:	ldr	lr, [sp, #48]	; 0x30
   1d744:	and	r8, r4, ip
   1d748:	ror	r3, r3, #18
   1d74c:	eor	r3, r3, lr, ror #7
   1d750:	eor	r3, r3, lr, lsr #3
   1d754:	ldr	lr, [sp, #44]	; 0x2c
   1d758:	str	r7, [sp, #124]	; 0x7c
   1d75c:	add	r3, r3, lr
   1d760:	ldr	lr, [sp, #12]
   1d764:	add	r3, r3, lr
   1d768:	add	r6, r6, r3
   1d76c:	ldr	r3, [pc, #-3656]	; 1c92c <putc_unlocked@plt+0xb5e4>
   1d770:	eor	lr, r1, r2
   1d774:	add	r3, r6, r3
   1d778:	and	lr, lr, sl
   1d77c:	add	r0, r3, r0
   1d780:	ror	r3, sl, #11
   1d784:	eor	lr, lr, r1
   1d788:	eor	r3, r3, sl, ror #6
   1d78c:	eor	r3, r3, sl, ror #25
   1d790:	add	r0, lr, r0
   1d794:	add	r0, r0, r3
   1d798:	orr	lr, r4, ip
   1d79c:	ror	r3, ip, #13
   1d7a0:	eor	r3, r3, ip, ror #2
   1d7a4:	and	lr, lr, r9
   1d7a8:	eor	r3, r3, ip, ror #22
   1d7ac:	orr	lr, lr, r8
   1d7b0:	add	lr, r3, lr
   1d7b4:	add	r5, r5, r0
   1d7b8:	add	r0, lr, r0
   1d7bc:	ror	lr, r7, #19
   1d7c0:	eor	lr, lr, r7, ror #17
   1d7c4:	ldr	r3, [sp, #52]	; 0x34
   1d7c8:	eor	r7, lr, r7, lsr #10
   1d7cc:	ldr	lr, [sp, #52]	; 0x34
   1d7d0:	ror	r3, r3, #18
   1d7d4:	ror	fp, r5, #11
   1d7d8:	eor	r3, r3, lr, ror #7
   1d7dc:	eor	r3, r3, lr, lsr #3
   1d7e0:	ldr	lr, [sp, #48]	; 0x30
   1d7e4:	eor	fp, fp, r5, ror #6
   1d7e8:	add	r3, r3, lr
   1d7ec:	ldr	lr, [sp, #16]
   1d7f0:	eor	fp, fp, r5, ror #25
   1d7f4:	add	lr, r3, lr
   1d7f8:	ldr	r3, [pc, #-3792]	; 1c930 <putc_unlocked@plt+0xb5e8>
   1d7fc:	add	r7, r7, lr
   1d800:	eor	lr, r2, sl
   1d804:	add	r3, r7, r3
   1d808:	and	lr, lr, r5
   1d80c:	eor	lr, lr, r2
   1d810:	add	r1, r3, r1
   1d814:	add	r1, lr, r1
   1d818:	add	r1, r1, fp
   1d81c:	orr	r3, ip, r0
   1d820:	ror	fp, r0, #13
   1d824:	and	lr, ip, r0
   1d828:	eor	fp, fp, r0, ror #2
   1d82c:	and	r3, r3, r4
   1d830:	eor	fp, fp, r0, ror #22
   1d834:	orr	r3, r3, lr
   1d838:	add	r3, fp, r3
   1d83c:	add	r9, r9, r1
   1d840:	add	r1, r3, r1
   1d844:	ror	r3, r6, #19
   1d848:	eor	r3, r3, r6, ror #17
   1d84c:	str	r6, [sp, #128]	; 0x80
   1d850:	eor	r6, r3, r6, lsr #10
   1d854:	ldr	r3, [sp, #56]	; 0x38
   1d858:	str	r7, [sp, #132]	; 0x84
   1d85c:	ldr	lr, [sp, #56]	; 0x38
   1d860:	ror	r3, r3, #18
   1d864:	eor	r3, r3, lr, ror #7
   1d868:	eor	r3, r3, lr, lsr #3
   1d86c:	ldr	lr, [sp, #52]	; 0x34
   1d870:	add	r3, r3, lr
   1d874:	ldr	lr, [sp, #20]
   1d878:	add	r3, r3, lr
   1d87c:	add	r6, r6, r3
   1d880:	ldr	r3, [pc, #-3924]	; 1c934 <putc_unlocked@plt+0xb5ec>
   1d884:	eor	lr, sl, r5
   1d888:	add	r3, r6, r3
   1d88c:	and	lr, lr, r9
   1d890:	add	r2, r3, r2
   1d894:	ror	r3, r9, #11
   1d898:	eor	lr, lr, sl
   1d89c:	eor	r3, r3, r9, ror #6
   1d8a0:	eor	r3, r3, r9, ror #25
   1d8a4:	add	r2, lr, r2
   1d8a8:	add	r2, r2, r3
   1d8ac:	str	r6, [sp, #136]	; 0x88
   1d8b0:	orr	r3, r0, r1
   1d8b4:	ror	r6, r1, #13
   1d8b8:	and	lr, r0, r1
   1d8bc:	and	r3, r3, ip
   1d8c0:	eor	r6, r6, r1, ror #2
   1d8c4:	orr	r3, r3, lr
   1d8c8:	eor	r6, r6, r1, ror #22
   1d8cc:	add	r6, r6, r3
   1d8d0:	ldr	r3, [sp, #60]	; 0x3c
   1d8d4:	add	r6, r6, r2
   1d8d8:	add	r4, r4, r2
   1d8dc:	ldr	r2, [sp, #60]	; 0x3c
   1d8e0:	ror	r3, r3, #18
   1d8e4:	ror	lr, r7, #19
   1d8e8:	eor	r3, r3, r2, ror #7
   1d8ec:	eor	r3, r3, r2, lsr #3
   1d8f0:	ldr	r2, [sp, #56]	; 0x38
   1d8f4:	eor	lr, lr, r7, ror #17
   1d8f8:	add	r3, r3, r2
   1d8fc:	ldr	r2, [sp, #24]
   1d900:	eor	r7, lr, r7, lsr #10
   1d904:	add	r3, r3, r2
   1d908:	add	r7, r7, r3
   1d90c:	ldr	r3, [pc, #-4060]	; 1c938 <putc_unlocked@plt+0xb5f0>
   1d910:	eor	r2, r5, r9
   1d914:	add	r3, r7, r3
   1d918:	add	sl, r3, sl
   1d91c:	and	r2, r2, r4
   1d920:	ror	r3, r4, #11
   1d924:	eor	r2, r2, r5
   1d928:	eor	r3, r3, r4, ror #6
   1d92c:	add	sl, r2, sl
   1d930:	eor	r3, r3, r4, ror #25
   1d934:	add	sl, sl, r3
   1d938:	orr	r3, r1, r6
   1d93c:	and	r3, r3, r0
   1d940:	str	r7, [sp, #140]	; 0x8c
   1d944:	and	r7, r1, r6
   1d948:	orr	r7, r3, r7
   1d94c:	ror	r2, r6, #13
   1d950:	ldr	r3, [sp, #4]
   1d954:	eor	r2, r2, r6, ror #2
   1d958:	eor	r2, r2, r6, ror #22
   1d95c:	add	r2, r2, r7
   1d960:	ldr	r7, [r3]
   1d964:	ldr	r8, [r3, #16]
   1d968:	ldr	fp, [r3, #8]
   1d96c:	ldr	lr, [r3, #12]
   1d970:	add	r7, r2, r7
   1d974:	ldr	r2, [r3, #4]
   1d978:	add	ip, ip, r8
   1d97c:	add	r7, r7, sl
   1d980:	add	r6, r6, r2
   1d984:	add	lr, r0, lr
   1d988:	add	fp, r1, fp
   1d98c:	add	sl, ip, sl
   1d990:	str	r7, [r3]
   1d994:	str	r6, [r3, #4]
   1d998:	str	fp, [r3, #8]
   1d99c:	str	lr, [r3, #12]
   1d9a0:	str	sl, [r3, #16]
   1d9a4:	ldr	r2, [sp, #4]
   1d9a8:	ldr	r3, [r3, #20]
   1d9ac:	add	r3, r4, r3
   1d9b0:	str	r3, [r2, #20]
   1d9b4:	ldr	r2, [r2, #24]
   1d9b8:	add	r9, r9, r2
   1d9bc:	ldr	r2, [sp, #4]
   1d9c0:	ldr	r0, [r2, #28]
   1d9c4:	str	r9, [r2, #24]
   1d9c8:	add	r5, r5, r0
   1d9cc:	str	r5, [r2, #28]
   1d9d0:	b	1b7b4 <putc_unlocked@plt+0xa46c>
   1d9d4:	push	{r4, r5, r6, lr}
   1d9d8:	mov	r4, r0
   1d9dc:	ldr	r0, [r0, #40]	; 0x28
   1d9e0:	ldr	r3, [r4, #32]
   1d9e4:	cmp	r0, #55	; 0x37
   1d9e8:	add	r3, r0, r3
   1d9ec:	movls	r5, #16
   1d9f0:	movhi	r5, #32
   1d9f4:	cmp	r0, r3
   1d9f8:	str	r3, [r4, #32]
   1d9fc:	ldrhi	r2, [r4, #36]	; 0x24
   1da00:	add	r6, r4, #44	; 0x2c
   1da04:	addhi	r2, r2, #1
   1da08:	strhi	r2, [r4, #36]	; 0x24
   1da0c:	ldr	r1, [r4, #36]	; 0x24
   1da10:	lsr	r2, r3, #29
   1da14:	lsl	r3, r3, #3
   1da18:	orr	r2, r2, r1, lsl #3
   1da1c:	add	r1, r4, r5, lsl #2
   1da20:	sub	r5, r5, #-1073741822	; 0xc0000002
   1da24:	rev	r2, r2
   1da28:	lsl	r5, r5, #2
   1da2c:	rev	r3, r3
   1da30:	str	r2, [r1, #36]	; 0x24
   1da34:	str	r3, [r1, #40]	; 0x28
   1da38:	sub	r2, r5, r0
   1da3c:	ldr	r1, [pc, #24]	; 1da5c <putc_unlocked@plt+0xc714>
   1da40:	add	r0, r6, r0
   1da44:	bl	11090 <memcpy@plt>
   1da48:	mov	r2, r4
   1da4c:	add	r1, r5, #8
   1da50:	mov	r0, r6
   1da54:	pop	{r4, r5, r6, lr}
   1da58:	b	1b758 <putc_unlocked@plt+0xa410>
   1da5c:			; <UNDEFINED> instruction: 0x000391b8
   1da60:	push	{r4, r5, r6, lr}
   1da64:	mov	r4, r0
   1da68:	mov	r5, r1
   1da6c:	bl	1d9d4 <putc_unlocked@plt+0xc68c>
   1da70:	mov	r1, r5
   1da74:	mov	r0, r4
   1da78:	pop	{r4, r5, r6, lr}
   1da7c:	b	1b710 <putc_unlocked@plt+0xa3c8>
   1da80:	push	{r4, r5, r6, lr}
   1da84:	mov	r4, r0
   1da88:	mov	r5, r1
   1da8c:	bl	1d9d4 <putc_unlocked@plt+0xc68c>
   1da90:	mov	r1, r5
   1da94:	mov	r0, r4
   1da98:	pop	{r4, r5, r6, lr}
   1da9c:	b	1b734 <putc_unlocked@plt+0xa3ec>
   1daa0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1daa4:	mov	r6, r0
   1daa8:	ldr	r8, [r2, #40]	; 0x28
   1daac:	mov	r4, r1
   1dab0:	cmp	r8, #0
   1dab4:	mov	r5, r2
   1dab8:	beq	1db28 <putc_unlocked@plt+0xc7e0>
   1dabc:	rsb	r7, r8, #128	; 0x80
   1dac0:	cmp	r7, r1
   1dac4:	movcs	r7, r1
   1dac8:	add	r9, r2, #44	; 0x2c
   1dacc:	mov	r1, r0
   1dad0:	mov	r2, r7
   1dad4:	add	r0, r9, r8
   1dad8:	bl	11090 <memcpy@plt>
   1dadc:	ldr	r1, [r5, #40]	; 0x28
   1dae0:	add	r1, r7, r1
   1dae4:	cmp	r1, #64	; 0x40
   1dae8:	str	r1, [r5, #40]	; 0x28
   1daec:	bls	1db20 <putc_unlocked@plt+0xc7d8>
   1daf0:	mov	r2, r5
   1daf4:	bic	r1, r1, #63	; 0x3f
   1daf8:	mov	r0, r9
   1dafc:	bl	1b758 <putc_unlocked@plt+0xa410>
   1db00:	ldr	r2, [r5, #40]	; 0x28
   1db04:	add	r1, r8, r7
   1db08:	and	r2, r2, #63	; 0x3f
   1db0c:	bic	r1, r1, #63	; 0x3f
   1db10:	str	r2, [r5, #40]	; 0x28
   1db14:	add	r1, r9, r1
   1db18:	mov	r0, r9
   1db1c:	bl	11090 <memcpy@plt>
   1db20:	add	r6, r6, r7
   1db24:	sub	r4, r4, r7
   1db28:	cmp	r4, #63	; 0x3f
   1db2c:	bls	1db60 <putc_unlocked@plt+0xc818>
   1db30:	tst	r6, #3
   1db34:	movne	r7, r4
   1db38:	addne	r8, r5, #44	; 0x2c
   1db3c:	movne	r9, #64	; 0x40
   1db40:	bne	1db98 <putc_unlocked@plt+0xc850>
   1db44:	bic	r7, r4, #63	; 0x3f
   1db48:	mov	r0, r6
   1db4c:	mov	r2, r5
   1db50:	mov	r1, r7
   1db54:	bl	1b758 <putc_unlocked@plt+0xa410>
   1db58:	add	r6, r6, r7
   1db5c:	and	r4, r4, #63	; 0x3f
   1db60:	cmp	r4, #0
   1db64:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1db68:	b	1dbbc <putc_unlocked@plt+0xc874>
   1db6c:	mov	r2, r8
   1db70:	add	r1, r3, #64	; 0x40
   1db74:	ldr	r0, [r3], #4
   1db78:	cmp	r3, r1
   1db7c:	str	r0, [r2], #4
   1db80:	bne	1db74 <putc_unlocked@plt+0xc82c>
   1db84:	mov	r2, r5
   1db88:	mov	r1, r9
   1db8c:	mov	r0, r8
   1db90:	bl	1b758 <putc_unlocked@plt+0xa410>
   1db94:	sub	r7, r7, #64	; 0x40
   1db98:	sub	r3, r4, r7
   1db9c:	cmp	r7, #64	; 0x40
   1dba0:	add	r3, r6, r3
   1dba4:	bhi	1db6c <putc_unlocked@plt+0xc824>
   1dba8:	sub	r3, r4, #1
   1dbac:	bic	r2, r3, #63	; 0x3f
   1dbb0:	lsr	r3, r3, #6
   1dbb4:	add	r6, r6, r2
   1dbb8:	sub	r4, r4, r3, lsl #6
   1dbbc:	ldr	r7, [r5, #40]	; 0x28
   1dbc0:	add	r8, r5, #44	; 0x2c
   1dbc4:	mov	r2, r4
   1dbc8:	mov	r1, r6
   1dbcc:	add	r0, r8, r7
   1dbd0:	add	r4, r7, r4
   1dbd4:	bl	11090 <memcpy@plt>
   1dbd8:	cmp	r4, #63	; 0x3f
   1dbdc:	bls	1dc04 <putc_unlocked@plt+0xc8bc>
   1dbe0:	mov	r2, r5
   1dbe4:	mov	r1, #64	; 0x40
   1dbe8:	mov	r0, r8
   1dbec:	sub	r4, r4, #64	; 0x40
   1dbf0:	bl	1b758 <putc_unlocked@plt+0xa410>
   1dbf4:	mov	r2, r4
   1dbf8:	add	r1, r5, #108	; 0x6c
   1dbfc:	mov	r0, r8
   1dc00:	bl	11090 <memcpy@plt>
   1dc04:	str	r4, [r5, #40]	; 0x28
   1dc08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dc0c:	push	{r4, r5, r6, lr}
   1dc10:	sub	sp, sp, #176	; 0xb0
   1dc14:	mov	r5, r0
   1dc18:	mov	r6, r1
   1dc1c:	add	r0, sp, #4
   1dc20:	mov	r4, r2
   1dc24:	bl	1b640 <putc_unlocked@plt+0xa2f8>
   1dc28:	add	r2, sp, #4
   1dc2c:	mov	r1, r6
   1dc30:	mov	r0, r5
   1dc34:	bl	1daa0 <putc_unlocked@plt+0xc758>
   1dc38:	mov	r1, r4
   1dc3c:	add	r0, sp, #4
   1dc40:	bl	1da60 <putc_unlocked@plt+0xc718>
   1dc44:	add	sp, sp, #176	; 0xb0
   1dc48:	pop	{r4, r5, r6, pc}
   1dc4c:	push	{r4, r5, r6, lr}
   1dc50:	sub	sp, sp, #176	; 0xb0
   1dc54:	mov	r5, r0
   1dc58:	mov	r6, r1
   1dc5c:	add	r0, sp, #4
   1dc60:	mov	r4, r2
   1dc64:	bl	1b6a8 <putc_unlocked@plt+0xa360>
   1dc68:	add	r2, sp, #4
   1dc6c:	mov	r1, r6
   1dc70:	mov	r0, r5
   1dc74:	bl	1daa0 <putc_unlocked@plt+0xc758>
   1dc78:	mov	r1, r4
   1dc7c:	add	r0, sp, #4
   1dc80:	bl	1da80 <putc_unlocked@plt+0xc738>
   1dc84:	add	sp, sp, #176	; 0xb0
   1dc88:	pop	{r4, r5, r6, pc}
   1dc8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dc90:	mov	r6, r0
   1dc94:	sub	sp, sp, #344	; 0x158
   1dc98:	ldr	r0, [pc, #204]	; 1dd6c <putc_unlocked@plt+0xca24>
   1dc9c:	mov	r8, r1
   1dca0:	mov	r4, r2
   1dca4:	mov	r7, r3
   1dca8:	bl	3509c <putc_unlocked@plt+0x23d54>
   1dcac:	subs	r5, r0, #0
   1dcb0:	beq	1dd18 <putc_unlocked@plt+0xc9d0>
   1dcb4:	mov	r0, sp
   1dcb8:	blx	r4
   1dcbc:	mov	sl, #1
   1dcc0:	mov	r9, #32768	; 0x8000
   1dcc4:	mov	r4, #0
   1dcc8:	mov	r0, r6
   1dccc:	bl	1130c <feof_unlocked@plt>
   1dcd0:	cmp	r0, #0
   1dcd4:	bne	1dd34 <putc_unlocked@plt+0xc9ec>
   1dcd8:	rsb	r2, r4, #32768	; 0x8000
   1dcdc:	add	r0, r5, r4
   1dce0:	mov	r3, r6
   1dce4:	mov	r1, sl
   1dce8:	bl	112d0 <fread_unlocked@plt>
   1dcec:	add	r4, r4, r0
   1dcf0:	cmp	r4, #32768	; 0x8000
   1dcf4:	beq	1dd20 <putc_unlocked@plt+0xc9d8>
   1dcf8:	cmp	r0, #0
   1dcfc:	bne	1dcc8 <putc_unlocked@plt+0xc980>
   1dd00:	mov	r0, r6
   1dd04:	bl	1112c <ferror_unlocked@plt>
   1dd08:	cmp	r0, #0
   1dd0c:	beq	1dd34 <putc_unlocked@plt+0xc9ec>
   1dd10:	mov	r0, r5
   1dd14:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   1dd18:	mov	r0, #1
   1dd1c:	b	1dd64 <putc_unlocked@plt+0xca1c>
   1dd20:	mov	r2, sp
   1dd24:	mov	r1, r9
   1dd28:	mov	r0, r5
   1dd2c:	bl	1dfc0 <putc_unlocked@plt+0xcc78>
   1dd30:	b	1dcc4 <putc_unlocked@plt+0xc97c>
   1dd34:	cmp	r4, #0
   1dd38:	beq	1dd4c <putc_unlocked@plt+0xca04>
   1dd3c:	mov	r2, sp
   1dd40:	mov	r1, r4
   1dd44:	mov	r0, r5
   1dd48:	bl	2f1d4 <putc_unlocked@plt+0x1de8c>
   1dd4c:	mov	r1, r8
   1dd50:	mov	r0, sp
   1dd54:	blx	r7
   1dd58:	mov	r0, r5
   1dd5c:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   1dd60:	mov	r0, #0
   1dd64:	add	sp, sp, #344	; 0x158
   1dd68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1dd6c:	andeq	r8, r0, r8, asr #32
   1dd70:	ldr	r3, [pc, #4]	; 1dd7c <putc_unlocked@plt+0xca34>
   1dd74:	ldr	r2, [pc, #4]	; 1dd80 <putc_unlocked@plt+0xca38>
   1dd78:	b	1dc8c <putc_unlocked@plt+0xc944>
   1dd7c:	muleq	r2, r4, r1
   1dd80:	muleq	r1, r8, sp
   1dd84:	ldr	r3, [pc, #4]	; 1dd90 <putc_unlocked@plt+0xca48>
   1dd88:	ldr	r2, [pc, #4]	; 1dd94 <putc_unlocked@plt+0xca4c>
   1dd8c:	b	1dc8c <putc_unlocked@plt+0xc944>
   1dd90:			; <UNDEFINED> instruction: 0x0002f1b4
   1dd94:	andeq	sp, r1, r8, asr lr
   1dd98:	add	r3, pc, #120	; 0x78
   1dd9c:	ldrd	r2, [r3]
   1dda0:	strd	r2, [r0]
   1dda4:	add	r3, pc, #116	; 0x74
   1dda8:	ldrd	r2, [r3]
   1ddac:	strd	r2, [r0, #8]
   1ddb0:	add	r3, pc, #112	; 0x70
   1ddb4:	ldrd	r2, [r3]
   1ddb8:	strd	r2, [r0, #16]
   1ddbc:	add	r3, pc, #108	; 0x6c
   1ddc0:	ldrd	r2, [r3]
   1ddc4:	strd	r2, [r0, #24]
   1ddc8:	add	r3, pc, #104	; 0x68
   1ddcc:	ldrd	r2, [r3]
   1ddd0:	strd	r2, [r0, #32]
   1ddd4:	add	r3, pc, #100	; 0x64
   1ddd8:	ldrd	r2, [r3]
   1dddc:	strd	r2, [r0, #40]	; 0x28
   1dde0:	add	r3, pc, #96	; 0x60
   1dde4:	ldrd	r2, [r3]
   1dde8:	strd	r2, [r0, #48]	; 0x30
   1ddec:	add	r3, pc, #92	; 0x5c
   1ddf0:	ldrd	r2, [r3]
   1ddf4:	strd	r2, [r0, #56]	; 0x38
   1ddf8:	mov	r3, #0
   1ddfc:	mov	r2, #0
   1de00:	strd	r2, [r0, #72]	; 0x48
   1de04:	strd	r2, [r0, #64]	; 0x40
   1de08:	mov	r3, #0
   1de0c:	str	r3, [r0, #80]	; 0x50
   1de10:	bx	lr
   1de14:	nop			; (mov r0, r0)
   1de18:	vtbl.8	d12, {d12-d13}, d8
   1de1c:	bvs	2977c0 <optarg@@GLIBC_2.4+0x24d610>
   1de20:	strbhi	sl, [sl], #1851	; 0x73b
   1de24:	bllt	1a09840 <optarg@@GLIBC_2.4+0x19bf690>
   1de28:	vcmla.f32	d15, d4, d27[0], #90
   1de2c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1de30:	svcpl	0x001d36f1
   1de34:	strbge	pc, [pc, #-1338]	; 1d902 <putc_unlocked@plt+0xc5ba>	; <UNPREDICTABLE>
   1de38:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1de3c:	tstpl	lr, pc, ror r2
   1de40:	blcs	fb8ec4 <optarg@@GLIBC_2.4+0xf6ed14>
   1de44:	blls	17807c <optarg@@GLIBC_2.4+0x12decc>
   1de48:	blx	108d3fe <optarg@@GLIBC_2.4+0x104324e>
   1de4c:	svcne	0x0083d9ab
   1de50:	cmnne	lr, #1073741854	; 0x4000001e
   1de54:	blpl	ff8512c0 <optarg@@GLIBC_2.4+0xff807110>
   1de58:	add	r3, pc, #120	; 0x78
   1de5c:	ldrd	r2, [r3]
   1de60:	strd	r2, [r0]
   1de64:	add	r3, pc, #116	; 0x74
   1de68:	ldrd	r2, [r3]
   1de6c:	strd	r2, [r0, #8]
   1de70:	add	r3, pc, #112	; 0x70
   1de74:	ldrd	r2, [r3]
   1de78:	strd	r2, [r0, #16]
   1de7c:	add	r3, pc, #108	; 0x6c
   1de80:	ldrd	r2, [r3]
   1de84:	strd	r2, [r0, #24]
   1de88:	add	r3, pc, #104	; 0x68
   1de8c:	ldrd	r2, [r3]
   1de90:	strd	r2, [r0, #32]
   1de94:	add	r3, pc, #100	; 0x64
   1de98:	ldrd	r2, [r3]
   1de9c:	strd	r2, [r0, #40]	; 0x28
   1dea0:	add	r3, pc, #96	; 0x60
   1dea4:	ldrd	r2, [r3]
   1dea8:	strd	r2, [r0, #48]	; 0x30
   1deac:	add	r3, pc, #92	; 0x5c
   1deb0:	ldrd	r2, [r3]
   1deb4:	strd	r2, [r0, #56]	; 0x38
   1deb8:	mov	r3, #0
   1debc:	mov	r2, #0
   1dec0:	strd	r2, [r0, #72]	; 0x48
   1dec4:	strd	r2, [r0, #64]	; 0x40
   1dec8:	mov	r3, #0
   1decc:	str	r3, [r0, #80]	; 0x50
   1ded0:	bx	lr
   1ded4:	nop			; (mov r0, r0)
   1ded8:	ldrdgt	r9, [r5, -r8]
   1dedc:	blgt	fef05458 <optarg@@GLIBC_2.4+0xfeebb2a8>
   1dee0:	ldrbtcc	sp, [ip], -r7, lsl #10
   1dee4:	addsvs	r2, sl, #688128	; 0xa8000
   1dee8:	rsbscc	sp, r0, r7, lsl sp
   1deec:	cmpls	r9, sl, asr r1
   1def0:			; <UNDEFINED> instruction: 0xf70e5939
   1def4:	strne	lr, [pc, #-3288]!	; 1d224 <putc_unlocked@plt+0xbedc>
   1def8:			; <UNDEFINED> instruction: 0xffc00b31
   1defc:	ldrvs	r2, [r3, -r7, ror #12]!
   1df00:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1df04:			; <UNDEFINED> instruction: 0x8eb44a87
   1df08:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1df0c:	blle	329748 <optarg@@GLIBC_2.4+0x2df598>
   1df10:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1df14:			; <UNDEFINED> instruction: 0x47b5481d
   1df18:	push	{r0, r1, r4, lr}
   1df1c:	mov	ip, r1
   1df20:	mov	r4, r0
   1df24:	mov	r3, #0
   1df28:	mov	r1, r4
   1df2c:	add	lr, ip, r3
   1df30:	ldr	r2, [r1, r3]!
   1df34:	rev	r2, r2
   1df38:	ldr	r1, [r1, #4]
   1df3c:	rev	r1, r1
   1df40:	stm	sp, {r1, r2}
   1df44:	mov	r2, sp
   1df48:	ldm	r2!, {r0, r1}
   1df4c:	str	r0, [ip, r3]
   1df50:	add	r3, r3, #8
   1df54:	cmp	r3, #64	; 0x40
   1df58:	str	r1, [lr, #4]
   1df5c:	bne	1df28 <putc_unlocked@plt+0xcbe0>
   1df60:	mov	r0, ip
   1df64:	add	sp, sp, #8
   1df68:	pop	{r4, pc}
   1df6c:	push	{r0, r1, r4, lr}
   1df70:	mov	ip, r1
   1df74:	mov	r4, r0
   1df78:	mov	r3, #0
   1df7c:	mov	r1, r4
   1df80:	add	lr, ip, r3
   1df84:	ldr	r2, [r1, r3]!
   1df88:	rev	r2, r2
   1df8c:	ldr	r1, [r1, #4]
   1df90:	rev	r1, r1
   1df94:	stm	sp, {r1, r2}
   1df98:	mov	r2, sp
   1df9c:	ldm	r2!, {r0, r1}
   1dfa0:	str	r0, [ip, r3]
   1dfa4:	add	r3, r3, #8
   1dfa8:	cmp	r3, #48	; 0x30
   1dfac:	str	r1, [lr, #4]
   1dfb0:	bne	1df7c <putc_unlocked@plt+0xcc34>
   1dfb4:	mov	r0, ip
   1dfb8:	add	sp, sp, #8
   1dfbc:	pop	{r4, pc}
   1dfc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dfc4:	sub	sp, sp, #7232	; 0x1c40
   1dfc8:	sub	sp, sp, #20
   1dfcc:	mov	ip, r2
   1dfd0:	add	r2, sp, #7104	; 0x1bc0
   1dfd4:	bic	r3, r1, #7
   1dfd8:	add	r2, r2, #12
   1dfdc:	add	r3, r0, r3
   1dfe0:	str	r3, [r2]
   1dfe4:	ldrd	r2, [ip]
   1dfe8:	ldrd	sl, [ip, #24]
   1dfec:	ldrd	r8, [ip, #48]	; 0x30
   1dff0:	strd	r2, [sp]
   1dff4:	ldrd	r2, [ip, #8]
   1dff8:	ldrd	r6, [ip, #56]	; 0x38
   1dffc:	strd	r2, [sp, #24]
   1e000:	ldrd	r2, [ip, #16]
   1e004:	strd	r2, [sp, #48]	; 0x30
   1e008:	ldrd	r2, [ip, #32]
   1e00c:	strd	r2, [sp, #8]
   1e010:	ldrd	r2, [ip, #40]	; 0x28
   1e014:	strd	r2, [sp, #40]	; 0x28
   1e018:	mov	r2, r1
   1e01c:	mov	r3, #0
   1e020:	strd	r2, [sp, #16]
   1e024:	ldrd	r4, [sp, #16]
   1e028:	ldrd	r2, [ip, #64]	; 0x40
   1e02c:	adds	r4, r4, r2
   1e030:	adc	r5, r5, r3
   1e034:	mov	r2, r4
   1e038:	mov	r3, r5
   1e03c:	ldrd	r4, [sp, #16]
   1e040:	strd	r2, [ip, #64]	; 0x40
   1e044:	cmp	r5, r3
   1e048:	cmpeq	r4, r2
   1e04c:	ldrd	r2, [ip, #72]	; 0x48
   1e050:	movhi	r1, #1
   1e054:	movls	r1, #0
   1e058:	adds	r2, r2, r1
   1e05c:	adc	r3, r3, #0
   1e060:	strd	r2, [ip, #72]	; 0x48
   1e064:	add	r3, sp, #7104	; 0x1bc0
   1e068:	add	r3, r3, #8
   1e06c:	str	r0, [r3]
   1e070:	add	r3, sp, #7104	; 0x1bc0
   1e074:	add	r2, sp, #7104	; 0x1bc0
   1e078:	add	r3, r3, #8
   1e07c:	add	r2, r2, #12
   1e080:	ldr	r3, [r3]
   1e084:	ldr	r2, [r2]
   1e088:	cmp	r3, r2
   1e08c:	bcc	1e09c <putc_unlocked@plt+0xcd54>
   1e090:	add	sp, sp, #7232	; 0x1c40
   1e094:	add	sp, sp, #20
   1e098:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e09c:	mov	r3, #0
   1e0a0:	add	r2, sp, #7104	; 0x1bc0
   1e0a4:	add	r2, r2, #8
   1e0a8:	add	lr, sp, #7104	; 0x1bc0
   1e0ac:	ldr	r2, [r2]
   1e0b0:	add	lr, lr, #16
   1e0b4:	ldr	r1, [r2, r3]!
   1e0b8:	rev	r1, r1
   1e0bc:	ldr	r0, [r2, #4]
   1e0c0:	mov	r2, r3
   1e0c4:	add	r3, r3, #8
   1e0c8:	rev	r0, r0
   1e0cc:	cmp	r3, #128	; 0x80
   1e0d0:	str	r0, [r2, lr]!
   1e0d4:	str	r1, [r2, #4]
   1e0d8:	bne	1e0a0 <putc_unlocked@plt+0xcd58>
   1e0dc:	add	r3, sp, #7104	; 0x1bc0
   1e0e0:	add	r3, r3, #8
   1e0e4:	add	r2, sp, #7104	; 0x1bc0
   1e0e8:	ldr	r3, [r3]
   1e0ec:	add	r2, r2, #8
   1e0f0:	add	r3, r3, #128	; 0x80
   1e0f4:	str	r3, [r2]
   1e0f8:	ldr	r3, [sp, #8]
   1e0fc:	ldr	r2, [sp, #12]
   1e100:	add	r5, pc, #888	; 0x378
   1e104:	ldrd	r4, [r5]
   1e108:	lsr	r3, r3, #14
   1e10c:	orr	r3, r3, r2, lsl #18
   1e110:	str	r3, [sp, #1224]	; 0x4c8
   1e114:	lsr	r3, r2, #14
   1e118:	ldr	r2, [sp, #8]
   1e11c:	orr	r3, r3, r2, lsl #18
   1e120:	str	r3, [sp, #1228]	; 0x4cc
   1e124:	lsr	r3, r2, #18
   1e128:	ldr	r2, [sp, #12]
   1e12c:	orr	r3, r3, r2, lsl #14
   1e130:	str	r3, [sp, #1232]	; 0x4d0
   1e134:	lsr	r3, r2, #18
   1e138:	ldr	r2, [sp, #8]
   1e13c:	orr	r3, r3, r2, lsl #14
   1e140:	str	r3, [sp, #1236]	; 0x4d4
   1e144:	add	r3, sp, #1216	; 0x4c0
   1e148:	add	r3, r3, #8
   1e14c:	ldrd	r0, [r3]
   1e150:	add	r3, sp, #1232	; 0x4d0
   1e154:	ldrd	r2, [r3]
   1e158:	eor	r1, r1, r3
   1e15c:	ldr	r3, [sp, #12]
   1e160:	eor	r0, r0, r2
   1e164:	ldr	r2, [sp, #8]
   1e168:	lsl	r3, r3, #23
   1e16c:	orr	r3, r3, r2, lsr #9
   1e170:	str	r3, [sp, #1244]	; 0x4dc
   1e174:	lsl	r3, r2, #23
   1e178:	ldr	r2, [sp, #12]
   1e17c:	orr	r3, r3, r2, lsr #9
   1e180:	str	r3, [sp, #1240]	; 0x4d8
   1e184:	add	r3, sp, #1232	; 0x4d0
   1e188:	add	r3, r3, #8
   1e18c:	ldrd	r2, [r3]
   1e190:	eor	r2, r2, r0
   1e194:	eor	r3, r3, r1
   1e198:	mov	r0, r2
   1e19c:	mov	r1, r3
   1e1a0:	ldrd	r2, [lr]
   1e1a4:	add	lr, sp, #1280	; 0x500
   1e1a8:	adds	r2, r2, r4
   1e1ac:	adc	r3, r3, r5
   1e1b0:	adds	r2, r2, r6
   1e1b4:	adc	r3, r3, r7
   1e1b8:	adds	r0, r0, r2
   1e1bc:	ldrd	r6, [sp, #40]	; 0x28
   1e1c0:	adc	r1, r1, r3
   1e1c4:	ldrd	r2, [sp, #8]
   1e1c8:	eor	r7, r7, r9
   1e1cc:	eor	r6, r6, r8
   1e1d0:	and	r3, r3, r7
   1e1d4:	and	r2, r2, r6
   1e1d8:	mov	r7, r3
   1e1dc:	ldr	r3, [sp]
   1e1e0:	mov	r6, r2
   1e1e4:	ldr	r2, [sp, #4]
   1e1e8:	lsr	r3, r3, #28
   1e1ec:	eor	r6, r6, r8
   1e1f0:	orr	r3, r3, r2, lsl #4
   1e1f4:	str	r3, [sp, #1248]	; 0x4e0
   1e1f8:	lsr	r3, r2, #28
   1e1fc:	ldr	r2, [sp]
   1e200:	adds	r6, r6, r0
   1e204:	eor	r7, r7, r9
   1e208:	orr	r3, r3, r2, lsl #4
   1e20c:	str	r3, [sp, #1252]	; 0x4e4
   1e210:	ldr	r3, [sp, #4]
   1e214:	adc	r7, r7, r1
   1e218:	add	r1, sp, #1248	; 0x4e0
   1e21c:	lsl	r3, r3, #30
   1e220:	orr	r3, r3, r2, lsr #2
   1e224:	str	r3, [sp, #1260]	; 0x4ec
   1e228:	lsl	r3, r2, #30
   1e22c:	ldr	r2, [sp, #4]
   1e230:	add	r1, r1, #8
   1e234:	adds	sl, sl, r6
   1e238:	orr	r3, r3, r2, lsr #2
   1e23c:	str	r3, [sp, #1256]	; 0x4e8
   1e240:	add	r3, sp, #1248	; 0x4e0
   1e244:	adc	fp, fp, r7
   1e248:	ldrd	r2, [r3]
   1e24c:	ldrd	r0, [r1]
   1e250:	ldrd	r4, [sp, #24]
   1e254:	eor	r3, r3, r1
   1e258:	ldr	r1, [sp, #4]
   1e25c:	eor	r2, r2, r0
   1e260:	ldr	r0, [sp]
   1e264:	lsl	r1, r1, #25
   1e268:	orr	r1, r1, r0, lsr #7
   1e26c:	str	r1, [sp, #1268]	; 0x4f4
   1e270:	lsl	r1, r0, #25
   1e274:	ldr	r0, [sp, #4]
   1e278:	orr	r1, r1, r0, lsr #7
   1e27c:	str	r1, [sp, #1264]	; 0x4f0
   1e280:	add	r1, sp, #1264	; 0x4f0
   1e284:	ldrd	r0, [r1]
   1e288:	eor	r0, r0, r2
   1e28c:	eor	r1, r1, r3
   1e290:	ldrd	r2, [sp, #24]
   1e294:	strd	r0, [sp, #16]
   1e298:	ldrd	r0, [sp]
   1e29c:	orr	r0, r0, r4
   1e2a0:	orr	r1, r1, r5
   1e2a4:	ldrd	r4, [sp, #48]	; 0x30
   1e2a8:	and	r4, r4, r0
   1e2ac:	and	r5, r5, r1
   1e2b0:	mov	r0, r4
   1e2b4:	mov	r1, r5
   1e2b8:	ldrd	r4, [sp]
   1e2bc:	and	r4, r4, r2
   1e2c0:	and	r5, r5, r3
   1e2c4:	ldrd	r2, [sp, #16]
   1e2c8:	orr	r4, r4, r0
   1e2cc:	orr	r5, r5, r1
   1e2d0:	adds	r2, r2, r4
   1e2d4:	adc	r3, r3, r5
   1e2d8:	adds	r6, r6, r2
   1e2dc:	adc	r7, r7, r3
   1e2e0:	ldrd	r0, [sp, #40]	; 0x28
   1e2e4:	ldrd	r2, [sp, #8]
   1e2e8:	add	r5, pc, #408	; 0x198
   1e2ec:	ldrd	r4, [r5]
   1e2f0:	eor	r2, r2, r0
   1e2f4:	eor	r3, r3, r1
   1e2f8:	mov	r0, r2
   1e2fc:	mov	r1, r3
   1e300:	ldrd	r2, [sp, #40]	; 0x28
   1e304:	and	r1, r1, fp
   1e308:	and	r0, r0, sl
   1e30c:	eor	r3, r3, r1
   1e310:	mov	r1, r3
   1e314:	add	r3, sp, #7104	; 0x1bc0
   1e318:	add	r3, r3, #24
   1e31c:	eor	r2, r2, r0
   1e320:	mov	r0, r2
   1e324:	ldrd	r2, [r3]
   1e328:	adds	r2, r2, r4
   1e32c:	adc	r3, r3, r5
   1e330:	adds	r2, r2, r8
   1e334:	adc	r3, r3, r9
   1e338:	adds	r0, r0, r2
   1e33c:	adc	r1, r1, r3
   1e340:	lsr	r3, sl, #14
   1e344:	orr	r3, r3, fp, lsl #18
   1e348:	str	r3, [sp, #1272]	; 0x4f8
   1e34c:	lsr	r3, fp, #14
   1e350:	orr	r3, r3, sl, lsl #18
   1e354:	str	r3, [sp, #1276]	; 0x4fc
   1e358:	lsr	r3, sl, #18
   1e35c:	orr	r3, r3, fp, lsl #14
   1e360:	str	r3, [sp, #1280]	; 0x500
   1e364:	lsr	r3, fp, #18
   1e368:	orr	r3, r3, sl, lsl #14
   1e36c:	str	r3, [sp, #1284]	; 0x504
   1e370:	ldrd	r4, [lr]
   1e374:	lsl	lr, fp, #23
   1e378:	orr	lr, lr, sl, lsr #9
   1e37c:	add	r3, sp, #1264	; 0x4f0
   1e380:	str	lr, [sp, #1292]	; 0x50c
   1e384:	add	r3, r3, #8
   1e388:	lsl	lr, sl, #23
   1e38c:	orr	lr, lr, fp, lsr #9
   1e390:	ldrd	r2, [r3]
   1e394:	str	lr, [sp, #1288]	; 0x508
   1e398:	add	lr, sp, #1280	; 0x500
   1e39c:	add	lr, lr, #8
   1e3a0:	eor	r2, r2, r4
   1e3a4:	eor	r3, r3, r5
   1e3a8:	ldrd	r4, [lr]
   1e3ac:	add	lr, sp, #1328	; 0x530
   1e3b0:	eor	r4, r4, r2
   1e3b4:	eor	r5, r5, r3
   1e3b8:	ldrd	r2, [sp, #48]	; 0x30
   1e3bc:	adds	r8, r0, r4
   1e3c0:	adc	r9, r1, r5
   1e3c4:	adds	r2, r2, r8
   1e3c8:	adc	r3, r3, r9
   1e3cc:	add	r1, sp, #1296	; 0x510
   1e3d0:	strd	r2, [sp, #32]
   1e3d4:	lsr	r3, r6, #28
   1e3d8:	orr	r3, r3, r7, lsl #4
   1e3dc:	str	r3, [sp, #1296]	; 0x510
   1e3e0:	lsr	r3, r7, #28
   1e3e4:	orr	r3, r3, r6, lsl #4
   1e3e8:	str	r3, [sp, #1300]	; 0x514
   1e3ec:	lsl	r3, r7, #30
   1e3f0:	orr	r3, r3, r6, lsr #2
   1e3f4:	str	r3, [sp, #1308]	; 0x51c
   1e3f8:	lsl	r3, r6, #30
   1e3fc:	orr	r3, r3, r7, lsr #2
   1e400:	str	r3, [sp, #1304]	; 0x518
   1e404:	add	r1, r1, #8
   1e408:	add	r3, sp, #1296	; 0x510
   1e40c:	ldrd	r0, [r1]
   1e410:	ldrd	r2, [r3]
   1e414:	ldrd	r4, [sp, #24]
   1e418:	eor	r3, r3, r1
   1e41c:	lsl	r1, r7, #25
   1e420:	orr	r1, r1, r6, lsr #7
   1e424:	str	r1, [sp, #1316]	; 0x524
   1e428:	lsl	r1, r6, #25
   1e42c:	orr	r1, r1, r7, lsr #7
   1e430:	str	r1, [sp, #1312]	; 0x520
   1e434:	add	r1, sp, #1312	; 0x520
   1e438:	eor	r2, r2, r0
   1e43c:	ldrd	r0, [r1]
   1e440:	eor	r0, r0, r2
   1e444:	eor	r1, r1, r3
   1e448:	mov	r2, r0
   1e44c:	mov	r3, r1
   1e450:	ldrd	r0, [sp]
   1e454:	orr	r0, r0, r6
   1e458:	orr	r1, r1, r7
   1e45c:	and	r4, r4, r0
   1e460:	and	r5, r5, r1
   1e464:	mov	r0, r4
   1e468:	mov	r1, r5
   1e46c:	ldrd	r4, [sp]
   1e470:	and	r4, r4, r6
   1e474:	and	r5, r5, r7
   1e478:	b	1e4a0 <putc_unlocked@plt+0xd158>
   1e47c:	nop			; (mov r0, r0)
   1e480:	strle	sl, [r8, -r2, lsr #28]!
   1e484:	addmi	r2, sl, #152, 30	; 0x260
   1e488:	mvncs	r6, #859832320	; 0x33400000
   1e48c:	teqvc	r7, r1	; <illegal shifter operand>
   1e490:	mcrr	11, 2, r3, sp, cr15
   1e494:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   1e498:			; <UNDEFINED> instruction: 0x8189dbbc
   1e49c:	ldmib	r5!, {r0, r2, r5, r7, r8, r9, fp, ip, lr, pc}
   1e4a0:	orr	r4, r4, r0
   1e4a4:	adds	r0, r4, r2
   1e4a8:	orr	r5, r5, r1
   1e4ac:	adc	r1, r5, r3
   1e4b0:	adds	r2, r0, r8
   1e4b4:	adc	r3, r1, r9
   1e4b8:	ldrd	r0, [sp, #32]
   1e4bc:	strd	r2, [sp, #16]
   1e4c0:	ldrd	r2, [sp, #8]
   1e4c4:	eor	r2, r2, sl
   1e4c8:	eor	r3, r3, fp
   1e4cc:	and	r0, r0, r2
   1e4d0:	and	r1, r1, r3
   1e4d4:	mov	r2, r0
   1e4d8:	mov	r3, r1
   1e4dc:	ldrd	r0, [sp, #8]
   1e4e0:	eor	r1, r1, r3
   1e4e4:	mov	r3, r1
   1e4e8:	add	r1, sp, #7104	; 0x1bc0
   1e4ec:	add	r1, r1, #32
   1e4f0:	eor	r0, r0, r2
   1e4f4:	ldrd	r8, [r1]
   1e4f8:	mov	r2, r0
   1e4fc:	sub	r1, pc, #116	; 0x74
   1e500:	ldrd	r0, [r1]
   1e504:	adds	r8, r8, r0
   1e508:	adc	r9, r9, r1
   1e50c:	ldrd	r0, [sp, #40]	; 0x28
   1e510:	adds	r0, r0, r8
   1e514:	adc	r1, r1, r9
   1e518:	adds	r2, r2, r0
   1e51c:	adc	r3, r3, r1
   1e520:	ldr	r1, [sp, #32]
   1e524:	ldr	r0, [sp, #36]	; 0x24
   1e528:	lsr	r1, r1, #14
   1e52c:	orr	r1, r1, r0, lsl #18
   1e530:	str	r1, [sp, #1320]	; 0x528
   1e534:	lsr	r1, r0, #14
   1e538:	ldr	r0, [sp, #32]
   1e53c:	orr	r1, r1, r0, lsl #18
   1e540:	str	r1, [sp, #1324]	; 0x52c
   1e544:	lsr	r1, r0, #18
   1e548:	ldr	r0, [sp, #36]	; 0x24
   1e54c:	orr	r1, r1, r0, lsl #14
   1e550:	str	r1, [sp, #1328]	; 0x530
   1e554:	lsr	r1, r0, #18
   1e558:	ldr	r0, [sp, #32]
   1e55c:	orr	r1, r1, r0, lsl #14
   1e560:	str	r1, [sp, #1332]	; 0x534
   1e564:	add	r1, sp, #1312	; 0x520
   1e568:	add	r1, r1, #8
   1e56c:	ldrd	r4, [lr]
   1e570:	ldrd	r0, [r1]
   1e574:	ldr	lr, [sp, #36]	; 0x24
   1e578:	eor	r0, r0, r4
   1e57c:	ldr	r4, [sp, #32]
   1e580:	lsl	lr, lr, #23
   1e584:	eor	r1, r1, r5
   1e588:	orr	lr, lr, r4, lsr #9
   1e58c:	str	lr, [sp, #1340]	; 0x53c
   1e590:	lsl	lr, r4, #23
   1e594:	ldr	r4, [sp, #36]	; 0x24
   1e598:	orr	lr, lr, r4, lsr #9
   1e59c:	str	lr, [sp, #1336]	; 0x538
   1e5a0:	add	lr, sp, #1328	; 0x530
   1e5a4:	add	lr, lr, #8
   1e5a8:	ldrd	r4, [lr]
   1e5ac:	eor	r4, r4, r0
   1e5b0:	adds	r4, r2, r4
   1e5b4:	eor	r5, r5, r1
   1e5b8:	adc	r5, r3, r5
   1e5bc:	add	r1, sp, #1344	; 0x540
   1e5c0:	strd	r4, [sp, #40]	; 0x28
   1e5c4:	ldrd	r8, [sp, #24]
   1e5c8:	ldr	r3, [sp, #16]
   1e5cc:	ldr	r2, [sp, #20]
   1e5d0:	add	r1, r1, #8
   1e5d4:	lsr	r3, r3, #28
   1e5d8:	orr	r3, r3, r2, lsl #4
   1e5dc:	str	r3, [sp, #1344]	; 0x540
   1e5e0:	lsr	r3, r2, #28
   1e5e4:	ldr	r2, [sp, #16]
   1e5e8:	adds	r8, r8, r4
   1e5ec:	adc	r9, r9, r5
   1e5f0:	orr	r3, r3, r2, lsl #4
   1e5f4:	str	r3, [sp, #1348]	; 0x544
   1e5f8:	ldr	r3, [sp, #20]
   1e5fc:	ldrd	r4, [sp]
   1e600:	lsl	r3, r3, #30
   1e604:	orr	r3, r3, r2, lsr #2
   1e608:	str	r3, [sp, #1356]	; 0x54c
   1e60c:	lsl	r3, r2, #30
   1e610:	ldr	r2, [sp, #20]
   1e614:	orr	r3, r3, r2, lsr #2
   1e618:	str	r3, [sp, #1352]	; 0x548
   1e61c:	add	r3, sp, #1344	; 0x540
   1e620:	ldrd	r0, [r1]
   1e624:	ldrd	r2, [r3]
   1e628:	eor	r3, r3, r1
   1e62c:	ldr	r1, [sp, #20]
   1e630:	eor	r2, r2, r0
   1e634:	ldr	r0, [sp, #16]
   1e638:	lsl	r1, r1, #25
   1e63c:	orr	r1, r1, r0, lsr #7
   1e640:	str	r1, [sp, #1364]	; 0x554
   1e644:	lsl	r1, r0, #25
   1e648:	ldr	r0, [sp, #20]
   1e64c:	orr	r1, r1, r0, lsr #7
   1e650:	str	r1, [sp, #1360]	; 0x550
   1e654:	add	r1, sp, #1360	; 0x550
   1e658:	ldrd	r0, [r1]
   1e65c:	eor	r0, r0, r2
   1e660:	eor	r1, r1, r3
   1e664:	mov	r2, r0
   1e668:	mov	r3, r1
   1e66c:	ldrd	r0, [sp, #16]
   1e670:	orr	r0, r0, r6
   1e674:	orr	r1, r1, r7
   1e678:	and	r4, r4, r0
   1e67c:	and	r5, r5, r1
   1e680:	mov	r0, r4
   1e684:	mov	r1, r5
   1e688:	ldrd	r4, [sp, #16]
   1e68c:	and	r4, r4, r6
   1e690:	and	r5, r5, r7
   1e694:	orr	r4, r4, r0
   1e698:	adds	r0, r4, r2
   1e69c:	orr	r5, r5, r1
   1e6a0:	adc	r1, r5, r3
   1e6a4:	ldrd	r2, [sp, #40]	; 0x28
   1e6a8:	sub	r5, pc, #536	; 0x218
   1e6ac:	ldrd	r4, [r5]
   1e6b0:	adds	r2, r2, r0
   1e6b4:	adc	r3, r3, r1
   1e6b8:	strd	r2, [sp, #24]
   1e6bc:	ldrd	r2, [sp, #32]
   1e6c0:	eor	r3, r3, fp
   1e6c4:	and	r3, r3, r9
   1e6c8:	eor	r1, r3, fp
   1e6cc:	add	r3, sp, #7104	; 0x1bc0
   1e6d0:	eor	r2, r2, sl
   1e6d4:	add	r3, r3, #40	; 0x28
   1e6d8:	and	r2, r2, r8
   1e6dc:	eor	r0, r2, sl
   1e6e0:	ldrd	r2, [r3]
   1e6e4:	adds	r2, r2, r4
   1e6e8:	adc	r3, r3, r5
   1e6ec:	ldrd	r4, [sp, #8]
   1e6f0:	adds	r4, r4, r2
   1e6f4:	adc	r5, r5, r3
   1e6f8:	lsr	r3, r8, #14
   1e6fc:	orr	r3, r3, r9, lsl #18
   1e700:	str	r3, [sp, #1368]	; 0x558
   1e704:	lsr	r3, r9, #14
   1e708:	orr	r3, r3, r8, lsl #18
   1e70c:	str	r3, [sp, #1372]	; 0x55c
   1e710:	lsr	r3, r8, #18
   1e714:	orr	r3, r3, r9, lsl #14
   1e718:	str	r3, [sp, #1376]	; 0x560
   1e71c:	lsr	r3, r9, #18
   1e720:	orr	r3, r3, r8, lsl #14
   1e724:	adds	r4, r4, r0
   1e728:	str	r3, [sp, #1380]	; 0x564
   1e72c:	add	r3, sp, #1360	; 0x550
   1e730:	adc	r5, r5, r1
   1e734:	add	r3, r3, #8
   1e738:	add	r1, sp, #1376	; 0x560
   1e73c:	ldrd	r2, [r3]
   1e740:	ldrd	r0, [r1]
   1e744:	eor	r3, r3, r1
   1e748:	lsl	r1, r9, #23
   1e74c:	orr	r1, r1, r8, lsr #9
   1e750:	str	r1, [sp, #1388]	; 0x56c
   1e754:	lsl	r1, r8, #23
   1e758:	orr	r1, r1, r9, lsr #9
   1e75c:	str	r1, [sp, #1384]	; 0x568
   1e760:	add	r1, sp, #1376	; 0x560
   1e764:	add	r1, r1, #8
   1e768:	eor	r2, r2, r0
   1e76c:	ldrd	r0, [r1]
   1e770:	eor	r0, r0, r2
   1e774:	eor	r1, r1, r3
   1e778:	ldrd	r2, [sp]
   1e77c:	adds	r4, r4, r0
   1e780:	adc	r5, r5, r1
   1e784:	adds	r2, r2, r4
   1e788:	adc	r3, r3, r5
   1e78c:	add	r1, sp, #1392	; 0x570
   1e790:	strd	r2, [sp, #40]	; 0x28
   1e794:	ldr	r3, [sp, #24]
   1e798:	ldr	r2, [sp, #28]
   1e79c:	add	r1, r1, #8
   1e7a0:	lsr	r3, r3, #28
   1e7a4:	orr	r3, r3, r2, lsl #4
   1e7a8:	str	r3, [sp, #1392]	; 0x570
   1e7ac:	lsr	r3, r2, #28
   1e7b0:	ldr	r2, [sp, #24]
   1e7b4:	orr	r3, r3, r2, lsl #4
   1e7b8:	str	r3, [sp, #1396]	; 0x574
   1e7bc:	ldr	r3, [sp, #28]
   1e7c0:	lsl	r3, r3, #30
   1e7c4:	orr	r3, r3, r2, lsr #2
   1e7c8:	str	r3, [sp, #1404]	; 0x57c
   1e7cc:	lsl	r3, r2, #30
   1e7d0:	ldr	r2, [sp, #28]
   1e7d4:	orr	r3, r3, r2, lsr #2
   1e7d8:	str	r3, [sp, #1400]	; 0x578
   1e7dc:	add	r3, sp, #1392	; 0x570
   1e7e0:	ldrd	r0, [r1]
   1e7e4:	ldrd	r2, [r3]
   1e7e8:	eor	r3, r3, r1
   1e7ec:	ldr	r1, [sp, #28]
   1e7f0:	eor	r2, r2, r0
   1e7f4:	ldr	r0, [sp, #24]
   1e7f8:	lsl	r1, r1, #25
   1e7fc:	orr	r1, r1, r0, lsr #7
   1e800:	str	r1, [sp, #1412]	; 0x584
   1e804:	lsl	r1, r0, #25
   1e808:	ldr	r0, [sp, #28]
   1e80c:	orr	r1, r1, r0, lsr #7
   1e810:	str	r1, [sp, #1408]	; 0x580
   1e814:	add	r1, sp, #1408	; 0x580
   1e818:	ldrd	r0, [r1]
   1e81c:	eor	r0, r0, r2
   1e820:	eor	r1, r1, r3
   1e824:	ldrd	r2, [sp, #24]
   1e828:	strd	r0, [sp]
   1e82c:	ldrd	r0, [sp, #16]
   1e830:	orr	r0, r0, r2
   1e834:	orr	r1, r1, r3
   1e838:	and	r2, r0, r6
   1e83c:	and	r3, r1, r7
   1e840:	ldrd	r0, [sp, #24]
   1e844:	strd	r2, [sp, #8]
   1e848:	ldrd	r2, [sp, #16]
   1e84c:	and	r2, r2, r0
   1e850:	and	r3, r3, r1
   1e854:	mov	r0, r2
   1e858:	mov	r1, r3
   1e85c:	ldrd	r2, [sp, #8]
   1e860:	orr	r2, r2, r0
   1e864:	orr	r3, r3, r1
   1e868:	mov	r0, r2
   1e86c:	mov	r1, r3
   1e870:	ldrd	r2, [sp]
   1e874:	adds	r2, r2, r0
   1e878:	adc	r3, r3, r1
   1e87c:	adds	r2, r2, r4
   1e880:	adc	r3, r3, r5
   1e884:	ldrd	r0, [sp, #32]
   1e888:	strd	r2, [sp]
   1e88c:	ldrd	r2, [sp, #40]	; 0x28
   1e890:	eor	r0, r0, r8
   1e894:	eor	r1, r1, r9
   1e898:	and	r2, r2, r0
   1e89c:	and	r3, r3, r1
   1e8a0:	mov	r0, r2
   1e8a4:	mov	r1, r3
   1e8a8:	ldrd	r2, [sp, #32]
   1e8ac:	add	r5, pc, #900	; 0x384
   1e8b0:	ldrd	r4, [r5]
   1e8b4:	eor	r3, r3, r1
   1e8b8:	mov	r1, r3
   1e8bc:	add	r3, sp, #7104	; 0x1bc0
   1e8c0:	add	r3, r3, #48	; 0x30
   1e8c4:	eor	r2, r2, r0
   1e8c8:	mov	r0, r2
   1e8cc:	ldrd	r2, [r3]
   1e8d0:	adds	r2, r2, r4
   1e8d4:	adc	r3, r3, r5
   1e8d8:	adds	sl, sl, r2
   1e8dc:	adc	fp, fp, r3
   1e8e0:	ldr	r3, [sp, #40]	; 0x28
   1e8e4:	ldr	r2, [sp, #44]	; 0x2c
   1e8e8:	adds	sl, sl, r0
   1e8ec:	lsr	r3, r3, #14
   1e8f0:	orr	r3, r3, r2, lsl #18
   1e8f4:	str	r3, [sp, #1416]	; 0x588
   1e8f8:	lsr	r3, r2, #14
   1e8fc:	ldr	r2, [sp, #40]	; 0x28
   1e900:	adc	fp, fp, r1
   1e904:	add	r1, sp, #1424	; 0x590
   1e908:	orr	r3, r3, r2, lsl #18
   1e90c:	str	r3, [sp, #1420]	; 0x58c
   1e910:	lsr	r3, r2, #18
   1e914:	ldr	r2, [sp, #44]	; 0x2c
   1e918:	orr	r3, r3, r2, lsl #14
   1e91c:	str	r3, [sp, #1424]	; 0x590
   1e920:	lsr	r3, r2, #18
   1e924:	ldr	r2, [sp, #40]	; 0x28
   1e928:	orr	r3, r3, r2, lsl #14
   1e92c:	str	r3, [sp, #1428]	; 0x594
   1e930:	add	r3, sp, #1408	; 0x580
   1e934:	add	r3, r3, #8
   1e938:	ldrd	r0, [r1]
   1e93c:	ldrd	r2, [r3]
   1e940:	eor	r3, r3, r1
   1e944:	ldr	r1, [sp, #44]	; 0x2c
   1e948:	eor	r2, r2, r0
   1e94c:	lsl	lr, r1, #23
   1e950:	ldr	r1, [sp, #40]	; 0x28
   1e954:	orr	r1, lr, r1, lsr #9
   1e958:	str	r1, [sp, #1436]	; 0x59c
   1e95c:	ldr	r1, [sp, #40]	; 0x28
   1e960:	lsl	lr, r1, #23
   1e964:	ldr	r1, [sp, #44]	; 0x2c
   1e968:	orr	r1, lr, r1, lsr #9
   1e96c:	str	r1, [sp, #1432]	; 0x598
   1e970:	add	r1, sp, #1424	; 0x590
   1e974:	add	r1, r1, #8
   1e978:	add	lr, sp, #1472	; 0x5c0
   1e97c:	ldrd	r0, [r1]
   1e980:	eor	r0, r0, r2
   1e984:	adds	sl, sl, r0
   1e988:	eor	r1, r1, r3
   1e98c:	adc	fp, fp, r1
   1e990:	adds	r2, r6, sl
   1e994:	adc	r3, r7, fp
   1e998:	add	r1, sp, #1440	; 0x5a0
   1e99c:	strd	r2, [sp, #48]	; 0x30
   1e9a0:	ldr	r3, [sp]
   1e9a4:	ldr	r2, [sp, #4]
   1e9a8:	add	r1, r1, #8
   1e9ac:	lsr	r3, r3, #28
   1e9b0:	orr	r3, r3, r2, lsl #4
   1e9b4:	str	r3, [sp, #1440]	; 0x5a0
   1e9b8:	lsr	r3, r2, #28
   1e9bc:	ldr	r2, [sp]
   1e9c0:	orr	r3, r3, r2, lsl #4
   1e9c4:	str	r3, [sp, #1444]	; 0x5a4
   1e9c8:	ldr	r3, [sp, #4]
   1e9cc:	lsl	r3, r3, #30
   1e9d0:	orr	r3, r3, r2, lsr #2
   1e9d4:	str	r3, [sp, #1452]	; 0x5ac
   1e9d8:	lsl	r3, r2, #30
   1e9dc:	ldr	r2, [sp, #4]
   1e9e0:	orr	r3, r3, r2, lsr #2
   1e9e4:	str	r3, [sp, #1448]	; 0x5a8
   1e9e8:	add	r3, sp, #1440	; 0x5a0
   1e9ec:	ldrd	r0, [r1]
   1e9f0:	ldrd	r2, [r3]
   1e9f4:	eor	r3, r3, r1
   1e9f8:	ldr	r1, [sp, #4]
   1e9fc:	eor	r2, r2, r0
   1ea00:	ldr	r0, [sp]
   1ea04:	lsl	r1, r1, #25
   1ea08:	ldrd	r4, [sp]
   1ea0c:	orr	r1, r1, r0, lsr #7
   1ea10:	str	r1, [sp, #1460]	; 0x5b4
   1ea14:	lsl	r1, r0, #25
   1ea18:	ldr	r0, [sp, #4]
   1ea1c:	ldrd	r6, [sp]
   1ea20:	orr	r1, r1, r0, lsr #7
   1ea24:	str	r1, [sp, #1456]	; 0x5b0
   1ea28:	add	r1, sp, #1456	; 0x5b0
   1ea2c:	ldrd	r0, [r1]
   1ea30:	eor	r0, r0, r2
   1ea34:	eor	r1, r1, r3
   1ea38:	mov	r2, r0
   1ea3c:	mov	r3, r1
   1ea40:	ldrd	r0, [sp, #24]
   1ea44:	orr	r0, r0, r4
   1ea48:	orr	r1, r1, r5
   1ea4c:	ldrd	r4, [sp, #16]
   1ea50:	and	r4, r4, r0
   1ea54:	and	r5, r5, r1
   1ea58:	mov	r0, r4
   1ea5c:	mov	r1, r5
   1ea60:	ldrd	r4, [sp, #24]
   1ea64:	and	r4, r4, r6
   1ea68:	and	r5, r5, r7
   1ea6c:	orr	r0, r0, r4
   1ea70:	adds	r0, r0, r2
   1ea74:	orr	r1, r1, r5
   1ea78:	adc	r1, r1, r3
   1ea7c:	adds	r2, r0, sl
   1ea80:	adc	r3, r1, fp
   1ea84:	ldrd	r0, [sp, #40]	; 0x28
   1ea88:	strd	r2, [sp, #8]
   1ea8c:	ldrd	r2, [sp, #48]	; 0x30
   1ea90:	eor	r1, r1, r9
   1ea94:	eor	r0, r0, r8
   1ea98:	and	r3, r3, r1
   1ea9c:	mov	r1, r3
   1eaa0:	add	r3, sp, #7104	; 0x1bc0
   1eaa4:	add	r3, r3, #56	; 0x38
   1eaa8:	and	r2, r2, r0
   1eaac:	ldrd	sl, [r3]
   1eab0:	mov	r0, r2
   1eab4:	add	r3, pc, #388	; 0x184
   1eab8:	ldrd	r2, [r3]
   1eabc:	eor	r0, r0, r8
   1eac0:	eor	r1, r1, r9
   1eac4:	adds	sl, sl, r2
   1eac8:	adc	fp, fp, r3
   1eacc:	ldrd	r2, [sp, #32]
   1ead0:	adds	r2, r2, sl
   1ead4:	adc	r3, r3, fp
   1ead8:	adds	r0, r0, r2
   1eadc:	adc	r1, r1, r3
   1eae0:	ldr	r3, [sp, #48]	; 0x30
   1eae4:	ldr	r2, [sp, #52]	; 0x34
   1eae8:	lsr	r3, r3, #14
   1eaec:	orr	r3, r3, r2, lsl #18
   1eaf0:	str	r3, [sp, #1464]	; 0x5b8
   1eaf4:	lsr	r3, r2, #14
   1eaf8:	ldr	r2, [sp, #48]	; 0x30
   1eafc:	orr	r3, r3, r2, lsl #18
   1eb00:	str	r3, [sp, #1468]	; 0x5bc
   1eb04:	lsr	r3, r2, #18
   1eb08:	ldr	r2, [sp, #52]	; 0x34
   1eb0c:	orr	r3, r3, r2, lsl #14
   1eb10:	str	r3, [sp, #1472]	; 0x5c0
   1eb14:	lsr	r3, r2, #18
   1eb18:	ldr	r2, [sp, #48]	; 0x30
   1eb1c:	orr	r3, r3, r2, lsl #14
   1eb20:	str	r3, [sp, #1476]	; 0x5c4
   1eb24:	add	r3, sp, #1456	; 0x5b0
   1eb28:	add	r3, r3, #8
   1eb2c:	ldrd	r4, [lr]
   1eb30:	ldrd	r2, [r3]
   1eb34:	ldr	lr, [sp, #52]	; 0x34
   1eb38:	eor	r2, r2, r4
   1eb3c:	ldr	r4, [sp, #48]	; 0x30
   1eb40:	lsl	lr, lr, #23
   1eb44:	eor	r3, r3, r5
   1eb48:	orr	lr, lr, r4, lsr #9
   1eb4c:	str	lr, [sp, #1484]	; 0x5cc
   1eb50:	lsl	lr, r4, #23
   1eb54:	ldr	r4, [sp, #52]	; 0x34
   1eb58:	orr	lr, lr, r4, lsr #9
   1eb5c:	str	lr, [sp, #1480]	; 0x5c8
   1eb60:	add	lr, sp, #1472	; 0x5c0
   1eb64:	add	lr, lr, #8
   1eb68:	ldrd	r4, [lr]
   1eb6c:	ldrd	sl, [sp, #16]
   1eb70:	eor	r5, r5, r3
   1eb74:	ldr	r3, [sp, #8]
   1eb78:	eor	r4, r4, r2
   1eb7c:	ldr	r2, [sp, #12]
   1eb80:	lsr	r3, r3, #28
   1eb84:	adds	r6, r0, r4
   1eb88:	orr	r3, r3, r2, lsl #4
   1eb8c:	str	r3, [sp, #1488]	; 0x5d0
   1eb90:	lsr	r3, r2, #28
   1eb94:	ldr	r2, [sp, #8]
   1eb98:	adc	r7, r1, r5
   1eb9c:	add	r1, sp, #1488	; 0x5d0
   1eba0:	orr	r3, r3, r2, lsl #4
   1eba4:	str	r3, [sp, #1492]	; 0x5d4
   1eba8:	ldr	r3, [sp, #12]
   1ebac:	add	r1, r1, #8
   1ebb0:	ldrd	r4, [sp, #8]
   1ebb4:	lsl	r3, r3, #30
   1ebb8:	orr	r3, r3, r2, lsr #2
   1ebbc:	str	r3, [sp, #1500]	; 0x5dc
   1ebc0:	lsl	r3, r2, #30
   1ebc4:	ldr	r2, [sp, #12]
   1ebc8:	adds	sl, sl, r6
   1ebcc:	adc	fp, fp, r7
   1ebd0:	orr	r3, r3, r2, lsr #2
   1ebd4:	str	r3, [sp, #1496]	; 0x5d8
   1ebd8:	add	r3, sp, #1488	; 0x5d0
   1ebdc:	ldrd	r0, [r1]
   1ebe0:	ldrd	r2, [r3]
   1ebe4:	strd	sl, [sp, #16]
   1ebe8:	ldrd	sl, [sp, #8]
   1ebec:	eor	r3, r3, r1
   1ebf0:	ldr	r1, [sp, #12]
   1ebf4:	eor	r2, r2, r0
   1ebf8:	ldr	r0, [sp, #8]
   1ebfc:	lsl	r1, r1, #25
   1ec00:	orr	r1, r1, r0, lsr #7
   1ec04:	str	r1, [sp, #1508]	; 0x5e4
   1ec08:	lsl	r1, r0, #25
   1ec0c:	ldr	r0, [sp, #12]
   1ec10:	orr	r1, r1, r0, lsr #7
   1ec14:	str	r1, [sp, #1504]	; 0x5e0
   1ec18:	add	r1, sp, #1504	; 0x5e0
   1ec1c:	ldrd	r0, [r1]
   1ec20:	eor	r0, r0, r2
   1ec24:	eor	r1, r1, r3
   1ec28:	mov	r2, r0
   1ec2c:	mov	r3, r1
   1ec30:	b	1ec58 <putc_unlocked@plt+0xd910>
   1ec34:	nop			; (mov r0, r0)
   1ec38:	vqrshl.u8	d27, d24, d8
   1ec3c:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   1ec40:			; <UNDEFINED> instruction: 0xb605d019
   1ec44:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   1ec48:	svcge	0x00194f9b
   1ec4c:	eorsls	r8, pc, #164, 4	; 0x4000000a
   1ec50:	ble	1b7f0b8 <optarg@@GLIBC_2.4+0x1b34f08>
   1ec54:	blge	7367b0 <optarg@@GLIBC_2.4+0x6ec600>
   1ec58:	ldrd	r0, [sp]
   1ec5c:	orr	r0, r0, r4
   1ec60:	orr	r1, r1, r5
   1ec64:	ldrd	r4, [sp, #24]
   1ec68:	and	r4, r4, r0
   1ec6c:	and	r5, r5, r1
   1ec70:	mov	r0, r4
   1ec74:	mov	r1, r5
   1ec78:	ldrd	r4, [sp]
   1ec7c:	and	r4, r4, sl
   1ec80:	and	r5, r5, fp
   1ec84:	orr	r0, r0, r4
   1ec88:	adds	r0, r0, r2
   1ec8c:	orr	r1, r1, r5
   1ec90:	adc	r1, r1, r3
   1ec94:	ldrd	r4, [sp, #40]	; 0x28
   1ec98:	ldrd	r2, [sp, #48]	; 0x30
   1ec9c:	adds	r6, r6, r0
   1eca0:	adc	r7, r7, r1
   1eca4:	eor	r4, r4, r2
   1eca8:	eor	r5, r5, r3
   1ecac:	ldrd	r2, [sp, #16]
   1ecb0:	and	r2, r2, r4
   1ecb4:	and	r3, r3, r5
   1ecb8:	mov	r4, r2
   1ecbc:	mov	r5, r3
   1ecc0:	ldrd	r2, [sp, #40]	; 0x28
   1ecc4:	eor	r3, r3, r5
   1ecc8:	mov	r5, r3
   1eccc:	add	r3, sp, #7168	; 0x1c00
   1ecd0:	eor	r2, r2, r4
   1ecd4:	ldrd	r0, [r3]
   1ecd8:	mov	r4, r2
   1ecdc:	sub	r3, pc, #156	; 0x9c
   1ece0:	ldrd	r2, [r3]
   1ece4:	adds	r0, r0, r2
   1ece8:	adc	r1, r1, r3
   1ecec:	ldr	r3, [sp, #16]
   1ecf0:	ldr	r2, [sp, #20]
   1ecf4:	adds	r0, r0, r8
   1ecf8:	lsr	r3, r3, #14
   1ecfc:	orr	r3, r3, r2, lsl #18
   1ed00:	str	r3, [sp, #1512]	; 0x5e8
   1ed04:	lsr	r3, r2, #14
   1ed08:	ldr	r2, [sp, #16]
   1ed0c:	adc	r1, r1, r9
   1ed10:	adds	r4, r4, r0
   1ed14:	orr	r3, r3, r2, lsl #18
   1ed18:	str	r3, [sp, #1516]	; 0x5ec
   1ed1c:	lsr	r3, r2, #18
   1ed20:	ldr	r2, [sp, #20]
   1ed24:	adc	r5, r5, r1
   1ed28:	orr	r3, r3, r2, lsl #14
   1ed2c:	str	r3, [sp, #1520]	; 0x5f0
   1ed30:	lsr	r3, r2, #18
   1ed34:	ldr	r2, [sp, #16]
   1ed38:	orr	r3, r3, r2, lsl #14
   1ed3c:	str	r3, [sp, #1524]	; 0x5f4
   1ed40:	add	r3, sp, #1504	; 0x5e0
   1ed44:	add	r3, r3, #8
   1ed48:	ldrd	r0, [r3]
   1ed4c:	add	r3, sp, #1520	; 0x5f0
   1ed50:	ldrd	r2, [r3]
   1ed54:	eor	r1, r1, r3
   1ed58:	ldr	r3, [sp, #20]
   1ed5c:	eor	r0, r0, r2
   1ed60:	ldr	r2, [sp, #16]
   1ed64:	lsl	r3, r3, #23
   1ed68:	orr	r3, r3, r2, lsr #9
   1ed6c:	str	r3, [sp, #1532]	; 0x5fc
   1ed70:	lsl	r3, r2, #23
   1ed74:	ldr	r2, [sp, #20]
   1ed78:	orr	r3, r3, r2, lsr #9
   1ed7c:	str	r3, [sp, #1528]	; 0x5f8
   1ed80:	add	r3, sp, #1520	; 0x5f0
   1ed84:	add	r3, r3, #8
   1ed88:	ldrd	r2, [r3]
   1ed8c:	eor	r2, r2, r0
   1ed90:	adds	r8, r4, r2
   1ed94:	eor	r3, r3, r1
   1ed98:	adc	r9, r5, r3
   1ed9c:	ldrd	r2, [sp, #24]
   1eda0:	add	r1, sp, #1536	; 0x600
   1eda4:	add	r1, r1, #8
   1eda8:	adds	r2, r2, r8
   1edac:	adc	r3, r3, r9
   1edb0:	ldrd	r4, [sp]
   1edb4:	strd	r2, [sp, #24]
   1edb8:	lsr	r3, r6, #28
   1edbc:	orr	r3, r3, r7, lsl #4
   1edc0:	str	r3, [sp, #1536]	; 0x600
   1edc4:	lsr	r3, r7, #28
   1edc8:	orr	r3, r3, r6, lsl #4
   1edcc:	str	r3, [sp, #1540]	; 0x604
   1edd0:	lsl	r3, r7, #30
   1edd4:	orr	r3, r3, r6, lsr #2
   1edd8:	str	r3, [sp, #1548]	; 0x60c
   1eddc:	lsl	r3, r6, #30
   1ede0:	orr	r3, r3, r7, lsr #2
   1ede4:	str	r3, [sp, #1544]	; 0x608
   1ede8:	add	r3, sp, #1536	; 0x600
   1edec:	ldrd	r0, [r1]
   1edf0:	ldrd	r2, [r3]
   1edf4:	eor	r3, r3, r1
   1edf8:	lsl	r1, r7, #25
   1edfc:	orr	r1, r1, r6, lsr #7
   1ee00:	str	r1, [sp, #1556]	; 0x614
   1ee04:	lsl	r1, r6, #25
   1ee08:	orr	r1, r1, r7, lsr #7
   1ee0c:	str	r1, [sp, #1552]	; 0x610
   1ee10:	add	r1, sp, #1552	; 0x610
   1ee14:	eor	r2, r2, r0
   1ee18:	ldrd	r0, [r1]
   1ee1c:	eor	r0, r0, r2
   1ee20:	mov	r2, r0
   1ee24:	eor	r1, r1, r3
   1ee28:	orr	r0, sl, r6
   1ee2c:	mov	r3, r1
   1ee30:	and	r4, r4, r0
   1ee34:	orr	r1, fp, r7
   1ee38:	and	r5, r5, r1
   1ee3c:	mov	r0, r4
   1ee40:	mov	r4, sl
   1ee44:	and	r4, r4, r6
   1ee48:	mov	r1, r5
   1ee4c:	mov	r5, fp
   1ee50:	and	r5, r5, r7
   1ee54:	orr	r0, r0, r4
   1ee58:	adds	r0, r0, r2
   1ee5c:	orr	r1, r1, r5
   1ee60:	adc	r1, r1, r3
   1ee64:	adds	r8, r8, r0
   1ee68:	adc	r9, r9, r1
   1ee6c:	ldrd	r2, [sp, #48]	; 0x30
   1ee70:	ldrd	r0, [sp, #16]
   1ee74:	eor	r0, r0, r2
   1ee78:	eor	r1, r1, r3
   1ee7c:	mov	r2, r0
   1ee80:	mov	r3, r1
   1ee84:	ldrd	r0, [sp, #24]
   1ee88:	and	r0, r0, r2
   1ee8c:	and	r1, r1, r3
   1ee90:	mov	r2, r0
   1ee94:	mov	r3, r1
   1ee98:	ldrd	r0, [sp, #48]	; 0x30
   1ee9c:	eor	r1, r1, r3
   1eea0:	mov	r3, r1
   1eea4:	add	r1, sp, #7168	; 0x1c00
   1eea8:	add	r1, r1, #8
   1eeac:	eor	r0, r0, r2
   1eeb0:	ldrd	r4, [r1]
   1eeb4:	mov	r2, r0
   1eeb8:	sub	r1, pc, #624	; 0x270
   1eebc:	ldrd	r0, [r1]
   1eec0:	adds	r4, r4, r0
   1eec4:	adc	r5, r5, r1
   1eec8:	ldrd	r0, [sp, #40]	; 0x28
   1eecc:	adds	r0, r0, r4
   1eed0:	adc	r1, r1, r5
   1eed4:	adds	r4, r0, r2
   1eed8:	adc	r5, r1, r3
   1eedc:	ldr	r3, [sp, #24]
   1eee0:	lsr	r1, r3, #14
   1eee4:	ldr	r3, [sp, #28]
   1eee8:	orr	r3, r1, r3, lsl #18
   1eeec:	str	r3, [sp, #1560]	; 0x618
   1eef0:	ldr	r3, [sp, #28]
   1eef4:	lsr	r1, r3, #14
   1eef8:	ldr	r3, [sp, #24]
   1eefc:	orr	r3, r1, r3, lsl #18
   1ef00:	str	r3, [sp, #1564]	; 0x61c
   1ef04:	ldr	r3, [sp, #24]
   1ef08:	lsr	r1, r3, #18
   1ef0c:	ldr	r3, [sp, #28]
   1ef10:	orr	r3, r1, r3, lsl #14
   1ef14:	str	r3, [sp, #1568]	; 0x620
   1ef18:	ldr	r3, [sp, #28]
   1ef1c:	lsr	r1, r3, #18
   1ef20:	ldr	r3, [sp, #24]
   1ef24:	orr	r3, r1, r3, lsl #14
   1ef28:	str	r3, [sp, #1572]	; 0x624
   1ef2c:	add	r3, sp, #1552	; 0x610
   1ef30:	add	r3, r3, #8
   1ef34:	ldrd	r0, [r3]
   1ef38:	add	r3, sp, #1568	; 0x620
   1ef3c:	ldrd	r2, [r3]
   1ef40:	eor	r1, r1, r3
   1ef44:	ldr	r3, [sp, #28]
   1ef48:	eor	r0, r0, r2
   1ef4c:	lsl	lr, r3, #23
   1ef50:	ldr	r3, [sp, #24]
   1ef54:	orr	r3, lr, r3, lsr #9
   1ef58:	str	r3, [sp, #1580]	; 0x62c
   1ef5c:	ldr	r3, [sp, #24]
   1ef60:	lsl	lr, r3, #23
   1ef64:	ldr	r3, [sp, #28]
   1ef68:	orr	r3, lr, r3, lsr #9
   1ef6c:	str	r3, [sp, #1576]	; 0x628
   1ef70:	add	r3, sp, #1568	; 0x620
   1ef74:	add	r3, r3, #8
   1ef78:	add	lr, sp, #1616	; 0x650
   1ef7c:	ldrd	r2, [r3]
   1ef80:	eor	r2, r2, r0
   1ef84:	adds	r4, r4, r2
   1ef88:	eor	r3, r3, r1
   1ef8c:	adc	r5, r5, r3
   1ef90:	ldrd	r2, [sp]
   1ef94:	add	r1, sp, #1584	; 0x630
   1ef98:	add	r1, r1, #8
   1ef9c:	adds	r2, r2, r4
   1efa0:	adc	r3, r3, r5
   1efa4:	strd	r2, [sp, #32]
   1efa8:	lsr	r3, r8, #28
   1efac:	orr	r3, r3, r9, lsl #4
   1efb0:	str	r3, [sp, #1584]	; 0x630
   1efb4:	lsr	r3, r9, #28
   1efb8:	orr	r3, r3, r8, lsl #4
   1efbc:	str	r3, [sp, #1588]	; 0x634
   1efc0:	lsl	r3, r9, #30
   1efc4:	orr	r3, r3, r8, lsr #2
   1efc8:	str	r3, [sp, #1596]	; 0x63c
   1efcc:	lsl	r3, r8, #30
   1efd0:	orr	r3, r3, r9, lsr #2
   1efd4:	str	r3, [sp, #1592]	; 0x638
   1efd8:	add	r3, sp, #1584	; 0x630
   1efdc:	ldrd	r0, [r1]
   1efe0:	ldrd	r2, [r3]
   1efe4:	eor	r3, r3, r1
   1efe8:	lsl	r1, r9, #25
   1efec:	orr	r1, r1, r8, lsr #7
   1eff0:	str	r1, [sp, #1604]	; 0x644
   1eff4:	lsl	r1, r8, #25
   1eff8:	orr	r1, r1, r9, lsr #7
   1effc:	str	r1, [sp, #1600]	; 0x640
   1f000:	add	r1, sp, #1600	; 0x640
   1f004:	eor	r2, r2, r0
   1f008:	ldrd	r0, [r1]
   1f00c:	eor	r0, r0, r2
   1f010:	mov	r2, r0
   1f014:	eor	r1, r1, r3
   1f018:	orr	r0, r6, r8
   1f01c:	mov	r3, r1
   1f020:	and	sl, sl, r0
   1f024:	orr	r1, r7, r9
   1f028:	mov	r0, sl
   1f02c:	and	fp, fp, r1
   1f030:	and	sl, r6, r8
   1f034:	mov	r1, fp
   1f038:	orr	sl, sl, r0
   1f03c:	and	fp, r7, r9
   1f040:	adds	r0, sl, r2
   1f044:	orr	fp, fp, r1
   1f048:	adc	r1, fp, r3
   1f04c:	adds	r4, r4, r0
   1f050:	adc	r5, r5, r1
   1f054:	ldrd	r0, [sp, #24]
   1f058:	ldrd	r2, [sp, #16]
   1f05c:	add	fp, pc, #900	; 0x384
   1f060:	ldrd	sl, [fp]
   1f064:	eor	r2, r2, r0
   1f068:	eor	r3, r3, r1
   1f06c:	mov	r0, r2
   1f070:	mov	r1, r3
   1f074:	ldrd	r2, [sp, #32]
   1f078:	and	r2, r2, r0
   1f07c:	and	r3, r3, r1
   1f080:	mov	r0, r2
   1f084:	mov	r1, r3
   1f088:	ldrd	r2, [sp, #16]
   1f08c:	eor	r3, r3, r1
   1f090:	mov	r1, r3
   1f094:	add	r3, sp, #7168	; 0x1c00
   1f098:	add	r3, r3, #16
   1f09c:	eor	r2, r2, r0
   1f0a0:	mov	r0, r2
   1f0a4:	ldrd	r2, [r3]
   1f0a8:	adds	r2, r2, sl
   1f0ac:	adc	r3, r3, fp
   1f0b0:	ldrd	sl, [sp, #48]	; 0x30
   1f0b4:	adds	sl, sl, r2
   1f0b8:	adc	fp, fp, r3
   1f0bc:	ldr	r3, [sp, #32]
   1f0c0:	ldr	r2, [sp, #36]	; 0x24
   1f0c4:	adds	r0, r0, sl
   1f0c8:	lsr	r3, r3, #14
   1f0cc:	orr	r3, r3, r2, lsl #18
   1f0d0:	str	r3, [sp, #1608]	; 0x648
   1f0d4:	lsr	r3, r2, #14
   1f0d8:	ldr	r2, [sp, #32]
   1f0dc:	adc	r1, r1, fp
   1f0e0:	orr	r3, r3, r2, lsl #18
   1f0e4:	str	r3, [sp, #1612]	; 0x64c
   1f0e8:	lsr	r3, r2, #18
   1f0ec:	ldr	r2, [sp, #36]	; 0x24
   1f0f0:	orr	r3, r3, r2, lsl #14
   1f0f4:	str	r3, [sp, #1616]	; 0x650
   1f0f8:	lsr	r3, r2, #18
   1f0fc:	ldr	r2, [sp, #32]
   1f100:	orr	r3, r3, r2, lsl #14
   1f104:	str	r3, [sp, #1620]	; 0x654
   1f108:	add	r3, sp, #1600	; 0x640
   1f10c:	add	r3, r3, #8
   1f110:	ldrd	sl, [lr]
   1f114:	ldrd	r2, [r3]
   1f118:	ldr	lr, [sp, #36]	; 0x24
   1f11c:	eor	r2, r2, sl
   1f120:	ldr	sl, [sp, #32]
   1f124:	lsl	lr, lr, #23
   1f128:	eor	r3, r3, fp
   1f12c:	orr	lr, lr, sl, lsr #9
   1f130:	str	lr, [sp, #1628]	; 0x65c
   1f134:	lsl	lr, sl, #23
   1f138:	ldr	sl, [sp, #36]	; 0x24
   1f13c:	orr	lr, lr, sl, lsr #9
   1f140:	str	lr, [sp, #1624]	; 0x658
   1f144:	add	lr, sp, #1616	; 0x650
   1f148:	add	lr, lr, #8
   1f14c:	ldrd	sl, [lr]
   1f150:	add	lr, sp, #7168	; 0x1c00
   1f154:	add	lr, lr, #24
   1f158:	eor	sl, sl, r2
   1f15c:	eor	fp, fp, r3
   1f160:	ldrd	r2, [sp, #8]
   1f164:	adds	sl, r0, sl
   1f168:	adc	fp, r1, fp
   1f16c:	adds	r2, r2, sl
   1f170:	adc	r3, r3, fp
   1f174:	add	r1, sp, #1632	; 0x660
   1f178:	strd	r2, [sp, #40]	; 0x28
   1f17c:	lsr	r3, r4, #28
   1f180:	orr	r3, r3, r5, lsl #4
   1f184:	str	r3, [sp, #1632]	; 0x660
   1f188:	lsr	r3, r5, #28
   1f18c:	orr	r3, r3, r4, lsl #4
   1f190:	str	r3, [sp, #1636]	; 0x664
   1f194:	lsl	r3, r5, #30
   1f198:	orr	r3, r3, r4, lsr #2
   1f19c:	str	r3, [sp, #1644]	; 0x66c
   1f1a0:	lsl	r3, r4, #30
   1f1a4:	orr	r3, r3, r5, lsr #2
   1f1a8:	str	r3, [sp, #1640]	; 0x668
   1f1ac:	add	r1, r1, #8
   1f1b0:	add	r3, sp, #1632	; 0x660
   1f1b4:	ldrd	r0, [r1]
   1f1b8:	ldrd	r2, [r3]
   1f1bc:	strd	sl, [sp]
   1f1c0:	and	sl, r8, r4
   1f1c4:	eor	r3, r3, r1
   1f1c8:	lsl	r1, r5, #25
   1f1cc:	orr	r1, r1, r4, lsr #7
   1f1d0:	str	r1, [sp, #1652]	; 0x674
   1f1d4:	lsl	r1, r4, #25
   1f1d8:	orr	r1, r1, r5, lsr #7
   1f1dc:	str	r1, [sp, #1648]	; 0x670
   1f1e0:	add	r1, sp, #1648	; 0x670
   1f1e4:	eor	r2, r2, r0
   1f1e8:	ldrd	r0, [r1]
   1f1ec:	and	fp, r9, r5
   1f1f0:	eor	r0, r0, r2
   1f1f4:	mov	r2, r0
   1f1f8:	eor	r1, r1, r3
   1f1fc:	orr	r0, r8, r4
   1f200:	mov	r3, r1
   1f204:	and	r0, r0, r6
   1f208:	orr	r1, r9, r5
   1f20c:	and	r1, r1, r7
   1f210:	orr	sl, sl, r0
   1f214:	adds	r0, sl, r2
   1f218:	orr	fp, fp, r1
   1f21c:	adc	r1, fp, r3
   1f220:	ldrd	r2, [sp]
   1f224:	ldrd	sl, [lr]
   1f228:	add	lr, sp, #1664	; 0x680
   1f22c:	adds	r2, r2, r0
   1f230:	adc	r3, r3, r1
   1f234:	ldrd	r0, [sp, #24]
   1f238:	strd	r2, [sp]
   1f23c:	ldrd	r2, [sp, #32]
   1f240:	eor	r0, r0, r2
   1f244:	eor	r1, r1, r3
   1f248:	ldrd	r2, [sp, #40]	; 0x28
   1f24c:	and	r2, r2, r0
   1f250:	and	r3, r3, r1
   1f254:	mov	r0, r2
   1f258:	mov	r1, r3
   1f25c:	ldrd	r2, [sp, #24]
   1f260:	eor	r2, r2, r0
   1f264:	eor	r3, r3, r1
   1f268:	mov	r0, r2
   1f26c:	mov	r1, r3
   1f270:	add	r3, pc, #376	; 0x178
   1f274:	ldrd	r2, [r3]
   1f278:	adds	sl, sl, r2
   1f27c:	adc	fp, fp, r3
   1f280:	mov	r2, sl
   1f284:	mov	r3, fp
   1f288:	ldrd	sl, [sp, #16]
   1f28c:	adds	sl, sl, r2
   1f290:	adc	fp, fp, r3
   1f294:	ldr	r3, [sp, #40]	; 0x28
   1f298:	ldr	r2, [sp, #44]	; 0x2c
   1f29c:	adds	r0, r0, sl
   1f2a0:	lsr	r3, r3, #14
   1f2a4:	orr	r3, r3, r2, lsl #18
   1f2a8:	str	r3, [sp, #1656]	; 0x678
   1f2ac:	lsr	r3, r2, #14
   1f2b0:	ldr	r2, [sp, #40]	; 0x28
   1f2b4:	adc	r1, r1, fp
   1f2b8:	orr	r3, r3, r2, lsl #18
   1f2bc:	str	r3, [sp, #1660]	; 0x67c
   1f2c0:	lsr	r3, r2, #18
   1f2c4:	ldr	r2, [sp, #44]	; 0x2c
   1f2c8:	orr	r3, r3, r2, lsl #14
   1f2cc:	str	r3, [sp, #1664]	; 0x680
   1f2d0:	lsr	r3, r2, #18
   1f2d4:	ldr	r2, [sp, #40]	; 0x28
   1f2d8:	orr	r3, r3, r2, lsl #14
   1f2dc:	str	r3, [sp, #1668]	; 0x684
   1f2e0:	add	r3, sp, #1648	; 0x670
   1f2e4:	add	r3, r3, #8
   1f2e8:	ldrd	sl, [lr]
   1f2ec:	ldrd	r2, [r3]
   1f2f0:	ldr	lr, [sp, #44]	; 0x2c
   1f2f4:	eor	r2, r2, sl
   1f2f8:	ldr	sl, [sp, #40]	; 0x28
   1f2fc:	lsl	lr, lr, #23
   1f300:	eor	r3, r3, fp
   1f304:	orr	lr, lr, sl, lsr #9
   1f308:	str	lr, [sp, #1676]	; 0x68c
   1f30c:	lsl	lr, sl, #23
   1f310:	ldr	sl, [sp, #44]	; 0x2c
   1f314:	orr	lr, lr, sl, lsr #9
   1f318:	str	lr, [sp, #1672]	; 0x688
   1f31c:	add	lr, sp, #1664	; 0x680
   1f320:	add	lr, lr, #8
   1f324:	ldrd	sl, [lr]
   1f328:	add	lr, sp, #7168	; 0x1c00
   1f32c:	add	lr, lr, #32
   1f330:	eor	fp, fp, r3
   1f334:	ldr	r3, [sp]
   1f338:	eor	sl, sl, r2
   1f33c:	ldr	r2, [sp, #4]
   1f340:	lsr	r3, r3, #28
   1f344:	adds	sl, r0, sl
   1f348:	orr	r3, r3, r2, lsl #4
   1f34c:	str	r3, [sp, #1680]	; 0x690
   1f350:	lsr	r3, r2, #28
   1f354:	ldr	r2, [sp]
   1f358:	adc	fp, r1, fp
   1f35c:	add	r1, sp, #1680	; 0x690
   1f360:	orr	r3, r3, r2, lsl #4
   1f364:	strd	sl, [sp, #8]
   1f368:	str	r3, [sp, #1684]	; 0x694
   1f36c:	ldr	r3, [sp, #4]
   1f370:	add	r1, r1, #8
   1f374:	adds	sl, sl, r6
   1f378:	lsl	r3, r3, #30
   1f37c:	orr	r3, r3, r2, lsr #2
   1f380:	str	r3, [sp, #1692]	; 0x69c
   1f384:	lsl	r3, r2, #30
   1f388:	ldr	r2, [sp, #4]
   1f38c:	adc	fp, fp, r7
   1f390:	ldrd	r6, [sp]
   1f394:	orr	r3, r3, r2, lsr #2
   1f398:	str	r3, [sp, #1688]	; 0x698
   1f39c:	add	r3, sp, #1680	; 0x690
   1f3a0:	ldrd	r0, [r1]
   1f3a4:	ldrd	r2, [r3]
   1f3a8:	and	r6, r6, r4
   1f3ac:	and	r7, r7, r5
   1f3b0:	eor	r3, r3, r1
   1f3b4:	ldr	r1, [sp, #4]
   1f3b8:	eor	r2, r2, r0
   1f3bc:	ldr	r0, [sp]
   1f3c0:	lsl	r1, r1, #25
   1f3c4:	orr	r1, r1, r0, lsr #7
   1f3c8:	str	r1, [sp, #1700]	; 0x6a4
   1f3cc:	lsl	r1, r0, #25
   1f3d0:	ldr	r0, [sp, #4]
   1f3d4:	orr	r1, r1, r0, lsr #7
   1f3d8:	str	r1, [sp, #1696]	; 0x6a0
   1f3dc:	add	r1, sp, #1696	; 0x6a0
   1f3e0:	b	1f408 <putc_unlocked@plt+0xe0c0>
   1f3e4:	nop			; (mov r0, r0)
   1f3e8:	movwge	r0, #12866	; 0x3242
   1f3ec:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   1f3f0:	ldrbmi	r6, [r0, #-4030]!	; 0xfffff042
   1f3f4:	addne	r5, r3, #1024	; 0x400
   1f3f8:	cdpmi	2, 14, cr11, cr4, cr12, {4}
   1f3fc:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   1f400:	ldrble	fp, [pc, #1250]!	; 1f8ea <putc_unlocked@plt+0xe5a2>
   1f404:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   1f408:	ldrd	r0, [r1]
   1f40c:	eor	r0, r0, r2
   1f410:	eor	r1, r1, r3
   1f414:	mov	r2, r0
   1f418:	mov	r3, r1
   1f41c:	ldrd	r0, [sp]
   1f420:	orr	r0, r0, r4
   1f424:	orr	r1, r1, r5
   1f428:	and	r0, r0, r8
   1f42c:	and	r1, r1, r9
   1f430:	orr	r0, r0, r6
   1f434:	adds	r0, r0, r2
   1f438:	orr	r1, r1, r7
   1f43c:	adc	r1, r1, r3
   1f440:	ldrd	r2, [sp, #8]
   1f444:	ldrd	r6, [lr]
   1f448:	add	lr, sp, #7168	; 0x1c00
   1f44c:	adds	r2, r2, r0
   1f450:	adc	r3, r3, r1
   1f454:	ldrd	r0, [sp, #32]
   1f458:	strd	r2, [sp, #8]
   1f45c:	ldrd	r2, [sp, #40]	; 0x28
   1f460:	add	lr, lr, #24
   1f464:	eor	r2, r2, r0
   1f468:	eor	r3, r3, r1
   1f46c:	and	r2, r2, sl
   1f470:	and	r3, r3, fp
   1f474:	eor	r0, r0, r2
   1f478:	eor	r1, r1, r3
   1f47c:	mov	r2, r0
   1f480:	mov	r3, r1
   1f484:	sub	r1, pc, #148	; 0x94
   1f488:	ldrd	r0, [r1]
   1f48c:	adds	r6, r6, r0
   1f490:	adc	r7, r7, r1
   1f494:	mov	r0, r6
   1f498:	mov	r1, r7
   1f49c:	ldrd	r6, [sp, #24]
   1f4a0:	adds	r6, r6, r0
   1f4a4:	adc	r7, r7, r1
   1f4a8:	adds	r6, r6, r2
   1f4ac:	adc	r7, r7, r3
   1f4b0:	lsr	r3, sl, #14
   1f4b4:	orr	r3, r3, fp, lsl #18
   1f4b8:	str	r3, [sp, #1704]	; 0x6a8
   1f4bc:	lsr	r3, fp, #14
   1f4c0:	orr	r3, r3, sl, lsl #18
   1f4c4:	str	r3, [sp, #1708]	; 0x6ac
   1f4c8:	lsr	r3, sl, #18
   1f4cc:	orr	r3, r3, fp, lsl #14
   1f4d0:	str	r3, [sp, #1712]	; 0x6b0
   1f4d4:	lsr	r3, fp, #18
   1f4d8:	orr	r3, r3, sl, lsl #14
   1f4dc:	str	r3, [sp, #1716]	; 0x6b4
   1f4e0:	add	r3, sp, #1696	; 0x6a0
   1f4e4:	add	r3, r3, #8
   1f4e8:	ldrd	r0, [r3]
   1f4ec:	add	r3, sp, #1712	; 0x6b0
   1f4f0:	ldrd	r2, [r3]
   1f4f4:	eor	r1, r1, r3
   1f4f8:	lsl	r3, fp, #23
   1f4fc:	orr	r3, r3, sl, lsr #9
   1f500:	str	r3, [sp, #1724]	; 0x6bc
   1f504:	lsl	r3, sl, #23
   1f508:	orr	r3, r3, fp, lsr #9
   1f50c:	str	r3, [sp, #1720]	; 0x6b8
   1f510:	add	r3, sp, #1712	; 0x6b0
   1f514:	add	r3, r3, #8
   1f518:	eor	r0, r0, r2
   1f51c:	ldrd	r2, [r3]
   1f520:	eor	r2, r2, r0
   1f524:	adds	r6, r6, r2
   1f528:	eor	r3, r3, r1
   1f52c:	adc	r7, r7, r3
   1f530:	adds	r2, r8, r6
   1f534:	adc	r3, r9, r7
   1f538:	add	r1, sp, #1728	; 0x6c0
   1f53c:	strd	r2, [sp, #48]	; 0x30
   1f540:	ldr	r3, [sp, #8]
   1f544:	ldr	r2, [sp, #12]
   1f548:	add	r1, r1, #8
   1f54c:	lsr	r3, r3, #28
   1f550:	orr	r3, r3, r2, lsl #4
   1f554:	str	r3, [sp, #1728]	; 0x6c0
   1f558:	lsr	r3, r2, #28
   1f55c:	ldr	r2, [sp, #8]
   1f560:	ldrd	r8, [sp, #8]
   1f564:	orr	r3, r3, r2, lsl #4
   1f568:	str	r3, [sp, #1732]	; 0x6c4
   1f56c:	ldr	r3, [sp, #12]
   1f570:	lsl	r3, r3, #30
   1f574:	orr	r3, r3, r2, lsr #2
   1f578:	str	r3, [sp, #1740]	; 0x6cc
   1f57c:	lsl	r3, r2, #30
   1f580:	ldr	r2, [sp, #12]
   1f584:	orr	r3, r3, r2, lsr #2
   1f588:	str	r3, [sp, #1736]	; 0x6c8
   1f58c:	add	r3, sp, #1728	; 0x6c0
   1f590:	ldrd	r0, [r1]
   1f594:	ldrd	r2, [r3]
   1f598:	eor	r3, r3, r1
   1f59c:	ldr	r1, [sp, #12]
   1f5a0:	eor	r2, r2, r0
   1f5a4:	ldr	r0, [sp, #8]
   1f5a8:	lsl	r1, r1, #25
   1f5ac:	orr	r1, r1, r0, lsr #7
   1f5b0:	str	r1, [sp, #1748]	; 0x6d4
   1f5b4:	lsl	r1, r0, #25
   1f5b8:	ldr	r0, [sp, #12]
   1f5bc:	orr	r1, r1, r0, lsr #7
   1f5c0:	str	r1, [sp, #1744]	; 0x6d0
   1f5c4:	add	r1, sp, #1744	; 0x6d0
   1f5c8:	ldrd	r0, [r1]
   1f5cc:	eor	r0, r0, r2
   1f5d0:	eor	r1, r1, r3
   1f5d4:	ldrd	r2, [sp, #8]
   1f5d8:	strd	r0, [sp, #16]
   1f5dc:	ldrd	r0, [sp]
   1f5e0:	orr	r0, r0, r8
   1f5e4:	orr	r1, r1, r9
   1f5e8:	ldrd	r8, [sp]
   1f5ec:	and	r0, r0, r4
   1f5f0:	and	r1, r1, r5
   1f5f4:	and	r8, r8, r2
   1f5f8:	and	r9, r9, r3
   1f5fc:	ldrd	r2, [sp, #16]
   1f600:	orr	r0, r0, r8
   1f604:	orr	r1, r1, r9
   1f608:	adds	r2, r2, r0
   1f60c:	adc	r3, r3, r1
   1f610:	adds	r2, r2, r6
   1f614:	adc	r3, r3, r7
   1f618:	ldrd	r6, [sp, #40]	; 0x28
   1f61c:	strd	r2, [sp, #16]
   1f620:	ldrd	r2, [sp, #48]	; 0x30
   1f624:	eor	r6, r6, sl
   1f628:	eor	r7, r7, fp
   1f62c:	and	r2, r2, r6
   1f630:	and	r3, r3, r7
   1f634:	mov	r6, r2
   1f638:	mov	r7, r3
   1f63c:	ldrd	r2, [sp, #40]	; 0x28
   1f640:	sub	r1, pc, #584	; 0x248
   1f644:	ldrd	r0, [r1]
   1f648:	eor	r3, r3, r7
   1f64c:	mov	r7, r3
   1f650:	add	r3, sp, #7168	; 0x1c00
   1f654:	add	r3, r3, #40	; 0x28
   1f658:	eor	r2, r2, r6
   1f65c:	mov	r6, r2
   1f660:	ldrd	r2, [r3]
   1f664:	adds	r2, r2, r0
   1f668:	adc	r3, r3, r1
   1f66c:	mov	r0, r2
   1f670:	mov	r1, r3
   1f674:	ldrd	r2, [sp, #32]
   1f678:	adds	r2, r2, r0
   1f67c:	adc	r3, r3, r1
   1f680:	adds	r6, r6, r2
   1f684:	adc	r7, r7, r3
   1f688:	ldr	r3, [sp, #48]	; 0x30
   1f68c:	ldr	r2, [sp, #52]	; 0x34
   1f690:	lsr	r3, r3, #14
   1f694:	orr	r3, r3, r2, lsl #18
   1f698:	str	r3, [sp, #1752]	; 0x6d8
   1f69c:	lsr	r3, r2, #14
   1f6a0:	ldr	r2, [sp, #48]	; 0x30
   1f6a4:	orr	r3, r3, r2, lsl #18
   1f6a8:	str	r3, [sp, #1756]	; 0x6dc
   1f6ac:	lsr	r3, r2, #18
   1f6b0:	ldr	r2, [sp, #52]	; 0x34
   1f6b4:	orr	r3, r3, r2, lsl #14
   1f6b8:	str	r3, [sp, #1760]	; 0x6e0
   1f6bc:	lsr	r3, r2, #18
   1f6c0:	ldr	r2, [sp, #48]	; 0x30
   1f6c4:	orr	r3, r3, r2, lsl #14
   1f6c8:	str	r3, [sp, #1764]	; 0x6e4
   1f6cc:	add	r3, sp, #1744	; 0x6d0
   1f6d0:	add	r3, r3, #8
   1f6d4:	ldrd	r0, [r3]
   1f6d8:	add	r3, sp, #1760	; 0x6e0
   1f6dc:	ldrd	r2, [r3]
   1f6e0:	eor	r1, r1, r3
   1f6e4:	ldr	r3, [sp, #52]	; 0x34
   1f6e8:	eor	r0, r0, r2
   1f6ec:	ldr	r2, [sp, #48]	; 0x30
   1f6f0:	lsl	r3, r3, #23
   1f6f4:	orr	r3, r3, r2, lsr #9
   1f6f8:	str	r3, [sp, #1772]	; 0x6ec
   1f6fc:	lsl	r3, r2, #23
   1f700:	ldr	r2, [sp, #52]	; 0x34
   1f704:	orr	r3, r3, r2, lsr #9
   1f708:	str	r3, [sp, #1768]	; 0x6e8
   1f70c:	add	r3, sp, #1760	; 0x6e0
   1f710:	add	r3, r3, #8
   1f714:	ldrd	r2, [r3]
   1f718:	eor	r2, r2, r0
   1f71c:	adds	r8, r6, r2
   1f720:	eor	r3, r3, r1
   1f724:	adc	r9, r7, r3
   1f728:	ldr	r3, [sp, #16]
   1f72c:	ldr	r2, [sp, #20]
   1f730:	add	r1, sp, #1776	; 0x6f0
   1f734:	lsr	r3, r3, #28
   1f738:	orr	r3, r3, r2, lsl #4
   1f73c:	str	r3, [sp, #1776]	; 0x6f0
   1f740:	lsr	r3, r2, #28
   1f744:	ldr	r2, [sp, #16]
   1f748:	add	r1, r1, #8
   1f74c:	adds	r6, r4, r8
   1f750:	orr	r3, r3, r2, lsl #4
   1f754:	str	r3, [sp, #1780]	; 0x6f4
   1f758:	ldr	r3, [sp, #20]
   1f75c:	adc	r7, r5, r9
   1f760:	ldrd	r4, [sp, #16]
   1f764:	lsl	r3, r3, #30
   1f768:	orr	r3, r3, r2, lsr #2
   1f76c:	str	r3, [sp, #1788]	; 0x6fc
   1f770:	lsl	r3, r2, #30
   1f774:	ldr	r2, [sp, #20]
   1f778:	orr	r3, r3, r2, lsr #2
   1f77c:	str	r3, [sp, #1784]	; 0x6f8
   1f780:	add	r3, sp, #1776	; 0x6f0
   1f784:	ldrd	r0, [r1]
   1f788:	ldrd	r2, [r3]
   1f78c:	eor	r3, r3, r1
   1f790:	ldr	r1, [sp, #20]
   1f794:	eor	r2, r2, r0
   1f798:	ldr	r0, [sp, #16]
   1f79c:	lsl	r1, r1, #25
   1f7a0:	orr	r1, r1, r0, lsr #7
   1f7a4:	str	r1, [sp, #1796]	; 0x704
   1f7a8:	lsl	r1, r0, #25
   1f7ac:	ldr	r0, [sp, #20]
   1f7b0:	orr	r1, r1, r0, lsr #7
   1f7b4:	str	r1, [sp, #1792]	; 0x700
   1f7b8:	add	r1, sp, #1792	; 0x700
   1f7bc:	ldrd	r0, [r1]
   1f7c0:	eor	r0, r0, r2
   1f7c4:	eor	r1, r1, r3
   1f7c8:	strd	r0, [sp, #24]
   1f7cc:	ldrd	r0, [sp, #8]
   1f7d0:	orr	r0, r0, r4
   1f7d4:	orr	r1, r1, r5
   1f7d8:	ldrd	r4, [sp]
   1f7dc:	and	r4, r4, r0
   1f7e0:	and	r5, r5, r1
   1f7e4:	mov	r0, r4
   1f7e8:	mov	r1, r5
   1f7ec:	ldrd	r4, [sp, #8]
   1f7f0:	ldrd	r2, [sp, #16]
   1f7f4:	and	r4, r4, r2
   1f7f8:	and	r5, r5, r3
   1f7fc:	ldrd	r2, [sp, #24]
   1f800:	orr	r0, r0, r4
   1f804:	orr	r1, r1, r5
   1f808:	adds	r2, r2, r0
   1f80c:	adc	r3, r3, r1
   1f810:	adds	r2, r2, r8
   1f814:	adc	r3, r3, r9
   1f818:	add	r1, pc, #880	; 0x370
   1f81c:	ldrd	r0, [r1]
   1f820:	strd	r2, [sp, #24]
   1f824:	add	r3, sp, #7168	; 0x1c00
   1f828:	add	r3, r3, #48	; 0x30
   1f82c:	ldrd	r4, [sp, #48]	; 0x30
   1f830:	ldrd	r2, [r3]
   1f834:	eor	r4, r4, sl
   1f838:	adds	r2, r2, r0
   1f83c:	adc	r3, r3, r1
   1f840:	mov	r0, r2
   1f844:	mov	r1, r3
   1f848:	ldrd	r2, [sp, #40]	; 0x28
   1f84c:	eor	r5, r5, fp
   1f850:	and	r4, r4, r6
   1f854:	adds	r2, r2, r0
   1f858:	and	r5, r5, r7
   1f85c:	eor	r4, r4, sl
   1f860:	adc	r3, r3, r1
   1f864:	eor	r5, r5, fp
   1f868:	adds	r4, r4, r2
   1f86c:	adc	r5, r5, r3
   1f870:	lsr	r3, r6, #14
   1f874:	orr	r3, r3, r7, lsl #18
   1f878:	str	r3, [sp, #1800]	; 0x708
   1f87c:	lsr	r3, r7, #14
   1f880:	orr	r3, r3, r6, lsl #18
   1f884:	str	r3, [sp, #1804]	; 0x70c
   1f888:	lsr	r3, r6, #18
   1f88c:	orr	r3, r3, r7, lsl #14
   1f890:	str	r3, [sp, #1808]	; 0x710
   1f894:	lsr	r3, r7, #18
   1f898:	orr	r3, r3, r6, lsl #14
   1f89c:	str	r3, [sp, #1812]	; 0x714
   1f8a0:	add	r3, sp, #1792	; 0x700
   1f8a4:	add	r3, r3, #8
   1f8a8:	ldrd	r0, [r3]
   1f8ac:	add	r3, sp, #1808	; 0x710
   1f8b0:	ldrd	r2, [r3]
   1f8b4:	eor	r1, r1, r3
   1f8b8:	lsl	r3, r7, #23
   1f8bc:	orr	r3, r3, r6, lsr #9
   1f8c0:	str	r3, [sp, #1820]	; 0x71c
   1f8c4:	lsl	r3, r6, #23
   1f8c8:	orr	r3, r3, r7, lsr #9
   1f8cc:	str	r3, [sp, #1816]	; 0x718
   1f8d0:	add	r3, sp, #1808	; 0x710
   1f8d4:	add	r3, r3, #8
   1f8d8:	eor	r0, r0, r2
   1f8dc:	ldrd	r2, [r3]
   1f8e0:	eor	r2, r2, r0
   1f8e4:	adds	r8, r4, r2
   1f8e8:	eor	r3, r3, r1
   1f8ec:	adc	r9, r5, r3
   1f8f0:	ldrd	r2, [sp]
   1f8f4:	add	r1, sp, #1824	; 0x720
   1f8f8:	add	r1, r1, #8
   1f8fc:	adds	r2, r2, r8
   1f900:	adc	r3, r3, r9
   1f904:	strd	r2, [sp, #56]	; 0x38
   1f908:	ldr	r3, [sp, #24]
   1f90c:	ldr	r2, [sp, #28]
   1f910:	lsr	r3, r3, #28
   1f914:	orr	r3, r3, r2, lsl #4
   1f918:	str	r3, [sp, #1824]	; 0x720
   1f91c:	lsr	r3, r2, #28
   1f920:	ldr	r2, [sp, #24]
   1f924:	orr	r3, r3, r2, lsl #4
   1f928:	str	r3, [sp, #1828]	; 0x724
   1f92c:	ldr	r3, [sp, #28]
   1f930:	lsl	r3, r3, #30
   1f934:	orr	r3, r3, r2, lsr #2
   1f938:	str	r3, [sp, #1836]	; 0x72c
   1f93c:	lsl	r3, r2, #30
   1f940:	ldr	r2, [sp, #28]
   1f944:	orr	r3, r3, r2, lsr #2
   1f948:	str	r3, [sp, #1832]	; 0x728
   1f94c:	add	r3, sp, #1824	; 0x720
   1f950:	ldrd	r0, [r1]
   1f954:	ldrd	r2, [r3]
   1f958:	eor	r3, r3, r1
   1f95c:	ldr	r1, [sp, #28]
   1f960:	eor	r2, r2, r0
   1f964:	ldr	r0, [sp, #24]
   1f968:	lsl	r1, r1, #25
   1f96c:	orr	r1, r1, r0, lsr #7
   1f970:	str	r1, [sp, #1844]	; 0x734
   1f974:	lsl	r1, r0, #25
   1f978:	ldr	r0, [sp, #28]
   1f97c:	orr	r1, r1, r0, lsr #7
   1f980:	str	r1, [sp, #1840]	; 0x730
   1f984:	add	r1, sp, #1840	; 0x730
   1f988:	ldrd	r4, [sp, #24]
   1f98c:	ldrd	r0, [r1]
   1f990:	eor	r0, r0, r2
   1f994:	eor	r1, r1, r3
   1f998:	ldrd	r2, [sp, #24]
   1f99c:	strd	r0, [sp]
   1f9a0:	ldrd	r0, [sp, #16]
   1f9a4:	orr	r0, r0, r4
   1f9a8:	orr	r1, r1, r5
   1f9ac:	ldrd	r4, [sp, #8]
   1f9b0:	and	r4, r4, r0
   1f9b4:	and	r5, r5, r1
   1f9b8:	mov	r0, r4
   1f9bc:	mov	r1, r5
   1f9c0:	ldrd	r4, [sp, #16]
   1f9c4:	and	r4, r4, r2
   1f9c8:	and	r5, r5, r3
   1f9cc:	ldrd	r2, [sp]
   1f9d0:	orr	r0, r0, r4
   1f9d4:	orr	r1, r1, r5
   1f9d8:	adds	r2, r2, r0
   1f9dc:	adc	r3, r3, r1
   1f9e0:	adds	r2, r2, r8
   1f9e4:	adc	r3, r3, r9
   1f9e8:	ldrd	r4, [sp, #48]	; 0x30
   1f9ec:	strd	r2, [sp, #32]
   1f9f0:	ldrd	r2, [sp, #56]	; 0x38
   1f9f4:	eor	r4, r4, r6
   1f9f8:	eor	r5, r5, r7
   1f9fc:	and	r2, r2, r4
   1fa00:	and	r3, r3, r5
   1fa04:	mov	r4, r2
   1fa08:	mov	r5, r3
   1fa0c:	ldrd	r2, [sp, #48]	; 0x30
   1fa10:	add	r1, pc, #384	; 0x180
   1fa14:	ldrd	r0, [r1]
   1fa18:	eor	r3, r3, r5
   1fa1c:	mov	r5, r3
   1fa20:	add	r3, sp, #7168	; 0x1c00
   1fa24:	add	r3, r3, #56	; 0x38
   1fa28:	eor	r2, r2, r4
   1fa2c:	mov	r4, r2
   1fa30:	ldrd	r2, [r3]
   1fa34:	adds	r2, r2, r0
   1fa38:	adc	r3, r3, r1
   1fa3c:	adds	sl, sl, r2
   1fa40:	adc	fp, fp, r3
   1fa44:	ldr	r3, [sp, #56]	; 0x38
   1fa48:	ldr	r2, [sp, #60]	; 0x3c
   1fa4c:	adds	r4, r4, sl
   1fa50:	lsr	r3, r3, #14
   1fa54:	orr	r3, r3, r2, lsl #18
   1fa58:	str	r3, [sp, #1848]	; 0x738
   1fa5c:	lsr	r3, r2, #14
   1fa60:	ldr	r2, [sp, #56]	; 0x38
   1fa64:	adc	r5, r5, fp
   1fa68:	add	r1, sp, #1872	; 0x750
   1fa6c:	orr	r3, r3, r2, lsl #18
   1fa70:	str	r3, [sp, #1852]	; 0x73c
   1fa74:	lsr	r3, r2, #18
   1fa78:	ldr	r2, [sp, #60]	; 0x3c
   1fa7c:	add	r1, r1, #8
   1fa80:	orr	r3, r3, r2, lsl #14
   1fa84:	str	r3, [sp, #1856]	; 0x740
   1fa88:	lsr	r3, r2, #18
   1fa8c:	ldr	r2, [sp, #56]	; 0x38
   1fa90:	orr	r3, r3, r2, lsl #14
   1fa94:	str	r3, [sp, #1860]	; 0x744
   1fa98:	add	r3, sp, #1840	; 0x730
   1fa9c:	add	r3, r3, #8
   1faa0:	ldrd	sl, [r3]
   1faa4:	add	r3, sp, #1856	; 0x740
   1faa8:	ldrd	r2, [r3]
   1faac:	eor	fp, fp, r3
   1fab0:	ldr	r3, [sp, #60]	; 0x3c
   1fab4:	eor	sl, sl, r2
   1fab8:	ldr	r2, [sp, #56]	; 0x38
   1fabc:	lsl	r3, r3, #23
   1fac0:	orr	r3, r3, r2, lsr #9
   1fac4:	str	r3, [sp, #1868]	; 0x74c
   1fac8:	lsl	r3, r2, #23
   1facc:	ldr	r2, [sp, #60]	; 0x3c
   1fad0:	orr	r3, r3, r2, lsr #9
   1fad4:	str	r3, [sp, #1864]	; 0x748
   1fad8:	add	r3, sp, #1856	; 0x740
   1fadc:	add	r3, r3, #8
   1fae0:	ldrd	r2, [r3]
   1fae4:	eor	r2, r2, sl
   1fae8:	adds	sl, r2, r4
   1faec:	eor	r3, r3, fp
   1faf0:	adc	fp, r3, r5
   1faf4:	ldrd	r2, [sp, #8]
   1faf8:	adds	r2, r2, sl
   1fafc:	adc	r3, r3, fp
   1fb00:	strd	r2, [sp, #64]	; 0x40
   1fb04:	ldr	r3, [sp, #32]
   1fb08:	ldr	r2, [sp, #36]	; 0x24
   1fb0c:	ldrd	r4, [sp, #32]
   1fb10:	lsr	r3, r3, #28
   1fb14:	orr	r3, r3, r2, lsl #4
   1fb18:	str	r3, [sp, #1872]	; 0x750
   1fb1c:	lsr	r3, r2, #28
   1fb20:	ldr	r2, [sp, #32]
   1fb24:	ldrd	r8, [sp, #32]
   1fb28:	orr	r3, r3, r2, lsl #4
   1fb2c:	str	r3, [sp, #1876]	; 0x754
   1fb30:	ldr	r3, [sp, #36]	; 0x24
   1fb34:	lsl	r3, r3, #30
   1fb38:	orr	r3, r3, r2, lsr #2
   1fb3c:	str	r3, [sp, #1884]	; 0x75c
   1fb40:	lsl	r3, r2, #30
   1fb44:	ldr	r2, [sp, #36]	; 0x24
   1fb48:	orr	r3, r3, r2, lsr #2
   1fb4c:	str	r3, [sp, #1880]	; 0x758
   1fb50:	add	r3, sp, #1872	; 0x750
   1fb54:	ldrd	r0, [r1]
   1fb58:	ldrd	r2, [r3]
   1fb5c:	eor	r3, r3, r1
   1fb60:	ldr	r1, [sp, #36]	; 0x24
   1fb64:	eor	r2, r2, r0
   1fb68:	ldr	r0, [sp, #32]
   1fb6c:	lsl	r1, r1, #25
   1fb70:	orr	r1, r1, r0, lsr #7
   1fb74:	str	r1, [sp, #1892]	; 0x764
   1fb78:	lsl	r1, r0, #25
   1fb7c:	ldr	r0, [sp, #36]	; 0x24
   1fb80:	orr	r1, r1, r0, lsr #7
   1fb84:	str	r1, [sp, #1888]	; 0x760
   1fb88:	b	1fbb0 <putc_unlocked@plt+0xe868>
   1fb8c:	nop			; (mov r0, r0)
   1fb90:	vmla.i<illegal width 64>	q12, <illegal reg q5.5>, <illegal reg q15.5>
   1fb94:	adcsvc	r5, lr, #116, 26	; 0x1d00
   1fb98:	blcc	5c5664 <optarg@@GLIBC_2.4+0x57b4b4>
   1fb9c:	ldrshhi	fp, [lr], #30
   1fba0:	strbcs	r1, [r7, #565]	; 0x235
   1fba4:	blls	ff721648 <optarg@@GLIBC_2.4+0xff6d7498>
   1fba8:	svcgt	0x00692694
   1fbac:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   1fbb0:	add	r1, sp, #1888	; 0x760
   1fbb4:	ldrd	r0, [r1]
   1fbb8:	eor	r0, r0, r2
   1fbbc:	eor	r1, r1, r3
   1fbc0:	mov	r2, r0
   1fbc4:	mov	r3, r1
   1fbc8:	ldrd	r0, [sp, #24]
   1fbcc:	orr	r0, r0, r4
   1fbd0:	orr	r1, r1, r5
   1fbd4:	ldrd	r4, [sp, #16]
   1fbd8:	and	r4, r4, r0
   1fbdc:	and	r5, r5, r1
   1fbe0:	mov	r0, r4
   1fbe4:	mov	r1, r5
   1fbe8:	ldrd	r4, [sp, #24]
   1fbec:	and	r4, r4, r8
   1fbf0:	and	r5, r5, r9
   1fbf4:	orr	r0, r0, r4
   1fbf8:	adds	r0, r0, r2
   1fbfc:	orr	r1, r1, r5
   1fc00:	adc	r1, r1, r3
   1fc04:	adds	r2, r0, sl
   1fc08:	adc	r3, r1, fp
   1fc0c:	ldrd	sl, [sp, #56]	; 0x38
   1fc10:	strd	r2, [sp, #40]	; 0x28
   1fc14:	ldrd	r2, [sp, #64]	; 0x40
   1fc18:	eor	fp, fp, r7
   1fc1c:	eor	sl, sl, r6
   1fc20:	and	r3, r3, fp
   1fc24:	mov	fp, r3
   1fc28:	add	r3, sp, #7232	; 0x1c40
   1fc2c:	and	r2, r2, sl
   1fc30:	sub	r1, pc, #152	; 0x98
   1fc34:	ldrd	r0, [r1]
   1fc38:	mov	sl, r2
   1fc3c:	ldrd	r2, [r3]
   1fc40:	eor	sl, sl, r6
   1fc44:	eor	fp, fp, r7
   1fc48:	adds	r2, r2, r0
   1fc4c:	adc	r3, r3, r1
   1fc50:	mov	r0, r2
   1fc54:	mov	r1, r3
   1fc58:	ldrd	r2, [sp, #48]	; 0x30
   1fc5c:	adds	r2, r2, r0
   1fc60:	adc	r3, r3, r1
   1fc64:	adds	sl, sl, r2
   1fc68:	adc	fp, fp, r3
   1fc6c:	ldr	r3, [sp, #64]	; 0x40
   1fc70:	ldr	r2, [sp, #68]	; 0x44
   1fc74:	add	r1, sp, #1920	; 0x780
   1fc78:	lsr	r3, r3, #14
   1fc7c:	orr	r3, r3, r2, lsl #18
   1fc80:	str	r3, [sp, #1896]	; 0x768
   1fc84:	lsr	r3, r2, #14
   1fc88:	ldr	r2, [sp, #64]	; 0x40
   1fc8c:	add	r1, r1, #8
   1fc90:	orr	r3, r3, r2, lsl #18
   1fc94:	str	r3, [sp, #1900]	; 0x76c
   1fc98:	lsr	r3, r2, #18
   1fc9c:	ldr	r2, [sp, #68]	; 0x44
   1fca0:	orr	r3, r3, r2, lsl #14
   1fca4:	str	r3, [sp, #1904]	; 0x770
   1fca8:	lsr	r3, r2, #18
   1fcac:	ldr	r2, [sp, #64]	; 0x40
   1fcb0:	orr	r3, r3, r2, lsl #14
   1fcb4:	str	r3, [sp, #1908]	; 0x774
   1fcb8:	add	r3, sp, #1888	; 0x760
   1fcbc:	add	r3, r3, #8
   1fcc0:	ldrd	r8, [r3]
   1fcc4:	add	r3, sp, #1904	; 0x770
   1fcc8:	ldrd	r2, [r3]
   1fccc:	eor	r9, r9, r3
   1fcd0:	ldr	r3, [sp, #68]	; 0x44
   1fcd4:	eor	r8, r8, r2
   1fcd8:	ldr	r2, [sp, #64]	; 0x40
   1fcdc:	lsl	r3, r3, #23
   1fce0:	orr	r3, r3, r2, lsr #9
   1fce4:	str	r3, [sp, #1916]	; 0x77c
   1fce8:	lsl	r3, r2, #23
   1fcec:	ldr	r2, [sp, #68]	; 0x44
   1fcf0:	orr	r3, r3, r2, lsr #9
   1fcf4:	str	r3, [sp, #1912]	; 0x778
   1fcf8:	add	r3, sp, #1904	; 0x770
   1fcfc:	add	r3, r3, #8
   1fd00:	ldrd	r2, [r3]
   1fd04:	eor	r2, r2, r8
   1fd08:	adds	r8, r2, sl
   1fd0c:	eor	r3, r3, r9
   1fd10:	adc	r9, r3, fp
   1fd14:	ldr	r3, [sp, #40]	; 0x28
   1fd18:	ldr	r2, [sp, #44]	; 0x2c
   1fd1c:	ldrd	sl, [sp, #16]
   1fd20:	lsr	r3, r3, #28
   1fd24:	orr	r3, r3, r2, lsl #4
   1fd28:	str	r3, [sp, #1920]	; 0x780
   1fd2c:	lsr	r3, r2, #28
   1fd30:	ldr	r2, [sp, #40]	; 0x28
   1fd34:	adds	sl, sl, r8
   1fd38:	adc	fp, fp, r9
   1fd3c:	orr	r3, r3, r2, lsl #4
   1fd40:	str	r3, [sp, #1924]	; 0x784
   1fd44:	ldr	r3, [sp, #44]	; 0x2c
   1fd48:	lsl	r3, r3, #30
   1fd4c:	orr	r3, r3, r2, lsr #2
   1fd50:	str	r3, [sp, #1932]	; 0x78c
   1fd54:	lsl	r3, r2, #30
   1fd58:	ldr	r2, [sp, #44]	; 0x2c
   1fd5c:	orr	r3, r3, r2, lsr #2
   1fd60:	str	r3, [sp, #1928]	; 0x788
   1fd64:	add	r3, sp, #1920	; 0x780
   1fd68:	ldrd	r0, [r1]
   1fd6c:	ldrd	r2, [r3]
   1fd70:	eor	r3, r3, r1
   1fd74:	ldr	r1, [sp, #44]	; 0x2c
   1fd78:	eor	r2, r2, r0
   1fd7c:	ldr	r0, [sp, #40]	; 0x28
   1fd80:	lsl	r1, r1, #25
   1fd84:	orr	r1, r1, r0, lsr #7
   1fd88:	str	r1, [sp, #1940]	; 0x794
   1fd8c:	lsl	r1, r0, #25
   1fd90:	ldr	r0, [sp, #44]	; 0x2c
   1fd94:	orr	r1, r1, r0, lsr #7
   1fd98:	str	r1, [sp, #1936]	; 0x790
   1fd9c:	add	r1, sp, #1936	; 0x790
   1fda0:	ldrd	r0, [r1]
   1fda4:	eor	r0, r0, r2
   1fda8:	eor	r1, r1, r3
   1fdac:	strd	r0, [sp]
   1fdb0:	ldrd	r0, [sp, #32]
   1fdb4:	ldrd	r4, [sp, #40]	; 0x28
   1fdb8:	ldrd	r2, [sp, #40]	; 0x28
   1fdbc:	orr	r0, r0, r4
   1fdc0:	orr	r1, r1, r5
   1fdc4:	ldrd	r4, [sp, #24]
   1fdc8:	and	r4, r4, r0
   1fdcc:	and	r5, r5, r1
   1fdd0:	mov	r0, r4
   1fdd4:	mov	r1, r5
   1fdd8:	ldrd	r4, [sp, #32]
   1fddc:	and	r4, r4, r2
   1fde0:	and	r5, r5, r3
   1fde4:	ldrd	r2, [sp]
   1fde8:	orr	r0, r0, r4
   1fdec:	orr	r1, r1, r5
   1fdf0:	adds	r2, r2, r0
   1fdf4:	adc	r3, r3, r1
   1fdf8:	adds	r8, r8, r2
   1fdfc:	adc	r9, r9, r3
   1fe00:	ldrd	r4, [sp, #56]	; 0x38
   1fe04:	ldrd	r2, [sp, #64]	; 0x40
   1fe08:	sub	r1, pc, #616	; 0x268
   1fe0c:	ldrd	r0, [r1]
   1fe10:	eor	r4, r4, r2
   1fe14:	eor	r5, r5, r3
   1fe18:	ldrd	r2, [sp, #56]	; 0x38
   1fe1c:	and	r5, r5, fp
   1fe20:	and	r4, r4, sl
   1fe24:	eor	r3, r3, r5
   1fe28:	mov	r5, r3
   1fe2c:	add	r3, sp, #7232	; 0x1c40
   1fe30:	add	r3, r3, #8
   1fe34:	eor	r2, r2, r4
   1fe38:	mov	r4, r2
   1fe3c:	ldrd	r2, [r3]
   1fe40:	adds	r2, r2, r0
   1fe44:	adc	r3, r3, r1
   1fe48:	adds	r6, r6, r2
   1fe4c:	adc	r7, r7, r3
   1fe50:	lsr	r3, sl, #14
   1fe54:	orr	r3, r3, fp, lsl #18
   1fe58:	str	r3, [sp, #1944]	; 0x798
   1fe5c:	lsr	r3, fp, #14
   1fe60:	orr	r3, r3, sl, lsl #18
   1fe64:	str	r3, [sp, #1948]	; 0x79c
   1fe68:	lsr	r3, sl, #18
   1fe6c:	orr	r3, r3, fp, lsl #14
   1fe70:	str	r3, [sp, #1952]	; 0x7a0
   1fe74:	lsr	r3, fp, #18
   1fe78:	orr	r3, r3, sl, lsl #14
   1fe7c:	str	r3, [sp, #1956]	; 0x7a4
   1fe80:	add	r3, sp, #1936	; 0x790
   1fe84:	add	r3, r3, #8
   1fe88:	add	r1, sp, #1952	; 0x7a0
   1fe8c:	ldrd	r2, [r3]
   1fe90:	ldrd	r0, [r1]
   1fe94:	adds	r6, r6, r4
   1fe98:	adc	r7, r7, r5
   1fe9c:	eor	r3, r3, r1
   1fea0:	lsl	r1, fp, #23
   1fea4:	orr	r1, r1, sl, lsr #9
   1fea8:	str	r1, [sp, #1964]	; 0x7ac
   1feac:	lsl	r1, sl, #23
   1feb0:	orr	r1, r1, fp, lsr #9
   1feb4:	str	r1, [sp, #1960]	; 0x7a8
   1feb8:	add	r1, sp, #1952	; 0x7a0
   1febc:	add	r1, r1, #8
   1fec0:	eor	r2, r2, r0
   1fec4:	ldrd	r0, [r1]
   1fec8:	ldrd	r4, [sp, #32]
   1fecc:	eor	r0, r0, r2
   1fed0:	eor	r1, r1, r3
   1fed4:	ldrd	r2, [sp, #24]
   1fed8:	adds	r6, r6, r0
   1fedc:	adc	r7, r7, r1
   1fee0:	adds	r2, r2, r6
   1fee4:	adc	r3, r3, r7
   1fee8:	add	r1, sp, #1968	; 0x7b0
   1feec:	strd	r2, [sp, #72]	; 0x48
   1fef0:	lsr	r3, r8, #28
   1fef4:	orr	r3, r3, r9, lsl #4
   1fef8:	str	r3, [sp, #1968]	; 0x7b0
   1fefc:	lsr	r3, r9, #28
   1ff00:	orr	r3, r3, r8, lsl #4
   1ff04:	str	r3, [sp, #1972]	; 0x7b4
   1ff08:	lsl	r3, r9, #30
   1ff0c:	orr	r3, r3, r8, lsr #2
   1ff10:	str	r3, [sp, #1980]	; 0x7bc
   1ff14:	lsl	r3, r8, #30
   1ff18:	orr	r3, r3, r9, lsr #2
   1ff1c:	str	r3, [sp, #1976]	; 0x7b8
   1ff20:	add	r1, r1, #8
   1ff24:	add	r3, sp, #1968	; 0x7b0
   1ff28:	ldrd	r0, [r1]
   1ff2c:	ldrd	r2, [r3]
   1ff30:	eor	r3, r3, r1
   1ff34:	lsl	r1, r9, #25
   1ff38:	orr	r1, r1, r8, lsr #7
   1ff3c:	str	r1, [sp, #1988]	; 0x7c4
   1ff40:	lsl	r1, r8, #25
   1ff44:	orr	r1, r1, r9, lsr #7
   1ff48:	str	r1, [sp, #1984]	; 0x7c0
   1ff4c:	add	r1, sp, #1984	; 0x7c0
   1ff50:	eor	r2, r2, r0
   1ff54:	ldrd	r0, [r1]
   1ff58:	eor	r0, r0, r2
   1ff5c:	eor	r1, r1, r3
   1ff60:	mov	r2, r0
   1ff64:	mov	r3, r1
   1ff68:	ldrd	r0, [sp, #40]	; 0x28
   1ff6c:	orr	r0, r0, r8
   1ff70:	orr	r1, r1, r9
   1ff74:	and	r4, r4, r0
   1ff78:	and	r5, r5, r1
   1ff7c:	mov	r0, r4
   1ff80:	mov	r1, r5
   1ff84:	ldrd	r4, [sp, #40]	; 0x28
   1ff88:	and	r4, r4, r8
   1ff8c:	and	r5, r5, r9
   1ff90:	orr	r0, r0, r4
   1ff94:	adds	r0, r0, r2
   1ff98:	orr	r1, r1, r5
   1ff9c:	adc	r1, r1, r3
   1ffa0:	adds	r2, r0, r6
   1ffa4:	adc	r3, r1, r7
   1ffa8:	strd	r2, [sp, #48]	; 0x30
   1ffac:	add	r3, sp, #7232	; 0x1c40
   1ffb0:	add	r2, sp, #7232	; 0x1c40
   1ffb4:	add	r2, r2, #4
   1ffb8:	ldr	r3, [r3]
   1ffbc:	ldr	r2, [r2]
   1ffc0:	ldrd	r4, [lr]
   1ffc4:	lsr	r3, r3, #19
   1ffc8:	orr	r3, r3, r2, lsl #13
   1ffcc:	str	r3, [sp, #1992]	; 0x7c8
   1ffd0:	lsr	r3, r2, #19
   1ffd4:	add	r2, sp, #7232	; 0x1c40
   1ffd8:	add	lr, sp, #2016	; 0x7e0
   1ffdc:	ldr	r2, [r2]
   1ffe0:	orr	r3, r3, r2, lsl #13
   1ffe4:	str	r3, [sp, #1996]	; 0x7cc
   1ffe8:	add	r3, sp, #7232	; 0x1c40
   1ffec:	add	r3, r3, #4
   1fff0:	add	r2, sp, #7232	; 0x1c40
   1fff4:	ldr	r3, [r3]
   1fff8:	ldr	r2, [r2]
   1fffc:	lsl	r3, r3, #3
   20000:	orr	r3, r3, r2, lsr #29
   20004:	str	r3, [sp, #2004]	; 0x7d4
   20008:	lsl	r3, r2, #3
   2000c:	add	r2, sp, #7232	; 0x1c40
   20010:	add	r2, r2, #4
   20014:	ldr	r2, [r2]
   20018:	orr	r3, r3, r2, lsr #29
   2001c:	str	r3, [sp, #2000]	; 0x7d0
   20020:	add	r3, sp, #1984	; 0x7c0
   20024:	add	r3, r3, #8
   20028:	ldrd	r0, [r3]
   2002c:	add	r3, sp, #2000	; 0x7d0
   20030:	ldrd	r2, [r3]
   20034:	eor	r0, r0, r2
   20038:	eor	r1, r1, r3
   2003c:	add	r2, sp, #7232	; 0x1c40
   20040:	add	r3, sp, #7232	; 0x1c40
   20044:	add	r2, r2, #4
   20048:	ldr	r3, [r3]
   2004c:	ldr	r2, [r2]
   20050:	lsr	r3, r3, #6
   20054:	orr	r3, r3, r2, lsl #26
   20058:	str	r3, [sp, #200]	; 0xc8
   2005c:	lsr	r3, r2, #6
   20060:	str	r3, [sp, #204]	; 0xcc
   20064:	ldrd	r2, [sp, #200]	; 0xc8
   20068:	eor	r3, r3, r1
   2006c:	mov	r1, r3
   20070:	add	r3, sp, #7104	; 0x1bc0
   20074:	add	r3, r3, #16
   20078:	eor	r2, r2, r0
   2007c:	mov	r0, r2
   20080:	ldrd	r2, [r3]
   20084:	adds	r2, r2, r4
   20088:	adc	r3, r3, r5
   2008c:	adds	r2, r2, r0
   20090:	adc	r3, r3, r1
   20094:	add	r1, sp, #7104	; 0x1bc0
   20098:	add	r1, r1, #24
   2009c:	add	r0, sp, #7104	; 0x1bc0
   200a0:	add	r0, r0, #28
   200a4:	ldr	r1, [r1]
   200a8:	ldr	r0, [r0]
   200ac:	lsr	r1, r1, #1
   200b0:	orr	r1, r1, r0, lsl #31
   200b4:	str	r1, [sp, #2008]	; 0x7d8
   200b8:	lsr	r1, r0, #1
   200bc:	add	r0, sp, #7104	; 0x1bc0
   200c0:	add	r0, r0, #24
   200c4:	ldr	r0, [r0]
   200c8:	orr	r1, r1, r0, lsl #31
   200cc:	str	r1, [sp, #2012]	; 0x7dc
   200d0:	lsr	r1, r0, #8
   200d4:	add	r0, sp, #7104	; 0x1bc0
   200d8:	add	r0, r0, #28
   200dc:	ldr	r0, [r0]
   200e0:	orr	r1, r1, r0, lsl #24
   200e4:	str	r1, [sp, #2016]	; 0x7e0
   200e8:	lsr	r1, r0, #8
   200ec:	add	r0, sp, #7104	; 0x1bc0
   200f0:	add	r0, r0, #24
   200f4:	ldr	r0, [r0]
   200f8:	orr	r1, r1, r0, lsl #24
   200fc:	str	r1, [sp, #2020]	; 0x7e4
   20100:	add	r1, sp, #2000	; 0x7d0
   20104:	add	r1, r1, #8
   20108:	ldrd	r4, [lr]
   2010c:	ldrd	r0, [r1]
   20110:	add	lr, sp, #7104	; 0x1bc0
   20114:	add	lr, lr, #24
   20118:	eor	r0, r0, r4
   2011c:	add	r4, sp, #7104	; 0x1bc0
   20120:	add	r4, r4, #28
   20124:	ldr	lr, [lr]
   20128:	ldr	r4, [r4]
   2012c:	eor	r1, r1, r5
   20130:	lsr	lr, lr, #7
   20134:	orr	lr, lr, r4, lsl #25
   20138:	str	lr, [sp, #208]	; 0xd0
   2013c:	lsr	lr, r4, #7
   20140:	str	lr, [sp, #212]	; 0xd4
   20144:	ldrd	r4, [sp, #208]	; 0xd0
   20148:	add	lr, sp, #2032	; 0x7f0
   2014c:	eor	r4, r4, r0
   20150:	adds	r4, r2, r4
   20154:	eor	r5, r5, r1
   20158:	adc	r5, r3, r5
   2015c:	ldrd	r2, [sp, #72]	; 0x48
   20160:	strd	r4, [sp]
   20164:	ldrd	r4, [sp, #64]	; 0x40
   20168:	add	r1, pc, #920	; 0x398
   2016c:	ldrd	r0, [r1]
   20170:	eor	r4, r4, sl
   20174:	eor	r5, r5, fp
   20178:	and	r2, r2, r4
   2017c:	and	r3, r3, r5
   20180:	mov	r4, r2
   20184:	mov	r5, r3
   20188:	ldrd	r2, [sp, #64]	; 0x40
   2018c:	eor	r2, r2, r4
   20190:	eor	r3, r3, r5
   20194:	mov	r4, r2
   20198:	mov	r5, r3
   2019c:	ldrd	r2, [sp]
   201a0:	adds	r2, r2, r0
   201a4:	adc	r3, r3, r1
   201a8:	mov	r0, r2
   201ac:	mov	r1, r3
   201b0:	ldrd	r2, [sp, #56]	; 0x38
   201b4:	adds	r2, r2, r0
   201b8:	adc	r3, r3, r1
   201bc:	adds	r0, r2, r4
   201c0:	adc	r1, r3, r5
   201c4:	ldr	r3, [sp, #72]	; 0x48
   201c8:	ldr	r2, [sp, #76]	; 0x4c
   201cc:	lsr	r3, r3, #14
   201d0:	orr	r3, r3, r2, lsl #18
   201d4:	str	r3, [sp, #2024]	; 0x7e8
   201d8:	lsr	r3, r2, #14
   201dc:	ldr	r2, [sp, #72]	; 0x48
   201e0:	orr	r3, r3, r2, lsl #18
   201e4:	str	r3, [sp, #2028]	; 0x7ec
   201e8:	lsr	r3, r2, #18
   201ec:	ldr	r2, [sp, #76]	; 0x4c
   201f0:	orr	r3, r3, r2, lsl #14
   201f4:	str	r3, [sp, #2032]	; 0x7f0
   201f8:	lsr	r3, r2, #18
   201fc:	ldr	r2, [sp, #72]	; 0x48
   20200:	orr	r3, r3, r2, lsl #14
   20204:	str	r3, [sp, #2036]	; 0x7f4
   20208:	add	r3, sp, #2016	; 0x7e0
   2020c:	add	r3, r3, #8
   20210:	ldrd	r4, [lr]
   20214:	ldrd	r2, [r3]
   20218:	ldr	lr, [sp, #76]	; 0x4c
   2021c:	eor	r2, r2, r4
   20220:	ldr	r4, [sp, #72]	; 0x48
   20224:	lsl	lr, lr, #23
   20228:	eor	r3, r3, r5
   2022c:	orr	lr, lr, r4, lsr #9
   20230:	str	lr, [sp, #2044]	; 0x7fc
   20234:	lsl	lr, r4, #23
   20238:	ldr	r4, [sp, #76]	; 0x4c
   2023c:	orr	lr, lr, r4, lsr #9
   20240:	str	lr, [sp, #2040]	; 0x7f8
   20244:	add	lr, sp, #2032	; 0x7f0
   20248:	add	lr, lr, #8
   2024c:	ldrd	r4, [lr]
   20250:	add	lr, sp, #2048	; 0x800
   20254:	add	lr, lr, #8
   20258:	eor	r4, r4, r2
   2025c:	eor	r5, r5, r3
   20260:	ldrd	r2, [sp, #32]
   20264:	adds	r0, r0, r4
   20268:	adc	r1, r1, r5
   2026c:	adds	r2, r2, r0
   20270:	adc	r3, r3, r1
   20274:	strd	r2, [sp, #80]	; 0x50
   20278:	ldr	r3, [sp, #48]	; 0x30
   2027c:	ldr	r2, [sp, #52]	; 0x34
   20280:	lsr	r3, r3, #28
   20284:	orr	r3, r3, r2, lsl #4
   20288:	str	r3, [sp, #2048]	; 0x800
   2028c:	lsr	r3, r2, #28
   20290:	ldr	r2, [sp, #48]	; 0x30
   20294:	orr	r3, r3, r2, lsl #4
   20298:	str	r3, [sp, #2052]	; 0x804
   2029c:	ldr	r3, [sp, #52]	; 0x34
   202a0:	ldrd	r6, [sp, #40]	; 0x28
   202a4:	lsl	r3, r3, #30
   202a8:	orr	r3, r3, r2, lsr #2
   202ac:	str	r3, [sp, #2060]	; 0x80c
   202b0:	lsl	r3, r2, #30
   202b4:	ldr	r2, [sp, #52]	; 0x34
   202b8:	orr	r3, r3, r2, lsr #2
   202bc:	str	r3, [sp, #2056]	; 0x808
   202c0:	add	r3, sp, #2048	; 0x800
   202c4:	ldrd	r4, [lr]
   202c8:	ldrd	r2, [r3]
   202cc:	ldr	lr, [sp, #52]	; 0x34
   202d0:	eor	r2, r2, r4
   202d4:	ldr	r4, [sp, #48]	; 0x30
   202d8:	lsl	lr, lr, #25
   202dc:	eor	r3, r3, r5
   202e0:	orr	lr, lr, r4, lsr #7
   202e4:	str	lr, [sp, #2068]	; 0x814
   202e8:	lsl	lr, r4, #25
   202ec:	ldr	r4, [sp, #52]	; 0x34
   202f0:	orr	lr, lr, r4, lsr #7
   202f4:	str	lr, [sp, #2064]	; 0x810
   202f8:	add	lr, sp, #2064	; 0x810
   202fc:	ldrd	r4, [lr]
   20300:	add	lr, sp, #7168	; 0x1c00
   20304:	add	lr, lr, #32
   20308:	eor	r4, r4, r2
   2030c:	eor	r5, r5, r3
   20310:	mov	r2, r4
   20314:	mov	r3, r5
   20318:	ldrd	r4, [sp, #48]	; 0x30
   2031c:	orr	r4, r4, r8
   20320:	orr	r5, r5, r9
   20324:	and	r6, r6, r4
   20328:	and	r7, r7, r5
   2032c:	mov	r4, r6
   20330:	mov	r5, r7
   20334:	ldrd	r6, [sp, #48]	; 0x30
   20338:	and	r6, r6, r8
   2033c:	and	r7, r7, r9
   20340:	orr	r4, r4, r6
   20344:	adds	r4, r4, r2
   20348:	orr	r5, r5, r7
   2034c:	adc	r5, r5, r3
   20350:	adds	r2, r4, r0
   20354:	adc	r3, r5, r1
   20358:	strd	r2, [sp, #56]	; 0x38
   2035c:	add	r3, sp, #7232	; 0x1c40
   20360:	add	r3, r3, #8
   20364:	add	r2, sp, #7232	; 0x1c40
   20368:	add	r2, r2, #12
   2036c:	ldr	r3, [r3]
   20370:	ldr	r2, [r2]
   20374:	lsr	r3, r3, #19
   20378:	orr	r3, r3, r2, lsl #13
   2037c:	str	r3, [sp, #2072]	; 0x818
   20380:	lsr	r3, r2, #19
   20384:	add	r2, sp, #7232	; 0x1c40
   20388:	add	r2, r2, #8
   2038c:	ldr	r2, [r2]
   20390:	orr	r3, r3, r2, lsl #13
   20394:	str	r3, [sp, #2076]	; 0x81c
   20398:	add	r3, sp, #7232	; 0x1c40
   2039c:	add	r3, r3, #12
   203a0:	add	r2, sp, #7232	; 0x1c40
   203a4:	add	r2, r2, #8
   203a8:	ldr	r3, [r3]
   203ac:	ldr	r2, [r2]
   203b0:	lsl	r3, r3, #3
   203b4:	orr	r3, r3, r2, lsr #29
   203b8:	str	r3, [sp, #2084]	; 0x824
   203bc:	lsl	r3, r2, #3
   203c0:	add	r2, sp, #7232	; 0x1c40
   203c4:	add	r2, r2, #12
   203c8:	ldr	r2, [r2]
   203cc:	orr	r3, r3, r2, lsr #29
   203d0:	str	r3, [sp, #2080]	; 0x820
   203d4:	add	r3, sp, #2064	; 0x810
   203d8:	add	r3, r3, #8
   203dc:	ldrd	r0, [r3]
   203e0:	add	r3, sp, #2080	; 0x820
   203e4:	ldrd	r2, [r3]
   203e8:	eor	r1, r1, r3
   203ec:	add	r3, sp, #7232	; 0x1c40
   203f0:	eor	r0, r0, r2
   203f4:	add	r3, r3, #8
   203f8:	add	r2, sp, #7232	; 0x1c40
   203fc:	add	r2, r2, #12
   20400:	ldr	r3, [r3]
   20404:	ldr	r2, [r2]
   20408:	lsr	r3, r3, #6
   2040c:	orr	r3, r3, r2, lsl #26
   20410:	str	r3, [sp, #216]	; 0xd8
   20414:	lsr	r3, r2, #6
   20418:	str	r3, [sp, #220]	; 0xdc
   2041c:	ldrd	r2, [sp, #216]	; 0xd8
   20420:	ldrd	r4, [lr]
   20424:	add	lr, sp, #2096	; 0x830
   20428:	eor	r3, r3, r1
   2042c:	mov	r1, r3
   20430:	add	r3, sp, #7104	; 0x1bc0
   20434:	add	r3, r3, #24
   20438:	eor	r2, r2, r0
   2043c:	mov	r0, r2
   20440:	ldrd	r2, [r3]
   20444:	adds	r2, r2, r4
   20448:	adc	r3, r3, r5
   2044c:	adds	r2, r2, r0
   20450:	adc	r3, r3, r1
   20454:	add	r1, sp, #7104	; 0x1bc0
   20458:	add	r1, r1, #32
   2045c:	add	r0, sp, #7104	; 0x1bc0
   20460:	add	r0, r0, #36	; 0x24
   20464:	ldr	r1, [r1]
   20468:	ldr	r0, [r0]
   2046c:	lsr	r1, r1, #1
   20470:	orr	r1, r1, r0, lsl #31
   20474:	str	r1, [sp, #2088]	; 0x828
   20478:	lsr	r1, r0, #1
   2047c:	add	r0, sp, #7104	; 0x1bc0
   20480:	add	r0, r0, #32
   20484:	ldr	r0, [r0]
   20488:	orr	r1, r1, r0, lsl #31
   2048c:	str	r1, [sp, #2092]	; 0x82c
   20490:	lsr	r1, r0, #8
   20494:	add	r0, sp, #7104	; 0x1bc0
   20498:	add	r0, r0, #36	; 0x24
   2049c:	ldr	r0, [r0]
   204a0:	orr	r1, r1, r0, lsl #24
   204a4:	str	r1, [sp, #2096]	; 0x830
   204a8:	lsr	r1, r0, #8
   204ac:	add	r0, sp, #7104	; 0x1bc0
   204b0:	add	r0, r0, #32
   204b4:	ldr	r0, [r0]
   204b8:	orr	r1, r1, r0, lsl #24
   204bc:	str	r1, [sp, #2100]	; 0x834
   204c0:	add	r1, sp, #2080	; 0x820
   204c4:	add	r1, r1, #8
   204c8:	ldrd	r4, [lr]
   204cc:	ldrd	r0, [r1]
   204d0:	add	lr, sp, #7104	; 0x1bc0
   204d4:	add	lr, lr, #32
   204d8:	eor	r0, r0, r4
   204dc:	add	r4, sp, #7104	; 0x1bc0
   204e0:	add	r4, r4, #36	; 0x24
   204e4:	ldr	lr, [lr]
   204e8:	ldr	r4, [r4]
   204ec:	eor	r1, r1, r5
   204f0:	lsr	lr, lr, #7
   204f4:	orr	lr, lr, r4, lsl #25
   204f8:	str	lr, [sp, #224]	; 0xe0
   204fc:	lsr	lr, r4, #7
   20500:	str	lr, [sp, #228]	; 0xe4
   20504:	b	20518 <putc_unlocked@plt+0xf1d0>
   20508:			; <UNDEFINED> instruction: 0x9ef14ad2
   2050c:	ldr	r6, [fp], #2497	; 0x9c1
   20510:	stmdacc	pc, {r0, r1, r5, r6, r7, r8, sl, sp}^	; <UNPREDICTABLE>
   20514:	svc	0x00be4786
   20518:	ldrd	r4, [sp, #224]	; 0xe0
   2051c:	add	lr, sp, #2112	; 0x840
   20520:	eor	r4, r4, r0
   20524:	adds	r4, r2, r4
   20528:	eor	r5, r5, r1
   2052c:	adc	r5, r3, r5
   20530:	ldrd	r2, [sp, #80]	; 0x50
   20534:	strd	r4, [sp, #8]
   20538:	ldrd	r4, [sp, #72]	; 0x48
   2053c:	sub	r1, pc, #52	; 0x34
   20540:	ldrd	r0, [r1]
   20544:	eor	r4, r4, sl
   20548:	eor	r5, r5, fp
   2054c:	and	r2, r2, r4
   20550:	and	r3, r3, r5
   20554:	mov	r4, r2
   20558:	mov	r5, r3
   2055c:	ldrd	r2, [sp, #8]
   20560:	eor	r4, r4, sl
   20564:	eor	r5, r5, fp
   20568:	adds	r2, r2, r0
   2056c:	adc	r3, r3, r1
   20570:	mov	r0, r2
   20574:	mov	r1, r3
   20578:	ldrd	r2, [sp, #64]	; 0x40
   2057c:	adds	r2, r2, r0
   20580:	adc	r3, r3, r1
   20584:	adds	r0, r2, r4
   20588:	adc	r1, r3, r5
   2058c:	ldr	r3, [sp, #80]	; 0x50
   20590:	ldr	r2, [sp, #84]	; 0x54
   20594:	lsr	r3, r3, #14
   20598:	orr	r3, r3, r2, lsl #18
   2059c:	str	r3, [sp, #2104]	; 0x838
   205a0:	lsr	r3, r2, #14
   205a4:	ldr	r2, [sp, #80]	; 0x50
   205a8:	orr	r3, r3, r2, lsl #18
   205ac:	str	r3, [sp, #2108]	; 0x83c
   205b0:	lsr	r3, r2, #18
   205b4:	ldr	r2, [sp, #84]	; 0x54
   205b8:	orr	r3, r3, r2, lsl #14
   205bc:	str	r3, [sp, #2112]	; 0x840
   205c0:	lsr	r3, r2, #18
   205c4:	ldr	r2, [sp, #80]	; 0x50
   205c8:	orr	r3, r3, r2, lsl #14
   205cc:	str	r3, [sp, #2116]	; 0x844
   205d0:	add	r3, sp, #2096	; 0x830
   205d4:	add	r3, r3, #8
   205d8:	ldrd	r4, [lr]
   205dc:	ldrd	r2, [r3]
   205e0:	ldr	lr, [sp, #84]	; 0x54
   205e4:	ldrd	r6, [sp, #56]	; 0x38
   205e8:	eor	r2, r2, r4
   205ec:	ldr	r4, [sp, #80]	; 0x50
   205f0:	lsl	lr, lr, #23
   205f4:	eor	r3, r3, r5
   205f8:	orr	lr, lr, r4, lsr #9
   205fc:	str	lr, [sp, #2124]	; 0x84c
   20600:	lsl	lr, r4, #23
   20604:	ldr	r4, [sp, #84]	; 0x54
   20608:	orr	lr, lr, r4, lsr #9
   2060c:	str	lr, [sp, #2120]	; 0x848
   20610:	add	lr, sp, #2112	; 0x840
   20614:	add	lr, lr, #8
   20618:	ldrd	r4, [lr]
   2061c:	add	lr, sp, #2128	; 0x850
   20620:	add	lr, lr, #8
   20624:	eor	r4, r4, r2
   20628:	eor	r5, r5, r3
   2062c:	ldrd	r2, [sp, #40]	; 0x28
   20630:	adds	r0, r0, r4
   20634:	adc	r1, r1, r5
   20638:	adds	r2, r2, r0
   2063c:	adc	r3, r3, r1
   20640:	strd	r2, [sp, #88]	; 0x58
   20644:	ldr	r3, [sp, #56]	; 0x38
   20648:	ldr	r2, [sp, #60]	; 0x3c
   2064c:	lsr	r3, r3, #28
   20650:	orr	r3, r3, r2, lsl #4
   20654:	str	r3, [sp, #2128]	; 0x850
   20658:	lsr	r3, r2, #28
   2065c:	ldr	r2, [sp, #56]	; 0x38
   20660:	orr	r3, r3, r2, lsl #4
   20664:	str	r3, [sp, #2132]	; 0x854
   20668:	ldr	r3, [sp, #60]	; 0x3c
   2066c:	lsl	r3, r3, #30
   20670:	orr	r3, r3, r2, lsr #2
   20674:	str	r3, [sp, #2140]	; 0x85c
   20678:	lsl	r3, r2, #30
   2067c:	ldr	r2, [sp, #60]	; 0x3c
   20680:	orr	r3, r3, r2, lsr #2
   20684:	str	r3, [sp, #2136]	; 0x858
   20688:	add	r3, sp, #2128	; 0x850
   2068c:	ldrd	r4, [lr]
   20690:	ldrd	r2, [r3]
   20694:	ldr	lr, [sp, #60]	; 0x3c
   20698:	eor	r2, r2, r4
   2069c:	ldr	r4, [sp, #56]	; 0x38
   206a0:	lsl	lr, lr, #25
   206a4:	eor	r3, r3, r5
   206a8:	orr	lr, lr, r4, lsr #7
   206ac:	str	lr, [sp, #2148]	; 0x864
   206b0:	lsl	lr, r4, #25
   206b4:	ldr	r4, [sp, #60]	; 0x3c
   206b8:	orr	lr, lr, r4, lsr #7
   206bc:	str	lr, [sp, #2144]	; 0x860
   206c0:	add	lr, sp, #2144	; 0x860
   206c4:	ldrd	r4, [lr]
   206c8:	add	lr, sp, #7168	; 0x1c00
   206cc:	add	lr, lr, #40	; 0x28
   206d0:	eor	r4, r4, r2
   206d4:	eor	r5, r5, r3
   206d8:	ldrd	r2, [sp, #56]	; 0x38
   206dc:	strd	r4, [sp, #16]
   206e0:	ldrd	r4, [sp, #48]	; 0x30
   206e4:	orr	r4, r4, r6
   206e8:	orr	r5, r5, r7
   206ec:	ldrd	r6, [sp, #48]	; 0x30
   206f0:	and	r4, r4, r8
   206f4:	and	r5, r5, r9
   206f8:	and	r6, r6, r2
   206fc:	and	r7, r7, r3
   20700:	ldrd	r2, [sp, #16]
   20704:	orr	r4, r4, r6
   20708:	orr	r5, r5, r7
   2070c:	adds	r2, r2, r4
   20710:	adc	r3, r3, r5
   20714:	adds	r4, r2, r0
   20718:	adc	r5, r3, r1
   2071c:	add	r3, sp, #7104	; 0x1bc0
   20720:	add	r3, r3, #40	; 0x28
   20724:	add	r2, sp, #7104	; 0x1bc0
   20728:	add	r2, r2, #44	; 0x2c
   2072c:	ldr	r3, [r3]
   20730:	ldr	r2, [r2]
   20734:	ldrd	r6, [lr]
   20738:	lsr	r3, r3, #1
   2073c:	orr	r3, r3, r2, lsl #31
   20740:	str	r3, [sp, #2152]	; 0x868
   20744:	lsr	r3, r2, #1
   20748:	add	r2, sp, #7104	; 0x1bc0
   2074c:	add	r2, r2, #40	; 0x28
   20750:	add	lr, sp, #2176	; 0x880
   20754:	ldr	r2, [r2]
   20758:	orr	r3, r3, r2, lsl #31
   2075c:	str	r3, [sp, #2156]	; 0x86c
   20760:	lsr	r3, r2, #8
   20764:	add	r2, sp, #7104	; 0x1bc0
   20768:	add	r2, r2, #44	; 0x2c
   2076c:	ldr	r2, [r2]
   20770:	orr	r3, r3, r2, lsl #24
   20774:	str	r3, [sp, #2160]	; 0x870
   20778:	lsr	r3, r2, #8
   2077c:	add	r2, sp, #7104	; 0x1bc0
   20780:	add	r2, r2, #40	; 0x28
   20784:	ldr	r2, [r2]
   20788:	orr	r3, r3, r2, lsl #24
   2078c:	str	r3, [sp, #2164]	; 0x874
   20790:	add	r3, sp, #2144	; 0x860
   20794:	add	r3, r3, #8
   20798:	ldrd	r0, [r3]
   2079c:	add	r3, sp, #2160	; 0x870
   207a0:	ldrd	r2, [r3]
   207a4:	eor	r1, r1, r3
   207a8:	add	r3, sp, #7104	; 0x1bc0
   207ac:	eor	r0, r0, r2
   207b0:	add	r3, r3, #40	; 0x28
   207b4:	add	r2, sp, #7104	; 0x1bc0
   207b8:	add	r2, r2, #44	; 0x2c
   207bc:	ldr	r3, [r3]
   207c0:	ldr	r2, [r2]
   207c4:	lsr	r3, r3, #7
   207c8:	orr	r3, r3, r2, lsl #25
   207cc:	str	r3, [sp, #232]	; 0xe8
   207d0:	lsr	r3, r2, #7
   207d4:	str	r3, [sp, #236]	; 0xec
   207d8:	ldrd	r2, [sp, #232]	; 0xe8
   207dc:	eor	r3, r3, r1
   207e0:	mov	r1, r3
   207e4:	add	r3, sp, #7104	; 0x1bc0
   207e8:	add	r3, r3, #32
   207ec:	eor	r2, r2, r0
   207f0:	mov	r0, r2
   207f4:	ldrd	r2, [r3]
   207f8:	adds	r2, r2, r6
   207fc:	adc	r3, r3, r7
   20800:	adds	r2, r2, r0
   20804:	adc	r3, r3, r1
   20808:	ldr	r1, [sp]
   2080c:	ldr	r0, [sp, #4]
   20810:	lsr	r1, r1, #19
   20814:	orr	r1, r1, r0, lsl #13
   20818:	str	r1, [sp, #2168]	; 0x878
   2081c:	lsr	r1, r0, #19
   20820:	ldr	r0, [sp]
   20824:	orr	r1, r1, r0, lsl #13
   20828:	str	r1, [sp, #2172]	; 0x87c
   2082c:	ldr	r1, [sp, #4]
   20830:	lsl	r1, r1, #3
   20834:	orr	r1, r1, r0, lsr #29
   20838:	str	r1, [sp, #2180]	; 0x884
   2083c:	lsl	r1, r0, #3
   20840:	ldr	r0, [sp, #4]
   20844:	orr	r1, r1, r0, lsr #29
   20848:	str	r1, [sp, #2176]	; 0x880
   2084c:	add	r1, sp, #2160	; 0x870
   20850:	add	r1, r1, #8
   20854:	ldrd	r6, [lr]
   20858:	ldrd	r0, [r1]
   2085c:	ldr	lr, [sp]
   20860:	eor	r0, r0, r6
   20864:	ldr	r6, [sp, #4]
   20868:	lsr	lr, lr, #6
   2086c:	eor	r1, r1, r7
   20870:	orr	lr, lr, r6, lsl #26
   20874:	str	lr, [sp, #240]	; 0xf0
   20878:	lsr	lr, r6, #6
   2087c:	str	lr, [sp, #244]	; 0xf4
   20880:	ldrd	r6, [sp, #240]	; 0xf0
   20884:	add	lr, sp, #7168	; 0x1c00
   20888:	add	lr, lr, #48	; 0x30
   2088c:	eor	r6, r6, r0
   20890:	adds	r6, r2, r6
   20894:	eor	r7, r7, r1
   20898:	adc	r7, r3, r7
   2089c:	ldrd	r0, [sp, #80]	; 0x50
   208a0:	ldrd	r2, [sp, #72]	; 0x48
   208a4:	strd	r6, [sp, #16]
   208a8:	add	r7, pc, #896	; 0x380
   208ac:	ldrd	r6, [r7]
   208b0:	eor	r2, r2, r0
   208b4:	eor	r3, r3, r1
   208b8:	ldrd	r0, [sp, #88]	; 0x58
   208bc:	and	r0, r0, r2
   208c0:	and	r1, r1, r3
   208c4:	mov	r2, r0
   208c8:	mov	r3, r1
   208cc:	ldrd	r0, [sp, #72]	; 0x48
   208d0:	eor	r0, r0, r2
   208d4:	eor	r1, r1, r3
   208d8:	mov	r2, r0
   208dc:	mov	r3, r1
   208e0:	ldrd	r0, [sp, #16]
   208e4:	adds	r0, r0, r6
   208e8:	adc	r1, r1, r7
   208ec:	adds	sl, sl, r0
   208f0:	adc	fp, fp, r1
   208f4:	adds	sl, sl, r2
   208f8:	adc	fp, fp, r3
   208fc:	ldr	r3, [sp, #88]	; 0x58
   20900:	ldr	r2, [sp, #92]	; 0x5c
   20904:	add	r1, sp, #2192	; 0x890
   20908:	lsr	r3, r3, #14
   2090c:	orr	r3, r3, r2, lsl #18
   20910:	str	r3, [sp, #2184]	; 0x888
   20914:	lsr	r3, r2, #14
   20918:	ldr	r2, [sp, #88]	; 0x58
   2091c:	orr	r3, r3, r2, lsl #18
   20920:	str	r3, [sp, #2188]	; 0x88c
   20924:	lsr	r3, r2, #18
   20928:	ldr	r2, [sp, #92]	; 0x5c
   2092c:	orr	r3, r3, r2, lsl #14
   20930:	str	r3, [sp, #2192]	; 0x890
   20934:	lsr	r3, r2, #18
   20938:	ldr	r2, [sp, #88]	; 0x58
   2093c:	orr	r3, r3, r2, lsl #14
   20940:	str	r3, [sp, #2196]	; 0x894
   20944:	add	r3, sp, #2176	; 0x880
   20948:	add	r3, r3, #8
   2094c:	ldrd	r0, [r1]
   20950:	ldrd	r2, [r3]
   20954:	eor	r3, r3, r1
   20958:	ldr	r1, [sp, #92]	; 0x5c
   2095c:	eor	r2, r2, r0
   20960:	ldr	r0, [sp, #88]	; 0x58
   20964:	lsl	r1, r1, #23
   20968:	orr	r1, r1, r0, lsr #9
   2096c:	str	r1, [sp, #2204]	; 0x89c
   20970:	lsl	r1, r0, #23
   20974:	ldr	r0, [sp, #92]	; 0x5c
   20978:	orr	r1, r1, r0, lsr #9
   2097c:	str	r1, [sp, #2200]	; 0x898
   20980:	add	r1, sp, #2192	; 0x890
   20984:	add	r1, r1, #8
   20988:	ldrd	r0, [r1]
   2098c:	eor	r0, r0, r2
   20990:	adds	sl, sl, r0
   20994:	eor	r1, r1, r3
   20998:	adc	fp, fp, r1
   2099c:	adds	r2, r8, sl
   209a0:	adc	r3, r9, fp
   209a4:	add	r1, sp, #2208	; 0x8a0
   209a8:	strd	r2, [sp, #96]	; 0x60
   209ac:	lsr	r3, r4, #28
   209b0:	orr	r3, r3, r5, lsl #4
   209b4:	str	r3, [sp, #2208]	; 0x8a0
   209b8:	lsr	r3, r5, #28
   209bc:	orr	r3, r3, r4, lsl #4
   209c0:	str	r3, [sp, #2212]	; 0x8a4
   209c4:	lsl	r3, r5, #30
   209c8:	orr	r3, r3, r4, lsr #2
   209cc:	str	r3, [sp, #2220]	; 0x8ac
   209d0:	lsl	r3, r4, #30
   209d4:	orr	r3, r3, r5, lsr #2
   209d8:	str	r3, [sp, #2216]	; 0x8a8
   209dc:	add	r1, r1, #8
   209e0:	add	r3, sp, #2208	; 0x8a0
   209e4:	ldrd	r0, [r1]
   209e8:	ldrd	r2, [r3]
   209ec:	eor	r3, r3, r1
   209f0:	lsl	r1, r5, #25
   209f4:	orr	r1, r1, r4, lsr #7
   209f8:	str	r1, [sp, #2228]	; 0x8b4
   209fc:	lsl	r1, r4, #25
   20a00:	orr	r1, r1, r5, lsr #7
   20a04:	str	r1, [sp, #2224]	; 0x8b0
   20a08:	add	r1, sp, #2224	; 0x8b0
   20a0c:	eor	r2, r2, r0
   20a10:	ldrd	r0, [r1]
   20a14:	ldrd	r6, [sp, #48]	; 0x30
   20a18:	ldrd	r8, [lr]
   20a1c:	eor	r0, r0, r2
   20a20:	eor	r1, r1, r3
   20a24:	mov	r2, r0
   20a28:	mov	r3, r1
   20a2c:	ldrd	r0, [sp, #56]	; 0x38
   20a30:	add	lr, sp, #2256	; 0x8d0
   20a34:	orr	r0, r0, r4
   20a38:	orr	r1, r1, r5
   20a3c:	and	r6, r6, r0
   20a40:	and	r7, r7, r1
   20a44:	mov	r0, r6
   20a48:	mov	r1, r7
   20a4c:	ldrd	r6, [sp, #56]	; 0x38
   20a50:	and	r6, r6, r4
   20a54:	and	r7, r7, r5
   20a58:	orr	r0, r0, r6
   20a5c:	adds	r0, r0, r2
   20a60:	orr	r1, r1, r7
   20a64:	adc	r1, r1, r3
   20a68:	add	r3, sp, #7104	; 0x1bc0
   20a6c:	add	r3, r3, #48	; 0x30
   20a70:	add	r2, sp, #7104	; 0x1bc0
   20a74:	add	r2, r2, #52	; 0x34
   20a78:	ldr	r3, [r3]
   20a7c:	ldr	r2, [r2]
   20a80:	adds	r6, r0, sl
   20a84:	lsr	r3, r3, #1
   20a88:	orr	r3, r3, r2, lsl #31
   20a8c:	str	r3, [sp, #2232]	; 0x8b8
   20a90:	lsr	r3, r2, #1
   20a94:	add	r2, sp, #7104	; 0x1bc0
   20a98:	add	r2, r2, #48	; 0x30
   20a9c:	adc	r7, r1, fp
   20aa0:	ldr	r2, [r2]
   20aa4:	orr	r3, r3, r2, lsl #31
   20aa8:	str	r3, [sp, #2236]	; 0x8bc
   20aac:	lsr	r3, r2, #8
   20ab0:	add	r2, sp, #7104	; 0x1bc0
   20ab4:	add	r2, r2, #52	; 0x34
   20ab8:	ldr	r2, [r2]
   20abc:	orr	r3, r3, r2, lsl #24
   20ac0:	str	r3, [sp, #2240]	; 0x8c0
   20ac4:	lsr	r3, r2, #8
   20ac8:	add	r2, sp, #7104	; 0x1bc0
   20acc:	add	r2, r2, #48	; 0x30
   20ad0:	ldr	r2, [r2]
   20ad4:	orr	r3, r3, r2, lsl #24
   20ad8:	str	r3, [sp, #2244]	; 0x8c4
   20adc:	add	r3, sp, #2224	; 0x8b0
   20ae0:	add	r3, r3, #8
   20ae4:	ldrd	r0, [r3]
   20ae8:	add	r3, sp, #2240	; 0x8c0
   20aec:	ldrd	r2, [r3]
   20af0:	eor	r1, r1, r3
   20af4:	add	r3, sp, #7104	; 0x1bc0
   20af8:	eor	r0, r0, r2
   20afc:	add	r3, r3, #48	; 0x30
   20b00:	add	r2, sp, #7104	; 0x1bc0
   20b04:	add	r2, r2, #52	; 0x34
   20b08:	ldr	r3, [r3]
   20b0c:	ldr	r2, [r2]
   20b10:	lsr	r3, r3, #7
   20b14:	orr	r3, r3, r2, lsl #25
   20b18:	str	r3, [sp, #248]	; 0xf8
   20b1c:	lsr	r3, r2, #7
   20b20:	str	r3, [sp, #252]	; 0xfc
   20b24:	ldrd	r2, [sp, #248]	; 0xf8
   20b28:	eor	r3, r3, r1
   20b2c:	mov	r1, r3
   20b30:	add	r3, sp, #7104	; 0x1bc0
   20b34:	add	r3, r3, #40	; 0x28
   20b38:	eor	r2, r2, r0
   20b3c:	mov	r0, r2
   20b40:	ldrd	r2, [r3]
   20b44:	adds	r2, r2, r8
   20b48:	adc	r3, r3, r9
   20b4c:	adds	r2, r2, r0
   20b50:	adc	r3, r3, r1
   20b54:	ldr	r1, [sp, #8]
   20b58:	ldr	r0, [sp, #12]
   20b5c:	lsr	r1, r1, #19
   20b60:	orr	r1, r1, r0, lsl #13
   20b64:	str	r1, [sp, #2248]	; 0x8c8
   20b68:	lsr	r1, r0, #19
   20b6c:	ldr	r0, [sp, #8]
   20b70:	orr	r1, r1, r0, lsl #13
   20b74:	str	r1, [sp, #2252]	; 0x8cc
   20b78:	ldr	r1, [sp, #12]
   20b7c:	lsl	r1, r1, #3
   20b80:	orr	r1, r1, r0, lsr #29
   20b84:	str	r1, [sp, #2260]	; 0x8d4
   20b88:	lsl	r1, r0, #3
   20b8c:	ldr	r0, [sp, #12]
   20b90:	orr	r1, r1, r0, lsr #29
   20b94:	str	r1, [sp, #2256]	; 0x8d0
   20b98:	add	r1, sp, #2240	; 0x8c0
   20b9c:	add	r1, r1, #8
   20ba0:	ldrd	r0, [r1]
   20ba4:	ldrd	r8, [lr]
   20ba8:	ldr	lr, [sp, #8]
   20bac:	ldrd	sl, [sp, #48]	; 0x30
   20bb0:	eor	r0, r0, r8
   20bb4:	ldr	r8, [sp, #12]
   20bb8:	lsr	lr, lr, #6
   20bbc:	eor	r1, r1, r9
   20bc0:	orr	lr, lr, r8, lsl #26
   20bc4:	str	lr, [sp, #256]	; 0x100
   20bc8:	lsr	lr, r8, #6
   20bcc:	str	lr, [sp, #260]	; 0x104
   20bd0:	add	lr, sp, #256	; 0x100
   20bd4:	ldrd	r8, [lr]
   20bd8:	add	lr, sp, #7168	; 0x1c00
   20bdc:	add	lr, lr, #56	; 0x38
   20be0:	eor	r8, r8, r0
   20be4:	adds	r8, r2, r8
   20be8:	eor	r9, r9, r1
   20bec:	adc	r9, r3, r9
   20bf0:	ldrd	r0, [sp, #80]	; 0x50
   20bf4:	ldrd	r2, [sp, #88]	; 0x58
   20bf8:	strd	r8, [sp, #24]
   20bfc:	eor	r2, r2, r0
   20c00:	eor	r3, r3, r1
   20c04:	ldrd	r0, [sp, #96]	; 0x60
   20c08:	and	r0, r0, r2
   20c0c:	and	r1, r1, r3
   20c10:	mov	r2, r0
   20c14:	mov	r3, r1
   20c18:	ldrd	r0, [sp, #80]	; 0x50
   20c1c:	eor	r0, r0, r2
   20c20:	eor	r1, r1, r3
   20c24:	mov	r2, r0
   20c28:	mov	r3, r1
   20c2c:	b	20c48 <putc_unlocked@plt+0xf900>
   20c30:	blhi	fe35630c <optarg@@GLIBC_2.4+0xfe30c15c>
   20c34:	svceq	0x00c19dc6
   20c38:	strvc	r9, [ip, r5, ror #24]!
   20c3c:	strcs	sl, [ip], #-460	; 0xfffffe34
   20c40:	stmdbpl	fp!, {r0, r2, r4, r5, r6, r9}
   20c44:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   20c48:	sub	r1, pc, #24
   20c4c:	ldrd	r0, [r1]
   20c50:	adds	r8, r8, r0
   20c54:	adc	r9, r9, r1
   20c58:	mov	r0, r8
   20c5c:	mov	r1, r9
   20c60:	ldrd	r8, [sp, #72]	; 0x48
   20c64:	adds	r8, r8, r0
   20c68:	adc	r9, r9, r1
   20c6c:	adds	r8, r8, r2
   20c70:	adc	r9, r9, r3
   20c74:	ldr	r3, [sp, #96]	; 0x60
   20c78:	ldr	r2, [sp, #100]	; 0x64
   20c7c:	add	r1, sp, #2272	; 0x8e0
   20c80:	lsr	r3, r3, #14
   20c84:	orr	r3, r3, r2, lsl #18
   20c88:	str	r3, [sp, #2264]	; 0x8d8
   20c8c:	lsr	r3, r2, #14
   20c90:	ldr	r2, [sp, #96]	; 0x60
   20c94:	orr	r3, r3, r2, lsl #18
   20c98:	str	r3, [sp, #2268]	; 0x8dc
   20c9c:	lsr	r3, r2, #18
   20ca0:	ldr	r2, [sp, #100]	; 0x64
   20ca4:	orr	r3, r3, r2, lsl #14
   20ca8:	str	r3, [sp, #2272]	; 0x8e0
   20cac:	lsr	r3, r2, #18
   20cb0:	ldr	r2, [sp, #96]	; 0x60
   20cb4:	orr	r3, r3, r2, lsl #14
   20cb8:	str	r3, [sp, #2276]	; 0x8e4
   20cbc:	add	r3, sp, #2256	; 0x8d0
   20cc0:	add	r3, r3, #8
   20cc4:	ldrd	r0, [r1]
   20cc8:	ldrd	r2, [r3]
   20ccc:	eor	r3, r3, r1
   20cd0:	ldr	r1, [sp, #100]	; 0x64
   20cd4:	eor	r2, r2, r0
   20cd8:	ldr	r0, [sp, #96]	; 0x60
   20cdc:	lsl	r1, r1, #23
   20ce0:	orr	r1, r1, r0, lsr #9
   20ce4:	str	r1, [sp, #2284]	; 0x8ec
   20ce8:	lsl	r1, r0, #23
   20cec:	ldr	r0, [sp, #100]	; 0x64
   20cf0:	orr	r1, r1, r0, lsr #9
   20cf4:	str	r1, [sp, #2280]	; 0x8e8
   20cf8:	add	r1, sp, #2272	; 0x8e0
   20cfc:	add	r1, r1, #8
   20d00:	ldrd	r0, [r1]
   20d04:	eor	r0, r0, r2
   20d08:	adds	r8, r8, r0
   20d0c:	eor	r1, r1, r3
   20d10:	adc	r9, r9, r1
   20d14:	adds	sl, sl, r8
   20d18:	adc	fp, fp, r9
   20d1c:	lsr	r3, r6, #28
   20d20:	orr	r3, r3, r7, lsl #4
   20d24:	strd	sl, [sp, #72]	; 0x48
   20d28:	str	r3, [sp, #2288]	; 0x8f0
   20d2c:	lsr	r3, r7, #28
   20d30:	orr	r3, r3, r6, lsl #4
   20d34:	str	r3, [sp, #2292]	; 0x8f4
   20d38:	lsl	r3, r7, #30
   20d3c:	orr	r3, r3, r6, lsr #2
   20d40:	str	r3, [sp, #2300]	; 0x8fc
   20d44:	lsl	r3, r6, #30
   20d48:	orr	r3, r3, r7, lsr #2
   20d4c:	add	r1, sp, #2288	; 0x8f0
   20d50:	str	r3, [sp, #2296]	; 0x8f8
   20d54:	add	r1, r1, #8
   20d58:	add	r3, sp, #2288	; 0x8f0
   20d5c:	ldrd	r0, [r1]
   20d60:	ldrd	r2, [r3]
   20d64:	ldrd	sl, [sp, #56]	; 0x38
   20d68:	eor	r3, r3, r1
   20d6c:	lsl	r1, r7, #25
   20d70:	orr	r1, r1, r6, lsr #7
   20d74:	str	r1, [sp, #2308]	; 0x904
   20d78:	lsl	r1, r6, #25
   20d7c:	orr	r1, r1, r7, lsr #7
   20d80:	str	r1, [sp, #2304]	; 0x900
   20d84:	add	r1, sp, #2304	; 0x900
   20d88:	eor	r2, r2, r0
   20d8c:	ldrd	r0, [r1]
   20d90:	eor	r0, r0, r2
   20d94:	mov	r2, r0
   20d98:	eor	r1, r1, r3
   20d9c:	orr	r0, r4, r6
   20da0:	mov	r3, r1
   20da4:	and	sl, sl, r0
   20da8:	orr	r1, r5, r7
   20dac:	mov	r0, sl
   20db0:	and	fp, fp, r1
   20db4:	and	sl, r4, r6
   20db8:	mov	r1, fp
   20dbc:	orr	sl, sl, r0
   20dc0:	and	fp, r5, r7
   20dc4:	adds	r0, sl, r2
   20dc8:	orr	fp, fp, r1
   20dcc:	adc	r1, fp, r3
   20dd0:	adds	r2, r0, r8
   20dd4:	adc	r3, r1, r9
   20dd8:	ldrd	r8, [lr]
   20ddc:	strd	r2, [sp, #64]	; 0x40
   20de0:	add	r3, sp, #7104	; 0x1bc0
   20de4:	add	r3, r3, #56	; 0x38
   20de8:	add	r2, sp, #7104	; 0x1bc0
   20dec:	add	r2, r2, #60	; 0x3c
   20df0:	ldr	r3, [r3]
   20df4:	ldr	r2, [r2]
   20df8:	add	lr, sp, #2336	; 0x920
   20dfc:	lsr	r3, r3, #1
   20e00:	orr	r3, r3, r2, lsl #31
   20e04:	str	r3, [sp, #2312]	; 0x908
   20e08:	lsr	r3, r2, #1
   20e0c:	add	r2, sp, #7104	; 0x1bc0
   20e10:	add	r2, r2, #56	; 0x38
   20e14:	ldr	r2, [r2]
   20e18:	orr	r3, r3, r2, lsl #31
   20e1c:	str	r3, [sp, #2316]	; 0x90c
   20e20:	lsr	r3, r2, #8
   20e24:	add	r2, sp, #7104	; 0x1bc0
   20e28:	add	r2, r2, #60	; 0x3c
   20e2c:	ldr	r2, [r2]
   20e30:	orr	r3, r3, r2, lsl #24
   20e34:	str	r3, [sp, #2320]	; 0x910
   20e38:	lsr	r3, r2, #8
   20e3c:	add	r2, sp, #7104	; 0x1bc0
   20e40:	add	r2, r2, #56	; 0x38
   20e44:	ldr	r2, [r2]
   20e48:	orr	r3, r3, r2, lsl #24
   20e4c:	str	r3, [sp, #2324]	; 0x914
   20e50:	add	r3, sp, #2304	; 0x900
   20e54:	add	r3, r3, #8
   20e58:	ldrd	r0, [r3]
   20e5c:	add	r3, sp, #2320	; 0x910
   20e60:	ldrd	r2, [r3]
   20e64:	eor	r1, r1, r3
   20e68:	add	r3, sp, #7104	; 0x1bc0
   20e6c:	eor	r0, r0, r2
   20e70:	add	r3, r3, #56	; 0x38
   20e74:	add	r2, sp, #7104	; 0x1bc0
   20e78:	add	r2, r2, #60	; 0x3c
   20e7c:	ldr	r3, [r3]
   20e80:	ldr	r2, [r2]
   20e84:	lsr	r3, r3, #7
   20e88:	orr	r3, r3, r2, lsl #25
   20e8c:	str	r3, [sp, #264]	; 0x108
   20e90:	lsr	r3, r2, #7
   20e94:	str	r3, [sp, #268]	; 0x10c
   20e98:	add	r3, sp, #264	; 0x108
   20e9c:	ldrd	r2, [r3]
   20ea0:	eor	r3, r3, r1
   20ea4:	mov	r1, r3
   20ea8:	add	r3, sp, #7104	; 0x1bc0
   20eac:	add	r3, r3, #48	; 0x30
   20eb0:	eor	r2, r2, r0
   20eb4:	mov	r0, r2
   20eb8:	ldrd	r2, [r3]
   20ebc:	adds	r2, r2, r8
   20ec0:	adc	r3, r3, r9
   20ec4:	adds	r2, r2, r0
   20ec8:	adc	r3, r3, r1
   20ecc:	ldr	r1, [sp, #16]
   20ed0:	ldr	r0, [sp, #20]
   20ed4:	lsr	r1, r1, #19
   20ed8:	orr	r1, r1, r0, lsl #13
   20edc:	str	r1, [sp, #2328]	; 0x918
   20ee0:	lsr	r1, r0, #19
   20ee4:	ldr	r0, [sp, #16]
   20ee8:	orr	r1, r1, r0, lsl #13
   20eec:	str	r1, [sp, #2332]	; 0x91c
   20ef0:	ldr	r1, [sp, #20]
   20ef4:	lsl	r1, r1, #3
   20ef8:	orr	r1, r1, r0, lsr #29
   20efc:	str	r1, [sp, #2340]	; 0x924
   20f00:	lsl	r1, r0, #3
   20f04:	ldr	r0, [sp, #20]
   20f08:	orr	r1, r1, r0, lsr #29
   20f0c:	str	r1, [sp, #2336]	; 0x920
   20f10:	add	r1, sp, #2320	; 0x910
   20f14:	add	r1, r1, #8
   20f18:	ldrd	r8, [lr]
   20f1c:	ldrd	r0, [r1]
   20f20:	ldr	lr, [sp, #16]
   20f24:	eor	r0, r0, r8
   20f28:	ldr	r8, [sp, #20]
   20f2c:	lsr	lr, lr, #6
   20f30:	eor	r1, r1, r9
   20f34:	orr	lr, lr, r8, lsl #26
   20f38:	str	lr, [sp, #272]	; 0x110
   20f3c:	lsr	lr, r8, #6
   20f40:	str	lr, [sp, #276]	; 0x114
   20f44:	add	lr, sp, #272	; 0x110
   20f48:	ldrd	r8, [lr]
   20f4c:	add	lr, sp, #7232	; 0x1c40
   20f50:	eor	r8, r8, r0
   20f54:	adds	r8, r2, r8
   20f58:	eor	r9, r9, r1
   20f5c:	adc	r9, r3, r9
   20f60:	ldrd	r0, [sp, #96]	; 0x60
   20f64:	ldrd	r2, [sp, #88]	; 0x58
   20f68:	strd	r8, [sp, #32]
   20f6c:	sub	r9, pc, #820	; 0x334
   20f70:	ldrd	r8, [r9]
   20f74:	eor	r2, r2, r0
   20f78:	eor	r3, r3, r1
   20f7c:	ldrd	r0, [sp, #72]	; 0x48
   20f80:	and	r0, r0, r2
   20f84:	and	r1, r1, r3
   20f88:	mov	r2, r0
   20f8c:	mov	r3, r1
   20f90:	ldrd	r0, [sp, #88]	; 0x58
   20f94:	eor	r0, r0, r2
   20f98:	eor	r1, r1, r3
   20f9c:	mov	r2, r0
   20fa0:	mov	r3, r1
   20fa4:	ldrd	r0, [sp, #32]
   20fa8:	adds	r0, r0, r8
   20fac:	adc	r1, r1, r9
   20fb0:	mov	r8, r0
   20fb4:	mov	r9, r1
   20fb8:	ldrd	r0, [sp, #80]	; 0x50
   20fbc:	adds	r0, r0, r8
   20fc0:	adc	r1, r1, r9
   20fc4:	adds	r8, r0, r2
   20fc8:	adc	r9, r1, r3
   20fcc:	ldr	r3, [sp, #72]	; 0x48
   20fd0:	ldr	r2, [sp, #76]	; 0x4c
   20fd4:	add	r1, sp, #2352	; 0x930
   20fd8:	lsr	r3, r3, #14
   20fdc:	orr	r3, r3, r2, lsl #18
   20fe0:	str	r3, [sp, #2344]	; 0x928
   20fe4:	lsr	r3, r2, #14
   20fe8:	ldr	r2, [sp, #72]	; 0x48
   20fec:	orr	r3, r3, r2, lsl #18
   20ff0:	str	r3, [sp, #2348]	; 0x92c
   20ff4:	lsr	r3, r2, #18
   20ff8:	ldr	r2, [sp, #76]	; 0x4c
   20ffc:	orr	r3, r3, r2, lsl #14
   21000:	str	r3, [sp, #2352]	; 0x930
   21004:	lsr	r3, r2, #18
   21008:	ldr	r2, [sp, #72]	; 0x48
   2100c:	orr	r3, r3, r2, lsl #14
   21010:	str	r3, [sp, #2356]	; 0x934
   21014:	add	r3, sp, #2336	; 0x920
   21018:	add	r3, r3, #8
   2101c:	ldrd	r0, [r1]
   21020:	ldrd	r2, [r3]
   21024:	eor	r3, r3, r1
   21028:	ldr	r1, [sp, #76]	; 0x4c
   2102c:	eor	r2, r2, r0
   21030:	ldr	r0, [sp, #72]	; 0x48
   21034:	lsl	r1, r1, #23
   21038:	orr	r1, r1, r0, lsr #9
   2103c:	str	r1, [sp, #2364]	; 0x93c
   21040:	lsl	r1, r0, #23
   21044:	ldr	r0, [sp, #76]	; 0x4c
   21048:	ldrd	sl, [sp, #64]	; 0x40
   2104c:	orr	r1, r1, r0, lsr #9
   21050:	str	r1, [sp, #2360]	; 0x938
   21054:	add	r1, sp, #2352	; 0x930
   21058:	add	r1, r1, #8
   2105c:	and	sl, sl, r6
   21060:	ldrd	r0, [r1]
   21064:	and	fp, fp, r7
   21068:	eor	r0, r0, r2
   2106c:	eor	r1, r1, r3
   21070:	ldrd	r2, [sp, #56]	; 0x38
   21074:	adds	r8, r8, r0
   21078:	adc	r9, r9, r1
   2107c:	adds	r2, r2, r8
   21080:	adc	r3, r3, r9
   21084:	add	r1, sp, #2368	; 0x940
   21088:	strd	r2, [sp, #104]	; 0x68
   2108c:	ldr	r3, [sp, #64]	; 0x40
   21090:	ldr	r2, [sp, #68]	; 0x44
   21094:	add	r1, r1, #8
   21098:	lsr	r3, r3, #28
   2109c:	orr	r3, r3, r2, lsl #4
   210a0:	str	r3, [sp, #2368]	; 0x940
   210a4:	lsr	r3, r2, #28
   210a8:	ldr	r2, [sp, #64]	; 0x40
   210ac:	orr	r3, r3, r2, lsl #4
   210b0:	str	r3, [sp, #2372]	; 0x944
   210b4:	ldr	r3, [sp, #68]	; 0x44
   210b8:	lsl	r3, r3, #30
   210bc:	orr	r3, r3, r2, lsr #2
   210c0:	str	r3, [sp, #2380]	; 0x94c
   210c4:	lsl	r3, r2, #30
   210c8:	ldr	r2, [sp, #68]	; 0x44
   210cc:	orr	r3, r3, r2, lsr #2
   210d0:	str	r3, [sp, #2376]	; 0x948
   210d4:	add	r3, sp, #2368	; 0x940
   210d8:	ldrd	r0, [r1]
   210dc:	ldrd	r2, [r3]
   210e0:	eor	r3, r3, r1
   210e4:	ldr	r1, [sp, #68]	; 0x44
   210e8:	eor	r2, r2, r0
   210ec:	ldr	r0, [sp, #64]	; 0x40
   210f0:	lsl	r1, r1, #25
   210f4:	orr	r1, r1, r0, lsr #7
   210f8:	str	r1, [sp, #2388]	; 0x954
   210fc:	lsl	r1, r0, #25
   21100:	ldr	r0, [sp, #68]	; 0x44
   21104:	orr	r1, r1, r0, lsr #7
   21108:	str	r1, [sp, #2384]	; 0x950
   2110c:	add	r1, sp, #2384	; 0x950
   21110:	ldrd	r0, [r1]
   21114:	eor	r0, r0, r2
   21118:	eor	r1, r1, r3
   2111c:	mov	r2, r0
   21120:	mov	r3, r1
   21124:	ldrd	r0, [sp, #64]	; 0x40
   21128:	orr	r0, r0, r6
   2112c:	and	r0, r0, r4
   21130:	orr	r1, r1, r7
   21134:	and	r1, r1, r5
   21138:	orr	sl, sl, r0
   2113c:	adds	r0, sl, r2
   21140:	orr	fp, fp, r1
   21144:	adc	r1, fp, r3
   21148:	add	r2, sp, #7168	; 0x1c00
   2114c:	add	r3, sp, #7168	; 0x1c00
   21150:	add	r2, r2, #4
   21154:	ldr	r3, [r3]
   21158:	ldr	r2, [r2]
   2115c:	adds	r8, r8, r0
   21160:	lsr	r3, r3, #1
   21164:	orr	r3, r3, r2, lsl #31
   21168:	str	r3, [sp, #2392]	; 0x958
   2116c:	lsr	r3, r2, #1
   21170:	add	r2, sp, #7168	; 0x1c00
   21174:	adc	r9, r9, r1
   21178:	ldr	r2, [r2]
   2117c:	orr	r3, r3, r2, lsl #31
   21180:	str	r3, [sp, #2396]	; 0x95c
   21184:	lsr	r3, r2, #8
   21188:	add	r2, sp, #7168	; 0x1c00
   2118c:	add	r2, r2, #4
   21190:	ldr	r2, [r2]
   21194:	orr	r3, r3, r2, lsl #24
   21198:	str	r3, [sp, #2400]	; 0x960
   2119c:	lsr	r3, r2, #8
   211a0:	add	r2, sp, #7168	; 0x1c00
   211a4:	ldr	r2, [r2]
   211a8:	orr	r3, r3, r2, lsl #24
   211ac:	str	r3, [sp, #2404]	; 0x964
   211b0:	add	r3, sp, #2384	; 0x950
   211b4:	add	r3, r3, #8
   211b8:	ldrd	r0, [r3]
   211bc:	add	r3, sp, #2400	; 0x960
   211c0:	ldrd	sl, [lr]
   211c4:	ldrd	r2, [r3]
   211c8:	add	lr, sp, #2416	; 0x970
   211cc:	eor	r0, r0, r2
   211d0:	eor	r1, r1, r3
   211d4:	add	r2, sp, #7168	; 0x1c00
   211d8:	add	r3, sp, #7168	; 0x1c00
   211dc:	add	r2, r2, #4
   211e0:	ldr	r3, [r3]
   211e4:	ldr	r2, [r2]
   211e8:	lsr	r3, r3, #7
   211ec:	orr	r3, r3, r2, lsl #25
   211f0:	str	r3, [sp, #280]	; 0x118
   211f4:	lsr	r3, r2, #7
   211f8:	str	r3, [sp, #284]	; 0x11c
   211fc:	add	r3, sp, #280	; 0x118
   21200:	ldrd	r2, [r3]
   21204:	eor	r3, r3, r1
   21208:	mov	r1, r3
   2120c:	add	r3, sp, #7104	; 0x1bc0
   21210:	add	r3, r3, #56	; 0x38
   21214:	eor	r2, r2, r0
   21218:	mov	r0, r2
   2121c:	ldrd	r2, [r3]
   21220:	adds	r2, r2, sl
   21224:	adc	r3, r3, fp
   21228:	adds	r2, r2, r0
   2122c:	adc	r3, r3, r1
   21230:	ldr	r1, [sp, #24]
   21234:	ldr	r0, [sp, #28]
   21238:	lsr	r1, r1, #19
   2123c:	orr	r1, r1, r0, lsl #13
   21240:	str	r1, [sp, #2408]	; 0x968
   21244:	lsr	r1, r0, #19
   21248:	ldr	r0, [sp, #24]
   2124c:	orr	r1, r1, r0, lsl #13
   21250:	str	r1, [sp, #2412]	; 0x96c
   21254:	ldr	r1, [sp, #28]
   21258:	lsl	r1, r1, #3
   2125c:	orr	r1, r1, r0, lsr #29
   21260:	str	r1, [sp, #2420]	; 0x974
   21264:	lsl	r1, r0, #3
   21268:	ldr	r0, [sp, #28]
   2126c:	orr	r1, r1, r0, lsr #29
   21270:	str	r1, [sp, #2416]	; 0x970
   21274:	add	r1, sp, #2400	; 0x960
   21278:	add	r1, r1, #8
   2127c:	ldrd	sl, [lr]
   21280:	ldrd	r0, [r1]
   21284:	ldr	lr, [sp, #24]
   21288:	eor	r0, r0, sl
   2128c:	ldr	sl, [sp, #28]
   21290:	lsr	lr, lr, #6
   21294:	eor	r1, r1, fp
   21298:	orr	lr, lr, sl, lsl #26
   2129c:	str	lr, [sp, #288]	; 0x120
   212a0:	lsr	lr, sl, #6
   212a4:	str	lr, [sp, #292]	; 0x124
   212a8:	add	lr, sp, #288	; 0x120
   212ac:	ldrd	sl, [lr]
   212b0:	add	lr, sp, #2432	; 0x980
   212b4:	eor	sl, sl, r0
   212b8:	adds	sl, r2, sl
   212bc:	eor	fp, fp, r1
   212c0:	adc	fp, r3, fp
   212c4:	ldrd	r0, [sp, #72]	; 0x48
   212c8:	ldrd	r2, [sp, #96]	; 0x60
   212cc:	strd	sl, [sp, #40]	; 0x28
   212d0:	eor	r0, r0, r2
   212d4:	eor	r1, r1, r3
   212d8:	mov	r2, r0
   212dc:	mov	r3, r1
   212e0:	ldrd	r0, [sp, #104]	; 0x68
   212e4:	and	r0, r0, r2
   212e8:	and	r1, r1, r3
   212ec:	mov	r2, r0
   212f0:	mov	r3, r1
   212f4:	ldrd	r0, [sp, #96]	; 0x60
   212f8:	eor	r0, r0, r2
   212fc:	eor	r1, r1, r3
   21300:	mov	r2, r0
   21304:	mov	r3, r1
   21308:	add	r1, pc, #904	; 0x388
   2130c:	ldrd	r0, [r1]
   21310:	adds	sl, sl, r0
   21314:	adc	fp, fp, r1
   21318:	mov	r0, sl
   2131c:	mov	r1, fp
   21320:	ldrd	sl, [sp, #88]	; 0x58
   21324:	adds	sl, sl, r0
   21328:	adc	fp, fp, r1
   2132c:	adds	r0, sl, r2
   21330:	adc	r1, fp, r3
   21334:	ldr	r3, [sp, #104]	; 0x68
   21338:	ldr	r2, [sp, #108]	; 0x6c
   2133c:	lsr	r3, r3, #14
   21340:	orr	r3, r3, r2, lsl #18
   21344:	str	r3, [sp, #2424]	; 0x978
   21348:	lsr	r3, r2, #14
   2134c:	ldr	r2, [sp, #104]	; 0x68
   21350:	orr	r3, r3, r2, lsl #18
   21354:	str	r3, [sp, #2428]	; 0x97c
   21358:	lsr	r3, r2, #18
   2135c:	ldr	r2, [sp, #108]	; 0x6c
   21360:	orr	r3, r3, r2, lsl #14
   21364:	str	r3, [sp, #2432]	; 0x980
   21368:	lsr	r3, r2, #18
   2136c:	ldr	r2, [sp, #104]	; 0x68
   21370:	orr	r3, r3, r2, lsl #14
   21374:	str	r3, [sp, #2436]	; 0x984
   21378:	add	r3, sp, #2416	; 0x970
   2137c:	add	r3, r3, #8
   21380:	ldrd	sl, [lr]
   21384:	ldrd	r2, [r3]
   21388:	ldr	lr, [sp, #108]	; 0x6c
   2138c:	eor	r2, r2, sl
   21390:	ldr	sl, [sp, #104]	; 0x68
   21394:	lsl	lr, lr, #23
   21398:	eor	r3, r3, fp
   2139c:	orr	lr, lr, sl, lsr #9
   213a0:	str	lr, [sp, #2444]	; 0x98c
   213a4:	lsl	lr, sl, #23
   213a8:	ldr	sl, [sp, #108]	; 0x6c
   213ac:	orr	lr, lr, sl, lsr #9
   213b0:	str	lr, [sp, #2440]	; 0x988
   213b4:	add	lr, sp, #2432	; 0x980
   213b8:	add	lr, lr, #8
   213bc:	ldrd	sl, [lr]
   213c0:	add	lr, sp, #2448	; 0x990
   213c4:	add	lr, lr, #8
   213c8:	eor	sl, sl, r2
   213cc:	adds	r0, r0, sl
   213d0:	eor	fp, fp, r3
   213d4:	adc	r1, r1, fp
   213d8:	adds	r2, r4, r0
   213dc:	adc	r3, r5, r1
   213e0:	ldrd	sl, [sp, #64]	; 0x40
   213e4:	strd	r2, [sp, #88]	; 0x58
   213e8:	lsr	r3, r8, #28
   213ec:	orr	r3, r3, r9, lsl #4
   213f0:	str	r3, [sp, #2448]	; 0x990
   213f4:	lsr	r3, r9, #28
   213f8:	orr	r3, r3, r8, lsl #4
   213fc:	str	r3, [sp, #2452]	; 0x994
   21400:	lsl	r3, r9, #30
   21404:	orr	r3, r3, r8, lsr #2
   21408:	str	r3, [sp, #2460]	; 0x99c
   2140c:	lsl	r3, r8, #30
   21410:	orr	r3, r3, r9, lsr #2
   21414:	str	r3, [sp, #2456]	; 0x998
   21418:	ldrd	r4, [lr]
   2141c:	lsl	lr, r9, #25
   21420:	orr	lr, lr, r8, lsr #7
   21424:	add	r3, sp, #2448	; 0x990
   21428:	str	lr, [sp, #2468]	; 0x9a4
   2142c:	lsl	lr, r8, #25
   21430:	ldrd	r2, [r3]
   21434:	orr	lr, lr, r9, lsr #7
   21438:	str	lr, [sp, #2464]	; 0x9a0
   2143c:	add	lr, sp, #2464	; 0x9a0
   21440:	eor	r2, r2, r4
   21444:	eor	r3, r3, r5
   21448:	ldrd	r4, [lr]
   2144c:	and	sl, sl, r8
   21450:	and	fp, fp, r9
   21454:	eor	r4, r4, r2
   21458:	eor	r5, r5, r3
   2145c:	mov	r2, r4
   21460:	mov	r3, r5
   21464:	ldrd	r4, [sp, #64]	; 0x40
   21468:	add	lr, sp, #7232	; 0x1c40
   2146c:	add	lr, lr, #8
   21470:	orr	r4, r4, r8
   21474:	and	r4, r4, r6
   21478:	orr	r5, r5, r9
   2147c:	and	r5, r5, r7
   21480:	orr	sl, sl, r4
   21484:	adds	r4, sl, r2
   21488:	orr	fp, fp, r5
   2148c:	adc	r5, fp, r3
   21490:	adds	r2, r4, r0
   21494:	adc	r3, r5, r1
   21498:	strd	r2, [sp, #80]	; 0x50
   2149c:	add	r3, sp, #7168	; 0x1c00
   214a0:	add	r3, r3, #8
   214a4:	add	r2, sp, #7168	; 0x1c00
   214a8:	add	r2, r2, #12
   214ac:	ldr	r3, [r3]
   214b0:	ldr	r2, [r2]
   214b4:	lsr	r3, r3, #1
   214b8:	orr	r3, r3, r2, lsl #31
   214bc:	str	r3, [sp, #2472]	; 0x9a8
   214c0:	lsr	r3, r2, #1
   214c4:	add	r2, sp, #7168	; 0x1c00
   214c8:	add	r2, r2, #8
   214cc:	ldr	r2, [r2]
   214d0:	ldrd	r4, [lr]
   214d4:	add	lr, sp, #2496	; 0x9c0
   214d8:	orr	r3, r3, r2, lsl #31
   214dc:	str	r3, [sp, #2476]	; 0x9ac
   214e0:	lsr	r3, r2, #8
   214e4:	add	r2, sp, #7168	; 0x1c00
   214e8:	add	r2, r2, #12
   214ec:	ldr	r2, [r2]
   214f0:	orr	r3, r3, r2, lsl #24
   214f4:	str	r3, [sp, #2480]	; 0x9b0
   214f8:	lsr	r3, r2, #8
   214fc:	add	r2, sp, #7168	; 0x1c00
   21500:	add	r2, r2, #8
   21504:	ldr	r2, [r2]
   21508:	orr	r3, r3, r2, lsl #24
   2150c:	str	r3, [sp, #2484]	; 0x9b4
   21510:	add	r3, sp, #2464	; 0x9a0
   21514:	add	r3, r3, #8
   21518:	ldrd	r0, [r3]
   2151c:	add	r3, sp, #2480	; 0x9b0
   21520:	ldrd	r2, [r3]
   21524:	eor	r1, r1, r3
   21528:	add	r3, sp, #7168	; 0x1c00
   2152c:	eor	r0, r0, r2
   21530:	add	r3, r3, #8
   21534:	add	r2, sp, #7168	; 0x1c00
   21538:	add	r2, r2, #12
   2153c:	ldr	r3, [r3]
   21540:	ldr	r2, [r2]
   21544:	lsr	r3, r3, #7
   21548:	orr	r3, r3, r2, lsl #25
   2154c:	str	r3, [sp, #296]	; 0x128
   21550:	lsr	r3, r2, #7
   21554:	str	r3, [sp, #300]	; 0x12c
   21558:	add	r3, sp, #296	; 0x128
   2155c:	ldrd	r2, [r3]
   21560:	eor	r3, r3, r1
   21564:	mov	r1, r3
   21568:	add	r3, sp, #7168	; 0x1c00
   2156c:	eor	r2, r2, r0
   21570:	mov	r0, r2
   21574:	ldrd	r2, [r3]
   21578:	adds	r2, r2, r4
   2157c:	adc	r3, r3, r5
   21580:	adds	r2, r2, r0
   21584:	adc	r3, r3, r1
   21588:	ldr	r1, [sp, #32]
   2158c:	ldr	r0, [sp, #36]	; 0x24
   21590:	lsr	r1, r1, #19
   21594:	orr	r1, r1, r0, lsl #13
   21598:	str	r1, [sp, #2488]	; 0x9b8
   2159c:	lsr	r1, r0, #19
   215a0:	ldr	r0, [sp, #32]
   215a4:	orr	r1, r1, r0, lsl #13
   215a8:	str	r1, [sp, #2492]	; 0x9bc
   215ac:	ldr	r1, [sp, #36]	; 0x24
   215b0:	lsl	r1, r1, #3
   215b4:	orr	r1, r1, r0, lsr #29
   215b8:	str	r1, [sp, #2500]	; 0x9c4
   215bc:	lsl	r1, r0, #3
   215c0:	ldr	r0, [sp, #36]	; 0x24
   215c4:	orr	r1, r1, r0, lsr #29
   215c8:	str	r1, [sp, #2496]	; 0x9c0
   215cc:	add	r1, sp, #2480	; 0x9b0
   215d0:	add	r1, r1, #8
   215d4:	ldrd	r4, [lr]
   215d8:	ldrd	r0, [r1]
   215dc:	ldr	lr, [sp, #32]
   215e0:	eor	r0, r0, r4
   215e4:	ldr	r4, [sp, #36]	; 0x24
   215e8:	lsr	lr, lr, #6
   215ec:	eor	r1, r1, r5
   215f0:	orr	lr, lr, r4, lsl #26
   215f4:	str	lr, [sp, #304]	; 0x130
   215f8:	lsr	lr, r4, #6
   215fc:	str	lr, [sp, #308]	; 0x134
   21600:	add	lr, sp, #304	; 0x130
   21604:	ldrd	r4, [lr]
   21608:	add	lr, sp, #2512	; 0x9d0
   2160c:	eor	r4, r4, r0
   21610:	adds	r4, r2, r4
   21614:	eor	r5, r5, r1
   21618:	adc	r5, r3, r5
   2161c:	add	r1, pc, #124	; 0x7c
   21620:	ldrd	r0, [r1]
   21624:	strd	r4, [sp, #48]	; 0x30
   21628:	ldrd	r4, [sp, #104]	; 0x68
   2162c:	ldrd	r2, [sp, #72]	; 0x48
   21630:	eor	r2, r2, r4
   21634:	eor	r3, r3, r5
   21638:	mov	r4, r2
   2163c:	mov	r5, r3
   21640:	ldrd	r2, [sp, #88]	; 0x58
   21644:	and	r2, r2, r4
   21648:	and	r3, r3, r5
   2164c:	mov	r4, r2
   21650:	mov	r5, r3
   21654:	ldrd	r2, [sp, #72]	; 0x48
   21658:	eor	r2, r2, r4
   2165c:	eor	r3, r3, r5
   21660:	mov	r4, r2
   21664:	mov	r5, r3
   21668:	ldrd	r2, [sp, #48]	; 0x30
   2166c:	adds	r2, r2, r0
   21670:	adc	r3, r3, r1
   21674:	mov	r0, r2
   21678:	mov	r1, r3
   2167c:	ldrd	r2, [sp, #96]	; 0x60
   21680:	adds	r2, r2, r0
   21684:	adc	r3, r3, r1
   21688:	adds	r0, r2, r4
   2168c:	adc	r1, r3, r5
   21690:	ldr	r3, [sp, #88]	; 0x58
   21694:	b	216b0 <putc_unlocked@plt+0x10368>
   21698:	cdpvs	4, 10, cr14, cr6, cr3, {4}
   2169c:	bmi	1d4294c <optarg@@GLIBC_2.4+0x1cf879c>
   216a0:	vstrlt	d31, [r1, #-848]	; 0xfffffcb0
   216a4:			; <UNDEFINED> instruction: 0x5cb0a9dc
   216a8:	tsthi	r1, #-738197502	; 0xd4000002
   216ac:	usatvc	r8, #25, sl, asr #17
   216b0:	ldr	r2, [sp, #92]	; 0x5c
   216b4:	lsr	r3, r3, #14
   216b8:	orr	r3, r3, r2, lsl #18
   216bc:	str	r3, [sp, #2504]	; 0x9c8
   216c0:	lsr	r3, r2, #14
   216c4:	ldr	r2, [sp, #88]	; 0x58
   216c8:	orr	r3, r3, r2, lsl #18
   216cc:	str	r3, [sp, #2508]	; 0x9cc
   216d0:	lsr	r3, r2, #18
   216d4:	ldr	r2, [sp, #92]	; 0x5c
   216d8:	orr	r3, r3, r2, lsl #14
   216dc:	str	r3, [sp, #2512]	; 0x9d0
   216e0:	lsr	r3, r2, #18
   216e4:	ldr	r2, [sp, #88]	; 0x58
   216e8:	orr	r3, r3, r2, lsl #14
   216ec:	str	r3, [sp, #2516]	; 0x9d4
   216f0:	add	r3, sp, #2496	; 0x9c0
   216f4:	add	r3, r3, #8
   216f8:	ldrd	r4, [lr]
   216fc:	ldrd	r2, [r3]
   21700:	ldr	lr, [sp, #92]	; 0x5c
   21704:	eor	r2, r2, r4
   21708:	ldr	r4, [sp, #88]	; 0x58
   2170c:	lsl	lr, lr, #23
   21710:	eor	r3, r3, r5
   21714:	orr	lr, lr, r4, lsr #9
   21718:	str	lr, [sp, #2524]	; 0x9dc
   2171c:	lsl	lr, r4, #23
   21720:	ldr	r4, [sp, #92]	; 0x5c
   21724:	orr	lr, lr, r4, lsr #9
   21728:	str	lr, [sp, #2520]	; 0x9d8
   2172c:	add	lr, sp, #2512	; 0x9d0
   21730:	add	lr, lr, #8
   21734:	ldrd	r4, [lr]
   21738:	add	lr, sp, #2528	; 0x9e0
   2173c:	add	lr, lr, #8
   21740:	eor	r4, r4, r2
   21744:	adds	r0, r0, r4
   21748:	eor	r5, r5, r3
   2174c:	adc	r1, r1, r5
   21750:	adds	r2, r6, r0
   21754:	adc	r3, r7, r1
   21758:	strd	r2, [sp, #96]	; 0x60
   2175c:	ldr	r3, [sp, #80]	; 0x50
   21760:	ldr	r2, [sp, #84]	; 0x54
   21764:	lsr	r3, r3, #28
   21768:	orr	r3, r3, r2, lsl #4
   2176c:	str	r3, [sp, #2528]	; 0x9e0
   21770:	lsr	r3, r2, #28
   21774:	ldr	r2, [sp, #80]	; 0x50
   21778:	orr	r3, r3, r2, lsl #4
   2177c:	str	r3, [sp, #2532]	; 0x9e4
   21780:	ldr	r3, [sp, #84]	; 0x54
   21784:	lsl	r3, r3, #30
   21788:	orr	r3, r3, r2, lsr #2
   2178c:	str	r3, [sp, #2540]	; 0x9ec
   21790:	lsl	r3, r2, #30
   21794:	ldr	r2, [sp, #84]	; 0x54
   21798:	orr	r3, r3, r2, lsr #2
   2179c:	str	r3, [sp, #2536]	; 0x9e8
   217a0:	add	r3, sp, #2528	; 0x9e0
   217a4:	ldrd	r4, [lr]
   217a8:	ldrd	r2, [r3]
   217ac:	ldr	lr, [sp, #84]	; 0x54
   217b0:	ldrd	r6, [sp, #64]	; 0x40
   217b4:	eor	r2, r2, r4
   217b8:	ldr	r4, [sp, #80]	; 0x50
   217bc:	lsl	lr, lr, #25
   217c0:	eor	r3, r3, r5
   217c4:	orr	lr, lr, r4, lsr #7
   217c8:	str	lr, [sp, #2548]	; 0x9f4
   217cc:	lsl	lr, r4, #25
   217d0:	ldr	r4, [sp, #84]	; 0x54
   217d4:	orr	lr, lr, r4, lsr #7
   217d8:	str	lr, [sp, #2544]	; 0x9f0
   217dc:	add	lr, sp, #2544	; 0x9f0
   217e0:	ldrd	r4, [lr]
   217e4:	add	lr, sp, #2576	; 0xa10
   217e8:	eor	r4, r4, r2
   217ec:	eor	r5, r5, r3
   217f0:	mov	r2, r4
   217f4:	mov	r3, r5
   217f8:	ldrd	r4, [sp, #80]	; 0x50
   217fc:	orr	r4, r4, r8
   21800:	orr	r5, r5, r9
   21804:	and	r6, r6, r4
   21808:	and	r7, r7, r5
   2180c:	mov	r4, r6
   21810:	mov	r5, r7
   21814:	ldrd	r6, [sp, #80]	; 0x50
   21818:	and	r6, r6, r8
   2181c:	and	r7, r7, r9
   21820:	orr	r4, r4, r6
   21824:	adds	r4, r4, r2
   21828:	orr	r5, r5, r7
   2182c:	adc	r5, r5, r3
   21830:	add	r3, sp, #7168	; 0x1c00
   21834:	add	r3, r3, #16
   21838:	add	r2, sp, #7168	; 0x1c00
   2183c:	add	r2, r2, #20
   21840:	ldr	r3, [r3]
   21844:	ldr	r2, [r2]
   21848:	adds	r6, r4, r0
   2184c:	lsr	r3, r3, #1
   21850:	orr	r3, r3, r2, lsl #31
   21854:	str	r3, [sp, #2552]	; 0x9f8
   21858:	lsr	r3, r2, #1
   2185c:	add	r2, sp, #7168	; 0x1c00
   21860:	add	r2, r2, #16
   21864:	adc	r7, r5, r1
   21868:	ldr	r2, [r2]
   2186c:	add	r1, sp, #2560	; 0xa00
   21870:	orr	r3, r3, r2, lsl #31
   21874:	str	r3, [sp, #2556]	; 0x9fc
   21878:	lsr	r3, r2, #8
   2187c:	add	r2, sp, #7168	; 0x1c00
   21880:	add	r2, r2, #20
   21884:	ldr	r2, [r2]
   21888:	orr	r3, r3, r2, lsl #24
   2188c:	str	r3, [sp, #2560]	; 0xa00
   21890:	lsr	r3, r2, #8
   21894:	add	r2, sp, #7168	; 0x1c00
   21898:	add	r2, r2, #16
   2189c:	ldr	r2, [r2]
   218a0:	orr	r3, r3, r2, lsl #24
   218a4:	str	r3, [sp, #2564]	; 0xa04
   218a8:	add	r3, sp, #2544	; 0x9f0
   218ac:	add	r3, r3, #8
   218b0:	ldrd	r0, [r1]
   218b4:	ldrd	r2, [r3]
   218b8:	eor	r3, r3, r1
   218bc:	add	r1, sp, #7168	; 0x1c00
   218c0:	eor	r2, r2, r0
   218c4:	add	r1, r1, #16
   218c8:	add	r0, sp, #7168	; 0x1c00
   218cc:	add	r0, r0, #20
   218d0:	ldr	r1, [r1]
   218d4:	ldr	r0, [r0]
   218d8:	lsr	r1, r1, #7
   218dc:	orr	r1, r1, r0, lsl #25
   218e0:	str	r1, [sp, #312]	; 0x138
   218e4:	lsr	r1, r0, #7
   218e8:	str	r1, [sp, #316]	; 0x13c
   218ec:	add	r1, sp, #312	; 0x138
   218f0:	ldrd	r0, [r1]
   218f4:	eor	r1, r1, r3
   218f8:	mov	r3, r1
   218fc:	add	r1, sp, #7168	; 0x1c00
   21900:	add	r1, r1, #8
   21904:	eor	r0, r0, r2
   21908:	mov	r2, r0
   2190c:	ldrd	r0, [r1]
   21910:	adds	r0, r0, r2
   21914:	adc	r1, r1, r3
   21918:	mov	r2, r0
   2191c:	mov	r3, r1
   21920:	ldrd	r0, [sp]
   21924:	adds	r0, r0, r2
   21928:	adc	r1, r1, r3
   2192c:	mov	r3, r1
   21930:	ldr	r1, [sp, #40]	; 0x28
   21934:	mov	r2, r0
   21938:	ldr	r0, [sp, #44]	; 0x2c
   2193c:	lsr	r1, r1, #19
   21940:	orr	r1, r1, r0, lsl #13
   21944:	str	r1, [sp, #2568]	; 0xa08
   21948:	lsr	r1, r0, #19
   2194c:	ldr	r0, [sp, #40]	; 0x28
   21950:	ldrd	sl, [sp, #72]	; 0x48
   21954:	orr	r1, r1, r0, lsl #13
   21958:	str	r1, [sp, #2572]	; 0xa0c
   2195c:	ldr	r1, [sp, #44]	; 0x2c
   21960:	lsl	r1, r1, #3
   21964:	orr	r1, r1, r0, lsr #29
   21968:	str	r1, [sp, #2580]	; 0xa14
   2196c:	lsl	r1, r0, #3
   21970:	ldr	r0, [sp, #44]	; 0x2c
   21974:	orr	r1, r1, r0, lsr #29
   21978:	str	r1, [sp, #2576]	; 0xa10
   2197c:	add	r1, sp, #2560	; 0xa00
   21980:	add	r1, r1, #8
   21984:	ldrd	r4, [lr]
   21988:	ldrd	r0, [r1]
   2198c:	ldr	lr, [sp, #40]	; 0x28
   21990:	eor	r0, r0, r4
   21994:	ldr	r4, [sp, #44]	; 0x2c
   21998:	lsr	lr, lr, #6
   2199c:	eor	r1, r1, r5
   219a0:	orr	lr, lr, r4, lsl #26
   219a4:	str	lr, [sp, #320]	; 0x140
   219a8:	lsr	lr, r4, #6
   219ac:	str	lr, [sp, #324]	; 0x144
   219b0:	add	lr, sp, #320	; 0x140
   219b4:	ldrd	r4, [lr]
   219b8:	add	lr, sp, #2656	; 0xa60
   219bc:	eor	r4, r4, r0
   219c0:	adds	r4, r2, r4
   219c4:	eor	r5, r5, r1
   219c8:	adc	r5, r3, r5
   219cc:	ldrd	r2, [sp, #88]	; 0x58
   219d0:	strd	r4, [sp, #56]	; 0x38
   219d4:	ldrd	r4, [sp, #104]	; 0x68
   219d8:	sub	r1, pc, #824	; 0x338
   219dc:	ldrd	r0, [r1]
   219e0:	eor	r4, r4, r2
   219e4:	eor	r5, r5, r3
   219e8:	ldrd	r2, [sp, #96]	; 0x60
   219ec:	and	r2, r2, r4
   219f0:	and	r3, r3, r5
   219f4:	mov	r4, r2
   219f8:	mov	r5, r3
   219fc:	ldrd	r2, [sp, #104]	; 0x68
   21a00:	eor	r2, r2, r4
   21a04:	eor	r3, r3, r5
   21a08:	mov	r4, r2
   21a0c:	mov	r5, r3
   21a10:	ldrd	r2, [sp, #56]	; 0x38
   21a14:	adds	r2, r2, r0
   21a18:	adc	r3, r3, r1
   21a1c:	adds	sl, sl, r2
   21a20:	adc	fp, fp, r3
   21a24:	ldr	r3, [sp, #96]	; 0x60
   21a28:	ldr	r2, [sp, #100]	; 0x64
   21a2c:	add	r1, sp, #2592	; 0xa20
   21a30:	lsr	r3, r3, #14
   21a34:	orr	r3, r3, r2, lsl #18
   21a38:	str	r3, [sp, #2584]	; 0xa18
   21a3c:	lsr	r3, r2, #14
   21a40:	ldr	r2, [sp, #96]	; 0x60
   21a44:	adds	sl, sl, r4
   21a48:	adc	fp, fp, r5
   21a4c:	orr	r3, r3, r2, lsl #18
   21a50:	str	r3, [sp, #2588]	; 0xa1c
   21a54:	lsr	r3, r2, #18
   21a58:	ldr	r2, [sp, #100]	; 0x64
   21a5c:	orr	r3, r3, r2, lsl #14
   21a60:	str	r3, [sp, #2592]	; 0xa20
   21a64:	lsr	r3, r2, #18
   21a68:	ldr	r2, [sp, #96]	; 0x60
   21a6c:	orr	r3, r3, r2, lsl #14
   21a70:	str	r3, [sp, #2596]	; 0xa24
   21a74:	add	r3, sp, #2576	; 0xa10
   21a78:	add	r3, r3, #8
   21a7c:	ldrd	r0, [r1]
   21a80:	ldrd	r2, [r3]
   21a84:	eor	r3, r3, r1
   21a88:	ldr	r1, [sp, #100]	; 0x64
   21a8c:	eor	r2, r2, r0
   21a90:	ldr	r0, [sp, #96]	; 0x60
   21a94:	lsl	r1, r1, #23
   21a98:	ldrd	r4, [sp, #80]	; 0x50
   21a9c:	orr	r1, r1, r0, lsr #9
   21aa0:	str	r1, [sp, #2604]	; 0xa2c
   21aa4:	lsl	r1, r0, #23
   21aa8:	ldr	r0, [sp, #100]	; 0x64
   21aac:	and	r4, r4, r6
   21ab0:	and	r5, r5, r7
   21ab4:	orr	r1, r1, r0, lsr #9
   21ab8:	str	r1, [sp, #2600]	; 0xa28
   21abc:	add	r1, sp, #2592	; 0xa20
   21ac0:	add	r1, r1, #8
   21ac4:	ldrd	r0, [r1]
   21ac8:	eor	r0, r0, r2
   21acc:	eor	r1, r1, r3
   21ad0:	ldrd	r2, [sp, #64]	; 0x40
   21ad4:	adds	sl, sl, r0
   21ad8:	adc	fp, fp, r1
   21adc:	adds	r2, r2, sl
   21ae0:	adc	r3, r3, fp
   21ae4:	add	r1, sp, #2608	; 0xa30
   21ae8:	strd	r2, [sp, #112]	; 0x70
   21aec:	lsr	r3, r6, #28
   21af0:	orr	r3, r3, r7, lsl #4
   21af4:	str	r3, [sp, #2608]	; 0xa30
   21af8:	lsr	r3, r7, #28
   21afc:	orr	r3, r3, r6, lsl #4
   21b00:	str	r3, [sp, #2612]	; 0xa34
   21b04:	lsl	r3, r7, #30
   21b08:	orr	r3, r3, r6, lsr #2
   21b0c:	str	r3, [sp, #2620]	; 0xa3c
   21b10:	lsl	r3, r6, #30
   21b14:	orr	r3, r3, r7, lsr #2
   21b18:	str	r3, [sp, #2616]	; 0xa38
   21b1c:	add	r1, r1, #8
   21b20:	add	r3, sp, #2608	; 0xa30
   21b24:	ldrd	r0, [r1]
   21b28:	ldrd	r2, [r3]
   21b2c:	eor	r3, r3, r1
   21b30:	lsl	r1, r7, #25
   21b34:	orr	r1, r1, r6, lsr #7
   21b38:	str	r1, [sp, #2628]	; 0xa44
   21b3c:	lsl	r1, r6, #25
   21b40:	orr	r1, r1, r7, lsr #7
   21b44:	str	r1, [sp, #2624]	; 0xa40
   21b48:	add	r1, sp, #2624	; 0xa40
   21b4c:	eor	r2, r2, r0
   21b50:	ldrd	r0, [r1]
   21b54:	eor	r0, r0, r2
   21b58:	eor	r1, r1, r3
   21b5c:	mov	r2, r0
   21b60:	mov	r3, r1
   21b64:	ldrd	r0, [sp, #80]	; 0x50
   21b68:	orr	r0, r0, r6
   21b6c:	orr	r1, r1, r7
   21b70:	and	r0, r0, r8
   21b74:	and	r1, r1, r9
   21b78:	orr	r0, r0, r4
   21b7c:	adds	r0, r0, r2
   21b80:	orr	r1, r1, r5
   21b84:	adc	r1, r1, r3
   21b88:	add	r3, sp, #7168	; 0x1c00
   21b8c:	add	r3, r3, #24
   21b90:	add	r2, sp, #7168	; 0x1c00
   21b94:	add	r2, r2, #28
   21b98:	ldr	r3, [r3]
   21b9c:	ldr	r2, [r2]
   21ba0:	adds	sl, sl, r0
   21ba4:	lsr	r3, r3, #1
   21ba8:	orr	r3, r3, r2, lsl #31
   21bac:	str	r3, [sp, #2632]	; 0xa48
   21bb0:	lsr	r3, r2, #1
   21bb4:	add	r2, sp, #7168	; 0x1c00
   21bb8:	add	r2, r2, #24
   21bbc:	adc	fp, fp, r1
   21bc0:	ldr	r2, [r2]
   21bc4:	add	r1, sp, #2640	; 0xa50
   21bc8:	orr	r3, r3, r2, lsl #31
   21bcc:	str	r3, [sp, #2636]	; 0xa4c
   21bd0:	lsr	r3, r2, #8
   21bd4:	add	r2, sp, #7168	; 0x1c00
   21bd8:	add	r2, r2, #28
   21bdc:	ldr	r2, [r2]
   21be0:	orr	r3, r3, r2, lsl #24
   21be4:	str	r3, [sp, #2640]	; 0xa50
   21be8:	lsr	r3, r2, #8
   21bec:	add	r2, sp, #7168	; 0x1c00
   21bf0:	add	r2, r2, #24
   21bf4:	ldr	r2, [r2]
   21bf8:	orr	r3, r3, r2, lsl #24
   21bfc:	str	r3, [sp, #2644]	; 0xa54
   21c00:	add	r3, sp, #2624	; 0xa40
   21c04:	add	r3, r3, #8
   21c08:	ldrd	r0, [r1]
   21c0c:	ldrd	r2, [r3]
   21c10:	eor	r3, r3, r1
   21c14:	add	r1, sp, #7168	; 0x1c00
   21c18:	eor	r2, r2, r0
   21c1c:	add	r1, r1, #24
   21c20:	add	r0, sp, #7168	; 0x1c00
   21c24:	add	r0, r0, #28
   21c28:	ldr	r1, [r1]
   21c2c:	ldr	r0, [r0]
   21c30:	lsr	r1, r1, #7
   21c34:	orr	r1, r1, r0, lsl #25
   21c38:	str	r1, [sp, #328]	; 0x148
   21c3c:	lsr	r1, r0, #7
   21c40:	str	r1, [sp, #332]	; 0x14c
   21c44:	add	r1, sp, #328	; 0x148
   21c48:	ldrd	r0, [r1]
   21c4c:	eor	r1, r1, r3
   21c50:	mov	r3, r1
   21c54:	add	r1, sp, #7168	; 0x1c00
   21c58:	add	r1, r1, #16
   21c5c:	eor	r0, r0, r2
   21c60:	mov	r2, r0
   21c64:	ldrd	r0, [r1]
   21c68:	adds	r0, r0, r2
   21c6c:	adc	r1, r1, r3
   21c70:	mov	r2, r0
   21c74:	mov	r3, r1
   21c78:	ldrd	r0, [sp, #8]
   21c7c:	adds	r0, r0, r2
   21c80:	adc	r1, r1, r3
   21c84:	mov	r3, r1
   21c88:	ldr	r1, [sp, #48]	; 0x30
   21c8c:	mov	r2, r0
   21c90:	ldr	r0, [sp, #52]	; 0x34
   21c94:	lsr	r1, r1, #19
   21c98:	orr	r1, r1, r0, lsl #13
   21c9c:	str	r1, [sp, #2648]	; 0xa58
   21ca0:	lsr	r1, r0, #19
   21ca4:	ldr	r0, [sp, #48]	; 0x30
   21ca8:	orr	r1, r1, r0, lsl #13
   21cac:	str	r1, [sp, #2652]	; 0xa5c
   21cb0:	ldr	r1, [sp, #52]	; 0x34
   21cb4:	lsl	r1, r1, #3
   21cb8:	orr	r1, r1, r0, lsr #29
   21cbc:	str	r1, [sp, #2660]	; 0xa64
   21cc0:	lsl	r1, r0, #3
   21cc4:	ldr	r0, [sp, #52]	; 0x34
   21cc8:	orr	r1, r1, r0, lsr #29
   21ccc:	str	r1, [sp, #2656]	; 0xa60
   21cd0:	add	r1, sp, #2640	; 0xa50
   21cd4:	add	r1, r1, #8
   21cd8:	ldrd	r4, [lr]
   21cdc:	ldrd	r0, [r1]
   21ce0:	ldr	lr, [sp, #48]	; 0x30
   21ce4:	eor	r0, r0, r4
   21ce8:	ldr	r4, [sp, #52]	; 0x34
   21cec:	lsr	lr, lr, #6
   21cf0:	eor	r1, r1, r5
   21cf4:	orr	lr, lr, r4, lsl #26
   21cf8:	str	lr, [sp, #336]	; 0x150
   21cfc:	lsr	lr, r4, #6
   21d00:	str	lr, [sp, #340]	; 0x154
   21d04:	add	lr, sp, #336	; 0x150
   21d08:	ldrd	r4, [lr]
   21d0c:	add	lr, sp, #2736	; 0xab0
   21d10:	eor	r4, r4, r0
   21d14:	adds	r4, r2, r4
   21d18:	eor	r5, r5, r1
   21d1c:	adc	r5, r3, r5
   21d20:	ldrd	r0, [sp, #88]	; 0x58
   21d24:	ldrd	r2, [sp, #96]	; 0x60
   21d28:	strd	r4, [sp, #64]	; 0x40
   21d2c:	add	r5, pc, #908	; 0x38c
   21d30:	ldrd	r4, [r5]
   21d34:	eor	r2, r2, r0
   21d38:	eor	r3, r3, r1
   21d3c:	ldrd	r0, [sp, #112]	; 0x70
   21d40:	and	r0, r0, r2
   21d44:	and	r1, r1, r3
   21d48:	mov	r2, r0
   21d4c:	mov	r3, r1
   21d50:	ldrd	r0, [sp, #88]	; 0x58
   21d54:	eor	r0, r0, r2
   21d58:	eor	r1, r1, r3
   21d5c:	mov	r2, r0
   21d60:	mov	r3, r1
   21d64:	ldrd	r0, [sp, #64]	; 0x40
   21d68:	adds	r0, r0, r4
   21d6c:	adc	r1, r1, r5
   21d70:	mov	r4, r0
   21d74:	mov	r5, r1
   21d78:	ldrd	r0, [sp, #104]	; 0x68
   21d7c:	adds	r0, r0, r4
   21d80:	adc	r1, r1, r5
   21d84:	adds	r4, r0, r2
   21d88:	adc	r5, r1, r3
   21d8c:	ldr	r3, [sp, #112]	; 0x70
   21d90:	ldr	r2, [sp, #116]	; 0x74
   21d94:	add	r1, sp, #2672	; 0xa70
   21d98:	lsr	r3, r3, #14
   21d9c:	orr	r3, r3, r2, lsl #18
   21da0:	str	r3, [sp, #2664]	; 0xa68
   21da4:	lsr	r3, r2, #14
   21da8:	ldr	r2, [sp, #112]	; 0x70
   21dac:	orr	r3, r3, r2, lsl #18
   21db0:	str	r3, [sp, #2668]	; 0xa6c
   21db4:	lsr	r3, r2, #18
   21db8:	ldr	r2, [sp, #116]	; 0x74
   21dbc:	orr	r3, r3, r2, lsl #14
   21dc0:	str	r3, [sp, #2672]	; 0xa70
   21dc4:	lsr	r3, r2, #18
   21dc8:	ldr	r2, [sp, #112]	; 0x70
   21dcc:	orr	r3, r3, r2, lsl #14
   21dd0:	str	r3, [sp, #2676]	; 0xa74
   21dd4:	add	r3, sp, #2656	; 0xa60
   21dd8:	add	r3, r3, #8
   21ddc:	ldrd	r0, [r1]
   21de0:	ldrd	r2, [r3]
   21de4:	eor	r3, r3, r1
   21de8:	ldr	r1, [sp, #116]	; 0x74
   21dec:	eor	r2, r2, r0
   21df0:	ldr	r0, [sp, #112]	; 0x70
   21df4:	lsl	r1, r1, #23
   21df8:	orr	r1, r1, r0, lsr #9
   21dfc:	str	r1, [sp, #2684]	; 0xa7c
   21e00:	lsl	r1, r0, #23
   21e04:	ldr	r0, [sp, #116]	; 0x74
   21e08:	orr	r1, r1, r0, lsr #9
   21e0c:	str	r1, [sp, #2680]	; 0xa78
   21e10:	add	r1, sp, #2672	; 0xa70
   21e14:	add	r1, r1, #8
   21e18:	ldrd	r0, [r1]
   21e1c:	eor	r0, r0, r2
   21e20:	adds	r4, r4, r0
   21e24:	eor	r1, r1, r3
   21e28:	adc	r5, r5, r1
   21e2c:	adds	r2, r8, r4
   21e30:	adc	r3, r9, r5
   21e34:	add	r1, sp, #2688	; 0xa80
   21e38:	strd	r2, [sp, #120]	; 0x78
   21e3c:	lsr	r3, sl, #28
   21e40:	orr	r3, r3, fp, lsl #4
   21e44:	str	r3, [sp, #2688]	; 0xa80
   21e48:	lsr	r3, fp, #28
   21e4c:	orr	r3, r3, sl, lsl #4
   21e50:	str	r3, [sp, #2692]	; 0xa84
   21e54:	lsl	r3, fp, #30
   21e58:	orr	r3, r3, sl, lsr #2
   21e5c:	str	r3, [sp, #2700]	; 0xa8c
   21e60:	lsl	r3, sl, #30
   21e64:	orr	r3, r3, fp, lsr #2
   21e68:	str	r3, [sp, #2696]	; 0xa88
   21e6c:	add	r1, r1, #8
   21e70:	add	r3, sp, #2688	; 0xa80
   21e74:	ldrd	r0, [r1]
   21e78:	ldrd	r2, [r3]
   21e7c:	ldrd	r8, [sp, #80]	; 0x50
   21e80:	eor	r3, r3, r1
   21e84:	lsl	r1, fp, #25
   21e88:	orr	r1, r1, sl, lsr #7
   21e8c:	str	r1, [sp, #2708]	; 0xa94
   21e90:	lsl	r1, sl, #25
   21e94:	orr	r1, r1, fp, lsr #7
   21e98:	str	r1, [sp, #2704]	; 0xa90
   21e9c:	add	r1, sp, #2704	; 0xa90
   21ea0:	eor	r2, r2, r0
   21ea4:	ldrd	r0, [r1]
   21ea8:	eor	r0, r0, r2
   21eac:	mov	r2, r0
   21eb0:	eor	r1, r1, r3
   21eb4:	orr	r0, r6, sl
   21eb8:	mov	r3, r1
   21ebc:	and	r8, r8, r0
   21ec0:	orr	r1, r7, fp
   21ec4:	and	r9, r9, r1
   21ec8:	mov	r0, r8
   21ecc:	and	r8, r6, sl
   21ed0:	mov	r1, r9
   21ed4:	orr	r0, r0, r8
   21ed8:	and	r9, r7, fp
   21edc:	adds	r0, r0, r2
   21ee0:	orr	r1, r1, r9
   21ee4:	adc	r1, r1, r3
   21ee8:	adds	r2, r0, r4
   21eec:	adc	r3, r1, r5
   21ef0:	add	r1, sp, #2720	; 0xaa0
   21ef4:	strd	r2, [sp, #104]	; 0x68
   21ef8:	add	r3, sp, #7168	; 0x1c00
   21efc:	add	r3, r3, #32
   21f00:	add	r2, sp, #7168	; 0x1c00
   21f04:	add	r2, r2, #36	; 0x24
   21f08:	ldr	r3, [r3]
   21f0c:	ldr	r2, [r2]
   21f10:	lsr	r3, r3, #1
   21f14:	orr	r3, r3, r2, lsl #31
   21f18:	str	r3, [sp, #2712]	; 0xa98
   21f1c:	lsr	r3, r2, #1
   21f20:	add	r2, sp, #7168	; 0x1c00
   21f24:	add	r2, r2, #32
   21f28:	ldr	r2, [r2]
   21f2c:	orr	r3, r3, r2, lsl #31
   21f30:	str	r3, [sp, #2716]	; 0xa9c
   21f34:	lsr	r3, r2, #8
   21f38:	add	r2, sp, #7168	; 0x1c00
   21f3c:	add	r2, r2, #36	; 0x24
   21f40:	ldr	r2, [r2]
   21f44:	orr	r3, r3, r2, lsl #24
   21f48:	str	r3, [sp, #2720]	; 0xaa0
   21f4c:	lsr	r3, r2, #8
   21f50:	add	r2, sp, #7168	; 0x1c00
   21f54:	add	r2, r2, #32
   21f58:	ldr	r2, [r2]
   21f5c:	orr	r3, r3, r2, lsl #24
   21f60:	str	r3, [sp, #2724]	; 0xaa4
   21f64:	add	r3, sp, #2704	; 0xa90
   21f68:	add	r3, r3, #8
   21f6c:	ldrd	r2, [r3]
   21f70:	ldrd	r0, [r1]
   21f74:	ldrd	r8, [sp, #88]	; 0x58
   21f78:	eor	r3, r3, r1
   21f7c:	add	r1, sp, #7168	; 0x1c00
   21f80:	eor	r2, r2, r0
   21f84:	add	r1, r1, #32
   21f88:	add	r0, sp, #7168	; 0x1c00
   21f8c:	add	r0, r0, #36	; 0x24
   21f90:	ldr	r1, [r1]
   21f94:	ldr	r0, [r0]
   21f98:	lsr	r1, r1, #7
   21f9c:	orr	r1, r1, r0, lsl #25
   21fa0:	str	r1, [sp, #344]	; 0x158
   21fa4:	lsr	r1, r0, #7
   21fa8:	str	r1, [sp, #348]	; 0x15c
   21fac:	add	r1, sp, #344	; 0x158
   21fb0:	ldrd	r0, [r1]
   21fb4:	eor	r1, r1, r3
   21fb8:	mov	r3, r1
   21fbc:	add	r1, sp, #7168	; 0x1c00
   21fc0:	add	r1, r1, #24
   21fc4:	eor	r0, r0, r2
   21fc8:	mov	r2, r0
   21fcc:	ldrd	r0, [r1]
   21fd0:	adds	r0, r0, r2
   21fd4:	adc	r1, r1, r3
   21fd8:	mov	r2, r0
   21fdc:	mov	r3, r1
   21fe0:	ldrd	r0, [sp, #16]
   21fe4:	adds	r0, r0, r2
   21fe8:	adc	r1, r1, r3
   21fec:	mov	r3, r1
   21ff0:	ldr	r1, [sp, #56]	; 0x38
   21ff4:	mov	r2, r0
   21ff8:	ldr	r0, [sp, #60]	; 0x3c
   21ffc:	lsr	r1, r1, #19
   22000:	orr	r1, r1, r0, lsl #13
   22004:	str	r1, [sp, #2728]	; 0xaa8
   22008:	lsr	r1, r0, #19
   2200c:	ldr	r0, [sp, #56]	; 0x38
   22010:	orr	r1, r1, r0, lsl #13
   22014:	str	r1, [sp, #2732]	; 0xaac
   22018:	ldr	r1, [sp, #60]	; 0x3c
   2201c:	lsl	r1, r1, #3
   22020:	orr	r1, r1, r0, lsr #29
   22024:	str	r1, [sp, #2740]	; 0xab4
   22028:	lsl	r1, r0, #3
   2202c:	ldr	r0, [sp, #60]	; 0x3c
   22030:	orr	r1, r1, r0, lsr #29
   22034:	str	r1, [sp, #2736]	; 0xab0
   22038:	add	r1, sp, #2720	; 0xaa0
   2203c:	add	r1, r1, #8
   22040:	ldrd	r4, [lr]
   22044:	ldrd	r0, [r1]
   22048:	ldr	lr, [sp, #56]	; 0x38
   2204c:	eor	r0, r0, r4
   22050:	ldr	r4, [sp, #60]	; 0x3c
   22054:	lsr	lr, lr, #6
   22058:	eor	r1, r1, r5
   2205c:	orr	lr, lr, r4, lsl #26
   22060:	str	lr, [sp, #352]	; 0x160
   22064:	lsr	lr, r4, #6
   22068:	str	lr, [sp, #356]	; 0x164
   2206c:	add	lr, sp, #352	; 0x160
   22070:	ldrd	r4, [lr]
   22074:	add	lr, sp, #2816	; 0xb00
   22078:	eor	r4, r4, r0
   2207c:	adds	r4, r2, r4
   22080:	eor	r5, r5, r1
   22084:	adc	r5, r3, r5
   22088:	ldrd	r0, [sp, #112]	; 0x70
   2208c:	ldrd	r2, [sp, #96]	; 0x60
   22090:	strd	r4, [sp, #72]	; 0x48
   22094:	add	r5, pc, #44	; 0x2c
   22098:	ldrd	r4, [r5]
   2209c:	eor	r2, r2, r0
   220a0:	eor	r3, r3, r1
   220a4:	ldrd	r0, [sp, #120]	; 0x78
   220a8:	and	r0, r0, r2
   220ac:	and	r1, r1, r3
   220b0:	mov	r2, r0
   220b4:	mov	r3, r1
   220b8:	b	220d8 <putc_unlocked@plt+0x10d90>
   220bc:	nop			; (mov r0, r0)
   220c0:	cdp	15, 6, cr13, cr6, cr11, {5}
   220c4:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   220c8:	lfmcs	f3, 4, [r4, #64]!	; 0x40
   220cc:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   220d0:	ldmls	fp!, {r0, r1, r2, r3, r4, r5, r8, sp}^
   220d4:	andlt	r2, r3, r8, asr #15
   220d8:	ldrd	r0, [sp, #96]	; 0x60
   220dc:	eor	r0, r0, r2
   220e0:	eor	r1, r1, r3
   220e4:	mov	r2, r0
   220e8:	mov	r3, r1
   220ec:	ldrd	r0, [sp, #72]	; 0x48
   220f0:	adds	r0, r0, r4
   220f4:	adc	r1, r1, r5
   220f8:	adds	r8, r8, r0
   220fc:	adc	r9, r9, r1
   22100:	adds	r8, r8, r2
   22104:	adc	r9, r9, r3
   22108:	ldr	r3, [sp, #120]	; 0x78
   2210c:	ldr	r2, [sp, #124]	; 0x7c
   22110:	add	r1, sp, #2752	; 0xac0
   22114:	lsr	r3, r3, #14
   22118:	orr	r3, r3, r2, lsl #18
   2211c:	str	r3, [sp, #2744]	; 0xab8
   22120:	lsr	r3, r2, #14
   22124:	ldr	r2, [sp, #120]	; 0x78
   22128:	orr	r3, r3, r2, lsl #18
   2212c:	str	r3, [sp, #2748]	; 0xabc
   22130:	lsr	r3, r2, #18
   22134:	ldr	r2, [sp, #124]	; 0x7c
   22138:	orr	r3, r3, r2, lsl #14
   2213c:	str	r3, [sp, #2752]	; 0xac0
   22140:	lsr	r3, r2, #18
   22144:	ldr	r2, [sp, #120]	; 0x78
   22148:	orr	r3, r3, r2, lsl #14
   2214c:	str	r3, [sp, #2756]	; 0xac4
   22150:	add	r3, sp, #2736	; 0xab0
   22154:	add	r3, r3, #8
   22158:	ldrd	r0, [r1]
   2215c:	ldrd	r2, [r3]
   22160:	eor	r3, r3, r1
   22164:	ldr	r1, [sp, #124]	; 0x7c
   22168:	eor	r2, r2, r0
   2216c:	ldr	r0, [sp, #120]	; 0x78
   22170:	lsl	r1, r1, #23
   22174:	orr	r1, r1, r0, lsr #9
   22178:	str	r1, [sp, #2764]	; 0xacc
   2217c:	lsl	r1, r0, #23
   22180:	ldr	r0, [sp, #124]	; 0x7c
   22184:	orr	r1, r1, r0, lsr #9
   22188:	str	r1, [sp, #2760]	; 0xac8
   2218c:	add	r1, sp, #2752	; 0xac0
   22190:	add	r1, r1, #8
   22194:	ldrd	r0, [r1]
   22198:	eor	r0, r0, r2
   2219c:	eor	r1, r1, r3
   221a0:	ldrd	r2, [sp, #80]	; 0x50
   221a4:	adds	r8, r8, r0
   221a8:	adc	r9, r9, r1
   221ac:	adds	r2, r2, r8
   221b0:	adc	r3, r3, r9
   221b4:	add	r1, sp, #2768	; 0xad0
   221b8:	strd	r2, [sp, #136]	; 0x88
   221bc:	ldr	r3, [sp, #104]	; 0x68
   221c0:	ldr	r2, [sp, #108]	; 0x6c
   221c4:	add	r1, r1, #8
   221c8:	lsr	r3, r3, #28
   221cc:	orr	r3, r3, r2, lsl #4
   221d0:	str	r3, [sp, #2768]	; 0xad0
   221d4:	lsr	r3, r2, #28
   221d8:	ldr	r2, [sp, #104]	; 0x68
   221dc:	orr	r3, r3, r2, lsl #4
   221e0:	str	r3, [sp, #2772]	; 0xad4
   221e4:	ldr	r3, [sp, #108]	; 0x6c
   221e8:	lsl	r3, r3, #30
   221ec:	orr	r3, r3, r2, lsr #2
   221f0:	str	r3, [sp, #2780]	; 0xadc
   221f4:	lsl	r3, r2, #30
   221f8:	ldr	r2, [sp, #108]	; 0x6c
   221fc:	orr	r3, r3, r2, lsr #2
   22200:	str	r3, [sp, #2776]	; 0xad8
   22204:	add	r3, sp, #2768	; 0xad0
   22208:	ldrd	r0, [r1]
   2220c:	ldrd	r2, [r3]
   22210:	eor	r3, r3, r1
   22214:	ldr	r1, [sp, #108]	; 0x6c
   22218:	eor	r2, r2, r0
   2221c:	ldr	r0, [sp, #104]	; 0x68
   22220:	lsl	r1, r1, #25
   22224:	orr	r1, r1, r0, lsr #7
   22228:	str	r1, [sp, #2788]	; 0xae4
   2222c:	lsl	r1, r0, #25
   22230:	ldr	r0, [sp, #108]	; 0x6c
   22234:	ldrd	r4, [sp, #104]	; 0x68
   22238:	orr	r1, r1, r0, lsr #7
   2223c:	str	r1, [sp, #2784]	; 0xae0
   22240:	add	r1, sp, #2784	; 0xae0
   22244:	and	r4, r4, sl
   22248:	ldrd	r0, [r1]
   2224c:	and	r5, r5, fp
   22250:	eor	r0, r0, r2
   22254:	eor	r1, r1, r3
   22258:	mov	r2, r0
   2225c:	mov	r3, r1
   22260:	ldrd	r0, [sp, #104]	; 0x68
   22264:	orr	r0, r0, sl
   22268:	orr	r1, r1, fp
   2226c:	and	r0, r0, r6
   22270:	and	r1, r1, r7
   22274:	orr	r0, r0, r4
   22278:	adds	r0, r0, r2
   2227c:	orr	r1, r1, r5
   22280:	adc	r1, r1, r3
   22284:	add	r3, sp, #7168	; 0x1c00
   22288:	add	r3, r3, #40	; 0x28
   2228c:	add	r2, sp, #7168	; 0x1c00
   22290:	add	r2, r2, #44	; 0x2c
   22294:	ldr	r3, [r3]
   22298:	ldr	r2, [r2]
   2229c:	adds	r8, r8, r0
   222a0:	lsr	r3, r3, #1
   222a4:	orr	r3, r3, r2, lsl #31
   222a8:	str	r3, [sp, #2792]	; 0xae8
   222ac:	lsr	r3, r2, #1
   222b0:	add	r2, sp, #7168	; 0x1c00
   222b4:	add	r2, r2, #40	; 0x28
   222b8:	adc	r9, r9, r1
   222bc:	ldr	r2, [r2]
   222c0:	add	r1, sp, #2800	; 0xaf0
   222c4:	orr	r3, r3, r2, lsl #31
   222c8:	str	r3, [sp, #2796]	; 0xaec
   222cc:	lsr	r3, r2, #8
   222d0:	add	r2, sp, #7168	; 0x1c00
   222d4:	add	r2, r2, #44	; 0x2c
   222d8:	ldr	r2, [r2]
   222dc:	orr	r3, r3, r2, lsl #24
   222e0:	str	r3, [sp, #2800]	; 0xaf0
   222e4:	lsr	r3, r2, #8
   222e8:	add	r2, sp, #7168	; 0x1c00
   222ec:	add	r2, r2, #40	; 0x28
   222f0:	ldr	r2, [r2]
   222f4:	orr	r3, r3, r2, lsl #24
   222f8:	str	r3, [sp, #2804]	; 0xaf4
   222fc:	add	r3, sp, #2784	; 0xae0
   22300:	add	r3, r3, #8
   22304:	ldrd	r0, [r1]
   22308:	ldrd	r2, [r3]
   2230c:	eor	r3, r3, r1
   22310:	add	r1, sp, #7168	; 0x1c00
   22314:	eor	r2, r2, r0
   22318:	add	r1, r1, #40	; 0x28
   2231c:	add	r0, sp, #7168	; 0x1c00
   22320:	add	r0, r0, #44	; 0x2c
   22324:	ldr	r1, [r1]
   22328:	ldr	r0, [r0]
   2232c:	lsr	r1, r1, #7
   22330:	orr	r1, r1, r0, lsl #25
   22334:	str	r1, [sp, #360]	; 0x168
   22338:	lsr	r1, r0, #7
   2233c:	str	r1, [sp, #364]	; 0x16c
   22340:	add	r1, sp, #360	; 0x168
   22344:	ldrd	r0, [r1]
   22348:	eor	r1, r1, r3
   2234c:	mov	r3, r1
   22350:	add	r1, sp, #7168	; 0x1c00
   22354:	add	r1, r1, #32
   22358:	eor	r0, r0, r2
   2235c:	mov	r2, r0
   22360:	ldrd	r0, [r1]
   22364:	adds	r0, r0, r2
   22368:	adc	r1, r1, r3
   2236c:	mov	r2, r0
   22370:	mov	r3, r1
   22374:	ldrd	r0, [sp, #24]
   22378:	adds	r0, r0, r2
   2237c:	adc	r1, r1, r3
   22380:	mov	r3, r1
   22384:	ldr	r1, [sp, #64]	; 0x40
   22388:	mov	r2, r0
   2238c:	ldr	r0, [sp, #68]	; 0x44
   22390:	lsr	r1, r1, #19
   22394:	orr	r1, r1, r0, lsl #13
   22398:	str	r1, [sp, #2808]	; 0xaf8
   2239c:	lsr	r1, r0, #19
   223a0:	ldr	r0, [sp, #64]	; 0x40
   223a4:	orr	r1, r1, r0, lsl #13
   223a8:	str	r1, [sp, #2812]	; 0xafc
   223ac:	ldr	r1, [sp, #68]	; 0x44
   223b0:	lsl	r1, r1, #3
   223b4:	orr	r1, r1, r0, lsr #29
   223b8:	str	r1, [sp, #2820]	; 0xb04
   223bc:	lsl	r1, r0, #3
   223c0:	ldr	r0, [sp, #68]	; 0x44
   223c4:	orr	r1, r1, r0, lsr #29
   223c8:	str	r1, [sp, #2816]	; 0xb00
   223cc:	add	r1, sp, #2800	; 0xaf0
   223d0:	add	r1, r1, #8
   223d4:	ldrd	r0, [r1]
   223d8:	ldrd	r4, [lr]
   223dc:	ldr	lr, [sp, #64]	; 0x40
   223e0:	eor	r0, r0, r4
   223e4:	ldr	r4, [sp, #68]	; 0x44
   223e8:	lsr	lr, lr, #6
   223ec:	eor	r1, r1, r5
   223f0:	orr	lr, lr, r4, lsl #26
   223f4:	str	lr, [sp, #368]	; 0x170
   223f8:	lsr	lr, r4, #6
   223fc:	str	lr, [sp, #372]	; 0x174
   22400:	add	lr, sp, #368	; 0x170
   22404:	ldrd	r4, [lr]
   22408:	add	lr, sp, #2832	; 0xb10
   2240c:	eor	r4, r4, r0
   22410:	adds	r4, r2, r4
   22414:	eor	r5, r5, r1
   22418:	adc	r5, r3, r5
   2241c:	ldrd	r2, [sp, #112]	; 0x70
   22420:	strd	r4, [sp, #80]	; 0x50
   22424:	ldrd	r4, [sp, #120]	; 0x78
   22428:	sub	r1, pc, #864	; 0x360
   2242c:	ldrd	r0, [r1]
   22430:	eor	r4, r4, r2
   22434:	eor	r5, r5, r3
   22438:	ldrd	r2, [sp, #136]	; 0x88
   2243c:	and	r2, r2, r4
   22440:	and	r3, r3, r5
   22444:	mov	r4, r2
   22448:	mov	r5, r3
   2244c:	ldrd	r2, [sp, #112]	; 0x70
   22450:	eor	r2, r2, r4
   22454:	eor	r3, r3, r5
   22458:	mov	r4, r2
   2245c:	mov	r5, r3
   22460:	ldrd	r2, [sp, #80]	; 0x50
   22464:	adds	r2, r2, r0
   22468:	adc	r3, r3, r1
   2246c:	mov	r0, r2
   22470:	mov	r1, r3
   22474:	ldrd	r2, [sp, #96]	; 0x60
   22478:	adds	r2, r2, r0
   2247c:	adc	r3, r3, r1
   22480:	adds	r0, r2, r4
   22484:	adc	r1, r3, r5
   22488:	ldr	r3, [sp, #136]	; 0x88
   2248c:	ldr	r2, [sp, #140]	; 0x8c
   22490:	lsr	r3, r3, #14
   22494:	orr	r3, r3, r2, lsl #18
   22498:	str	r3, [sp, #2824]	; 0xb08
   2249c:	lsr	r3, r2, #14
   224a0:	ldr	r2, [sp, #136]	; 0x88
   224a4:	orr	r3, r3, r2, lsl #18
   224a8:	str	r3, [sp, #2828]	; 0xb0c
   224ac:	lsr	r3, r2, #18
   224b0:	ldr	r2, [sp, #140]	; 0x8c
   224b4:	orr	r3, r3, r2, lsl #14
   224b8:	str	r3, [sp, #2832]	; 0xb10
   224bc:	lsr	r3, r2, #18
   224c0:	ldr	r2, [sp, #136]	; 0x88
   224c4:	orr	r3, r3, r2, lsl #14
   224c8:	str	r3, [sp, #2836]	; 0xb14
   224cc:	add	r3, sp, #2816	; 0xb00
   224d0:	add	r3, r3, #8
   224d4:	ldrd	r4, [lr]
   224d8:	ldrd	r2, [r3]
   224dc:	ldr	lr, [sp, #140]	; 0x8c
   224e0:	eor	r2, r2, r4
   224e4:	ldr	r4, [sp, #136]	; 0x88
   224e8:	lsl	lr, lr, #23
   224ec:	eor	r3, r3, r5
   224f0:	orr	lr, lr, r4, lsr #9
   224f4:	str	lr, [sp, #2844]	; 0xb1c
   224f8:	lsl	lr, r4, #23
   224fc:	ldr	r4, [sp, #140]	; 0x8c
   22500:	orr	lr, lr, r4, lsr #9
   22504:	str	lr, [sp, #2840]	; 0xb18
   22508:	add	lr, sp, #2832	; 0xb10
   2250c:	add	lr, lr, #8
   22510:	ldrd	r4, [lr]
   22514:	add	lr, sp, #2848	; 0xb20
   22518:	add	lr, lr, #8
   2251c:	eor	r4, r4, r2
   22520:	adds	r0, r0, r4
   22524:	eor	r5, r5, r3
   22528:	adc	r1, r1, r5
   2252c:	adds	r2, r6, r0
   22530:	adc	r3, r7, r1
   22534:	strd	r2, [sp, #144]	; 0x90
   22538:	lsr	r3, r8, #28
   2253c:	orr	r3, r3, r9, lsl #4
   22540:	str	r3, [sp, #2848]	; 0xb20
   22544:	lsr	r3, r9, #28
   22548:	orr	r3, r3, r8, lsl #4
   2254c:	str	r3, [sp, #2852]	; 0xb24
   22550:	lsl	r3, r9, #30
   22554:	orr	r3, r3, r8, lsr #2
   22558:	str	r3, [sp, #2860]	; 0xb2c
   2255c:	lsl	r3, r8, #30
   22560:	orr	r3, r3, r9, lsr #2
   22564:	str	r3, [sp, #2856]	; 0xb28
   22568:	ldrd	r4, [lr]
   2256c:	lsl	lr, r9, #25
   22570:	orr	lr, lr, r8, lsr #7
   22574:	add	r3, sp, #2848	; 0xb20
   22578:	str	lr, [sp, #2868]	; 0xb34
   2257c:	lsl	lr, r8, #25
   22580:	ldrd	r2, [r3]
   22584:	orr	lr, lr, r9, lsr #7
   22588:	str	lr, [sp, #2864]	; 0xb30
   2258c:	add	lr, sp, #2864	; 0xb30
   22590:	eor	r2, r2, r4
   22594:	eor	r3, r3, r5
   22598:	ldrd	r4, [lr]
   2259c:	ldrd	r6, [sp, #104]	; 0x68
   225a0:	add	lr, sp, #2896	; 0xb50
   225a4:	eor	r4, r4, r2
   225a8:	eor	r5, r5, r3
   225ac:	mov	r2, r4
   225b0:	mov	r3, r5
   225b4:	ldrd	r4, [sp, #104]	; 0x68
   225b8:	and	r6, r6, r8
   225bc:	and	r7, r7, r9
   225c0:	orr	r4, r4, r8
   225c4:	orr	r5, r5, r9
   225c8:	and	r4, r4, sl
   225cc:	and	r5, r5, fp
   225d0:	orr	r4, r4, r6
   225d4:	adds	r4, r4, r2
   225d8:	orr	r5, r5, r7
   225dc:	adc	r5, r5, r3
   225e0:	add	r3, sp, #7168	; 0x1c00
   225e4:	add	r3, r3, #48	; 0x30
   225e8:	add	r2, sp, #7168	; 0x1c00
   225ec:	add	r2, r2, #52	; 0x34
   225f0:	ldr	r3, [r3]
   225f4:	ldr	r2, [r2]
   225f8:	adds	r6, r4, r0
   225fc:	lsr	r3, r3, #1
   22600:	orr	r3, r3, r2, lsl #31
   22604:	str	r3, [sp, #2872]	; 0xb38
   22608:	lsr	r3, r2, #1
   2260c:	add	r2, sp, #7168	; 0x1c00
   22610:	add	r2, r2, #48	; 0x30
   22614:	adc	r7, r5, r1
   22618:	ldr	r2, [r2]
   2261c:	add	r1, sp, #2880	; 0xb40
   22620:	orr	r3, r3, r2, lsl #31
   22624:	str	r3, [sp, #2876]	; 0xb3c
   22628:	lsr	r3, r2, #8
   2262c:	add	r2, sp, #7168	; 0x1c00
   22630:	add	r2, r2, #52	; 0x34
   22634:	ldr	r2, [r2]
   22638:	orr	r3, r3, r2, lsl #24
   2263c:	str	r3, [sp, #2880]	; 0xb40
   22640:	lsr	r3, r2, #8
   22644:	add	r2, sp, #7168	; 0x1c00
   22648:	add	r2, r2, #48	; 0x30
   2264c:	ldr	r2, [r2]
   22650:	orr	r3, r3, r2, lsl #24
   22654:	str	r3, [sp, #2884]	; 0xb44
   22658:	add	r3, sp, #2864	; 0xb30
   2265c:	add	r3, r3, #8
   22660:	ldrd	r0, [r1]
   22664:	ldrd	r2, [r3]
   22668:	eor	r3, r3, r1
   2266c:	add	r1, sp, #7168	; 0x1c00
   22670:	eor	r2, r2, r0
   22674:	add	r1, r1, #48	; 0x30
   22678:	add	r0, sp, #7168	; 0x1c00
   2267c:	add	r0, r0, #52	; 0x34
   22680:	ldr	r1, [r1]
   22684:	ldr	r0, [r0]
   22688:	lsr	r1, r1, #7
   2268c:	orr	r1, r1, r0, lsl #25
   22690:	str	r1, [sp, #376]	; 0x178
   22694:	lsr	r1, r0, #7
   22698:	str	r1, [sp, #380]	; 0x17c
   2269c:	add	r1, sp, #376	; 0x178
   226a0:	ldrd	r0, [r1]
   226a4:	eor	r1, r1, r3
   226a8:	mov	r3, r1
   226ac:	add	r1, sp, #7168	; 0x1c00
   226b0:	add	r1, r1, #40	; 0x28
   226b4:	eor	r0, r0, r2
   226b8:	mov	r2, r0
   226bc:	ldrd	r0, [r1]
   226c0:	adds	r0, r0, r2
   226c4:	adc	r1, r1, r3
   226c8:	mov	r2, r0
   226cc:	mov	r3, r1
   226d0:	ldrd	r0, [sp, #32]
   226d4:	adds	r0, r0, r2
   226d8:	adc	r1, r1, r3
   226dc:	mov	r3, r1
   226e0:	ldr	r1, [sp, #72]	; 0x48
   226e4:	mov	r2, r0
   226e8:	ldr	r0, [sp, #76]	; 0x4c
   226ec:	lsr	r1, r1, #19
   226f0:	orr	r1, r1, r0, lsl #13
   226f4:	str	r1, [sp, #2888]	; 0xb48
   226f8:	lsr	r1, r0, #19
   226fc:	ldr	r0, [sp, #72]	; 0x48
   22700:	orr	r1, r1, r0, lsl #13
   22704:	str	r1, [sp, #2892]	; 0xb4c
   22708:	ldr	r1, [sp, #76]	; 0x4c
   2270c:	lsl	r1, r1, #3
   22710:	orr	r1, r1, r0, lsr #29
   22714:	str	r1, [sp, #2900]	; 0xb54
   22718:	lsl	r1, r0, #3
   2271c:	ldr	r0, [sp, #76]	; 0x4c
   22720:	orr	r1, r1, r0, lsr #29
   22724:	str	r1, [sp, #2896]	; 0xb50
   22728:	add	r1, sp, #2880	; 0xb40
   2272c:	add	r1, r1, #8
   22730:	ldrd	r4, [lr]
   22734:	ldrd	r0, [r1]
   22738:	ldr	lr, [sp, #72]	; 0x48
   2273c:	eor	r0, r0, r4
   22740:	ldr	r4, [sp, #76]	; 0x4c
   22744:	lsr	lr, lr, #6
   22748:	eor	r1, r1, r5
   2274c:	orr	lr, lr, r4, lsl #26
   22750:	str	lr, [sp, #384]	; 0x180
   22754:	lsr	lr, r4, #6
   22758:	str	lr, [sp, #388]	; 0x184
   2275c:	add	lr, sp, #384	; 0x180
   22760:	ldrd	r4, [lr]
   22764:	add	lr, sp, #2912	; 0xb60
   22768:	eor	r4, r4, r0
   2276c:	adds	r4, r2, r4
   22770:	eor	r5, r5, r1
   22774:	adc	r5, r3, r5
   22778:	ldrd	r2, [sp, #136]	; 0x88
   2277c:	strd	r4, [sp, #88]	; 0x58
   22780:	ldrd	r4, [sp, #120]	; 0x78
   22784:	add	r1, pc, #908	; 0x38c
   22788:	ldrd	r0, [r1]
   2278c:	eor	r4, r4, r2
   22790:	eor	r5, r5, r3
   22794:	ldrd	r2, [sp, #144]	; 0x90
   22798:	and	r2, r2, r4
   2279c:	and	r3, r3, r5
   227a0:	mov	r4, r2
   227a4:	mov	r5, r3
   227a8:	ldrd	r2, [sp, #120]	; 0x78
   227ac:	eor	r2, r2, r4
   227b0:	eor	r3, r3, r5
   227b4:	mov	r4, r2
   227b8:	mov	r5, r3
   227bc:	ldrd	r2, [sp, #88]	; 0x58
   227c0:	adds	r2, r2, r0
   227c4:	adc	r3, r3, r1
   227c8:	mov	r0, r2
   227cc:	mov	r1, r3
   227d0:	ldrd	r2, [sp, #112]	; 0x70
   227d4:	adds	r2, r2, r0
   227d8:	adc	r3, r3, r1
   227dc:	adds	r0, r2, r4
   227e0:	adc	r1, r3, r5
   227e4:	ldr	r3, [sp, #144]	; 0x90
   227e8:	ldr	r2, [sp, #148]	; 0x94
   227ec:	lsr	r3, r3, #14
   227f0:	orr	r3, r3, r2, lsl #18
   227f4:	str	r3, [sp, #2904]	; 0xb58
   227f8:	lsr	r3, r2, #14
   227fc:	ldr	r2, [sp, #144]	; 0x90
   22800:	orr	r3, r3, r2, lsl #18
   22804:	str	r3, [sp, #2908]	; 0xb5c
   22808:	lsr	r3, r2, #18
   2280c:	ldr	r2, [sp, #148]	; 0x94
   22810:	orr	r3, r3, r2, lsl #14
   22814:	str	r3, [sp, #2912]	; 0xb60
   22818:	lsr	r3, r2, #18
   2281c:	ldr	r2, [sp, #144]	; 0x90
   22820:	orr	r3, r3, r2, lsl #14
   22824:	str	r3, [sp, #2916]	; 0xb64
   22828:	add	r3, sp, #2896	; 0xb50
   2282c:	add	r3, r3, #8
   22830:	ldrd	r4, [lr]
   22834:	ldrd	r2, [r3]
   22838:	ldr	lr, [sp, #148]	; 0x94
   2283c:	eor	r2, r2, r4
   22840:	ldr	r4, [sp, #144]	; 0x90
   22844:	lsl	lr, lr, #23
   22848:	eor	r3, r3, r5
   2284c:	orr	lr, lr, r4, lsr #9
   22850:	str	lr, [sp, #2924]	; 0xb6c
   22854:	lsl	lr, r4, #23
   22858:	ldr	r4, [sp, #148]	; 0x94
   2285c:	orr	lr, lr, r4, lsr #9
   22860:	str	lr, [sp, #2920]	; 0xb68
   22864:	add	lr, sp, #2912	; 0xb60
   22868:	add	lr, lr, #8
   2286c:	ldrd	r4, [lr]
   22870:	add	lr, sp, #2928	; 0xb70
   22874:	add	lr, lr, #8
   22878:	eor	r4, r4, r2
   2287c:	adds	r0, r0, r4
   22880:	eor	r5, r5, r3
   22884:	adc	r1, r1, r5
   22888:	adds	r2, sl, r0
   2288c:	adc	r3, fp, r1
   22890:	ldrd	sl, [sp, #104]	; 0x68
   22894:	strd	r2, [sp, #152]	; 0x98
   22898:	lsr	r3, r6, #28
   2289c:	orr	r3, r3, r7, lsl #4
   228a0:	str	r3, [sp, #2928]	; 0xb70
   228a4:	lsr	r3, r7, #28
   228a8:	orr	r3, r3, r6, lsl #4
   228ac:	str	r3, [sp, #2932]	; 0xb74
   228b0:	lsl	r3, r7, #30
   228b4:	orr	r3, r3, r6, lsr #2
   228b8:	str	r3, [sp, #2940]	; 0xb7c
   228bc:	lsl	r3, r6, #30
   228c0:	orr	r3, r3, r7, lsr #2
   228c4:	str	r3, [sp, #2936]	; 0xb78
   228c8:	ldrd	r4, [lr]
   228cc:	lsl	lr, r7, #25
   228d0:	orr	lr, lr, r6, lsr #7
   228d4:	add	r3, sp, #2928	; 0xb70
   228d8:	str	lr, [sp, #2948]	; 0xb84
   228dc:	lsl	lr, r6, #25
   228e0:	ldrd	r2, [r3]
   228e4:	orr	lr, lr, r7, lsr #7
   228e8:	str	lr, [sp, #2944]	; 0xb80
   228ec:	add	lr, sp, #2944	; 0xb80
   228f0:	eor	r2, r2, r4
   228f4:	eor	r3, r3, r5
   228f8:	ldrd	r4, [lr]
   228fc:	add	lr, sp, #2976	; 0xba0
   22900:	eor	r4, r4, r2
   22904:	mov	r2, r4
   22908:	eor	r5, r5, r3
   2290c:	orr	r4, r8, r6
   22910:	mov	r3, r5
   22914:	and	sl, sl, r4
   22918:	orr	r5, r9, r7
   2291c:	and	fp, fp, r5
   22920:	mov	r4, sl
   22924:	and	sl, r8, r6
   22928:	mov	r5, fp
   2292c:	orr	r4, r4, sl
   22930:	and	fp, r9, r7
   22934:	adds	r4, r4, r2
   22938:	orr	r5, r5, fp
   2293c:	adc	r5, r5, r3
   22940:	adds	r2, r4, r0
   22944:	adc	r3, r5, r1
   22948:	add	r1, sp, #2960	; 0xb90
   2294c:	strd	r2, [sp, #128]	; 0x80
   22950:	add	r3, sp, #7168	; 0x1c00
   22954:	add	r3, r3, #56	; 0x38
   22958:	add	r2, sp, #7168	; 0x1c00
   2295c:	add	r2, r2, #60	; 0x3c
   22960:	ldr	r3, [r3]
   22964:	ldr	r2, [r2]
   22968:	lsr	r3, r3, #1
   2296c:	orr	r3, r3, r2, lsl #31
   22970:	str	r3, [sp, #2952]	; 0xb88
   22974:	lsr	r3, r2, #1
   22978:	add	r2, sp, #7168	; 0x1c00
   2297c:	add	r2, r2, #56	; 0x38
   22980:	ldr	r2, [r2]
   22984:	orr	r3, r3, r2, lsl #31
   22988:	str	r3, [sp, #2956]	; 0xb8c
   2298c:	lsr	r3, r2, #8
   22990:	add	r2, sp, #7168	; 0x1c00
   22994:	add	r2, r2, #60	; 0x3c
   22998:	ldr	r2, [r2]
   2299c:	orr	r3, r3, r2, lsl #24
   229a0:	str	r3, [sp, #2960]	; 0xb90
   229a4:	lsr	r3, r2, #8
   229a8:	add	r2, sp, #7168	; 0x1c00
   229ac:	add	r2, r2, #56	; 0x38
   229b0:	ldr	r2, [r2]
   229b4:	orr	r3, r3, r2, lsl #24
   229b8:	str	r3, [sp, #2964]	; 0xb94
   229bc:	add	r3, sp, #2944	; 0xb80
   229c0:	add	r3, r3, #8
   229c4:	ldrd	r0, [r1]
   229c8:	ldrd	r2, [r3]
   229cc:	eor	r3, r3, r1
   229d0:	add	r1, sp, #7168	; 0x1c00
   229d4:	eor	r2, r2, r0
   229d8:	add	r1, r1, #56	; 0x38
   229dc:	add	r0, sp, #7168	; 0x1c00
   229e0:	add	r0, r0, #60	; 0x3c
   229e4:	ldr	r1, [r1]
   229e8:	ldr	r0, [r0]
   229ec:	lsr	r1, r1, #7
   229f0:	orr	r1, r1, r0, lsl #25
   229f4:	str	r1, [sp, #392]	; 0x188
   229f8:	lsr	r1, r0, #7
   229fc:	str	r1, [sp, #396]	; 0x18c
   22a00:	add	r1, sp, #392	; 0x188
   22a04:	ldrd	r0, [r1]
   22a08:	eor	r1, r1, r3
   22a0c:	mov	r3, r1
   22a10:	add	r1, sp, #7168	; 0x1c00
   22a14:	add	r1, r1, #48	; 0x30
   22a18:	eor	r0, r0, r2
   22a1c:	mov	r2, r0
   22a20:	ldrd	r0, [r1]
   22a24:	adds	r0, r0, r2
   22a28:	adc	r1, r1, r3
   22a2c:	mov	r2, r0
   22a30:	mov	r3, r1
   22a34:	ldrd	r0, [sp, #40]	; 0x28
   22a38:	ldrd	sl, [sp, #120]	; 0x78
   22a3c:	adds	r0, r0, r2
   22a40:	adc	r1, r1, r3
   22a44:	mov	r3, r1
   22a48:	ldr	r1, [sp, #80]	; 0x50
   22a4c:	mov	r2, r0
   22a50:	ldr	r0, [sp, #84]	; 0x54
   22a54:	lsr	r1, r1, #19
   22a58:	orr	r1, r1, r0, lsl #13
   22a5c:	str	r1, [sp, #2968]	; 0xb98
   22a60:	lsr	r1, r0, #19
   22a64:	ldr	r0, [sp, #80]	; 0x50
   22a68:	orr	r1, r1, r0, lsl #13
   22a6c:	str	r1, [sp, #2972]	; 0xb9c
   22a70:	ldr	r1, [sp, #84]	; 0x54
   22a74:	lsl	r1, r1, #3
   22a78:	orr	r1, r1, r0, lsr #29
   22a7c:	str	r1, [sp, #2980]	; 0xba4
   22a80:	lsl	r1, r0, #3
   22a84:	ldr	r0, [sp, #84]	; 0x54
   22a88:	orr	r1, r1, r0, lsr #29
   22a8c:	str	r1, [sp, #2976]	; 0xba0
   22a90:	add	r1, sp, #2960	; 0xb90
   22a94:	add	r1, r1, #8
   22a98:	ldrd	r4, [lr]
   22a9c:	ldrd	r0, [r1]
   22aa0:	ldr	lr, [sp, #80]	; 0x50
   22aa4:	eor	r0, r0, r4
   22aa8:	ldr	r4, [sp, #84]	; 0x54
   22aac:	lsr	lr, lr, #6
   22ab0:	eor	r1, r1, r5
   22ab4:	orr	lr, lr, r4, lsl #26
   22ab8:	str	lr, [sp, #400]	; 0x190
   22abc:	lsr	lr, r4, #6
   22ac0:	str	lr, [sp, #404]	; 0x194
   22ac4:	add	lr, sp, #400	; 0x190
   22ac8:	ldrd	r4, [lr]
   22acc:	add	lr, sp, #3056	; 0xbf0
   22ad0:	eor	r4, r4, r0
   22ad4:	adds	r4, r2, r4
   22ad8:	eor	r5, r5, r1
   22adc:	adc	r5, r3, r5
   22ae0:	ldrd	r2, [sp, #136]	; 0x88
   22ae4:	strd	r4, [sp, #96]	; 0x60
   22ae8:	ldrd	r4, [sp, #144]	; 0x90
   22aec:	add	r1, pc, #44	; 0x2c
   22af0:	ldrd	r0, [r1]
   22af4:	eor	r4, r4, r2
   22af8:	eor	r5, r5, r3
   22afc:	ldrd	r2, [sp, #152]	; 0x98
   22b00:	and	r2, r2, r4
   22b04:	and	r3, r3, r5
   22b08:	mov	r4, r2
   22b0c:	mov	r5, r3
   22b10:	b	22b30 <putc_unlocked@plt+0x117e8>
   22b14:	nop			; (mov r0, r0)
   22b18:	cdplt	14, 14, cr0, cr15, cr4, {7}
   22b1c:	svclt	0x00597fc7
   22b20:	stccc	15, cr8, [r8, #776]!	; 0x308
   22b24:			; <UNDEFINED> instruction: 0xc6e00bf3
   22b28:	movwls	sl, #42789	; 0xa725
   22b2c:	strle	r9, [r7, #327]!	; 0x147
   22b30:	ldrd	r2, [sp, #136]	; 0x88
   22b34:	eor	r2, r2, r4
   22b38:	eor	r3, r3, r5
   22b3c:	mov	r4, r2
   22b40:	mov	r5, r3
   22b44:	ldrd	r2, [sp, #96]	; 0x60
   22b48:	adds	r2, r2, r0
   22b4c:	adc	r3, r3, r1
   22b50:	adds	sl, sl, r2
   22b54:	adc	fp, fp, r3
   22b58:	ldr	r3, [sp, #152]	; 0x98
   22b5c:	ldr	r2, [sp, #156]	; 0x9c
   22b60:	add	r1, sp, #2992	; 0xbb0
   22b64:	lsr	r3, r3, #14
   22b68:	orr	r3, r3, r2, lsl #18
   22b6c:	str	r3, [sp, #2984]	; 0xba8
   22b70:	lsr	r3, r2, #14
   22b74:	ldr	r2, [sp, #152]	; 0x98
   22b78:	adds	sl, sl, r4
   22b7c:	adc	fp, fp, r5
   22b80:	orr	r3, r3, r2, lsl #18
   22b84:	str	r3, [sp, #2988]	; 0xbac
   22b88:	lsr	r3, r2, #18
   22b8c:	ldr	r2, [sp, #156]	; 0x9c
   22b90:	orr	r3, r3, r2, lsl #14
   22b94:	str	r3, [sp, #2992]	; 0xbb0
   22b98:	lsr	r3, r2, #18
   22b9c:	ldr	r2, [sp, #152]	; 0x98
   22ba0:	orr	r3, r3, r2, lsl #14
   22ba4:	str	r3, [sp, #2996]	; 0xbb4
   22ba8:	add	r3, sp, #2976	; 0xba0
   22bac:	add	r3, r3, #8
   22bb0:	ldrd	r0, [r1]
   22bb4:	ldrd	r2, [r3]
   22bb8:	ldrd	r4, [sp, #128]	; 0x80
   22bbc:	eor	r3, r3, r1
   22bc0:	ldr	r1, [sp, #156]	; 0x9c
   22bc4:	eor	r2, r2, r0
   22bc8:	ldr	r0, [sp, #152]	; 0x98
   22bcc:	lsl	r1, r1, #23
   22bd0:	and	r4, r4, r6
   22bd4:	orr	r1, r1, r0, lsr #9
   22bd8:	str	r1, [sp, #3004]	; 0xbbc
   22bdc:	lsl	r1, r0, #23
   22be0:	ldr	r0, [sp, #156]	; 0x9c
   22be4:	and	r5, r5, r7
   22be8:	orr	r1, r1, r0, lsr #9
   22bec:	str	r1, [sp, #3000]	; 0xbb8
   22bf0:	add	r1, sp, #2992	; 0xbb0
   22bf4:	add	r1, r1, #8
   22bf8:	ldrd	r0, [r1]
   22bfc:	eor	r0, r0, r2
   22c00:	eor	r1, r1, r3
   22c04:	ldrd	r2, [sp, #104]	; 0x68
   22c08:	adds	sl, sl, r0
   22c0c:	adc	fp, fp, r1
   22c10:	adds	r2, r2, sl
   22c14:	adc	r3, r3, fp
   22c18:	add	r1, sp, #3008	; 0xbc0
   22c1c:	strd	r2, [sp, #160]	; 0xa0
   22c20:	ldr	r3, [sp, #128]	; 0x80
   22c24:	ldr	r2, [sp, #132]	; 0x84
   22c28:	add	r1, r1, #8
   22c2c:	lsr	r3, r3, #28
   22c30:	orr	r3, r3, r2, lsl #4
   22c34:	str	r3, [sp, #3008]	; 0xbc0
   22c38:	lsr	r3, r2, #28
   22c3c:	ldr	r2, [sp, #128]	; 0x80
   22c40:	orr	r3, r3, r2, lsl #4
   22c44:	str	r3, [sp, #3012]	; 0xbc4
   22c48:	ldr	r3, [sp, #132]	; 0x84
   22c4c:	lsl	r3, r3, #30
   22c50:	orr	r3, r3, r2, lsr #2
   22c54:	str	r3, [sp, #3020]	; 0xbcc
   22c58:	lsl	r3, r2, #30
   22c5c:	ldr	r2, [sp, #132]	; 0x84
   22c60:	orr	r3, r3, r2, lsr #2
   22c64:	str	r3, [sp, #3016]	; 0xbc8
   22c68:	add	r3, sp, #3008	; 0xbc0
   22c6c:	ldrd	r0, [r1]
   22c70:	ldrd	r2, [r3]
   22c74:	eor	r3, r3, r1
   22c78:	ldr	r1, [sp, #132]	; 0x84
   22c7c:	eor	r2, r2, r0
   22c80:	ldr	r0, [sp, #128]	; 0x80
   22c84:	lsl	r1, r1, #25
   22c88:	orr	r1, r1, r0, lsr #7
   22c8c:	str	r1, [sp, #3028]	; 0xbd4
   22c90:	lsl	r1, r0, #25
   22c94:	ldr	r0, [sp, #132]	; 0x84
   22c98:	orr	r1, r1, r0, lsr #7
   22c9c:	str	r1, [sp, #3024]	; 0xbd0
   22ca0:	add	r1, sp, #3024	; 0xbd0
   22ca4:	ldrd	r0, [r1]
   22ca8:	eor	r0, r0, r2
   22cac:	eor	r1, r1, r3
   22cb0:	mov	r2, r0
   22cb4:	mov	r3, r1
   22cb8:	ldrd	r0, [sp, #128]	; 0x80
   22cbc:	orr	r0, r0, r6
   22cc0:	orr	r1, r1, r7
   22cc4:	and	r0, r0, r8
   22cc8:	and	r1, r1, r9
   22ccc:	orr	r0, r0, r4
   22cd0:	adds	r0, r0, r2
   22cd4:	orr	r1, r1, r5
   22cd8:	adc	r1, r1, r3
   22cdc:	add	r2, sp, #7232	; 0x1c40
   22ce0:	add	r3, sp, #7232	; 0x1c40
   22ce4:	add	r2, r2, #4
   22ce8:	ldr	r3, [r3]
   22cec:	ldr	r2, [r2]
   22cf0:	adds	sl, sl, r0
   22cf4:	lsr	r3, r3, #1
   22cf8:	orr	r3, r3, r2, lsl #31
   22cfc:	str	r3, [sp, #3032]	; 0xbd8
   22d00:	lsr	r3, r2, #1
   22d04:	add	r2, sp, #7232	; 0x1c40
   22d08:	adc	fp, fp, r1
   22d0c:	ldr	r2, [r2]
   22d10:	add	r1, sp, #3040	; 0xbe0
   22d14:	orr	r3, r3, r2, lsl #31
   22d18:	str	r3, [sp, #3036]	; 0xbdc
   22d1c:	lsr	r3, r2, #8
   22d20:	add	r2, sp, #7232	; 0x1c40
   22d24:	add	r2, r2, #4
   22d28:	ldr	r2, [r2]
   22d2c:	orr	r3, r3, r2, lsl #24
   22d30:	str	r3, [sp, #3040]	; 0xbe0
   22d34:	lsr	r3, r2, #8
   22d38:	add	r2, sp, #7232	; 0x1c40
   22d3c:	ldr	r2, [r2]
   22d40:	orr	r3, r3, r2, lsl #24
   22d44:	str	r3, [sp, #3044]	; 0xbe4
   22d48:	add	r3, sp, #3024	; 0xbd0
   22d4c:	add	r3, r3, #8
   22d50:	ldrd	r0, [r1]
   22d54:	ldrd	r2, [r3]
   22d58:	eor	r2, r2, r0
   22d5c:	eor	r3, r3, r1
   22d60:	add	r0, sp, #7232	; 0x1c40
   22d64:	add	r1, sp, #7232	; 0x1c40
   22d68:	add	r0, r0, #4
   22d6c:	ldr	r1, [r1]
   22d70:	ldr	r0, [r0]
   22d74:	lsr	r1, r1, #7
   22d78:	orr	r1, r1, r0, lsl #25
   22d7c:	str	r1, [sp, #408]	; 0x198
   22d80:	lsr	r1, r0, #7
   22d84:	str	r1, [sp, #412]	; 0x19c
   22d88:	add	r1, sp, #408	; 0x198
   22d8c:	ldrd	r0, [r1]
   22d90:	eor	r1, r1, r3
   22d94:	mov	r3, r1
   22d98:	add	r1, sp, #7168	; 0x1c00
   22d9c:	add	r1, r1, #56	; 0x38
   22da0:	eor	r0, r0, r2
   22da4:	mov	r2, r0
   22da8:	ldrd	r0, [r1]
   22dac:	adds	r0, r0, r2
   22db0:	adc	r1, r1, r3
   22db4:	mov	r2, r0
   22db8:	mov	r3, r1
   22dbc:	ldrd	r0, [sp, #48]	; 0x30
   22dc0:	adds	r0, r0, r2
   22dc4:	adc	r1, r1, r3
   22dc8:	mov	r3, r1
   22dcc:	ldr	r1, [sp, #88]	; 0x58
   22dd0:	mov	r2, r0
   22dd4:	ldr	r0, [sp, #92]	; 0x5c
   22dd8:	lsr	r1, r1, #19
   22ddc:	orr	r1, r1, r0, lsl #13
   22de0:	str	r1, [sp, #3048]	; 0xbe8
   22de4:	lsr	r1, r0, #19
   22de8:	ldr	r0, [sp, #88]	; 0x58
   22dec:	orr	r1, r1, r0, lsl #13
   22df0:	str	r1, [sp, #3052]	; 0xbec
   22df4:	ldr	r1, [sp, #92]	; 0x5c
   22df8:	lsl	r1, r1, #3
   22dfc:	orr	r1, r1, r0, lsr #29
   22e00:	str	r1, [sp, #3060]	; 0xbf4
   22e04:	lsl	r1, r0, #3
   22e08:	ldr	r0, [sp, #92]	; 0x5c
   22e0c:	orr	r1, r1, r0, lsr #29
   22e10:	str	r1, [sp, #3056]	; 0xbf0
   22e14:	add	r1, sp, #3040	; 0xbe0
   22e18:	add	r1, r1, #8
   22e1c:	ldrd	r4, [lr]
   22e20:	ldrd	r0, [r1]
   22e24:	ldr	lr, [sp, #88]	; 0x58
   22e28:	eor	r0, r0, r4
   22e2c:	ldr	r4, [sp, #92]	; 0x5c
   22e30:	lsr	lr, lr, #6
   22e34:	eor	r1, r1, r5
   22e38:	orr	lr, lr, r4, lsl #26
   22e3c:	str	lr, [sp, #416]	; 0x1a0
   22e40:	lsr	lr, r4, #6
   22e44:	str	lr, [sp, #420]	; 0x1a4
   22e48:	add	lr, sp, #416	; 0x1a0
   22e4c:	ldrd	r4, [lr]
   22e50:	add	lr, sp, #3136	; 0xc40
   22e54:	eor	r4, r4, r0
   22e58:	adds	r4, r2, r4
   22e5c:	eor	r5, r5, r1
   22e60:	adc	r5, r3, r5
   22e64:	strd	r4, [sp, #104]	; 0x68
   22e68:	ldrd	r2, [sp, #144]	; 0x90
   22e6c:	ldrd	r0, [sp, #152]	; 0x98
   22e70:	sub	r5, pc, #848	; 0x350
   22e74:	ldrd	r4, [r5]
   22e78:	eor	r2, r2, r0
   22e7c:	eor	r3, r3, r1
   22e80:	ldrd	r0, [sp, #160]	; 0xa0
   22e84:	and	r0, r0, r2
   22e88:	and	r1, r1, r3
   22e8c:	mov	r2, r0
   22e90:	mov	r3, r1
   22e94:	ldrd	r0, [sp, #144]	; 0x90
   22e98:	eor	r0, r0, r2
   22e9c:	eor	r1, r1, r3
   22ea0:	mov	r2, r0
   22ea4:	mov	r3, r1
   22ea8:	ldrd	r0, [sp, #104]	; 0x68
   22eac:	adds	r0, r0, r4
   22eb0:	adc	r1, r1, r5
   22eb4:	mov	r4, r0
   22eb8:	mov	r5, r1
   22ebc:	ldrd	r0, [sp, #136]	; 0x88
   22ec0:	adds	r0, r0, r4
   22ec4:	adc	r1, r1, r5
   22ec8:	adds	r4, r0, r2
   22ecc:	adc	r5, r1, r3
   22ed0:	ldr	r3, [sp, #160]	; 0xa0
   22ed4:	ldr	r2, [sp, #164]	; 0xa4
   22ed8:	add	r1, sp, #3072	; 0xc00
   22edc:	lsr	r3, r3, #14
   22ee0:	orr	r3, r3, r2, lsl #18
   22ee4:	str	r3, [sp, #3064]	; 0xbf8
   22ee8:	lsr	r3, r2, #14
   22eec:	ldr	r2, [sp, #160]	; 0xa0
   22ef0:	orr	r3, r3, r2, lsl #18
   22ef4:	str	r3, [sp, #3068]	; 0xbfc
   22ef8:	lsr	r3, r2, #18
   22efc:	ldr	r2, [sp, #164]	; 0xa4
   22f00:	orr	r3, r3, r2, lsl #14
   22f04:	str	r3, [sp, #3072]	; 0xc00
   22f08:	lsr	r3, r2, #18
   22f0c:	ldr	r2, [sp, #160]	; 0xa0
   22f10:	orr	r3, r3, r2, lsl #14
   22f14:	str	r3, [sp, #3076]	; 0xc04
   22f18:	add	r3, sp, #3056	; 0xbf0
   22f1c:	add	r3, r3, #8
   22f20:	ldrd	r0, [r1]
   22f24:	ldrd	r2, [r3]
   22f28:	eor	r3, r3, r1
   22f2c:	ldr	r1, [sp, #164]	; 0xa4
   22f30:	eor	r2, r2, r0
   22f34:	ldr	r0, [sp, #160]	; 0xa0
   22f38:	lsl	r1, r1, #23
   22f3c:	orr	r1, r1, r0, lsr #9
   22f40:	str	r1, [sp, #3084]	; 0xc0c
   22f44:	lsl	r1, r0, #23
   22f48:	ldr	r0, [sp, #164]	; 0xa4
   22f4c:	orr	r1, r1, r0, lsr #9
   22f50:	str	r1, [sp, #3080]	; 0xc08
   22f54:	add	r1, sp, #3072	; 0xc00
   22f58:	add	r1, r1, #8
   22f5c:	ldrd	r0, [r1]
   22f60:	eor	r0, r0, r2
   22f64:	adds	r4, r4, r0
   22f68:	eor	r1, r1, r3
   22f6c:	adc	r5, r5, r1
   22f70:	adds	r2, r8, r4
   22f74:	adc	r3, r9, r5
   22f78:	add	r1, sp, #3088	; 0xc10
   22f7c:	strd	r2, [sp, #168]	; 0xa8
   22f80:	lsr	r3, sl, #28
   22f84:	orr	r3, r3, fp, lsl #4
   22f88:	str	r3, [sp, #3088]	; 0xc10
   22f8c:	lsr	r3, fp, #28
   22f90:	orr	r3, r3, sl, lsl #4
   22f94:	str	r3, [sp, #3092]	; 0xc14
   22f98:	lsl	r3, fp, #30
   22f9c:	orr	r3, r3, sl, lsr #2
   22fa0:	str	r3, [sp, #3100]	; 0xc1c
   22fa4:	lsl	r3, sl, #30
   22fa8:	orr	r3, r3, fp, lsr #2
   22fac:	str	r3, [sp, #3096]	; 0xc18
   22fb0:	add	r1, r1, #8
   22fb4:	add	r3, sp, #3088	; 0xc10
   22fb8:	ldrd	r0, [r1]
   22fbc:	ldrd	r2, [r3]
   22fc0:	eor	r3, r3, r1
   22fc4:	lsl	r1, fp, #25
   22fc8:	orr	r1, r1, sl, lsr #7
   22fcc:	str	r1, [sp, #3108]	; 0xc24
   22fd0:	lsl	r1, sl, #25
   22fd4:	orr	r1, r1, fp, lsr #7
   22fd8:	str	r1, [sp, #3104]	; 0xc20
   22fdc:	add	r1, sp, #3104	; 0xc20
   22fe0:	eor	r2, r2, r0
   22fe4:	ldrd	r0, [r1]
   22fe8:	ldrd	r8, [sp, #128]	; 0x80
   22fec:	eor	r0, r0, r2
   22ff0:	eor	r1, r1, r3
   22ff4:	mov	r2, r0
   22ff8:	mov	r3, r1
   22ffc:	ldrd	r0, [sp, #128]	; 0x80
   23000:	and	r8, r8, sl
   23004:	and	r9, r9, fp
   23008:	orr	r0, r0, sl
   2300c:	orr	r1, r1, fp
   23010:	and	r0, r0, r6
   23014:	and	r1, r1, r7
   23018:	orr	r0, r0, r8
   2301c:	adds	r0, r0, r2
   23020:	orr	r1, r1, r9
   23024:	adc	r1, r1, r3
   23028:	adds	r2, r0, r4
   2302c:	adc	r3, r1, r5
   23030:	add	r1, sp, #3120	; 0xc30
   23034:	strd	r2, [sp, #136]	; 0x88
   23038:	add	r3, sp, #7232	; 0x1c40
   2303c:	add	r3, r3, #8
   23040:	add	r2, sp, #7232	; 0x1c40
   23044:	add	r2, r2, #12
   23048:	ldr	r3, [r3]
   2304c:	ldr	r2, [r2]
   23050:	lsr	r3, r3, #1
   23054:	orr	r3, r3, r2, lsl #31
   23058:	str	r3, [sp, #3112]	; 0xc28
   2305c:	lsr	r3, r2, #1
   23060:	add	r2, sp, #7232	; 0x1c40
   23064:	add	r2, r2, #8
   23068:	ldr	r2, [r2]
   2306c:	orr	r3, r3, r2, lsl #31
   23070:	str	r3, [sp, #3116]	; 0xc2c
   23074:	lsr	r3, r2, #8
   23078:	add	r2, sp, #7232	; 0x1c40
   2307c:	add	r2, r2, #12
   23080:	ldr	r2, [r2]
   23084:	orr	r3, r3, r2, lsl #24
   23088:	str	r3, [sp, #3120]	; 0xc30
   2308c:	lsr	r3, r2, #8
   23090:	add	r2, sp, #7232	; 0x1c40
   23094:	add	r2, r2, #8
   23098:	ldr	r2, [r2]
   2309c:	orr	r3, r3, r2, lsl #24
   230a0:	str	r3, [sp, #3124]	; 0xc34
   230a4:	add	r3, sp, #3104	; 0xc20
   230a8:	add	r3, r3, #8
   230ac:	ldrd	r0, [r1]
   230b0:	ldrd	r2, [r3]
   230b4:	eor	r3, r3, r1
   230b8:	add	r1, sp, #7232	; 0x1c40
   230bc:	eor	r2, r2, r0
   230c0:	add	r1, r1, #8
   230c4:	add	r0, sp, #7232	; 0x1c40
   230c8:	add	r0, r0, #12
   230cc:	ldr	r1, [r1]
   230d0:	ldr	r0, [r0]
   230d4:	lsr	r1, r1, #7
   230d8:	orr	r1, r1, r0, lsl #25
   230dc:	str	r1, [sp, #424]	; 0x1a8
   230e0:	lsr	r1, r0, #7
   230e4:	str	r1, [sp, #428]	; 0x1ac
   230e8:	add	r1, sp, #424	; 0x1a8
   230ec:	ldrd	r0, [r1]
   230f0:	eor	r1, r1, r3
   230f4:	mov	r3, r1
   230f8:	add	r1, sp, #7232	; 0x1c40
   230fc:	eor	r0, r0, r2
   23100:	mov	r2, r0
   23104:	ldrd	r0, [r1]
   23108:	adds	r0, r0, r2
   2310c:	adc	r1, r1, r3
   23110:	mov	r2, r0
   23114:	mov	r3, r1
   23118:	ldrd	r0, [sp, #56]	; 0x38
   2311c:	adds	r0, r0, r2
   23120:	adc	r1, r1, r3
   23124:	mov	r3, r1
   23128:	ldr	r1, [sp, #96]	; 0x60
   2312c:	mov	r2, r0
   23130:	ldr	r0, [sp, #100]	; 0x64
   23134:	lsr	r1, r1, #19
   23138:	orr	r1, r1, r0, lsl #13
   2313c:	str	r1, [sp, #3128]	; 0xc38
   23140:	lsr	r1, r0, #19
   23144:	ldr	r0, [sp, #96]	; 0x60
   23148:	orr	r1, r1, r0, lsl #13
   2314c:	str	r1, [sp, #3132]	; 0xc3c
   23150:	ldr	r1, [sp, #100]	; 0x64
   23154:	lsl	r1, r1, #3
   23158:	orr	r1, r1, r0, lsr #29
   2315c:	str	r1, [sp, #3140]	; 0xc44
   23160:	lsl	r1, r0, #3
   23164:	ldr	r0, [sp, #100]	; 0x64
   23168:	orr	r1, r1, r0, lsr #29
   2316c:	str	r1, [sp, #3136]	; 0xc40
   23170:	add	r1, sp, #3120	; 0xc30
   23174:	add	r1, r1, #8
   23178:	ldrd	r0, [r1]
   2317c:	ldrd	r4, [lr]
   23180:	ldr	lr, [sp, #96]	; 0x60
   23184:	ldrd	r8, [sp, #144]	; 0x90
   23188:	eor	r0, r0, r4
   2318c:	ldr	r4, [sp, #100]	; 0x64
   23190:	lsr	lr, lr, #6
   23194:	eor	r1, r1, r5
   23198:	orr	lr, lr, r4, lsl #26
   2319c:	str	lr, [sp, #432]	; 0x1b0
   231a0:	lsr	lr, r4, #6
   231a4:	str	lr, [sp, #436]	; 0x1b4
   231a8:	add	lr, sp, #432	; 0x1b0
   231ac:	ldrd	r4, [lr]
   231b0:	add	lr, sp, #3216	; 0xc90
   231b4:	eor	r4, r4, r0
   231b8:	adds	r4, r2, r4
   231bc:	eor	r5, r5, r1
   231c0:	adc	r5, r3, r5
   231c4:	ldrd	r0, [sp, #152]	; 0x98
   231c8:	ldrd	r2, [sp, #160]	; 0xa0
   231cc:	strd	r4, [sp, #112]	; 0x70
   231d0:	add	r5, pc, #904	; 0x388
   231d4:	ldrd	r4, [r5]
   231d8:	eor	r2, r2, r0
   231dc:	eor	r3, r3, r1
   231e0:	ldrd	r0, [sp, #168]	; 0xa8
   231e4:	and	r0, r0, r2
   231e8:	and	r1, r1, r3
   231ec:	mov	r2, r0
   231f0:	mov	r3, r1
   231f4:	ldrd	r0, [sp, #152]	; 0x98
   231f8:	eor	r0, r0, r2
   231fc:	eor	r1, r1, r3
   23200:	mov	r2, r0
   23204:	mov	r3, r1
   23208:	ldrd	r0, [sp, #112]	; 0x70
   2320c:	adds	r0, r0, r4
   23210:	adc	r1, r1, r5
   23214:	adds	r8, r8, r0
   23218:	adc	r9, r9, r1
   2321c:	adds	r8, r8, r2
   23220:	adc	r9, r9, r3
   23224:	ldr	r3, [sp, #168]	; 0xa8
   23228:	ldr	r2, [sp, #172]	; 0xac
   2322c:	add	r1, sp, #3152	; 0xc50
   23230:	lsr	r3, r3, #14
   23234:	orr	r3, r3, r2, lsl #18
   23238:	str	r3, [sp, #3144]	; 0xc48
   2323c:	lsr	r3, r2, #14
   23240:	ldr	r2, [sp, #168]	; 0xa8
   23244:	orr	r3, r3, r2, lsl #18
   23248:	str	r3, [sp, #3148]	; 0xc4c
   2324c:	lsr	r3, r2, #18
   23250:	ldr	r2, [sp, #172]	; 0xac
   23254:	orr	r3, r3, r2, lsl #14
   23258:	str	r3, [sp, #3152]	; 0xc50
   2325c:	lsr	r3, r2, #18
   23260:	ldr	r2, [sp, #168]	; 0xa8
   23264:	orr	r3, r3, r2, lsl #14
   23268:	str	r3, [sp, #3156]	; 0xc54
   2326c:	add	r3, sp, #3136	; 0xc40
   23270:	add	r3, r3, #8
   23274:	ldrd	r0, [r1]
   23278:	ldrd	r2, [r3]
   2327c:	eor	r3, r3, r1
   23280:	ldr	r1, [sp, #172]	; 0xac
   23284:	eor	r2, r2, r0
   23288:	ldr	r0, [sp, #168]	; 0xa8
   2328c:	lsl	r1, r1, #23
   23290:	orr	r1, r1, r0, lsr #9
   23294:	str	r1, [sp, #3164]	; 0xc5c
   23298:	lsl	r1, r0, #23
   2329c:	ldr	r0, [sp, #172]	; 0xac
   232a0:	orr	r1, r1, r0, lsr #9
   232a4:	str	r1, [sp, #3160]	; 0xc58
   232a8:	add	r1, sp, #3152	; 0xc50
   232ac:	add	r1, r1, #8
   232b0:	ldrd	r0, [r1]
   232b4:	eor	r0, r0, r2
   232b8:	adds	r8, r8, r0
   232bc:	eor	r1, r1, r3
   232c0:	adc	r9, r9, r1
   232c4:	adds	r2, r6, r8
   232c8:	adc	r3, r7, r9
   232cc:	add	r1, sp, #3168	; 0xc60
   232d0:	strd	r2, [sp, #176]	; 0xb0
   232d4:	ldr	r3, [sp, #136]	; 0x88
   232d8:	ldr	r2, [sp, #140]	; 0x8c
   232dc:	add	r1, r1, #8
   232e0:	lsr	r3, r3, #28
   232e4:	orr	r3, r3, r2, lsl #4
   232e8:	str	r3, [sp, #3168]	; 0xc60
   232ec:	lsr	r3, r2, #28
   232f0:	ldr	r2, [sp, #136]	; 0x88
   232f4:	ldrd	r4, [sp, #128]	; 0x80
   232f8:	orr	r3, r3, r2, lsl #4
   232fc:	str	r3, [sp, #3172]	; 0xc64
   23300:	ldr	r3, [sp, #140]	; 0x8c
   23304:	lsl	r3, r3, #30
   23308:	orr	r3, r3, r2, lsr #2
   2330c:	str	r3, [sp, #3180]	; 0xc6c
   23310:	lsl	r3, r2, #30
   23314:	ldr	r2, [sp, #140]	; 0x8c
   23318:	orr	r3, r3, r2, lsr #2
   2331c:	str	r3, [sp, #3176]	; 0xc68
   23320:	add	r3, sp, #3168	; 0xc60
   23324:	ldrd	r0, [r1]
   23328:	ldrd	r2, [r3]
   2332c:	eor	r3, r3, r1
   23330:	ldr	r1, [sp, #140]	; 0x8c
   23334:	eor	r2, r2, r0
   23338:	ldr	r0, [sp, #136]	; 0x88
   2333c:	lsl	r1, r1, #25
   23340:	orr	r1, r1, r0, lsr #7
   23344:	str	r1, [sp, #3188]	; 0xc74
   23348:	lsl	r1, r0, #25
   2334c:	ldr	r0, [sp, #140]	; 0x8c
   23350:	orr	r1, r1, r0, lsr #7
   23354:	str	r1, [sp, #3184]	; 0xc70
   23358:	add	r1, sp, #3184	; 0xc70
   2335c:	ldrd	r0, [r1]
   23360:	eor	r0, r0, r2
   23364:	eor	r1, r1, r3
   23368:	mov	r2, r0
   2336c:	mov	r3, r1
   23370:	ldrd	r0, [sp, #136]	; 0x88
   23374:	orr	r0, r0, sl
   23378:	orr	r1, r1, fp
   2337c:	and	r4, r4, r0
   23380:	and	r5, r5, r1
   23384:	mov	r0, r4
   23388:	mov	r1, r5
   2338c:	ldrd	r4, [sp, #136]	; 0x88
   23390:	and	r4, r4, sl
   23394:	and	r5, r5, fp
   23398:	orr	r0, r0, r4
   2339c:	adds	r0, r0, r2
   233a0:	orr	r1, r1, r5
   233a4:	adc	r1, r1, r3
   233a8:	ldr	r3, [sp]
   233ac:	ldr	r2, [sp, #4]
   233b0:	adds	r6, r0, r8
   233b4:	lsr	r3, r3, #1
   233b8:	orr	r3, r3, r2, lsl #31
   233bc:	str	r3, [sp, #3192]	; 0xc78
   233c0:	lsr	r3, r2, #1
   233c4:	ldr	r2, [sp]
   233c8:	adc	r7, r1, r9
   233cc:	add	r1, sp, #3200	; 0xc80
   233d0:	orr	r3, r3, r2, lsl #31
   233d4:	str	r3, [sp, #3196]	; 0xc7c
   233d8:	lsr	r3, r2, #8
   233dc:	ldr	r2, [sp, #4]
   233e0:	orr	r3, r3, r2, lsl #24
   233e4:	str	r3, [sp, #3200]	; 0xc80
   233e8:	lsr	r3, r2, #8
   233ec:	ldr	r2, [sp]
   233f0:	orr	r3, r3, r2, lsl #24
   233f4:	str	r3, [sp, #3204]	; 0xc84
   233f8:	add	r3, sp, #3184	; 0xc70
   233fc:	add	r3, r3, #8
   23400:	ldrd	r0, [r1]
   23404:	ldrd	r2, [r3]
   23408:	eor	r3, r3, r1
   2340c:	ldr	r1, [sp]
   23410:	eor	r2, r2, r0
   23414:	ldr	r0, [sp, #4]
   23418:	lsr	r1, r1, #7
   2341c:	orr	r1, r1, r0, lsl #25
   23420:	str	r1, [sp, #440]	; 0x1b8
   23424:	lsr	r1, r0, #7
   23428:	str	r1, [sp, #444]	; 0x1bc
   2342c:	add	r1, sp, #440	; 0x1b8
   23430:	ldrd	r0, [r1]
   23434:	eor	r1, r1, r3
   23438:	mov	r3, r1
   2343c:	add	r1, sp, #7232	; 0x1c40
   23440:	add	r1, r1, #8
   23444:	eor	r0, r0, r2
   23448:	mov	r2, r0
   2344c:	ldrd	r0, [r1]
   23450:	adds	r0, r0, r2
   23454:	adc	r1, r1, r3
   23458:	mov	r2, r0
   2345c:	mov	r3, r1
   23460:	ldrd	r0, [sp, #64]	; 0x40
   23464:	adds	r0, r0, r2
   23468:	adc	r1, r1, r3
   2346c:	mov	r3, r1
   23470:	ldr	r1, [sp, #104]	; 0x68
   23474:	mov	r2, r0
   23478:	ldr	r0, [sp, #108]	; 0x6c
   2347c:	lsr	r1, r1, #19
   23480:	orr	r1, r1, r0, lsl #13
   23484:	str	r1, [sp, #3208]	; 0xc88
   23488:	lsr	r1, r0, #19
   2348c:	ldr	r0, [sp, #104]	; 0x68
   23490:	orr	r1, r1, r0, lsl #13
   23494:	str	r1, [sp, #3212]	; 0xc8c
   23498:	ldr	r1, [sp, #108]	; 0x6c
   2349c:	lsl	r1, r1, #3
   234a0:	orr	r1, r1, r0, lsr #29
   234a4:	str	r1, [sp, #3220]	; 0xc94
   234a8:	lsl	r1, r0, #3
   234ac:	ldr	r0, [sp, #108]	; 0x6c
   234b0:	orr	r1, r1, r0, lsr #29
   234b4:	str	r1, [sp, #3216]	; 0xc90
   234b8:	add	r1, sp, #3200	; 0xc80
   234bc:	add	r1, r1, #8
   234c0:	ldrd	r4, [lr]
   234c4:	ldrd	r0, [r1]
   234c8:	ldr	lr, [sp, #104]	; 0x68
   234cc:	eor	r0, r0, r4
   234d0:	ldr	r4, [sp, #108]	; 0x6c
   234d4:	lsr	lr, lr, #6
   234d8:	eor	r1, r1, r5
   234dc:	orr	lr, lr, r4, lsl #26
   234e0:	str	lr, [sp, #448]	; 0x1c0
   234e4:	lsr	lr, r4, #6
   234e8:	str	lr, [sp, #452]	; 0x1c4
   234ec:	add	lr, sp, #448	; 0x1c0
   234f0:	ldrd	r4, [lr]
   234f4:	add	lr, sp, #3232	; 0xca0
   234f8:	eor	r4, r4, r0
   234fc:	adds	r4, r2, r4
   23500:	eor	r5, r5, r1
   23504:	adc	r5, r3, r5
   23508:	ldrd	r2, [sp, #168]	; 0xa8
   2350c:	strd	r4, [sp, #120]	; 0x78
   23510:	ldrd	r4, [sp, #160]	; 0xa0
   23514:	add	r1, pc, #76	; 0x4c
   23518:	ldrd	r0, [r1]
   2351c:	eor	r4, r4, r2
   23520:	eor	r5, r5, r3
   23524:	ldrd	r2, [sp, #176]	; 0xb0
   23528:	and	r2, r2, r4
   2352c:	and	r3, r3, r5
   23530:	mov	r4, r2
   23534:	mov	r5, r3
   23538:	ldrd	r2, [sp, #160]	; 0xa0
   2353c:	eor	r2, r2, r4
   23540:	eor	r3, r3, r5
   23544:	mov	r4, r2
   23548:	mov	r5, r3
   2354c:	ldrd	r2, [sp, #120]	; 0x78
   23550:	adds	r2, r2, r0
   23554:	adc	r3, r3, r1
   23558:	b	23578 <putc_unlocked@plt+0x12230>
   2355c:	nop			; (mov r0, r0)
   23560:	and	r8, r3, pc, ror #4
   23564:			; <UNDEFINED> instruction: 0x06ca6351
   23568:	beq	3bef30 <optarg@@GLIBC_2.4+0x374d80>
   2356c:	strtne	r2, [r9], #-2407	; 0xfffff699
   23570:			; <UNDEFINED> instruction: 0x46d22ffc
   23574:	ldrcs	r0, [r7, r5, lsl #21]!
   23578:	mov	r0, r2
   2357c:	mov	r1, r3
   23580:	ldrd	r2, [sp, #152]	; 0x98
   23584:	adds	r2, r2, r0
   23588:	adc	r3, r3, r1
   2358c:	adds	r0, r2, r4
   23590:	adc	r1, r3, r5
   23594:	ldr	r3, [sp, #176]	; 0xb0
   23598:	ldr	r2, [sp, #180]	; 0xb4
   2359c:	lsr	r3, r3, #14
   235a0:	orr	r3, r3, r2, lsl #18
   235a4:	str	r3, [sp, #3224]	; 0xc98
   235a8:	lsr	r3, r2, #14
   235ac:	ldr	r2, [sp, #176]	; 0xb0
   235b0:	orr	r3, r3, r2, lsl #18
   235b4:	str	r3, [sp, #3228]	; 0xc9c
   235b8:	lsr	r3, r2, #18
   235bc:	ldr	r2, [sp, #180]	; 0xb4
   235c0:	ldrd	r8, [sp, #128]	; 0x80
   235c4:	orr	r3, r3, r2, lsl #14
   235c8:	str	r3, [sp, #3232]	; 0xca0
   235cc:	lsr	r3, r2, #18
   235d0:	ldr	r2, [sp, #176]	; 0xb0
   235d4:	orr	r3, r3, r2, lsl #14
   235d8:	str	r3, [sp, #3236]	; 0xca4
   235dc:	add	r3, sp, #3216	; 0xc90
   235e0:	add	r3, r3, #8
   235e4:	ldrd	r4, [lr]
   235e8:	ldrd	r2, [r3]
   235ec:	ldr	lr, [sp, #180]	; 0xb4
   235f0:	eor	r2, r2, r4
   235f4:	ldr	r4, [sp, #176]	; 0xb0
   235f8:	lsl	lr, lr, #23
   235fc:	eor	r3, r3, r5
   23600:	orr	lr, lr, r4, lsr #9
   23604:	str	lr, [sp, #3244]	; 0xcac
   23608:	lsl	lr, r4, #23
   2360c:	ldr	r4, [sp, #180]	; 0xb4
   23610:	orr	lr, lr, r4, lsr #9
   23614:	str	lr, [sp, #3240]	; 0xca8
   23618:	add	lr, sp, #3232	; 0xca0
   2361c:	add	lr, lr, #8
   23620:	ldrd	r4, [lr]
   23624:	add	lr, sp, #3248	; 0xcb0
   23628:	add	lr, lr, #8
   2362c:	eor	r5, r5, r3
   23630:	lsr	r3, r6, #28
   23634:	orr	r3, r3, r7, lsl #4
   23638:	str	r3, [sp, #3248]	; 0xcb0
   2363c:	lsr	r3, r7, #28
   23640:	orr	r3, r3, r6, lsl #4
   23644:	str	r3, [sp, #3252]	; 0xcb4
   23648:	lsl	r3, r7, #30
   2364c:	orr	r3, r3, r6, lsr #2
   23650:	eor	r4, r4, r2
   23654:	str	r3, [sp, #3260]	; 0xcbc
   23658:	lsl	r3, r6, #30
   2365c:	adds	r0, r0, r4
   23660:	orr	r3, r3, r7, lsr #2
   23664:	adc	r1, r1, r5
   23668:	str	r3, [sp, #3256]	; 0xcb8
   2366c:	ldrd	r4, [lr]
   23670:	lsl	lr, r7, #25
   23674:	orr	lr, lr, r6, lsr #7
   23678:	add	r3, sp, #3248	; 0xcb0
   2367c:	str	lr, [sp, #3268]	; 0xcc4
   23680:	lsl	lr, r6, #25
   23684:	ldrd	r2, [r3]
   23688:	orr	lr, lr, r7, lsr #7
   2368c:	str	lr, [sp, #3264]	; 0xcc0
   23690:	add	lr, sp, #3264	; 0xcc0
   23694:	eor	r2, r2, r4
   23698:	eor	r3, r3, r5
   2369c:	ldrd	r4, [lr]
   236a0:	adds	r8, r8, r0
   236a4:	adc	r9, r9, r1
   236a8:	eor	r4, r4, r2
   236ac:	eor	r5, r5, r3
   236b0:	add	lr, sp, #3296	; 0xce0
   236b4:	strd	r4, [sp, #128]	; 0x80
   236b8:	ldrd	r4, [sp, #136]	; 0x88
   236bc:	orr	r4, r4, r6
   236c0:	orr	r5, r5, r7
   236c4:	and	r2, r4, sl
   236c8:	and	r3, r5, fp
   236cc:	ldrd	r4, [sp, #136]	; 0x88
   236d0:	and	r4, r4, r6
   236d4:	and	r5, r5, r7
   236d8:	orr	r2, r2, r4
   236dc:	orr	r3, r3, r5
   236e0:	mov	r4, r2
   236e4:	mov	r5, r3
   236e8:	ldrd	r2, [sp, #128]	; 0x80
   236ec:	adds	r2, r2, r4
   236f0:	adc	r3, r3, r5
   236f4:	adds	r2, r2, r0
   236f8:	adc	r3, r3, r1
   236fc:	add	r1, sp, #3280	; 0xcd0
   23700:	strd	r2, [sp, #128]	; 0x80
   23704:	ldr	r3, [sp, #8]
   23708:	ldr	r2, [sp, #12]
   2370c:	lsr	r3, r3, #1
   23710:	orr	r3, r3, r2, lsl #31
   23714:	str	r3, [sp, #3272]	; 0xcc8
   23718:	lsr	r3, r2, #1
   2371c:	ldr	r2, [sp, #8]
   23720:	orr	r3, r3, r2, lsl #31
   23724:	str	r3, [sp, #3276]	; 0xccc
   23728:	lsr	r3, r2, #8
   2372c:	ldr	r2, [sp, #12]
   23730:	orr	r3, r3, r2, lsl #24
   23734:	str	r3, [sp, #3280]	; 0xcd0
   23738:	lsr	r3, r2, #8
   2373c:	ldr	r2, [sp, #8]
   23740:	orr	r3, r3, r2, lsl #24
   23744:	str	r3, [sp, #3284]	; 0xcd4
   23748:	add	r3, sp, #3264	; 0xcc0
   2374c:	add	r3, r3, #8
   23750:	ldrd	r0, [r1]
   23754:	ldrd	r2, [r3]
   23758:	eor	r3, r3, r1
   2375c:	ldr	r1, [sp, #8]
   23760:	eor	r2, r2, r0
   23764:	ldr	r0, [sp, #12]
   23768:	lsr	r1, r1, #7
   2376c:	orr	r1, r1, r0, lsl #25
   23770:	str	r1, [sp, #456]	; 0x1c8
   23774:	lsr	r1, r0, #7
   23778:	str	r1, [sp, #460]	; 0x1cc
   2377c:	add	r1, sp, #456	; 0x1c8
   23780:	ldrd	r0, [r1]
   23784:	eor	r0, r0, r2
   23788:	eor	r1, r1, r3
   2378c:	mov	r2, r0
   23790:	mov	r3, r1
   23794:	ldrd	r0, [sp]
   23798:	adds	r0, r0, r2
   2379c:	adc	r1, r1, r3
   237a0:	mov	r2, r0
   237a4:	mov	r3, r1
   237a8:	ldrd	r0, [sp, #72]	; 0x48
   237ac:	adds	r0, r0, r2
   237b0:	adc	r1, r1, r3
   237b4:	mov	r3, r1
   237b8:	ldr	r1, [sp, #112]	; 0x70
   237bc:	mov	r2, r0
   237c0:	ldr	r0, [sp, #116]	; 0x74
   237c4:	lsr	r1, r1, #19
   237c8:	orr	r1, r1, r0, lsl #13
   237cc:	str	r1, [sp, #3288]	; 0xcd8
   237d0:	lsr	r1, r0, #19
   237d4:	ldr	r0, [sp, #112]	; 0x70
   237d8:	orr	r1, r1, r0, lsl #13
   237dc:	str	r1, [sp, #3292]	; 0xcdc
   237e0:	ldr	r1, [sp, #116]	; 0x74
   237e4:	lsl	r1, r1, #3
   237e8:	orr	r1, r1, r0, lsr #29
   237ec:	str	r1, [sp, #3300]	; 0xce4
   237f0:	lsl	r1, r0, #3
   237f4:	ldr	r0, [sp, #116]	; 0x74
   237f8:	orr	r1, r1, r0, lsr #29
   237fc:	str	r1, [sp, #3296]	; 0xce0
   23800:	add	r1, sp, #3280	; 0xcd0
   23804:	add	r1, r1, #8
   23808:	ldrd	r4, [lr]
   2380c:	ldrd	r0, [r1]
   23810:	ldr	lr, [sp, #112]	; 0x70
   23814:	eor	r0, r0, r4
   23818:	ldr	r4, [sp, #116]	; 0x74
   2381c:	lsr	lr, lr, #6
   23820:	eor	r1, r1, r5
   23824:	orr	lr, lr, r4, lsl #26
   23828:	str	lr, [sp, #464]	; 0x1d0
   2382c:	lsr	lr, r4, #6
   23830:	str	lr, [sp, #468]	; 0x1d4
   23834:	add	lr, sp, #464	; 0x1d0
   23838:	ldrd	r4, [lr]
   2383c:	add	lr, sp, #3312	; 0xcf0
   23840:	eor	r4, r4, r0
   23844:	adds	r4, r2, r4
   23848:	eor	r5, r5, r1
   2384c:	adc	r5, r3, r5
   23850:	ldrd	r0, [sp, #168]	; 0xa8
   23854:	ldrd	r2, [sp, #176]	; 0xb0
   23858:	strd	r4, [sp]
   2385c:	eor	r2, r2, r0
   23860:	eor	r3, r3, r1
   23864:	and	r2, r2, r8
   23868:	and	r3, r3, r9
   2386c:	eor	r0, r0, r2
   23870:	eor	r1, r1, r3
   23874:	mov	r2, r0
   23878:	mov	r3, r1
   2387c:	sub	r1, pc, #788	; 0x314
   23880:	ldrd	r0, [r1]
   23884:	adds	r4, r4, r0
   23888:	adc	r5, r5, r1
   2388c:	mov	r0, r4
   23890:	mov	r1, r5
   23894:	ldrd	r4, [sp, #160]	; 0xa0
   23898:	adds	r4, r4, r0
   2389c:	adc	r5, r5, r1
   238a0:	adds	r0, r4, r2
   238a4:	adc	r1, r5, r3
   238a8:	lsr	r3, r8, #14
   238ac:	orr	r3, r3, r9, lsl #18
   238b0:	str	r3, [sp, #3304]	; 0xce8
   238b4:	lsr	r3, r9, #14
   238b8:	orr	r3, r3, r8, lsl #18
   238bc:	str	r3, [sp, #3308]	; 0xcec
   238c0:	lsr	r3, r8, #18
   238c4:	orr	r3, r3, r9, lsl #14
   238c8:	str	r3, [sp, #3312]	; 0xcf0
   238cc:	lsr	r3, r9, #18
   238d0:	orr	r3, r3, r8, lsl #14
   238d4:	str	r3, [sp, #3316]	; 0xcf4
   238d8:	ldrd	r4, [lr]
   238dc:	lsl	lr, r9, #23
   238e0:	orr	lr, lr, r8, lsr #9
   238e4:	add	r3, sp, #3296	; 0xce0
   238e8:	str	lr, [sp, #3324]	; 0xcfc
   238ec:	add	r3, r3, #8
   238f0:	lsl	lr, r8, #23
   238f4:	orr	lr, lr, r9, lsr #9
   238f8:	ldrd	r2, [r3]
   238fc:	str	lr, [sp, #3320]	; 0xcf8
   23900:	add	lr, sp, #3312	; 0xcf0
   23904:	add	lr, lr, #8
   23908:	eor	r2, r2, r4
   2390c:	eor	r3, r3, r5
   23910:	ldrd	r4, [lr]
   23914:	add	lr, sp, #3328	; 0xd00
   23918:	add	lr, lr, #8
   2391c:	eor	r4, r4, r2
   23920:	adds	r0, r0, r4
   23924:	eor	r5, r5, r3
   23928:	adc	r1, r1, r5
   2392c:	adds	r2, sl, r0
   23930:	adc	r3, fp, r1
   23934:	ldrd	sl, [sp, #136]	; 0x88
   23938:	strd	r2, [sp, #152]	; 0x98
   2393c:	ldr	r3, [sp, #128]	; 0x80
   23940:	ldr	r2, [sp, #132]	; 0x84
   23944:	lsr	r3, r3, #28
   23948:	orr	r3, r3, r2, lsl #4
   2394c:	str	r3, [sp, #3328]	; 0xd00
   23950:	lsr	r3, r2, #28
   23954:	ldr	r2, [sp, #128]	; 0x80
   23958:	orr	r3, r3, r2, lsl #4
   2395c:	str	r3, [sp, #3332]	; 0xd04
   23960:	ldr	r3, [sp, #132]	; 0x84
   23964:	lsl	r3, r3, #30
   23968:	orr	r3, r3, r2, lsr #2
   2396c:	str	r3, [sp, #3340]	; 0xd0c
   23970:	lsl	r3, r2, #30
   23974:	ldr	r2, [sp, #132]	; 0x84
   23978:	orr	r3, r3, r2, lsr #2
   2397c:	str	r3, [sp, #3336]	; 0xd08
   23980:	add	r3, sp, #3328	; 0xd00
   23984:	ldrd	r4, [lr]
   23988:	ldrd	r2, [r3]
   2398c:	ldr	lr, [sp, #132]	; 0x84
   23990:	eor	r2, r2, r4
   23994:	ldr	r4, [sp, #128]	; 0x80
   23998:	lsl	lr, lr, #25
   2399c:	eor	r3, r3, r5
   239a0:	orr	lr, lr, r4, lsr #7
   239a4:	str	lr, [sp, #3348]	; 0xd14
   239a8:	lsl	lr, r4, #25
   239ac:	ldr	r4, [sp, #132]	; 0x84
   239b0:	orr	lr, lr, r4, lsr #7
   239b4:	str	lr, [sp, #3344]	; 0xd10
   239b8:	add	lr, sp, #3344	; 0xd10
   239bc:	ldrd	r4, [lr]
   239c0:	add	lr, sp, #3376	; 0xd30
   239c4:	eor	r4, r4, r2
   239c8:	eor	r5, r5, r3
   239cc:	mov	r2, r4
   239d0:	mov	r3, r5
   239d4:	ldrd	r4, [sp, #128]	; 0x80
   239d8:	orr	r4, r4, r6
   239dc:	orr	r5, r5, r7
   239e0:	and	sl, sl, r4
   239e4:	and	fp, fp, r5
   239e8:	mov	r4, sl
   239ec:	mov	r5, fp
   239f0:	ldrd	sl, [sp, #128]	; 0x80
   239f4:	and	sl, sl, r6
   239f8:	and	fp, fp, r7
   239fc:	orr	r4, r4, sl
   23a00:	adds	r4, r4, r2
   23a04:	orr	r5, r5, fp
   23a08:	adc	r5, r5, r3
   23a0c:	adds	r2, r4, r0
   23a10:	adc	r3, r5, r1
   23a14:	add	r1, sp, #3360	; 0xd20
   23a18:	strd	r2, [sp, #144]	; 0x90
   23a1c:	ldr	r3, [sp, #16]
   23a20:	ldr	r2, [sp, #20]
   23a24:	lsr	r3, r3, #1
   23a28:	orr	r3, r3, r2, lsl #31
   23a2c:	str	r3, [sp, #3352]	; 0xd18
   23a30:	lsr	r3, r2, #1
   23a34:	ldr	r2, [sp, #16]
   23a38:	orr	r3, r3, r2, lsl #31
   23a3c:	str	r3, [sp, #3356]	; 0xd1c
   23a40:	lsr	r3, r2, #8
   23a44:	ldr	r2, [sp, #20]
   23a48:	orr	r3, r3, r2, lsl #24
   23a4c:	str	r3, [sp, #3360]	; 0xd20
   23a50:	lsr	r3, r2, #8
   23a54:	ldr	r2, [sp, #16]
   23a58:	orr	r3, r3, r2, lsl #24
   23a5c:	str	r3, [sp, #3364]	; 0xd24
   23a60:	add	r3, sp, #3344	; 0xd10
   23a64:	add	r3, r3, #8
   23a68:	ldrd	r0, [r1]
   23a6c:	ldrd	r2, [r3]
   23a70:	eor	r3, r3, r1
   23a74:	ldr	r1, [sp, #16]
   23a78:	eor	r2, r2, r0
   23a7c:	ldr	r0, [sp, #20]
   23a80:	lsr	r1, r1, #7
   23a84:	orr	r1, r1, r0, lsl #25
   23a88:	str	r1, [sp, #472]	; 0x1d8
   23a8c:	lsr	r1, r0, #7
   23a90:	str	r1, [sp, #476]	; 0x1dc
   23a94:	add	r1, sp, #472	; 0x1d8
   23a98:	ldrd	r0, [r1]
   23a9c:	eor	r0, r0, r2
   23aa0:	eor	r1, r1, r3
   23aa4:	mov	r2, r0
   23aa8:	mov	r3, r1
   23aac:	ldrd	r0, [sp, #8]
   23ab0:	adds	r0, r0, r2
   23ab4:	adc	r1, r1, r3
   23ab8:	mov	r2, r0
   23abc:	mov	r3, r1
   23ac0:	ldrd	r0, [sp, #80]	; 0x50
   23ac4:	adds	r0, r0, r2
   23ac8:	adc	r1, r1, r3
   23acc:	mov	r3, r1
   23ad0:	ldr	r1, [sp, #120]	; 0x78
   23ad4:	mov	r2, r0
   23ad8:	ldr	r0, [sp, #124]	; 0x7c
   23adc:	lsr	r1, r1, #19
   23ae0:	orr	r1, r1, r0, lsl #13
   23ae4:	str	r1, [sp, #3368]	; 0xd28
   23ae8:	lsr	r1, r0, #19
   23aec:	ldr	r0, [sp, #120]	; 0x78
   23af0:	orr	r1, r1, r0, lsl #13
   23af4:	str	r1, [sp, #3372]	; 0xd2c
   23af8:	ldr	r1, [sp, #124]	; 0x7c
   23afc:	lsl	r1, r1, #3
   23b00:	orr	r1, r1, r0, lsr #29
   23b04:	str	r1, [sp, #3380]	; 0xd34
   23b08:	lsl	r1, r0, #3
   23b0c:	ldr	r0, [sp, #124]	; 0x7c
   23b10:	orr	r1, r1, r0, lsr #29
   23b14:	str	r1, [sp, #3376]	; 0xd30
   23b18:	add	r1, sp, #3360	; 0xd20
   23b1c:	add	r1, r1, #8
   23b20:	ldrd	r4, [lr]
   23b24:	ldrd	r0, [r1]
   23b28:	ldr	lr, [sp, #120]	; 0x78
   23b2c:	eor	r0, r0, r4
   23b30:	ldr	r4, [sp, #124]	; 0x7c
   23b34:	lsr	lr, lr, #6
   23b38:	eor	r1, r1, r5
   23b3c:	orr	lr, lr, r4, lsl #26
   23b40:	str	lr, [sp, #480]	; 0x1e0
   23b44:	lsr	lr, r4, #6
   23b48:	str	lr, [sp, #484]	; 0x1e4
   23b4c:	add	lr, sp, #480	; 0x1e0
   23b50:	ldrd	sl, [sp, #168]	; 0xa8
   23b54:	ldrd	r4, [lr]
   23b58:	add	lr, sp, #3456	; 0xd80
   23b5c:	eor	r4, r4, r0
   23b60:	adds	r4, r2, r4
   23b64:	eor	r5, r5, r1
   23b68:	adc	r5, r3, r5
   23b6c:	ldrd	r2, [sp, #152]	; 0x98
   23b70:	strd	r4, [sp, #8]
   23b74:	ldrd	r4, [sp, #176]	; 0xb0
   23b78:	add	r1, pc, #896	; 0x380
   23b7c:	ldrd	r0, [r1]
   23b80:	eor	r4, r4, r8
   23b84:	eor	r5, r5, r9
   23b88:	and	r2, r2, r4
   23b8c:	and	r3, r3, r5
   23b90:	mov	r4, r2
   23b94:	mov	r5, r3
   23b98:	ldrd	r2, [sp, #176]	; 0xb0
   23b9c:	eor	r2, r2, r4
   23ba0:	eor	r3, r3, r5
   23ba4:	mov	r4, r2
   23ba8:	mov	r5, r3
   23bac:	ldrd	r2, [sp, #8]
   23bb0:	adds	r2, r2, r0
   23bb4:	adc	r3, r3, r1
   23bb8:	adds	sl, sl, r2
   23bbc:	adc	fp, fp, r3
   23bc0:	ldr	r3, [sp, #152]	; 0x98
   23bc4:	ldr	r2, [sp, #156]	; 0x9c
   23bc8:	add	r1, sp, #3392	; 0xd40
   23bcc:	lsr	r3, r3, #14
   23bd0:	orr	r3, r3, r2, lsl #18
   23bd4:	str	r3, [sp, #3384]	; 0xd38
   23bd8:	lsr	r3, r2, #14
   23bdc:	ldr	r2, [sp, #152]	; 0x98
   23be0:	adds	sl, sl, r4
   23be4:	adc	fp, fp, r5
   23be8:	orr	r3, r3, r2, lsl #18
   23bec:	str	r3, [sp, #3388]	; 0xd3c
   23bf0:	lsr	r3, r2, #18
   23bf4:	ldr	r2, [sp, #156]	; 0x9c
   23bf8:	orr	r3, r3, r2, lsl #14
   23bfc:	str	r3, [sp, #3392]	; 0xd40
   23c00:	lsr	r3, r2, #18
   23c04:	ldr	r2, [sp, #152]	; 0x98
   23c08:	orr	r3, r3, r2, lsl #14
   23c0c:	str	r3, [sp, #3396]	; 0xd44
   23c10:	add	r3, sp, #3376	; 0xd30
   23c14:	add	r3, r3, #8
   23c18:	ldrd	r0, [r1]
   23c1c:	ldrd	r2, [r3]
   23c20:	eor	r3, r3, r1
   23c24:	ldr	r1, [sp, #156]	; 0x9c
   23c28:	eor	r2, r2, r0
   23c2c:	ldr	r0, [sp, #152]	; 0x98
   23c30:	lsl	r1, r1, #23
   23c34:	orr	r1, r1, r0, lsr #9
   23c38:	str	r1, [sp, #3404]	; 0xd4c
   23c3c:	lsl	r1, r0, #23
   23c40:	ldr	r0, [sp, #156]	; 0x9c
   23c44:	orr	r1, r1, r0, lsr #9
   23c48:	str	r1, [sp, #3400]	; 0xd48
   23c4c:	add	r1, sp, #3392	; 0xd40
   23c50:	add	r1, r1, #8
   23c54:	ldrd	r0, [r1]
   23c58:	eor	r0, r0, r2
   23c5c:	eor	r1, r1, r3
   23c60:	ldrd	r2, [sp, #136]	; 0x88
   23c64:	adds	sl, sl, r0
   23c68:	adc	fp, fp, r1
   23c6c:	adds	r2, r2, sl
   23c70:	adc	r3, r3, fp
   23c74:	add	r1, sp, #3408	; 0xd50
   23c78:	strd	r2, [sp, #160]	; 0xa0
   23c7c:	ldr	r3, [sp, #144]	; 0x90
   23c80:	ldr	r2, [sp, #148]	; 0x94
   23c84:	add	r1, r1, #8
   23c88:	lsr	r3, r3, #28
   23c8c:	orr	r3, r3, r2, lsl #4
   23c90:	str	r3, [sp, #3408]	; 0xd50
   23c94:	lsr	r3, r2, #28
   23c98:	ldr	r2, [sp, #144]	; 0x90
   23c9c:	orr	r3, r3, r2, lsl #4
   23ca0:	str	r3, [sp, #3412]	; 0xd54
   23ca4:	ldr	r3, [sp, #148]	; 0x94
   23ca8:	lsl	r3, r3, #30
   23cac:	orr	r3, r3, r2, lsr #2
   23cb0:	str	r3, [sp, #3420]	; 0xd5c
   23cb4:	lsl	r3, r2, #30
   23cb8:	ldr	r2, [sp, #148]	; 0x94
   23cbc:	ldrd	r4, [sp, #144]	; 0x90
   23cc0:	orr	r3, r3, r2, lsr #2
   23cc4:	str	r3, [sp, #3416]	; 0xd58
   23cc8:	add	r3, sp, #3408	; 0xd50
   23ccc:	ldrd	r0, [r1]
   23cd0:	ldrd	r2, [r3]
   23cd4:	eor	r3, r3, r1
   23cd8:	ldr	r1, [sp, #148]	; 0x94
   23cdc:	eor	r2, r2, r0
   23ce0:	ldr	r0, [sp, #144]	; 0x90
   23ce4:	lsl	r1, r1, #25
   23ce8:	orr	r1, r1, r0, lsr #7
   23cec:	str	r1, [sp, #3428]	; 0xd64
   23cf0:	lsl	r1, r0, #25
   23cf4:	ldr	r0, [sp, #148]	; 0x94
   23cf8:	orr	r1, r1, r0, lsr #7
   23cfc:	str	r1, [sp, #3424]	; 0xd60
   23d00:	add	r1, sp, #3424	; 0xd60
   23d04:	ldrd	r0, [r1]
   23d08:	eor	r0, r0, r2
   23d0c:	eor	r1, r1, r3
   23d10:	ldrd	r2, [sp, #144]	; 0x90
   23d14:	strd	r0, [sp, #136]	; 0x88
   23d18:	ldrd	r0, [sp, #128]	; 0x80
   23d1c:	orr	r0, r0, r4
   23d20:	orr	r1, r1, r5
   23d24:	ldrd	r4, [sp, #128]	; 0x80
   23d28:	and	r0, r0, r6
   23d2c:	and	r1, r1, r7
   23d30:	and	r4, r4, r2
   23d34:	and	r5, r5, r3
   23d38:	ldrd	r2, [sp, #136]	; 0x88
   23d3c:	orr	r0, r0, r4
   23d40:	orr	r1, r1, r5
   23d44:	adds	r2, r2, r0
   23d48:	adc	r3, r3, r1
   23d4c:	adds	sl, sl, r2
   23d50:	adc	fp, fp, r3
   23d54:	ldr	r3, [sp, #24]
   23d58:	ldr	r2, [sp, #28]
   23d5c:	add	r1, sp, #3440	; 0xd70
   23d60:	lsr	r3, r3, #1
   23d64:	orr	r3, r3, r2, lsl #31
   23d68:	str	r3, [sp, #3432]	; 0xd68
   23d6c:	lsr	r3, r2, #1
   23d70:	ldr	r2, [sp, #24]
   23d74:	orr	r3, r3, r2, lsl #31
   23d78:	str	r3, [sp, #3436]	; 0xd6c
   23d7c:	lsr	r3, r2, #8
   23d80:	ldr	r2, [sp, #28]
   23d84:	orr	r3, r3, r2, lsl #24
   23d88:	str	r3, [sp, #3440]	; 0xd70
   23d8c:	lsr	r3, r2, #8
   23d90:	ldr	r2, [sp, #24]
   23d94:	orr	r3, r3, r2, lsl #24
   23d98:	str	r3, [sp, #3444]	; 0xd74
   23d9c:	add	r3, sp, #3424	; 0xd60
   23da0:	add	r3, r3, #8
   23da4:	ldrd	r0, [r1]
   23da8:	ldrd	r2, [r3]
   23dac:	eor	r3, r3, r1
   23db0:	ldr	r1, [sp, #24]
   23db4:	eor	r2, r2, r0
   23db8:	ldr	r0, [sp, #28]
   23dbc:	lsr	r1, r1, #7
   23dc0:	orr	r1, r1, r0, lsl #25
   23dc4:	str	r1, [sp, #488]	; 0x1e8
   23dc8:	lsr	r1, r0, #7
   23dcc:	str	r1, [sp, #492]	; 0x1ec
   23dd0:	add	r1, sp, #488	; 0x1e8
   23dd4:	ldrd	r0, [r1]
   23dd8:	eor	r0, r0, r2
   23ddc:	eor	r1, r1, r3
   23de0:	mov	r2, r0
   23de4:	mov	r3, r1
   23de8:	ldrd	r0, [sp, #16]
   23dec:	adds	r0, r0, r2
   23df0:	adc	r1, r1, r3
   23df4:	mov	r2, r0
   23df8:	mov	r3, r1
   23dfc:	ldrd	r0, [sp, #88]	; 0x58
   23e00:	adds	r0, r0, r2
   23e04:	adc	r1, r1, r3
   23e08:	mov	r3, r1
   23e0c:	ldr	r1, [sp]
   23e10:	mov	r2, r0
   23e14:	ldr	r0, [sp, #4]
   23e18:	lsr	r1, r1, #19
   23e1c:	orr	r1, r1, r0, lsl #13
   23e20:	str	r1, [sp, #3448]	; 0xd78
   23e24:	lsr	r1, r0, #19
   23e28:	ldr	r0, [sp]
   23e2c:	orr	r1, r1, r0, lsl #13
   23e30:	str	r1, [sp, #3452]	; 0xd7c
   23e34:	ldr	r1, [sp, #4]
   23e38:	lsl	r1, r1, #3
   23e3c:	orr	r1, r1, r0, lsr #29
   23e40:	str	r1, [sp, #3460]	; 0xd84
   23e44:	lsl	r1, r0, #3
   23e48:	ldr	r0, [sp, #4]
   23e4c:	orr	r1, r1, r0, lsr #29
   23e50:	str	r1, [sp, #3456]	; 0xd80
   23e54:	add	r1, sp, #3440	; 0xd70
   23e58:	add	r1, r1, #8
   23e5c:	ldrd	r4, [lr]
   23e60:	ldrd	r0, [r1]
   23e64:	ldr	lr, [sp]
   23e68:	eor	r0, r0, r4
   23e6c:	ldr	r4, [sp, #4]
   23e70:	lsr	lr, lr, #6
   23e74:	eor	r1, r1, r5
   23e78:	orr	lr, lr, r4, lsl #26
   23e7c:	str	lr, [sp, #496]	; 0x1f0
   23e80:	lsr	lr, r4, #6
   23e84:	str	lr, [sp, #500]	; 0x1f4
   23e88:	add	lr, sp, #496	; 0x1f0
   23e8c:	ldrd	r4, [lr]
   23e90:	add	lr, sp, #3536	; 0xdd0
   23e94:	eor	r4, r4, r0
   23e98:	adds	r4, r2, r4
   23e9c:	eor	r5, r5, r1
   23ea0:	adc	r5, r3, r5
   23ea4:	ldrd	r2, [sp, #152]	; 0x98
   23ea8:	ldrd	r0, [sp, #160]	; 0xa0
   23eac:	strd	r4, [sp, #16]
   23eb0:	eor	r2, r2, r8
   23eb4:	eor	r3, r3, r9
   23eb8:	and	r0, r0, r2
   23ebc:	and	r1, r1, r3
   23ec0:	add	r5, pc, #64	; 0x40
   23ec4:	ldrd	r4, [r5]
   23ec8:	mov	r2, r0
   23ecc:	mov	r3, r1
   23ed0:	ldrd	r0, [sp, #16]
   23ed4:	eor	r2, r2, r8
   23ed8:	eor	r3, r3, r9
   23edc:	adds	r0, r0, r4
   23ee0:	adc	r1, r1, r5
   23ee4:	mov	r4, r0
   23ee8:	mov	r5, r1
   23eec:	ldrd	r0, [sp, #176]	; 0xb0
   23ef0:	adds	r0, r0, r4
   23ef4:	adc	r1, r1, r5
   23ef8:	b	23f18 <putc_unlocked@plt+0x12bd0>
   23efc:	nop			; (mov r0, r0)
   23f00:			; <UNDEFINED> instruction: 0x5c26c926
   23f04:	mrccs	1, 0, r2, cr11, cr8, {1}
   23f08:	bpl	ff12eac4 <optarg@@GLIBC_2.4+0xff0e4914>
   23f0c:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   23f10:	ldcls	3, cr11, [r5, #892]	; 0x37c
   23f14:	teqpl	r8, #1216	; 0x4c0
   23f18:	adds	r4, r0, r2
   23f1c:	adc	r5, r1, r3
   23f20:	ldr	r3, [sp, #160]	; 0xa0
   23f24:	ldr	r2, [sp, #164]	; 0xa4
   23f28:	add	r1, sp, #3472	; 0xd90
   23f2c:	lsr	r3, r3, #14
   23f30:	orr	r3, r3, r2, lsl #18
   23f34:	str	r3, [sp, #3464]	; 0xd88
   23f38:	lsr	r3, r2, #14
   23f3c:	ldr	r2, [sp, #160]	; 0xa0
   23f40:	orr	r3, r3, r2, lsl #18
   23f44:	str	r3, [sp, #3468]	; 0xd8c
   23f48:	lsr	r3, r2, #18
   23f4c:	ldr	r2, [sp, #164]	; 0xa4
   23f50:	orr	r3, r3, r2, lsl #14
   23f54:	str	r3, [sp, #3472]	; 0xd90
   23f58:	lsr	r3, r2, #18
   23f5c:	ldr	r2, [sp, #160]	; 0xa0
   23f60:	orr	r3, r3, r2, lsl #14
   23f64:	str	r3, [sp, #3476]	; 0xd94
   23f68:	add	r3, sp, #3456	; 0xd80
   23f6c:	add	r3, r3, #8
   23f70:	ldrd	r2, [r3]
   23f74:	ldrd	r0, [r1]
   23f78:	eor	r3, r3, r1
   23f7c:	ldr	r1, [sp, #164]	; 0xa4
   23f80:	eor	r2, r2, r0
   23f84:	ldr	r0, [sp, #160]	; 0xa0
   23f88:	lsl	r1, r1, #23
   23f8c:	orr	r1, r1, r0, lsr #9
   23f90:	str	r1, [sp, #3484]	; 0xd9c
   23f94:	lsl	r1, r0, #23
   23f98:	ldr	r0, [sp, #164]	; 0xa4
   23f9c:	orr	r1, r1, r0, lsr #9
   23fa0:	str	r1, [sp, #3480]	; 0xd98
   23fa4:	add	r1, sp, #3472	; 0xd90
   23fa8:	add	r1, r1, #8
   23fac:	ldrd	r0, [r1]
   23fb0:	eor	r0, r0, r2
   23fb4:	adds	r4, r4, r0
   23fb8:	eor	r1, r1, r3
   23fbc:	adc	r5, r5, r1
   23fc0:	adds	r2, r6, r4
   23fc4:	adc	r3, r7, r5
   23fc8:	add	r1, sp, #3488	; 0xda0
   23fcc:	strd	r2, [sp, #168]	; 0xa8
   23fd0:	lsr	r3, sl, #28
   23fd4:	orr	r3, r3, fp, lsl #4
   23fd8:	str	r3, [sp, #3488]	; 0xda0
   23fdc:	lsr	r3, fp, #28
   23fe0:	orr	r3, r3, sl, lsl #4
   23fe4:	str	r3, [sp, #3492]	; 0xda4
   23fe8:	lsl	r3, fp, #30
   23fec:	orr	r3, r3, sl, lsr #2
   23ff0:	str	r3, [sp, #3500]	; 0xdac
   23ff4:	lsl	r3, sl, #30
   23ff8:	orr	r3, r3, fp, lsr #2
   23ffc:	str	r3, [sp, #3496]	; 0xda8
   24000:	add	r1, r1, #8
   24004:	add	r3, sp, #3488	; 0xda0
   24008:	ldrd	r0, [r1]
   2400c:	ldrd	r2, [r3]
   24010:	ldrd	r6, [sp, #128]	; 0x80
   24014:	eor	r3, r3, r1
   24018:	lsl	r1, fp, #25
   2401c:	orr	r1, r1, sl, lsr #7
   24020:	str	r1, [sp, #3508]	; 0xdb4
   24024:	lsl	r1, sl, #25
   24028:	orr	r1, r1, fp, lsr #7
   2402c:	str	r1, [sp, #3504]	; 0xdb0
   24030:	add	r1, sp, #3504	; 0xdb0
   24034:	eor	r2, r2, r0
   24038:	ldrd	r0, [r1]
   2403c:	eor	r0, r0, r2
   24040:	eor	r1, r1, r3
   24044:	mov	r2, r0
   24048:	mov	r3, r1
   2404c:	ldrd	r0, [sp, #144]	; 0x90
   24050:	orr	r0, r0, sl
   24054:	orr	r1, r1, fp
   24058:	and	r6, r6, r0
   2405c:	and	r7, r7, r1
   24060:	mov	r0, r6
   24064:	mov	r1, r7
   24068:	ldrd	r6, [sp, #144]	; 0x90
   2406c:	and	r6, r6, sl
   24070:	and	r7, r7, fp
   24074:	orr	r0, r0, r6
   24078:	adds	r0, r0, r2
   2407c:	orr	r1, r1, r7
   24080:	adc	r1, r1, r3
   24084:	adds	r2, r0, r4
   24088:	adc	r3, r1, r5
   2408c:	add	r1, sp, #3520	; 0xdc0
   24090:	strd	r2, [sp, #136]	; 0x88
   24094:	ldr	r3, [sp, #32]
   24098:	ldr	r2, [sp, #36]	; 0x24
   2409c:	lsr	r3, r3, #1
   240a0:	orr	r3, r3, r2, lsl #31
   240a4:	str	r3, [sp, #3512]	; 0xdb8
   240a8:	lsr	r3, r2, #1
   240ac:	ldr	r2, [sp, #32]
   240b0:	orr	r3, r3, r2, lsl #31
   240b4:	str	r3, [sp, #3516]	; 0xdbc
   240b8:	lsr	r3, r2, #8
   240bc:	ldr	r2, [sp, #36]	; 0x24
   240c0:	orr	r3, r3, r2, lsl #24
   240c4:	str	r3, [sp, #3520]	; 0xdc0
   240c8:	lsr	r3, r2, #8
   240cc:	ldr	r2, [sp, #32]
   240d0:	orr	r3, r3, r2, lsl #24
   240d4:	str	r3, [sp, #3524]	; 0xdc4
   240d8:	add	r3, sp, #3504	; 0xdb0
   240dc:	add	r3, r3, #8
   240e0:	ldrd	r2, [r3]
   240e4:	ldrd	r0, [r1]
   240e8:	ldrd	r6, [sp, #152]	; 0x98
   240ec:	eor	r3, r3, r1
   240f0:	ldr	r1, [sp, #32]
   240f4:	eor	r2, r2, r0
   240f8:	ldr	r0, [sp, #36]	; 0x24
   240fc:	lsr	r1, r1, #7
   24100:	orr	r1, r1, r0, lsl #25
   24104:	str	r1, [sp, #504]	; 0x1f8
   24108:	lsr	r1, r0, #7
   2410c:	str	r1, [sp, #508]	; 0x1fc
   24110:	add	r1, sp, #504	; 0x1f8
   24114:	ldrd	r0, [r1]
   24118:	eor	r0, r0, r2
   2411c:	eor	r1, r1, r3
   24120:	mov	r2, r0
   24124:	mov	r3, r1
   24128:	ldrd	r0, [sp, #24]
   2412c:	adds	r0, r0, r2
   24130:	adc	r1, r1, r3
   24134:	mov	r2, r0
   24138:	mov	r3, r1
   2413c:	ldrd	r0, [sp, #96]	; 0x60
   24140:	adds	r0, r0, r2
   24144:	adc	r1, r1, r3
   24148:	mov	r3, r1
   2414c:	ldr	r1, [sp, #8]
   24150:	mov	r2, r0
   24154:	ldr	r0, [sp, #12]
   24158:	lsr	r1, r1, #19
   2415c:	orr	r1, r1, r0, lsl #13
   24160:	str	r1, [sp, #3528]	; 0xdc8
   24164:	lsr	r1, r0, #19
   24168:	ldr	r0, [sp, #8]
   2416c:	orr	r1, r1, r0, lsl #13
   24170:	str	r1, [sp, #3532]	; 0xdcc
   24174:	ldr	r1, [sp, #12]
   24178:	lsl	r1, r1, #3
   2417c:	orr	r1, r1, r0, lsr #29
   24180:	str	r1, [sp, #3540]	; 0xdd4
   24184:	lsl	r1, r0, #3
   24188:	ldr	r0, [sp, #12]
   2418c:	orr	r1, r1, r0, lsr #29
   24190:	str	r1, [sp, #3536]	; 0xdd0
   24194:	add	r1, sp, #3520	; 0xdc0
   24198:	add	r1, r1, #8
   2419c:	ldrd	r4, [lr]
   241a0:	ldrd	r0, [r1]
   241a4:	ldr	lr, [sp, #8]
   241a8:	eor	r0, r0, r4
   241ac:	ldr	r4, [sp, #12]
   241b0:	lsr	lr, lr, #6
   241b4:	eor	r1, r1, r5
   241b8:	orr	lr, lr, r4, lsl #26
   241bc:	str	lr, [sp, #512]	; 0x200
   241c0:	lsr	lr, r4, #6
   241c4:	str	lr, [sp, #516]	; 0x204
   241c8:	add	lr, sp, #512	; 0x200
   241cc:	ldrd	r4, [lr]
   241d0:	add	lr, sp, #3616	; 0xe20
   241d4:	eor	r4, r4, r0
   241d8:	adds	r4, r2, r4
   241dc:	eor	r5, r5, r1
   241e0:	adc	r5, r3, r5
   241e4:	ldrd	r2, [sp, #160]	; 0xa0
   241e8:	strd	r4, [sp, #24]
   241ec:	sub	r5, pc, #740	; 0x2e4
   241f0:	ldrd	r4, [r5]
   241f4:	eor	r6, r6, r2
   241f8:	eor	r7, r7, r3
   241fc:	ldrd	r2, [sp, #168]	; 0xa8
   24200:	add	r1, sp, #3552	; 0xde0
   24204:	and	r2, r2, r6
   24208:	and	r3, r3, r7
   2420c:	mov	r6, r2
   24210:	mov	r7, r3
   24214:	ldrd	r2, [sp, #152]	; 0x98
   24218:	eor	r2, r2, r6
   2421c:	eor	r3, r3, r7
   24220:	mov	r6, r2
   24224:	mov	r7, r3
   24228:	ldrd	r2, [sp, #24]
   2422c:	adds	r2, r2, r4
   24230:	adc	r3, r3, r5
   24234:	adds	r8, r8, r2
   24238:	adc	r9, r9, r3
   2423c:	ldr	r3, [sp, #168]	; 0xa8
   24240:	ldr	r2, [sp, #172]	; 0xac
   24244:	adds	r8, r8, r6
   24248:	lsr	r3, r3, #14
   2424c:	orr	r3, r3, r2, lsl #18
   24250:	str	r3, [sp, #3544]	; 0xdd8
   24254:	lsr	r3, r2, #14
   24258:	ldr	r2, [sp, #168]	; 0xa8
   2425c:	adc	r9, r9, r7
   24260:	orr	r3, r3, r2, lsl #18
   24264:	str	r3, [sp, #3548]	; 0xddc
   24268:	lsr	r3, r2, #18
   2426c:	ldr	r2, [sp, #172]	; 0xac
   24270:	orr	r3, r3, r2, lsl #14
   24274:	str	r3, [sp, #3552]	; 0xde0
   24278:	lsr	r3, r2, #18
   2427c:	ldr	r2, [sp, #168]	; 0xa8
   24280:	orr	r3, r3, r2, lsl #14
   24284:	str	r3, [sp, #3556]	; 0xde4
   24288:	add	r3, sp, #3536	; 0xdd0
   2428c:	add	r3, r3, #8
   24290:	ldrd	r0, [r1]
   24294:	ldrd	r2, [r3]
   24298:	eor	r3, r3, r1
   2429c:	ldr	r1, [sp, #172]	; 0xac
   242a0:	eor	r2, r2, r0
   242a4:	ldr	r0, [sp, #168]	; 0xa8
   242a8:	lsl	r1, r1, #23
   242ac:	orr	r1, r1, r0, lsr #9
   242b0:	str	r1, [sp, #3564]	; 0xdec
   242b4:	lsl	r1, r0, #23
   242b8:	ldr	r0, [sp, #172]	; 0xac
   242bc:	orr	r1, r1, r0, lsr #9
   242c0:	str	r1, [sp, #3560]	; 0xde8
   242c4:	add	r1, sp, #3552	; 0xde0
   242c8:	add	r1, r1, #8
   242cc:	ldrd	r0, [r1]
   242d0:	eor	r0, r0, r2
   242d4:	eor	r1, r1, r3
   242d8:	ldrd	r2, [sp, #128]	; 0x80
   242dc:	adds	r8, r8, r0
   242e0:	adc	r9, r9, r1
   242e4:	adds	r2, r2, r8
   242e8:	adc	r3, r3, r9
   242ec:	add	r1, sp, #3568	; 0xdf0
   242f0:	strd	r2, [sp, #176]	; 0xb0
   242f4:	ldr	r3, [sp, #136]	; 0x88
   242f8:	ldr	r2, [sp, #140]	; 0x8c
   242fc:	add	r1, r1, #8
   24300:	lsr	r3, r3, #28
   24304:	orr	r3, r3, r2, lsl #4
   24308:	str	r3, [sp, #3568]	; 0xdf0
   2430c:	lsr	r3, r2, #28
   24310:	ldr	r2, [sp, #136]	; 0x88
   24314:	orr	r3, r3, r2, lsl #4
   24318:	str	r3, [sp, #3572]	; 0xdf4
   2431c:	ldr	r3, [sp, #140]	; 0x8c
   24320:	lsl	r3, r3, #30
   24324:	orr	r3, r3, r2, lsr #2
   24328:	str	r3, [sp, #3580]	; 0xdfc
   2432c:	lsl	r3, r2, #30
   24330:	ldr	r2, [sp, #140]	; 0x8c
   24334:	orr	r3, r3, r2, lsr #2
   24338:	str	r3, [sp, #3576]	; 0xdf8
   2433c:	add	r3, sp, #3568	; 0xdf0
   24340:	ldrd	r0, [r1]
   24344:	ldrd	r2, [r3]
   24348:	eor	r3, r3, r1
   2434c:	ldr	r1, [sp, #140]	; 0x8c
   24350:	eor	r2, r2, r0
   24354:	ldr	r0, [sp, #136]	; 0x88
   24358:	lsl	r1, r1, #25
   2435c:	orr	r1, r1, r0, lsr #7
   24360:	str	r1, [sp, #3588]	; 0xe04
   24364:	lsl	r1, r0, #25
   24368:	ldr	r0, [sp, #140]	; 0x8c
   2436c:	orr	r1, r1, r0, lsr #7
   24370:	str	r1, [sp, #3584]	; 0xe00
   24374:	add	r1, sp, #3584	; 0xe00
   24378:	ldrd	r0, [r1]
   2437c:	ldrd	r4, [sp, #144]	; 0x90
   24380:	eor	r0, r0, r2
   24384:	eor	r1, r1, r3
   24388:	mov	r2, r0
   2438c:	mov	r3, r1
   24390:	ldrd	r0, [sp, #136]	; 0x88
   24394:	orr	r0, r0, sl
   24398:	orr	r1, r1, fp
   2439c:	and	r4, r4, r0
   243a0:	and	r5, r5, r1
   243a4:	mov	r0, r4
   243a8:	mov	r1, r5
   243ac:	ldrd	r4, [sp, #136]	; 0x88
   243b0:	and	r4, r4, sl
   243b4:	and	r5, r5, fp
   243b8:	orr	r0, r0, r4
   243bc:	adds	r0, r0, r2
   243c0:	orr	r1, r1, r5
   243c4:	adc	r1, r1, r3
   243c8:	ldr	r3, [sp, #40]	; 0x28
   243cc:	ldr	r2, [sp, #44]	; 0x2c
   243d0:	adds	r6, r0, r8
   243d4:	lsr	r3, r3, #1
   243d8:	orr	r3, r3, r2, lsl #31
   243dc:	str	r3, [sp, #3592]	; 0xe08
   243e0:	lsr	r3, r2, #1
   243e4:	ldr	r2, [sp, #40]	; 0x28
   243e8:	adc	r7, r1, r9
   243ec:	add	r1, sp, #3600	; 0xe10
   243f0:	orr	r3, r3, r2, lsl #31
   243f4:	str	r3, [sp, #3596]	; 0xe0c
   243f8:	lsr	r3, r2, #8
   243fc:	ldr	r2, [sp, #44]	; 0x2c
   24400:	orr	r3, r3, r2, lsl #24
   24404:	str	r3, [sp, #3600]	; 0xe10
   24408:	lsr	r3, r2, #8
   2440c:	ldr	r2, [sp, #40]	; 0x28
   24410:	orr	r3, r3, r2, lsl #24
   24414:	str	r3, [sp, #3604]	; 0xe14
   24418:	add	r3, sp, #3584	; 0xe00
   2441c:	add	r3, r3, #8
   24420:	ldrd	r0, [r1]
   24424:	ldrd	r2, [r3]
   24428:	eor	r3, r3, r1
   2442c:	ldr	r1, [sp, #40]	; 0x28
   24430:	eor	r2, r2, r0
   24434:	ldr	r0, [sp, #44]	; 0x2c
   24438:	lsr	r1, r1, #7
   2443c:	orr	r1, r1, r0, lsl #25
   24440:	str	r1, [sp, #520]	; 0x208
   24444:	lsr	r1, r0, #7
   24448:	str	r1, [sp, #524]	; 0x20c
   2444c:	add	r1, sp, #520	; 0x208
   24450:	ldrd	r0, [r1]
   24454:	eor	r0, r0, r2
   24458:	eor	r1, r1, r3
   2445c:	mov	r2, r0
   24460:	mov	r3, r1
   24464:	ldrd	r0, [sp, #32]
   24468:	adds	r0, r0, r2
   2446c:	adc	r1, r1, r3
   24470:	mov	r2, r0
   24474:	mov	r3, r1
   24478:	ldrd	r0, [sp, #104]	; 0x68
   2447c:	adds	r0, r0, r2
   24480:	adc	r1, r1, r3
   24484:	mov	r3, r1
   24488:	ldr	r1, [sp, #16]
   2448c:	mov	r2, r0
   24490:	ldr	r0, [sp, #20]
   24494:	lsr	r1, r1, #19
   24498:	orr	r1, r1, r0, lsl #13
   2449c:	str	r1, [sp, #3608]	; 0xe18
   244a0:	lsr	r1, r0, #19
   244a4:	ldr	r0, [sp, #16]
   244a8:	orr	r1, r1, r0, lsl #13
   244ac:	str	r1, [sp, #3612]	; 0xe1c
   244b0:	ldr	r1, [sp, #20]
   244b4:	lsl	r1, r1, #3
   244b8:	orr	r1, r1, r0, lsr #29
   244bc:	str	r1, [sp, #3620]	; 0xe24
   244c0:	lsl	r1, r0, #3
   244c4:	ldr	r0, [sp, #20]
   244c8:	orr	r1, r1, r0, lsr #29
   244cc:	str	r1, [sp, #3616]	; 0xe20
   244d0:	add	r1, sp, #3600	; 0xe10
   244d4:	add	r1, r1, #8
   244d8:	ldrd	r0, [r1]
   244dc:	ldrd	r4, [lr]
   244e0:	ldr	lr, [sp, #16]
   244e4:	ldrd	r8, [sp, #144]	; 0x90
   244e8:	eor	r0, r0, r4
   244ec:	ldr	r4, [sp, #20]
   244f0:	lsr	lr, lr, #6
   244f4:	eor	r1, r1, r5
   244f8:	orr	lr, lr, r4, lsl #26
   244fc:	str	lr, [sp, #528]	; 0x210
   24500:	lsr	lr, r4, #6
   24504:	str	lr, [sp, #532]	; 0x214
   24508:	add	lr, sp, #528	; 0x210
   2450c:	ldrd	r4, [lr]
   24510:	add	lr, sp, #3632	; 0xe30
   24514:	eor	r4, r4, r0
   24518:	adds	r4, r2, r4
   2451c:	eor	r5, r5, r1
   24520:	adc	r5, r3, r5
   24524:	ldrd	r2, [sp, #160]	; 0xa0
   24528:	strd	r4, [sp, #32]
   2452c:	ldrd	r4, [sp, #168]	; 0xa8
   24530:	add	r1, pc, #896	; 0x380
   24534:	ldrd	r0, [r1]
   24538:	eor	r4, r4, r2
   2453c:	eor	r5, r5, r3
   24540:	ldrd	r2, [sp, #176]	; 0xb0
   24544:	and	r2, r2, r4
   24548:	and	r3, r3, r5
   2454c:	mov	r4, r2
   24550:	mov	r5, r3
   24554:	ldrd	r2, [sp, #160]	; 0xa0
   24558:	eor	r2, r2, r4
   2455c:	eor	r3, r3, r5
   24560:	mov	r4, r2
   24564:	mov	r5, r3
   24568:	ldrd	r2, [sp, #32]
   2456c:	adds	r2, r2, r0
   24570:	adc	r3, r3, r1
   24574:	mov	r0, r2
   24578:	mov	r1, r3
   2457c:	ldrd	r2, [sp, #152]	; 0x98
   24580:	adds	r2, r2, r0
   24584:	adc	r3, r3, r1
   24588:	adds	r0, r2, r4
   2458c:	adc	r1, r3, r5
   24590:	ldr	r3, [sp, #176]	; 0xb0
   24594:	ldr	r2, [sp, #180]	; 0xb4
   24598:	lsr	r3, r3, #14
   2459c:	orr	r3, r3, r2, lsl #18
   245a0:	str	r3, [sp, #3624]	; 0xe28
   245a4:	lsr	r3, r2, #14
   245a8:	ldr	r2, [sp, #176]	; 0xb0
   245ac:	orr	r3, r3, r2, lsl #18
   245b0:	str	r3, [sp, #3628]	; 0xe2c
   245b4:	lsr	r3, r2, #18
   245b8:	ldr	r2, [sp, #180]	; 0xb4
   245bc:	orr	r3, r3, r2, lsl #14
   245c0:	str	r3, [sp, #3632]	; 0xe30
   245c4:	lsr	r3, r2, #18
   245c8:	ldr	r2, [sp, #176]	; 0xb0
   245cc:	orr	r3, r3, r2, lsl #14
   245d0:	str	r3, [sp, #3636]	; 0xe34
   245d4:	add	r3, sp, #3616	; 0xe20
   245d8:	add	r3, r3, #8
   245dc:	ldrd	r4, [lr]
   245e0:	ldrd	r2, [r3]
   245e4:	ldr	lr, [sp, #180]	; 0xb4
   245e8:	eor	r2, r2, r4
   245ec:	ldr	r4, [sp, #176]	; 0xb0
   245f0:	lsl	lr, lr, #23
   245f4:	eor	r3, r3, r5
   245f8:	orr	lr, lr, r4, lsr #9
   245fc:	str	lr, [sp, #3644]	; 0xe3c
   24600:	lsl	lr, r4, #23
   24604:	ldr	r4, [sp, #180]	; 0xb4
   24608:	orr	lr, lr, r4, lsr #9
   2460c:	str	lr, [sp, #3640]	; 0xe38
   24610:	add	lr, sp, #3632	; 0xe30
   24614:	add	lr, lr, #8
   24618:	ldrd	r4, [lr]
   2461c:	add	lr, sp, #3648	; 0xe40
   24620:	add	lr, lr, #8
   24624:	eor	r5, r5, r3
   24628:	lsr	r3, r6, #28
   2462c:	orr	r3, r3, r7, lsl #4
   24630:	str	r3, [sp, #3648]	; 0xe40
   24634:	lsr	r3, r7, #28
   24638:	orr	r3, r3, r6, lsl #4
   2463c:	str	r3, [sp, #3652]	; 0xe44
   24640:	lsl	r3, r7, #30
   24644:	orr	r3, r3, r6, lsr #2
   24648:	eor	r4, r4, r2
   2464c:	str	r3, [sp, #3660]	; 0xe4c
   24650:	lsl	r3, r6, #30
   24654:	adds	r0, r0, r4
   24658:	orr	r3, r3, r7, lsr #2
   2465c:	adc	r1, r1, r5
   24660:	str	r3, [sp, #3656]	; 0xe48
   24664:	ldrd	r4, [lr]
   24668:	lsl	lr, r7, #25
   2466c:	orr	lr, lr, r6, lsr #7
   24670:	add	r3, sp, #3648	; 0xe40
   24674:	str	lr, [sp, #3668]	; 0xe54
   24678:	lsl	lr, r6, #25
   2467c:	ldrd	r2, [r3]
   24680:	orr	lr, lr, r7, lsr #7
   24684:	str	lr, [sp, #3664]	; 0xe50
   24688:	add	lr, sp, #3664	; 0xe50
   2468c:	eor	r2, r2, r4
   24690:	eor	r3, r3, r5
   24694:	ldrd	r4, [lr]
   24698:	adds	r8, r8, r0
   2469c:	adc	r9, r9, r1
   246a0:	eor	r4, r4, r2
   246a4:	eor	r5, r5, r3
   246a8:	add	lr, sp, #3696	; 0xe70
   246ac:	strd	r4, [sp, #128]	; 0x80
   246b0:	ldrd	r4, [sp, #136]	; 0x88
   246b4:	orr	r4, r4, r6
   246b8:	orr	r5, r5, r7
   246bc:	and	r2, r4, sl
   246c0:	and	r3, r5, fp
   246c4:	ldrd	r4, [sp, #136]	; 0x88
   246c8:	and	r4, r4, r6
   246cc:	and	r5, r5, r7
   246d0:	orr	r2, r2, r4
   246d4:	orr	r3, r3, r5
   246d8:	mov	r4, r2
   246dc:	mov	r5, r3
   246e0:	ldrd	r2, [sp, #128]	; 0x80
   246e4:	adds	r2, r2, r4
   246e8:	adc	r3, r3, r5
   246ec:	adds	r2, r2, r0
   246f0:	adc	r3, r3, r1
   246f4:	add	r1, sp, #3680	; 0xe60
   246f8:	strd	r2, [sp, #128]	; 0x80
   246fc:	ldr	r3, [sp, #48]	; 0x30
   24700:	ldr	r2, [sp, #52]	; 0x34
   24704:	lsr	r3, r3, #1
   24708:	orr	r3, r3, r2, lsl #31
   2470c:	str	r3, [sp, #3672]	; 0xe58
   24710:	lsr	r3, r2, #1
   24714:	ldr	r2, [sp, #48]	; 0x30
   24718:	orr	r3, r3, r2, lsl #31
   2471c:	str	r3, [sp, #3676]	; 0xe5c
   24720:	lsr	r3, r2, #8
   24724:	ldr	r2, [sp, #52]	; 0x34
   24728:	orr	r3, r3, r2, lsl #24
   2472c:	str	r3, [sp, #3680]	; 0xe60
   24730:	lsr	r3, r2, #8
   24734:	ldr	r2, [sp, #48]	; 0x30
   24738:	orr	r3, r3, r2, lsl #24
   2473c:	str	r3, [sp, #3684]	; 0xe64
   24740:	add	r3, sp, #3664	; 0xe50
   24744:	add	r3, r3, #8
   24748:	ldrd	r0, [r1]
   2474c:	ldrd	r2, [r3]
   24750:	eor	r3, r3, r1
   24754:	ldr	r1, [sp, #48]	; 0x30
   24758:	eor	r2, r2, r0
   2475c:	ldr	r0, [sp, #52]	; 0x34
   24760:	lsr	r1, r1, #7
   24764:	orr	r1, r1, r0, lsl #25
   24768:	str	r1, [sp, #536]	; 0x218
   2476c:	lsr	r1, r0, #7
   24770:	str	r1, [sp, #540]	; 0x21c
   24774:	add	r1, sp, #536	; 0x218
   24778:	ldrd	r0, [r1]
   2477c:	eor	r0, r0, r2
   24780:	eor	r1, r1, r3
   24784:	mov	r2, r0
   24788:	mov	r3, r1
   2478c:	ldrd	r0, [sp, #40]	; 0x28
   24790:	adds	r0, r0, r2
   24794:	adc	r1, r1, r3
   24798:	mov	r2, r0
   2479c:	mov	r3, r1
   247a0:	ldrd	r0, [sp, #112]	; 0x70
   247a4:	adds	r0, r0, r2
   247a8:	adc	r1, r1, r3
   247ac:	mov	r3, r1
   247b0:	ldr	r1, [sp, #24]
   247b4:	mov	r2, r0
   247b8:	ldr	r0, [sp, #28]
   247bc:	lsr	r1, r1, #19
   247c0:	orr	r1, r1, r0, lsl #13
   247c4:	str	r1, [sp, #3688]	; 0xe68
   247c8:	lsr	r1, r0, #19
   247cc:	ldr	r0, [sp, #24]
   247d0:	orr	r1, r1, r0, lsl #13
   247d4:	str	r1, [sp, #3692]	; 0xe6c
   247d8:	ldr	r1, [sp, #28]
   247dc:	lsl	r1, r1, #3
   247e0:	orr	r1, r1, r0, lsr #29
   247e4:	str	r1, [sp, #3700]	; 0xe74
   247e8:	lsl	r1, r0, #3
   247ec:	ldr	r0, [sp, #28]
   247f0:	orr	r1, r1, r0, lsr #29
   247f4:	str	r1, [sp, #3696]	; 0xe70
   247f8:	add	r1, sp, #3680	; 0xe60
   247fc:	add	r1, r1, #8
   24800:	ldrd	r4, [lr]
   24804:	ldrd	r0, [r1]
   24808:	ldr	lr, [sp, #24]
   2480c:	eor	r0, r0, r4
   24810:	ldr	r4, [sp, #28]
   24814:	lsr	lr, lr, #6
   24818:	eor	r1, r1, r5
   2481c:	orr	lr, lr, r4, lsl #26
   24820:	str	lr, [sp, #544]	; 0x220
   24824:	lsr	lr, r4, #6
   24828:	str	lr, [sp, #548]	; 0x224
   2482c:	add	lr, sp, #544	; 0x220
   24830:	ldrd	r4, [lr]
   24834:	add	lr, sp, #3712	; 0xe80
   24838:	eor	r4, r4, r0
   2483c:	adds	r4, r2, r4
   24840:	eor	r5, r5, r1
   24844:	adc	r5, r3, r5
   24848:	ldrd	r0, [sp, #176]	; 0xb0
   2484c:	ldrd	r2, [sp, #168]	; 0xa8
   24850:	strd	r4, [sp, #40]	; 0x28
   24854:	eor	r2, r2, r0
   24858:	eor	r3, r3, r1
   2485c:	ldrd	r0, [sp, #168]	; 0xa8
   24860:	and	r2, r2, r8
   24864:	and	r3, r3, r9
   24868:	eor	r0, r0, r2
   2486c:	eor	r1, r1, r3
   24870:	mov	r2, r0
   24874:	mov	r3, r1
   24878:	add	r1, pc, #64	; 0x40
   2487c:	ldrd	r0, [r1]
   24880:	adds	r4, r4, r0
   24884:	adc	r5, r5, r1
   24888:	mov	r0, r4
   2488c:	mov	r1, r5
   24890:	ldrd	r4, [sp, #160]	; 0xa0
   24894:	adds	r4, r4, r0
   24898:	adc	r5, r5, r1
   2489c:	adds	r0, r4, r2
   248a0:	adc	r1, r5, r3
   248a4:	lsr	r3, r8, #14
   248a8:	orr	r3, r3, r9, lsl #18
   248ac:	str	r3, [sp, #3704]	; 0xe78
   248b0:	lsr	r3, r9, #14
   248b4:	b	248d0 <putc_unlocked@plt+0x13588>
   248b8:	blhi	febfd838 <optarg@@GLIBC_2.4+0xfebb3688>
   248bc:	strvs	r7, [sl, #-852]	; 0xfffffcac
   248c0:	lfmcc	f3, 3, [r7], #-672	; 0xfffffd60
   248c4:			; <UNDEFINED> instruction: 0x766a0abb
   248c8:	strbmi	sl, [sp, r6, ror #29]!
   248cc:	bichi	ip, r2, lr, lsr #18
   248d0:	orr	r3, r3, r8, lsl #18
   248d4:	str	r3, [sp, #3708]	; 0xe7c
   248d8:	lsr	r3, r8, #18
   248dc:	orr	r3, r3, r9, lsl #14
   248e0:	str	r3, [sp, #3712]	; 0xe80
   248e4:	lsr	r3, r9, #18
   248e8:	orr	r3, r3, r8, lsl #14
   248ec:	str	r3, [sp, #3716]	; 0xe84
   248f0:	ldrd	r4, [lr]
   248f4:	lsl	lr, r9, #23
   248f8:	orr	lr, lr, r8, lsr #9
   248fc:	add	r3, sp, #3696	; 0xe70
   24900:	str	lr, [sp, #3724]	; 0xe8c
   24904:	add	r3, r3, #8
   24908:	lsl	lr, r8, #23
   2490c:	orr	lr, lr, r9, lsr #9
   24910:	ldrd	r2, [r3]
   24914:	str	lr, [sp, #3720]	; 0xe88
   24918:	add	lr, sp, #3712	; 0xe80
   2491c:	add	lr, lr, #8
   24920:	eor	r2, r2, r4
   24924:	eor	r3, r3, r5
   24928:	ldrd	r4, [lr]
   2492c:	add	lr, sp, #3728	; 0xe90
   24930:	add	lr, lr, #8
   24934:	eor	r4, r4, r2
   24938:	adds	r0, r0, r4
   2493c:	eor	r5, r5, r3
   24940:	adc	r1, r1, r5
   24944:	adds	r2, sl, r0
   24948:	adc	r3, fp, r1
   2494c:	strd	r2, [sp, #152]	; 0x98
   24950:	ldr	r3, [sp, #128]	; 0x80
   24954:	ldr	r2, [sp, #132]	; 0x84
   24958:	lsr	r3, r3, #28
   2495c:	orr	r3, r3, r2, lsl #4
   24960:	str	r3, [sp, #3728]	; 0xe90
   24964:	lsr	r3, r2, #28
   24968:	ldr	r2, [sp, #128]	; 0x80
   2496c:	orr	r3, r3, r2, lsl #4
   24970:	str	r3, [sp, #3732]	; 0xe94
   24974:	ldr	r3, [sp, #132]	; 0x84
   24978:	ldrd	sl, [sp, #136]	; 0x88
   2497c:	lsl	r3, r3, #30
   24980:	orr	r3, r3, r2, lsr #2
   24984:	str	r3, [sp, #3740]	; 0xe9c
   24988:	lsl	r3, r2, #30
   2498c:	ldr	r2, [sp, #132]	; 0x84
   24990:	orr	r3, r3, r2, lsr #2
   24994:	str	r3, [sp, #3736]	; 0xe98
   24998:	add	r3, sp, #3728	; 0xe90
   2499c:	ldrd	r4, [lr]
   249a0:	ldrd	r2, [r3]
   249a4:	ldr	lr, [sp, #132]	; 0x84
   249a8:	eor	r2, r2, r4
   249ac:	ldr	r4, [sp, #128]	; 0x80
   249b0:	lsl	lr, lr, #25
   249b4:	eor	r3, r3, r5
   249b8:	orr	lr, lr, r4, lsr #7
   249bc:	str	lr, [sp, #3748]	; 0xea4
   249c0:	lsl	lr, r4, #25
   249c4:	ldr	r4, [sp, #132]	; 0x84
   249c8:	orr	lr, lr, r4, lsr #7
   249cc:	str	lr, [sp, #3744]	; 0xea0
   249d0:	add	lr, sp, #3744	; 0xea0
   249d4:	ldrd	r4, [lr]
   249d8:	add	lr, sp, #3776	; 0xec0
   249dc:	eor	r4, r4, r2
   249e0:	eor	r5, r5, r3
   249e4:	mov	r2, r4
   249e8:	mov	r3, r5
   249ec:	ldrd	r4, [sp, #128]	; 0x80
   249f0:	orr	r4, r4, r6
   249f4:	orr	r5, r5, r7
   249f8:	and	sl, sl, r4
   249fc:	and	fp, fp, r5
   24a00:	mov	r4, sl
   24a04:	mov	r5, fp
   24a08:	ldrd	sl, [sp, #128]	; 0x80
   24a0c:	and	sl, sl, r6
   24a10:	and	fp, fp, r7
   24a14:	orr	r4, r4, sl
   24a18:	adds	r4, r4, r2
   24a1c:	orr	r5, r5, fp
   24a20:	adc	r5, r5, r3
   24a24:	adds	r2, r4, r0
   24a28:	adc	r3, r5, r1
   24a2c:	add	r1, sp, #3760	; 0xeb0
   24a30:	strd	r2, [sp, #144]	; 0x90
   24a34:	ldr	r3, [sp, #56]	; 0x38
   24a38:	ldr	r2, [sp, #60]	; 0x3c
   24a3c:	lsr	r3, r3, #1
   24a40:	orr	r3, r3, r2, lsl #31
   24a44:	str	r3, [sp, #3752]	; 0xea8
   24a48:	lsr	r3, r2, #1
   24a4c:	ldr	r2, [sp, #56]	; 0x38
   24a50:	orr	r3, r3, r2, lsl #31
   24a54:	str	r3, [sp, #3756]	; 0xeac
   24a58:	lsr	r3, r2, #8
   24a5c:	ldr	r2, [sp, #60]	; 0x3c
   24a60:	orr	r3, r3, r2, lsl #24
   24a64:	str	r3, [sp, #3760]	; 0xeb0
   24a68:	lsr	r3, r2, #8
   24a6c:	ldr	r2, [sp, #56]	; 0x38
   24a70:	orr	r3, r3, r2, lsl #24
   24a74:	str	r3, [sp, #3764]	; 0xeb4
   24a78:	add	r3, sp, #3744	; 0xea0
   24a7c:	add	r3, r3, #8
   24a80:	ldrd	r0, [r1]
   24a84:	ldrd	r2, [r3]
   24a88:	eor	r3, r3, r1
   24a8c:	ldr	r1, [sp, #56]	; 0x38
   24a90:	eor	r2, r2, r0
   24a94:	ldr	r0, [sp, #60]	; 0x3c
   24a98:	lsr	r1, r1, #7
   24a9c:	orr	r1, r1, r0, lsl #25
   24aa0:	str	r1, [sp, #552]	; 0x228
   24aa4:	lsr	r1, r0, #7
   24aa8:	str	r1, [sp, #556]	; 0x22c
   24aac:	add	r1, sp, #552	; 0x228
   24ab0:	ldrd	r0, [r1]
   24ab4:	eor	r0, r0, r2
   24ab8:	eor	r1, r1, r3
   24abc:	mov	r2, r0
   24ac0:	mov	r3, r1
   24ac4:	ldrd	r0, [sp, #48]	; 0x30
   24ac8:	ldrd	sl, [sp, #168]	; 0xa8
   24acc:	adds	r0, r0, r2
   24ad0:	adc	r1, r1, r3
   24ad4:	mov	r2, r0
   24ad8:	mov	r3, r1
   24adc:	ldrd	r0, [sp, #120]	; 0x78
   24ae0:	adds	r0, r0, r2
   24ae4:	adc	r1, r1, r3
   24ae8:	mov	r3, r1
   24aec:	ldr	r1, [sp, #32]
   24af0:	mov	r2, r0
   24af4:	ldr	r0, [sp, #36]	; 0x24
   24af8:	lsr	r1, r1, #19
   24afc:	orr	r1, r1, r0, lsl #13
   24b00:	str	r1, [sp, #3768]	; 0xeb8
   24b04:	lsr	r1, r0, #19
   24b08:	ldr	r0, [sp, #32]
   24b0c:	orr	r1, r1, r0, lsl #13
   24b10:	str	r1, [sp, #3772]	; 0xebc
   24b14:	ldr	r1, [sp, #36]	; 0x24
   24b18:	lsl	r1, r1, #3
   24b1c:	orr	r1, r1, r0, lsr #29
   24b20:	str	r1, [sp, #3780]	; 0xec4
   24b24:	lsl	r1, r0, #3
   24b28:	ldr	r0, [sp, #36]	; 0x24
   24b2c:	orr	r1, r1, r0, lsr #29
   24b30:	str	r1, [sp, #3776]	; 0xec0
   24b34:	add	r1, sp, #3760	; 0xeb0
   24b38:	add	r1, r1, #8
   24b3c:	ldrd	r4, [lr]
   24b40:	ldrd	r0, [r1]
   24b44:	ldr	lr, [sp, #32]
   24b48:	eor	r0, r0, r4
   24b4c:	ldr	r4, [sp, #36]	; 0x24
   24b50:	lsr	lr, lr, #6
   24b54:	eor	r1, r1, r5
   24b58:	orr	lr, lr, r4, lsl #26
   24b5c:	str	lr, [sp, #560]	; 0x230
   24b60:	lsr	lr, r4, #6
   24b64:	str	lr, [sp, #564]	; 0x234
   24b68:	add	lr, sp, #560	; 0x230
   24b6c:	ldrd	r4, [lr]
   24b70:	add	lr, sp, #3856	; 0xf10
   24b74:	eor	r4, r4, r0
   24b78:	adds	r4, r2, r4
   24b7c:	eor	r5, r5, r1
   24b80:	adc	r5, r3, r5
   24b84:	ldrd	r2, [sp, #152]	; 0x98
   24b88:	strd	r4, [sp, #48]	; 0x30
   24b8c:	ldrd	r4, [sp, #176]	; 0xb0
   24b90:	sub	r1, pc, #720	; 0x2d0
   24b94:	ldrd	r0, [r1]
   24b98:	eor	r4, r4, r8
   24b9c:	eor	r5, r5, r9
   24ba0:	and	r2, r2, r4
   24ba4:	and	r3, r3, r5
   24ba8:	mov	r4, r2
   24bac:	mov	r5, r3
   24bb0:	ldrd	r2, [sp, #176]	; 0xb0
   24bb4:	eor	r2, r2, r4
   24bb8:	eor	r3, r3, r5
   24bbc:	mov	r4, r2
   24bc0:	mov	r5, r3
   24bc4:	ldrd	r2, [sp, #48]	; 0x30
   24bc8:	adds	r2, r2, r0
   24bcc:	adc	r3, r3, r1
   24bd0:	adds	sl, sl, r2
   24bd4:	adc	fp, fp, r3
   24bd8:	ldr	r3, [sp, #152]	; 0x98
   24bdc:	ldr	r2, [sp, #156]	; 0x9c
   24be0:	add	r1, sp, #3792	; 0xed0
   24be4:	lsr	r3, r3, #14
   24be8:	orr	r3, r3, r2, lsl #18
   24bec:	str	r3, [sp, #3784]	; 0xec8
   24bf0:	lsr	r3, r2, #14
   24bf4:	ldr	r2, [sp, #152]	; 0x98
   24bf8:	adds	sl, sl, r4
   24bfc:	adc	fp, fp, r5
   24c00:	orr	r3, r3, r2, lsl #18
   24c04:	str	r3, [sp, #3788]	; 0xecc
   24c08:	lsr	r3, r2, #18
   24c0c:	ldr	r2, [sp, #156]	; 0x9c
   24c10:	orr	r3, r3, r2, lsl #14
   24c14:	str	r3, [sp, #3792]	; 0xed0
   24c18:	lsr	r3, r2, #18
   24c1c:	ldr	r2, [sp, #152]	; 0x98
   24c20:	orr	r3, r3, r2, lsl #14
   24c24:	str	r3, [sp, #3796]	; 0xed4
   24c28:	add	r3, sp, #3776	; 0xec0
   24c2c:	add	r3, r3, #8
   24c30:	ldrd	r0, [r1]
   24c34:	ldrd	r2, [r3]
   24c38:	ldrd	r4, [sp, #144]	; 0x90
   24c3c:	eor	r3, r3, r1
   24c40:	ldr	r1, [sp, #156]	; 0x9c
   24c44:	eor	r2, r2, r0
   24c48:	ldr	r0, [sp, #152]	; 0x98
   24c4c:	lsl	r1, r1, #23
   24c50:	orr	r1, r1, r0, lsr #9
   24c54:	str	r1, [sp, #3804]	; 0xedc
   24c58:	lsl	r1, r0, #23
   24c5c:	ldr	r0, [sp, #156]	; 0x9c
   24c60:	orr	r1, r1, r0, lsr #9
   24c64:	str	r1, [sp, #3800]	; 0xed8
   24c68:	add	r1, sp, #3792	; 0xed0
   24c6c:	add	r1, r1, #8
   24c70:	ldrd	r0, [r1]
   24c74:	eor	r0, r0, r2
   24c78:	eor	r1, r1, r3
   24c7c:	ldrd	r2, [sp, #136]	; 0x88
   24c80:	adds	sl, sl, r0
   24c84:	adc	fp, fp, r1
   24c88:	adds	r2, r2, sl
   24c8c:	adc	r3, r3, fp
   24c90:	add	r1, sp, #3808	; 0xee0
   24c94:	strd	r2, [sp, #160]	; 0xa0
   24c98:	ldr	r3, [sp, #144]	; 0x90
   24c9c:	ldr	r2, [sp, #148]	; 0x94
   24ca0:	add	r1, r1, #8
   24ca4:	lsr	r3, r3, #28
   24ca8:	orr	r3, r3, r2, lsl #4
   24cac:	str	r3, [sp, #3808]	; 0xee0
   24cb0:	lsr	r3, r2, #28
   24cb4:	ldr	r2, [sp, #144]	; 0x90
   24cb8:	orr	r3, r3, r2, lsl #4
   24cbc:	str	r3, [sp, #3812]	; 0xee4
   24cc0:	ldr	r3, [sp, #148]	; 0x94
   24cc4:	lsl	r3, r3, #30
   24cc8:	orr	r3, r3, r2, lsr #2
   24ccc:	str	r3, [sp, #3820]	; 0xeec
   24cd0:	lsl	r3, r2, #30
   24cd4:	ldr	r2, [sp, #148]	; 0x94
   24cd8:	orr	r3, r3, r2, lsr #2
   24cdc:	str	r3, [sp, #3816]	; 0xee8
   24ce0:	add	r3, sp, #3808	; 0xee0
   24ce4:	ldrd	r0, [r1]
   24ce8:	ldrd	r2, [r3]
   24cec:	eor	r3, r3, r1
   24cf0:	ldr	r1, [sp, #148]	; 0x94
   24cf4:	eor	r2, r2, r0
   24cf8:	ldr	r0, [sp, #144]	; 0x90
   24cfc:	lsl	r1, r1, #25
   24d00:	orr	r1, r1, r0, lsr #7
   24d04:	str	r1, [sp, #3828]	; 0xef4
   24d08:	lsl	r1, r0, #25
   24d0c:	ldr	r0, [sp, #148]	; 0x94
   24d10:	orr	r1, r1, r0, lsr #7
   24d14:	str	r1, [sp, #3824]	; 0xef0
   24d18:	add	r1, sp, #3824	; 0xef0
   24d1c:	ldrd	r0, [r1]
   24d20:	eor	r0, r0, r2
   24d24:	eor	r1, r1, r3
   24d28:	ldrd	r2, [sp, #144]	; 0x90
   24d2c:	strd	r0, [sp, #136]	; 0x88
   24d30:	ldrd	r0, [sp, #128]	; 0x80
   24d34:	orr	r0, r0, r4
   24d38:	orr	r1, r1, r5
   24d3c:	ldrd	r4, [sp, #128]	; 0x80
   24d40:	and	r0, r0, r6
   24d44:	and	r1, r1, r7
   24d48:	and	r4, r4, r2
   24d4c:	and	r5, r5, r3
   24d50:	ldrd	r2, [sp, #136]	; 0x88
   24d54:	orr	r0, r0, r4
   24d58:	orr	r1, r1, r5
   24d5c:	adds	r2, r2, r0
   24d60:	adc	r3, r3, r1
   24d64:	adds	sl, sl, r2
   24d68:	adc	fp, fp, r3
   24d6c:	ldr	r3, [sp, #64]	; 0x40
   24d70:	ldr	r2, [sp, #68]	; 0x44
   24d74:	add	r1, sp, #3840	; 0xf00
   24d78:	lsr	r3, r3, #1
   24d7c:	orr	r3, r3, r2, lsl #31
   24d80:	str	r3, [sp, #3832]	; 0xef8
   24d84:	lsr	r3, r2, #1
   24d88:	ldr	r2, [sp, #64]	; 0x40
   24d8c:	orr	r3, r3, r2, lsl #31
   24d90:	str	r3, [sp, #3836]	; 0xefc
   24d94:	lsr	r3, r2, #8
   24d98:	ldr	r2, [sp, #68]	; 0x44
   24d9c:	orr	r3, r3, r2, lsl #24
   24da0:	str	r3, [sp, #3840]	; 0xf00
   24da4:	lsr	r3, r2, #8
   24da8:	ldr	r2, [sp, #64]	; 0x40
   24dac:	orr	r3, r3, r2, lsl #24
   24db0:	str	r3, [sp, #3844]	; 0xf04
   24db4:	add	r3, sp, #3824	; 0xef0
   24db8:	add	r3, r3, #8
   24dbc:	ldrd	r0, [r1]
   24dc0:	ldrd	r2, [r3]
   24dc4:	eor	r3, r3, r1
   24dc8:	ldr	r1, [sp, #64]	; 0x40
   24dcc:	eor	r2, r2, r0
   24dd0:	ldr	r0, [sp, #68]	; 0x44
   24dd4:	lsr	r1, r1, #7
   24dd8:	orr	r1, r1, r0, lsl #25
   24ddc:	str	r1, [sp, #568]	; 0x238
   24de0:	lsr	r1, r0, #7
   24de4:	str	r1, [sp, #572]	; 0x23c
   24de8:	add	r1, sp, #568	; 0x238
   24dec:	ldrd	r0, [r1]
   24df0:	eor	r0, r0, r2
   24df4:	eor	r1, r1, r3
   24df8:	mov	r2, r0
   24dfc:	mov	r3, r1
   24e00:	ldrd	r0, [sp, #56]	; 0x38
   24e04:	adds	r0, r0, r2
   24e08:	adc	r1, r1, r3
   24e0c:	mov	r2, r0
   24e10:	mov	r3, r1
   24e14:	ldrd	r0, [sp]
   24e18:	adds	r0, r0, r2
   24e1c:	adc	r1, r1, r3
   24e20:	mov	r3, r1
   24e24:	ldr	r1, [sp, #40]	; 0x28
   24e28:	mov	r2, r0
   24e2c:	ldr	r0, [sp, #44]	; 0x2c
   24e30:	lsr	r1, r1, #19
   24e34:	orr	r1, r1, r0, lsl #13
   24e38:	str	r1, [sp, #3848]	; 0xf08
   24e3c:	lsr	r1, r0, #19
   24e40:	ldr	r0, [sp, #40]	; 0x28
   24e44:	orr	r1, r1, r0, lsl #13
   24e48:	str	r1, [sp, #3852]	; 0xf0c
   24e4c:	ldr	r1, [sp, #44]	; 0x2c
   24e50:	lsl	r1, r1, #3
   24e54:	orr	r1, r1, r0, lsr #29
   24e58:	str	r1, [sp, #3860]	; 0xf14
   24e5c:	lsl	r1, r0, #3
   24e60:	ldr	r0, [sp, #44]	; 0x2c
   24e64:	orr	r1, r1, r0, lsr #29
   24e68:	str	r1, [sp, #3856]	; 0xf10
   24e6c:	add	r1, sp, #3840	; 0xf00
   24e70:	add	r1, r1, #8
   24e74:	ldrd	r4, [lr]
   24e78:	ldrd	r0, [r1]
   24e7c:	ldr	lr, [sp, #40]	; 0x28
   24e80:	eor	r0, r0, r4
   24e84:	ldr	r4, [sp, #44]	; 0x2c
   24e88:	lsr	lr, lr, #6
   24e8c:	eor	r1, r1, r5
   24e90:	orr	lr, lr, r4, lsl #26
   24e94:	str	lr, [sp, #576]	; 0x240
   24e98:	lsr	lr, r4, #6
   24e9c:	str	lr, [sp, #580]	; 0x244
   24ea0:	add	lr, sp, #576	; 0x240
   24ea4:	ldrd	r4, [lr]
   24ea8:	add	lr, sp, #3936	; 0xf60
   24eac:	eor	r4, r4, r0
   24eb0:	adds	r4, r2, r4
   24eb4:	eor	r5, r5, r1
   24eb8:	adc	r5, r3, r5
   24ebc:	ldrd	r2, [sp, #152]	; 0x98
   24ec0:	ldrd	r0, [sp, #160]	; 0xa0
   24ec4:	strd	r4, [sp, #56]	; 0x38
   24ec8:	eor	r2, r2, r8
   24ecc:	eor	r3, r3, r9
   24ed0:	and	r0, r0, r2
   24ed4:	and	r1, r1, r3
   24ed8:	add	r5, pc, #904	; 0x388
   24edc:	ldrd	r4, [r5]
   24ee0:	mov	r2, r0
   24ee4:	mov	r3, r1
   24ee8:	ldrd	r0, [sp, #56]	; 0x38
   24eec:	eor	r2, r2, r8
   24ef0:	eor	r3, r3, r9
   24ef4:	adds	r0, r0, r4
   24ef8:	adc	r1, r1, r5
   24efc:	mov	r4, r0
   24f00:	mov	r5, r1
   24f04:	ldrd	r0, [sp, #176]	; 0xb0
   24f08:	adds	r0, r0, r4
   24f0c:	adc	r1, r1, r5
   24f10:	adds	r4, r0, r2
   24f14:	adc	r5, r1, r3
   24f18:	ldr	r3, [sp, #160]	; 0xa0
   24f1c:	ldr	r2, [sp, #164]	; 0xa4
   24f20:	add	r1, sp, #3872	; 0xf20
   24f24:	lsr	r3, r3, #14
   24f28:	orr	r3, r3, r2, lsl #18
   24f2c:	str	r3, [sp, #3864]	; 0xf18
   24f30:	lsr	r3, r2, #14
   24f34:	ldr	r2, [sp, #160]	; 0xa0
   24f38:	orr	r3, r3, r2, lsl #18
   24f3c:	str	r3, [sp, #3868]	; 0xf1c
   24f40:	lsr	r3, r2, #18
   24f44:	ldr	r2, [sp, #164]	; 0xa4
   24f48:	orr	r3, r3, r2, lsl #14
   24f4c:	str	r3, [sp, #3872]	; 0xf20
   24f50:	lsr	r3, r2, #18
   24f54:	ldr	r2, [sp, #160]	; 0xa0
   24f58:	orr	r3, r3, r2, lsl #14
   24f5c:	str	r3, [sp, #3876]	; 0xf24
   24f60:	add	r3, sp, #3856	; 0xf10
   24f64:	add	r3, r3, #8
   24f68:	ldrd	r0, [r1]
   24f6c:	ldrd	r2, [r3]
   24f70:	eor	r3, r3, r1
   24f74:	ldr	r1, [sp, #164]	; 0xa4
   24f78:	eor	r2, r2, r0
   24f7c:	ldr	r0, [sp, #160]	; 0xa0
   24f80:	lsl	r1, r1, #23
   24f84:	orr	r1, r1, r0, lsr #9
   24f88:	str	r1, [sp, #3884]	; 0xf2c
   24f8c:	lsl	r1, r0, #23
   24f90:	ldr	r0, [sp, #164]	; 0xa4
   24f94:	orr	r1, r1, r0, lsr #9
   24f98:	str	r1, [sp, #3880]	; 0xf28
   24f9c:	add	r1, sp, #3872	; 0xf20
   24fa0:	add	r1, r1, #8
   24fa4:	ldrd	r0, [r1]
   24fa8:	eor	r0, r0, r2
   24fac:	adds	r4, r4, r0
   24fb0:	eor	r1, r1, r3
   24fb4:	adc	r5, r5, r1
   24fb8:	adds	r2, r6, r4
   24fbc:	adc	r3, r7, r5
   24fc0:	add	r1, sp, #3888	; 0xf30
   24fc4:	strd	r2, [sp, #168]	; 0xa8
   24fc8:	lsr	r3, sl, #28
   24fcc:	orr	r3, r3, fp, lsl #4
   24fd0:	str	r3, [sp, #3888]	; 0xf30
   24fd4:	lsr	r3, fp, #28
   24fd8:	orr	r3, r3, sl, lsl #4
   24fdc:	str	r3, [sp, #3892]	; 0xf34
   24fe0:	lsl	r3, fp, #30
   24fe4:	orr	r3, r3, sl, lsr #2
   24fe8:	str	r3, [sp, #3900]	; 0xf3c
   24fec:	lsl	r3, sl, #30
   24ff0:	orr	r3, r3, fp, lsr #2
   24ff4:	str	r3, [sp, #3896]	; 0xf38
   24ff8:	add	r1, r1, #8
   24ffc:	add	r3, sp, #3888	; 0xf30
   25000:	ldrd	r0, [r1]
   25004:	ldrd	r2, [r3]
   25008:	eor	r3, r3, r1
   2500c:	lsl	r1, fp, #25
   25010:	orr	r1, r1, sl, lsr #7
   25014:	str	r1, [sp, #3908]	; 0xf44
   25018:	lsl	r1, sl, #25
   2501c:	orr	r1, r1, fp, lsr #7
   25020:	str	r1, [sp, #3904]	; 0xf40
   25024:	add	r1, sp, #3904	; 0xf40
   25028:	eor	r2, r2, r0
   2502c:	ldrd	r0, [r1]
   25030:	ldrd	r6, [sp, #128]	; 0x80
   25034:	eor	r0, r0, r2
   25038:	eor	r1, r1, r3
   2503c:	mov	r2, r0
   25040:	mov	r3, r1
   25044:	ldrd	r0, [sp, #144]	; 0x90
   25048:	orr	r0, r0, sl
   2504c:	orr	r1, r1, fp
   25050:	and	r6, r6, r0
   25054:	and	r7, r7, r1
   25058:	mov	r0, r6
   2505c:	mov	r1, r7
   25060:	ldrd	r6, [sp, #144]	; 0x90
   25064:	and	r6, r6, sl
   25068:	and	r7, r7, fp
   2506c:	orr	r0, r0, r6
   25070:	adds	r0, r0, r2
   25074:	orr	r1, r1, r7
   25078:	adc	r1, r1, r3
   2507c:	adds	r2, r0, r4
   25080:	adc	r3, r1, r5
   25084:	add	r1, sp, #3920	; 0xf50
   25088:	strd	r2, [sp, #136]	; 0x88
   2508c:	ldr	r3, [sp, #72]	; 0x48
   25090:	ldr	r2, [sp, #76]	; 0x4c
   25094:	lsr	r3, r3, #1
   25098:	orr	r3, r3, r2, lsl #31
   2509c:	str	r3, [sp, #3912]	; 0xf48
   250a0:	lsr	r3, r2, #1
   250a4:	ldr	r2, [sp, #72]	; 0x48
   250a8:	orr	r3, r3, r2, lsl #31
   250ac:	str	r3, [sp, #3916]	; 0xf4c
   250b0:	lsr	r3, r2, #8
   250b4:	ldr	r2, [sp, #76]	; 0x4c
   250b8:	orr	r3, r3, r2, lsl #24
   250bc:	str	r3, [sp, #3920]	; 0xf50
   250c0:	lsr	r3, r2, #8
   250c4:	ldr	r2, [sp, #72]	; 0x48
   250c8:	orr	r3, r3, r2, lsl #24
   250cc:	str	r3, [sp, #3924]	; 0xf54
   250d0:	add	r3, sp, #3904	; 0xf40
   250d4:	add	r3, r3, #8
   250d8:	ldrd	r0, [r1]
   250dc:	ldrd	r2, [r3]
   250e0:	eor	r3, r3, r1
   250e4:	ldr	r1, [sp, #72]	; 0x48
   250e8:	eor	r2, r2, r0
   250ec:	ldr	r0, [sp, #76]	; 0x4c
   250f0:	lsr	r1, r1, #7
   250f4:	orr	r1, r1, r0, lsl #25
   250f8:	str	r1, [sp, #584]	; 0x248
   250fc:	lsr	r1, r0, #7
   25100:	str	r1, [sp, #588]	; 0x24c
   25104:	add	r1, sp, #584	; 0x248
   25108:	ldrd	r0, [r1]
   2510c:	eor	r0, r0, r2
   25110:	eor	r1, r1, r3
   25114:	mov	r2, r0
   25118:	mov	r3, r1
   2511c:	ldrd	r0, [sp, #64]	; 0x40
   25120:	adds	r0, r0, r2
   25124:	adc	r1, r1, r3
   25128:	mov	r2, r0
   2512c:	mov	r3, r1
   25130:	ldrd	r0, [sp, #8]
   25134:	adds	r0, r0, r2
   25138:	adc	r1, r1, r3
   2513c:	mov	r3, r1
   25140:	ldr	r1, [sp, #48]	; 0x30
   25144:	mov	r2, r0
   25148:	ldr	r0, [sp, #52]	; 0x34
   2514c:	lsr	r1, r1, #19
   25150:	orr	r1, r1, r0, lsl #13
   25154:	str	r1, [sp, #3928]	; 0xf58
   25158:	lsr	r1, r0, #19
   2515c:	ldr	r0, [sp, #48]	; 0x30
   25160:	orr	r1, r1, r0, lsl #13
   25164:	str	r1, [sp, #3932]	; 0xf5c
   25168:	ldr	r1, [sp, #52]	; 0x34
   2516c:	lsl	r1, r1, #3
   25170:	orr	r1, r1, r0, lsr #29
   25174:	str	r1, [sp, #3940]	; 0xf64
   25178:	lsl	r1, r0, #3
   2517c:	ldr	r0, [sp, #52]	; 0x34
   25180:	orr	r1, r1, r0, lsr #29
   25184:	str	r1, [sp, #3936]	; 0xf60
   25188:	add	r1, sp, #3920	; 0xf50
   2518c:	add	r1, r1, #8
   25190:	ldrd	r0, [r1]
   25194:	ldrd	r4, [lr]
   25198:	ldr	lr, [sp, #48]	; 0x30
   2519c:	ldrd	r6, [sp, #152]	; 0x98
   251a0:	eor	r0, r0, r4
   251a4:	ldr	r4, [sp, #52]	; 0x34
   251a8:	lsr	lr, lr, #6
   251ac:	eor	r1, r1, r5
   251b0:	orr	lr, lr, r4, lsl #26
   251b4:	str	lr, [sp, #592]	; 0x250
   251b8:	lsr	lr, r4, #6
   251bc:	str	lr, [sp, #596]	; 0x254
   251c0:	add	lr, sp, #592	; 0x250
   251c4:	ldrd	r4, [lr]
   251c8:	add	lr, sp, #4016	; 0xfb0
   251cc:	eor	r4, r4, r0
   251d0:	adds	r4, r2, r4
   251d4:	eor	r5, r5, r1
   251d8:	adc	r5, r3, r5
   251dc:	ldrd	r2, [sp, #160]	; 0xa0
   251e0:	strd	r4, [sp, #64]	; 0x40
   251e4:	add	r5, pc, #132	; 0x84
   251e8:	ldrd	r4, [r5]
   251ec:	eor	r6, r6, r2
   251f0:	eor	r7, r7, r3
   251f4:	ldrd	r2, [sp, #168]	; 0xa8
   251f8:	add	r1, sp, #3952	; 0xf70
   251fc:	and	r2, r2, r6
   25200:	and	r3, r3, r7
   25204:	mov	r6, r2
   25208:	mov	r7, r3
   2520c:	ldrd	r2, [sp, #152]	; 0x98
   25210:	eor	r2, r2, r6
   25214:	eor	r3, r3, r7
   25218:	mov	r6, r2
   2521c:	mov	r7, r3
   25220:	ldrd	r2, [sp, #64]	; 0x40
   25224:	adds	r2, r2, r4
   25228:	adc	r3, r3, r5
   2522c:	adds	r8, r8, r2
   25230:	adc	r9, r9, r3
   25234:	ldr	r3, [sp, #168]	; 0xa8
   25238:	ldr	r2, [sp, #172]	; 0xac
   2523c:	adds	r8, r8, r6
   25240:	lsr	r3, r3, #14
   25244:	orr	r3, r3, r2, lsl #18
   25248:	str	r3, [sp, #3944]	; 0xf68
   2524c:	lsr	r3, r2, #14
   25250:	ldr	r2, [sp, #168]	; 0xa8
   25254:	adc	r9, r9, r7
   25258:	orr	r3, r3, r2, lsl #18
   2525c:	str	r3, [sp, #3948]	; 0xf6c
   25260:	b	25280 <putc_unlocked@plt+0x13f38>
   25264:	nop			; (mov r0, r0)
   25268:	strne	r3, [r2], #1339	; 0x53b
   2526c:	rsbsls	r2, r2, #34048	; 0x8500
   25270:	ldclmi	3, cr0, [r1], #400	; 0x190
   25274:	adcsge	lr, pc, #10551296	; 0xa10000
   25278:	mcrrlt	0, 0, r3, r2, cr1
   2527c:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   25280:	lsr	r3, r2, #18
   25284:	ldr	r2, [sp, #172]	; 0xac
   25288:	orr	r3, r3, r2, lsl #14
   2528c:	str	r3, [sp, #3952]	; 0xf70
   25290:	lsr	r3, r2, #18
   25294:	ldr	r2, [sp, #168]	; 0xa8
   25298:	orr	r3, r3, r2, lsl #14
   2529c:	str	r3, [sp, #3956]	; 0xf74
   252a0:	add	r3, sp, #3936	; 0xf60
   252a4:	add	r3, r3, #8
   252a8:	ldrd	r0, [r1]
   252ac:	ldrd	r2, [r3]
   252b0:	eor	r3, r3, r1
   252b4:	ldr	r1, [sp, #172]	; 0xac
   252b8:	eor	r2, r2, r0
   252bc:	ldr	r0, [sp, #168]	; 0xa8
   252c0:	lsl	r1, r1, #23
   252c4:	orr	r1, r1, r0, lsr #9
   252c8:	str	r1, [sp, #3964]	; 0xf7c
   252cc:	lsl	r1, r0, #23
   252d0:	ldr	r0, [sp, #172]	; 0xac
   252d4:	orr	r1, r1, r0, lsr #9
   252d8:	str	r1, [sp, #3960]	; 0xf78
   252dc:	add	r1, sp, #3952	; 0xf70
   252e0:	add	r1, r1, #8
   252e4:	ldrd	r0, [r1]
   252e8:	eor	r0, r0, r2
   252ec:	eor	r1, r1, r3
   252f0:	ldrd	r2, [sp, #128]	; 0x80
   252f4:	adds	r8, r8, r0
   252f8:	adc	r9, r9, r1
   252fc:	adds	r2, r2, r8
   25300:	adc	r3, r3, r9
   25304:	add	r1, sp, #3968	; 0xf80
   25308:	strd	r2, [sp, #176]	; 0xb0
   2530c:	ldr	r3, [sp, #136]	; 0x88
   25310:	ldr	r2, [sp, #140]	; 0x8c
   25314:	add	r1, r1, #8
   25318:	lsr	r3, r3, #28
   2531c:	orr	r3, r3, r2, lsl #4
   25320:	str	r3, [sp, #3968]	; 0xf80
   25324:	lsr	r3, r2, #28
   25328:	ldr	r2, [sp, #136]	; 0x88
   2532c:	ldrd	r4, [sp, #144]	; 0x90
   25330:	orr	r3, r3, r2, lsl #4
   25334:	str	r3, [sp, #3972]	; 0xf84
   25338:	ldr	r3, [sp, #140]	; 0x8c
   2533c:	lsl	r3, r3, #30
   25340:	orr	r3, r3, r2, lsr #2
   25344:	str	r3, [sp, #3980]	; 0xf8c
   25348:	lsl	r3, r2, #30
   2534c:	ldr	r2, [sp, #140]	; 0x8c
   25350:	orr	r3, r3, r2, lsr #2
   25354:	str	r3, [sp, #3976]	; 0xf88
   25358:	add	r3, sp, #3968	; 0xf80
   2535c:	ldrd	r0, [r1]
   25360:	ldrd	r2, [r3]
   25364:	eor	r3, r3, r1
   25368:	ldr	r1, [sp, #140]	; 0x8c
   2536c:	eor	r2, r2, r0
   25370:	ldr	r0, [sp, #136]	; 0x88
   25374:	lsl	r1, r1, #25
   25378:	orr	r1, r1, r0, lsr #7
   2537c:	str	r1, [sp, #3988]	; 0xf94
   25380:	lsl	r1, r0, #25
   25384:	ldr	r0, [sp, #140]	; 0x8c
   25388:	orr	r1, r1, r0, lsr #7
   2538c:	str	r1, [sp, #3984]	; 0xf90
   25390:	add	r1, sp, #3984	; 0xf90
   25394:	ldrd	r0, [r1]
   25398:	eor	r0, r0, r2
   2539c:	eor	r1, r1, r3
   253a0:	mov	r2, r0
   253a4:	mov	r3, r1
   253a8:	ldrd	r0, [sp, #136]	; 0x88
   253ac:	orr	r0, r0, sl
   253b0:	orr	r1, r1, fp
   253b4:	and	r4, r4, r0
   253b8:	and	r5, r5, r1
   253bc:	mov	r0, r4
   253c0:	mov	r1, r5
   253c4:	ldrd	r4, [sp, #136]	; 0x88
   253c8:	and	r4, r4, sl
   253cc:	and	r5, r5, fp
   253d0:	orr	r0, r0, r4
   253d4:	adds	r0, r0, r2
   253d8:	orr	r1, r1, r5
   253dc:	adc	r1, r1, r3
   253e0:	ldr	r3, [sp, #80]	; 0x50
   253e4:	ldr	r2, [sp, #84]	; 0x54
   253e8:	adds	r6, r0, r8
   253ec:	lsr	r3, r3, #1
   253f0:	orr	r3, r3, r2, lsl #31
   253f4:	str	r3, [sp, #3992]	; 0xf98
   253f8:	lsr	r3, r2, #1
   253fc:	ldr	r2, [sp, #80]	; 0x50
   25400:	adc	r7, r1, r9
   25404:	add	r1, sp, #4000	; 0xfa0
   25408:	orr	r3, r3, r2, lsl #31
   2540c:	str	r3, [sp, #3996]	; 0xf9c
   25410:	lsr	r3, r2, #8
   25414:	ldr	r2, [sp, #84]	; 0x54
   25418:	orr	r3, r3, r2, lsl #24
   2541c:	str	r3, [sp, #4000]	; 0xfa0
   25420:	lsr	r3, r2, #8
   25424:	ldr	r2, [sp, #80]	; 0x50
   25428:	orr	r3, r3, r2, lsl #24
   2542c:	str	r3, [sp, #4004]	; 0xfa4
   25430:	add	r3, sp, #3984	; 0xf90
   25434:	add	r3, r3, #8
   25438:	ldrd	r0, [r1]
   2543c:	ldrd	r2, [r3]
   25440:	eor	r3, r3, r1
   25444:	ldr	r1, [sp, #80]	; 0x50
   25448:	eor	r2, r2, r0
   2544c:	ldr	r0, [sp, #84]	; 0x54
   25450:	lsr	r1, r1, #7
   25454:	orr	r1, r1, r0, lsl #25
   25458:	str	r1, [sp, #600]	; 0x258
   2545c:	lsr	r1, r0, #7
   25460:	str	r1, [sp, #604]	; 0x25c
   25464:	add	r1, sp, #600	; 0x258
   25468:	ldrd	r0, [r1]
   2546c:	eor	r0, r0, r2
   25470:	eor	r1, r1, r3
   25474:	mov	r2, r0
   25478:	mov	r3, r1
   2547c:	ldrd	r0, [sp, #72]	; 0x48
   25480:	adds	r0, r0, r2
   25484:	adc	r1, r1, r3
   25488:	mov	r2, r0
   2548c:	mov	r3, r1
   25490:	ldrd	r0, [sp, #16]
   25494:	adds	r0, r0, r2
   25498:	adc	r1, r1, r3
   2549c:	mov	r3, r1
   254a0:	ldr	r1, [sp, #56]	; 0x38
   254a4:	mov	r2, r0
   254a8:	ldr	r0, [sp, #60]	; 0x3c
   254ac:	lsr	r1, r1, #19
   254b0:	orr	r1, r1, r0, lsl #13
   254b4:	str	r1, [sp, #4008]	; 0xfa8
   254b8:	lsr	r1, r0, #19
   254bc:	ldr	r0, [sp, #56]	; 0x38
   254c0:	orr	r1, r1, r0, lsl #13
   254c4:	str	r1, [sp, #4012]	; 0xfac
   254c8:	ldr	r1, [sp, #60]	; 0x3c
   254cc:	lsl	r1, r1, #3
   254d0:	orr	r1, r1, r0, lsr #29
   254d4:	str	r1, [sp, #4020]	; 0xfb4
   254d8:	lsl	r1, r0, #3
   254dc:	ldr	r0, [sp, #60]	; 0x3c
   254e0:	orr	r1, r1, r0, lsr #29
   254e4:	str	r1, [sp, #4016]	; 0xfb0
   254e8:	add	r1, sp, #4000	; 0xfa0
   254ec:	add	r1, r1, #8
   254f0:	ldrd	r4, [lr]
   254f4:	ldrd	r0, [r1]
   254f8:	ldr	lr, [sp, #56]	; 0x38
   254fc:	eor	r0, r0, r4
   25500:	ldr	r4, [sp, #60]	; 0x3c
   25504:	lsr	lr, lr, #6
   25508:	eor	r1, r1, r5
   2550c:	orr	lr, lr, r4, lsl #26
   25510:	str	lr, [sp, #608]	; 0x260
   25514:	lsr	lr, r4, #6
   25518:	str	lr, [sp, #612]	; 0x264
   2551c:	add	lr, sp, #608	; 0x260
   25520:	ldrd	r4, [lr]
   25524:	add	lr, sp, #4032	; 0xfc0
   25528:	eor	r4, r4, r0
   2552c:	adds	r4, r2, r4
   25530:	eor	r5, r5, r1
   25534:	adc	r5, r3, r5
   25538:	ldrd	r2, [sp, #160]	; 0xa0
   2553c:	strd	r4, [sp, #72]	; 0x48
   25540:	ldrd	r4, [sp, #168]	; 0xa8
   25544:	sub	r1, pc, #724	; 0x2d4
   25548:	ldrd	r0, [r1]
   2554c:	eor	r4, r4, r2
   25550:	eor	r5, r5, r3
   25554:	ldrd	r2, [sp, #176]	; 0xb0
   25558:	and	r2, r2, r4
   2555c:	and	r3, r3, r5
   25560:	mov	r4, r2
   25564:	mov	r5, r3
   25568:	ldrd	r2, [sp, #160]	; 0xa0
   2556c:	eor	r2, r2, r4
   25570:	eor	r3, r3, r5
   25574:	mov	r4, r2
   25578:	mov	r5, r3
   2557c:	ldrd	r2, [sp, #72]	; 0x48
   25580:	adds	r2, r2, r0
   25584:	adc	r3, r3, r1
   25588:	mov	r0, r2
   2558c:	mov	r1, r3
   25590:	ldrd	r2, [sp, #152]	; 0x98
   25594:	adds	r2, r2, r0
   25598:	adc	r3, r3, r1
   2559c:	adds	r0, r2, r4
   255a0:	adc	r1, r3, r5
   255a4:	ldr	r3, [sp, #176]	; 0xb0
   255a8:	ldr	r2, [sp, #180]	; 0xb4
   255ac:	lsr	r3, r3, #14
   255b0:	orr	r3, r3, r2, lsl #18
   255b4:	str	r3, [sp, #4024]	; 0xfb8
   255b8:	lsr	r3, r2, #14
   255bc:	ldr	r2, [sp, #176]	; 0xb0
   255c0:	ldrd	r8, [sp, #144]	; 0x90
   255c4:	orr	r3, r3, r2, lsl #18
   255c8:	str	r3, [sp, #4028]	; 0xfbc
   255cc:	lsr	r3, r2, #18
   255d0:	ldr	r2, [sp, #180]	; 0xb4
   255d4:	orr	r3, r3, r2, lsl #14
   255d8:	str	r3, [sp, #4032]	; 0xfc0
   255dc:	lsr	r3, r2, #18
   255e0:	ldr	r2, [sp, #176]	; 0xb0
   255e4:	orr	r3, r3, r2, lsl #14
   255e8:	str	r3, [sp, #4036]	; 0xfc4
   255ec:	add	r3, sp, #4016	; 0xfb0
   255f0:	add	r3, r3, #8
   255f4:	ldrd	r4, [lr]
   255f8:	ldrd	r2, [r3]
   255fc:	ldr	lr, [sp, #180]	; 0xb4
   25600:	eor	r2, r2, r4
   25604:	ldr	r4, [sp, #176]	; 0xb0
   25608:	lsl	lr, lr, #23
   2560c:	eor	r3, r3, r5
   25610:	orr	lr, lr, r4, lsr #9
   25614:	str	lr, [sp, #4044]	; 0xfcc
   25618:	lsl	lr, r4, #23
   2561c:	ldr	r4, [sp, #180]	; 0xb4
   25620:	orr	lr, lr, r4, lsr #9
   25624:	str	lr, [sp, #4040]	; 0xfc8
   25628:	add	lr, sp, #4032	; 0xfc0
   2562c:	add	lr, lr, #8
   25630:	ldrd	r4, [lr]
   25634:	add	lr, sp, #4048	; 0xfd0
   25638:	add	lr, lr, #8
   2563c:	eor	r5, r5, r3
   25640:	lsr	r3, r6, #28
   25644:	orr	r3, r3, r7, lsl #4
   25648:	str	r3, [sp, #4048]	; 0xfd0
   2564c:	lsr	r3, r7, #28
   25650:	orr	r3, r3, r6, lsl #4
   25654:	str	r3, [sp, #4052]	; 0xfd4
   25658:	lsl	r3, r7, #30
   2565c:	orr	r3, r3, r6, lsr #2
   25660:	eor	r4, r4, r2
   25664:	str	r3, [sp, #4060]	; 0xfdc
   25668:	lsl	r3, r6, #30
   2566c:	adds	r0, r0, r4
   25670:	orr	r3, r3, r7, lsr #2
   25674:	adc	r1, r1, r5
   25678:	str	r3, [sp, #4056]	; 0xfd8
   2567c:	ldrd	r4, [lr]
   25680:	lsl	lr, r7, #25
   25684:	orr	lr, lr, r6, lsr #7
   25688:	add	r3, sp, #4048	; 0xfd0
   2568c:	str	lr, [sp, #4068]	; 0xfe4
   25690:	lsl	lr, r6, #25
   25694:	ldrd	r2, [r3]
   25698:	orr	lr, lr, r7, lsr #7
   2569c:	str	lr, [sp, #4064]	; 0xfe0
   256a0:	add	lr, sp, #4064	; 0xfe0
   256a4:	eor	r2, r2, r4
   256a8:	eor	r3, r3, r5
   256ac:	ldrd	r4, [lr]
   256b0:	adds	r8, r8, r0
   256b4:	adc	r9, r9, r1
   256b8:	eor	r4, r4, r2
   256bc:	eor	r5, r5, r3
   256c0:	add	lr, sp, #4096	; 0x1000
   256c4:	strd	r4, [sp, #128]	; 0x80
   256c8:	ldrd	r4, [sp, #136]	; 0x88
   256cc:	orr	r4, r4, r6
   256d0:	orr	r5, r5, r7
   256d4:	and	r2, r4, sl
   256d8:	and	r3, r5, fp
   256dc:	ldrd	r4, [sp, #136]	; 0x88
   256e0:	and	r4, r4, r6
   256e4:	and	r5, r5, r7
   256e8:	orr	r2, r2, r4
   256ec:	orr	r3, r3, r5
   256f0:	mov	r4, r2
   256f4:	mov	r5, r3
   256f8:	ldrd	r2, [sp, #128]	; 0x80
   256fc:	adds	r2, r2, r4
   25700:	adc	r3, r3, r5
   25704:	adds	r2, r2, r0
   25708:	adc	r3, r3, r1
   2570c:	add	r1, sp, #4080	; 0xff0
   25710:	strd	r2, [sp, #128]	; 0x80
   25714:	ldr	r3, [sp, #88]	; 0x58
   25718:	ldr	r2, [sp, #92]	; 0x5c
   2571c:	lsr	r3, r3, #1
   25720:	orr	r3, r3, r2, lsl #31
   25724:	str	r3, [sp, #4072]	; 0xfe8
   25728:	lsr	r3, r2, #1
   2572c:	ldr	r2, [sp, #88]	; 0x58
   25730:	orr	r3, r3, r2, lsl #31
   25734:	str	r3, [sp, #4076]	; 0xfec
   25738:	lsr	r3, r2, #8
   2573c:	ldr	r2, [sp, #92]	; 0x5c
   25740:	orr	r3, r3, r2, lsl #24
   25744:	str	r3, [sp, #4080]	; 0xff0
   25748:	lsr	r3, r2, #8
   2574c:	ldr	r2, [sp, #88]	; 0x58
   25750:	orr	r3, r3, r2, lsl #24
   25754:	str	r3, [sp, #4084]	; 0xff4
   25758:	add	r3, sp, #4064	; 0xfe0
   2575c:	add	r3, r3, #8
   25760:	ldrd	r0, [r1]
   25764:	ldrd	r2, [r3]
   25768:	eor	r3, r3, r1
   2576c:	ldr	r1, [sp, #88]	; 0x58
   25770:	eor	r2, r2, r0
   25774:	ldr	r0, [sp, #92]	; 0x5c
   25778:	lsr	r1, r1, #7
   2577c:	orr	r1, r1, r0, lsl #25
   25780:	str	r1, [sp, #616]	; 0x268
   25784:	lsr	r1, r0, #7
   25788:	str	r1, [sp, #620]	; 0x26c
   2578c:	add	r1, sp, #616	; 0x268
   25790:	ldrd	r0, [r1]
   25794:	eor	r0, r0, r2
   25798:	eor	r1, r1, r3
   2579c:	mov	r2, r0
   257a0:	mov	r3, r1
   257a4:	ldrd	r0, [sp, #80]	; 0x50
   257a8:	adds	r0, r0, r2
   257ac:	adc	r1, r1, r3
   257b0:	mov	r2, r0
   257b4:	mov	r3, r1
   257b8:	ldrd	r0, [sp, #24]
   257bc:	adds	r0, r0, r2
   257c0:	adc	r1, r1, r3
   257c4:	mov	r3, r1
   257c8:	ldr	r1, [sp, #64]	; 0x40
   257cc:	mov	r2, r0
   257d0:	ldr	r0, [sp, #68]	; 0x44
   257d4:	lsr	r1, r1, #19
   257d8:	orr	r1, r1, r0, lsl #13
   257dc:	str	r1, [sp, #4088]	; 0xff8
   257e0:	lsr	r1, r0, #19
   257e4:	ldr	r0, [sp, #64]	; 0x40
   257e8:	orr	r1, r1, r0, lsl #13
   257ec:	str	r1, [sp, #4092]	; 0xffc
   257f0:	ldr	r1, [sp, #68]	; 0x44
   257f4:	lsl	r1, r1, #3
   257f8:	orr	r1, r1, r0, lsr #29
   257fc:	add	r0, sp, #4096	; 0x1000
   25800:	add	r0, r0, #4
   25804:	str	r1, [r0]
   25808:	ldr	r1, [sp, #64]	; 0x40
   2580c:	ldr	r0, [sp, #68]	; 0x44
   25810:	lsl	r1, r1, #3
   25814:	orr	r1, r1, r0, lsr #29
   25818:	add	r0, sp, #4096	; 0x1000
   2581c:	str	r1, [r0]
   25820:	add	r1, sp, #4080	; 0xff0
   25824:	add	r1, r1, #8
   25828:	ldrd	r4, [lr]
   2582c:	ldrd	r0, [r1]
   25830:	ldr	lr, [sp, #64]	; 0x40
   25834:	eor	r0, r0, r4
   25838:	ldr	r4, [sp, #68]	; 0x44
   2583c:	lsr	lr, lr, #6
   25840:	eor	r1, r1, r5
   25844:	orr	lr, lr, r4, lsl #26
   25848:	str	lr, [sp, #624]	; 0x270
   2584c:	lsr	lr, r4, #6
   25850:	str	lr, [sp, #628]	; 0x274
   25854:	add	lr, sp, #624	; 0x270
   25858:	ldrd	r4, [lr]
   2585c:	add	lr, sp, #4096	; 0x1000
   25860:	add	lr, lr, #16
   25864:	eor	r4, r4, r0
   25868:	adds	r4, r2, r4
   2586c:	eor	r5, r5, r1
   25870:	adc	r5, r3, r5
   25874:	strd	r4, [sp, #80]	; 0x50
   25878:	ldrd	r0, [sp, #176]	; 0xb0
   2587c:	ldrd	r2, [sp, #168]	; 0xa8
   25880:	eor	r2, r2, r0
   25884:	eor	r3, r3, r1
   25888:	ldrd	r0, [sp, #168]	; 0xa8
   2588c:	and	r2, r2, r8
   25890:	and	r3, r3, r9
   25894:	eor	r0, r0, r2
   25898:	eor	r1, r1, r3
   2589c:	mov	r2, r0
   258a0:	mov	r3, r1
   258a4:	add	r1, pc, #924	; 0x39c
   258a8:	ldrd	r0, [r1]
   258ac:	adds	r4, r4, r0
   258b0:	adc	r5, r5, r1
   258b4:	mov	r0, r4
   258b8:	mov	r1, r5
   258bc:	ldrd	r4, [sp, #160]	; 0xa0
   258c0:	adds	r4, r4, r0
   258c4:	adc	r5, r5, r1
   258c8:	adds	r0, r4, r2
   258cc:	add	r2, sp, #4096	; 0x1000
   258d0:	adc	r1, r5, r3
   258d4:	add	r2, r2, #8
   258d8:	lsr	r3, r8, #14
   258dc:	orr	r3, r3, r9, lsl #18
   258e0:	str	r3, [r2]
   258e4:	add	r2, sp, #4096	; 0x1000
   258e8:	lsr	r3, r9, #14
   258ec:	add	r2, r2, #12
   258f0:	orr	r3, r3, r8, lsl #18
   258f4:	str	r3, [r2]
   258f8:	add	r2, sp, #4096	; 0x1000
   258fc:	lsr	r3, r8, #18
   25900:	add	r2, r2, #16
   25904:	orr	r3, r3, r9, lsl #14
   25908:	str	r3, [r2]
   2590c:	add	r2, sp, #4096	; 0x1000
   25910:	lsr	r3, r9, #18
   25914:	add	r2, r2, #20
   25918:	orr	r3, r3, r8, lsl #14
   2591c:	str	r3, [r2]
   25920:	add	r3, sp, #4096	; 0x1000
   25924:	add	r3, r3, #8
   25928:	ldrd	r4, [lr]
   2592c:	ldrd	r2, [r3]
   25930:	lsl	lr, r9, #23
   25934:	orr	lr, lr, r8, lsr #9
   25938:	eor	r2, r2, r4
   2593c:	add	r4, sp, #4096	; 0x1000
   25940:	add	r4, r4, #28
   25944:	str	lr, [r4]
   25948:	add	r4, sp, #4096	; 0x1000
   2594c:	lsl	lr, r8, #23
   25950:	add	r4, r4, #24
   25954:	orr	lr, lr, r9, lsr #9
   25958:	str	lr, [r4]
   2595c:	eor	r3, r3, r5
   25960:	ldrd	r4, [r4]
   25964:	add	lr, sp, #4096	; 0x1000
   25968:	add	lr, lr, #40	; 0x28
   2596c:	eor	r4, r4, r2
   25970:	adds	r0, r0, r4
   25974:	eor	r5, r5, r3
   25978:	adc	r1, r1, r5
   2597c:	adds	r2, sl, r0
   25980:	adc	r3, fp, r1
   25984:	strd	r2, [sp, #152]	; 0x98
   25988:	ldr	r3, [sp, #128]	; 0x80
   2598c:	ldr	r2, [sp, #132]	; 0x84
   25990:	lsr	r3, r3, #28
   25994:	orr	r3, r3, r2, lsl #4
   25998:	add	r2, sp, #4096	; 0x1000
   2599c:	add	r2, r2, #32
   259a0:	str	r3, [r2]
   259a4:	ldr	r3, [sp, #132]	; 0x84
   259a8:	ldr	r2, [sp, #128]	; 0x80
   259ac:	lsr	r3, r3, #28
   259b0:	orr	r3, r3, r2, lsl #4
   259b4:	add	r2, sp, #4096	; 0x1000
   259b8:	add	r2, r2, #36	; 0x24
   259bc:	str	r3, [r2]
   259c0:	ldr	r3, [sp, #132]	; 0x84
   259c4:	ldr	r2, [sp, #128]	; 0x80
   259c8:	lsl	r3, r3, #30
   259cc:	orr	r3, r3, r2, lsr #2
   259d0:	add	r2, sp, #4096	; 0x1000
   259d4:	add	r2, r2, #44	; 0x2c
   259d8:	str	r3, [r2]
   259dc:	ldr	r3, [sp, #128]	; 0x80
   259e0:	ldr	r2, [sp, #132]	; 0x84
   259e4:	lsl	r3, r3, #30
   259e8:	orr	r3, r3, r2, lsr #2
   259ec:	add	r2, sp, #4096	; 0x1000
   259f0:	add	r2, r2, #40	; 0x28
   259f4:	str	r3, [r2]
   259f8:	add	r3, sp, #4096	; 0x1000
   259fc:	add	r3, r3, #32
   25a00:	ldrd	r4, [lr]
   25a04:	ldrd	r2, [r3]
   25a08:	ldr	lr, [sp, #132]	; 0x84
   25a0c:	eor	r2, r2, r4
   25a10:	ldr	r4, [sp, #128]	; 0x80
   25a14:	lsl	lr, lr, #25
   25a18:	eor	r3, r3, r5
   25a1c:	orr	lr, lr, r4, lsr #7
   25a20:	add	r4, sp, #4096	; 0x1000
   25a24:	add	r4, r4, #52	; 0x34
   25a28:	str	lr, [r4]
   25a2c:	ldr	lr, [sp, #128]	; 0x80
   25a30:	ldr	r4, [sp, #132]	; 0x84
   25a34:	ldrd	sl, [sp, #136]	; 0x88
   25a38:	lsl	lr, lr, #25
   25a3c:	orr	lr, lr, r4, lsr #7
   25a40:	add	r4, sp, #4096	; 0x1000
   25a44:	add	r4, r4, #48	; 0x30
   25a48:	str	lr, [r4]
   25a4c:	ldrd	r4, [r4]
   25a50:	add	lr, sp, #4160	; 0x1040
   25a54:	add	lr, lr, #16
   25a58:	eor	r4, r4, r2
   25a5c:	eor	r5, r5, r3
   25a60:	mov	r2, r4
   25a64:	mov	r3, r5
   25a68:	ldrd	r4, [sp, #128]	; 0x80
   25a6c:	orr	r4, r4, r6
   25a70:	orr	r5, r5, r7
   25a74:	and	sl, sl, r4
   25a78:	and	fp, fp, r5
   25a7c:	mov	r4, sl
   25a80:	mov	r5, fp
   25a84:	ldrd	sl, [sp, #128]	; 0x80
   25a88:	and	sl, sl, r6
   25a8c:	and	fp, fp, r7
   25a90:	orr	r4, r4, sl
   25a94:	adds	r4, r4, r2
   25a98:	orr	r5, r5, fp
   25a9c:	adc	r5, r5, r3
   25aa0:	adds	r2, r4, r0
   25aa4:	adc	r3, r5, r1
   25aa8:	add	r1, sp, #4160	; 0x1040
   25aac:	strd	r2, [sp, #144]	; 0x90
   25ab0:	ldr	r3, [sp, #96]	; 0x60
   25ab4:	ldr	r2, [sp, #100]	; 0x64
   25ab8:	lsr	r3, r3, #1
   25abc:	orr	r3, r3, r2, lsl #31
   25ac0:	add	r2, sp, #4096	; 0x1000
   25ac4:	add	r2, r2, #56	; 0x38
   25ac8:	str	r3, [r2]
   25acc:	ldr	r3, [sp, #100]	; 0x64
   25ad0:	ldr	r2, [sp, #96]	; 0x60
   25ad4:	lsr	r3, r3, #1
   25ad8:	orr	r3, r3, r2, lsl #31
   25adc:	add	r2, sp, #4096	; 0x1000
   25ae0:	add	r2, r2, #60	; 0x3c
   25ae4:	str	r3, [r2]
   25ae8:	ldr	r3, [sp, #96]	; 0x60
   25aec:	ldr	r2, [sp, #100]	; 0x64
   25af0:	lsr	r3, r3, #8
   25af4:	orr	r3, r3, r2, lsl #24
   25af8:	add	r2, sp, #4160	; 0x1040
   25afc:	str	r3, [r2]
   25b00:	ldr	r3, [sp, #100]	; 0x64
   25b04:	ldr	r2, [sp, #96]	; 0x60
   25b08:	lsr	r3, r3, #8
   25b0c:	orr	r3, r3, r2, lsl #24
   25b10:	add	r2, sp, #4160	; 0x1040
   25b14:	add	r2, r2, #4
   25b18:	str	r3, [r2]
   25b1c:	add	r3, sp, #4096	; 0x1000
   25b20:	add	r3, r3, #56	; 0x38
   25b24:	ldrd	r0, [r1]
   25b28:	ldrd	r2, [r3]
   25b2c:	eor	r3, r3, r1
   25b30:	ldr	r1, [sp, #96]	; 0x60
   25b34:	eor	r2, r2, r0
   25b38:	ldr	r0, [sp, #100]	; 0x64
   25b3c:	lsr	r1, r1, #7
   25b40:	orr	r1, r1, r0, lsl #25
   25b44:	str	r1, [sp, #632]	; 0x278
   25b48:	lsr	r1, r0, #7
   25b4c:	str	r1, [sp, #636]	; 0x27c
   25b50:	add	r1, sp, #632	; 0x278
   25b54:	ldrd	r0, [r1]
   25b58:	eor	r0, r0, r2
   25b5c:	eor	r1, r1, r3
   25b60:	mov	r2, r0
   25b64:	mov	r3, r1
   25b68:	ldrd	r0, [sp, #88]	; 0x58
   25b6c:	adds	r0, r0, r2
   25b70:	adc	r1, r1, r3
   25b74:	mov	r2, r0
   25b78:	mov	r3, r1
   25b7c:	ldrd	r0, [sp, #32]
   25b80:	adds	r0, r0, r2
   25b84:	adc	r1, r1, r3
   25b88:	mov	r3, r1
   25b8c:	ldr	r1, [sp, #72]	; 0x48
   25b90:	mov	r2, r0
   25b94:	ldr	r0, [sp, #76]	; 0x4c
   25b98:	lsr	r1, r1, #19
   25b9c:	orr	r1, r1, r0, lsl #13
   25ba0:	add	r0, sp, #4160	; 0x1040
   25ba4:	add	r0, r0, #8
   25ba8:	str	r1, [r0]
   25bac:	ldr	r1, [sp, #76]	; 0x4c
   25bb0:	ldr	r0, [sp, #72]	; 0x48
   25bb4:	ldrd	sl, [sp, #168]	; 0xa8
   25bb8:	lsr	r1, r1, #19
   25bbc:	orr	r1, r1, r0, lsl #13
   25bc0:	add	r0, sp, #4160	; 0x1040
   25bc4:	add	r0, r0, #12
   25bc8:	str	r1, [r0]
   25bcc:	ldr	r1, [sp, #76]	; 0x4c
   25bd0:	ldr	r0, [sp, #72]	; 0x48
   25bd4:	lsl	r1, r1, #3
   25bd8:	orr	r1, r1, r0, lsr #29
   25bdc:	add	r0, sp, #4160	; 0x1040
   25be0:	add	r0, r0, #20
   25be4:	str	r1, [r0]
   25be8:	ldr	r1, [sp, #72]	; 0x48
   25bec:	ldr	r0, [sp, #76]	; 0x4c
   25bf0:	lsl	r1, r1, #3
   25bf4:	orr	r1, r1, r0, lsr #29
   25bf8:	add	r0, sp, #4160	; 0x1040
   25bfc:	add	r0, r0, #16
   25c00:	str	r1, [r0]
   25c04:	add	r1, sp, #4160	; 0x1040
   25c08:	add	r1, r1, #8
   25c0c:	ldrd	r4, [lr]
   25c10:	ldrd	r0, [r1]
   25c14:	ldr	lr, [sp, #72]	; 0x48
   25c18:	eor	r0, r0, r4
   25c1c:	ldr	r4, [sp, #76]	; 0x4c
   25c20:	lsr	lr, lr, #6
   25c24:	eor	r1, r1, r5
   25c28:	orr	lr, lr, r4, lsl #26
   25c2c:	str	lr, [sp, #640]	; 0x280
   25c30:	lsr	lr, r4, #6
   25c34:	str	lr, [sp, #644]	; 0x284
   25c38:	add	lr, sp, #640	; 0x280
   25c3c:	ldrd	r4, [lr]
   25c40:	add	lr, sp, #4224	; 0x1080
   25c44:	b	25c58 <putc_unlocked@plt+0x14910>
   25c48:	smlalsle	r9, r8, r1, r7
   25c4c:	subgt	r8, fp, #112, 22	; 0x1c000
   25c50:			; <UNDEFINED> instruction: 0x0654be30
   25c54:	strbgt	r5, [ip, -r3, lsr #3]!
   25c58:	add	lr, lr, #32
   25c5c:	eor	r4, r4, r0
   25c60:	adds	r4, r2, r4
   25c64:	eor	r5, r5, r1
   25c68:	adc	r5, r3, r5
   25c6c:	ldrd	r2, [sp, #152]	; 0x98
   25c70:	strd	r4, [sp, #88]	; 0x58
   25c74:	ldrd	r4, [sp, #176]	; 0xb0
   25c78:	sub	r1, pc, #48	; 0x30
   25c7c:	ldrd	r0, [r1]
   25c80:	eor	r4, r4, r8
   25c84:	eor	r5, r5, r9
   25c88:	and	r2, r2, r4
   25c8c:	and	r3, r3, r5
   25c90:	mov	r4, r2
   25c94:	mov	r5, r3
   25c98:	ldrd	r2, [sp, #176]	; 0xb0
   25c9c:	eor	r2, r2, r4
   25ca0:	eor	r3, r3, r5
   25ca4:	mov	r4, r2
   25ca8:	mov	r5, r3
   25cac:	ldrd	r2, [sp, #88]	; 0x58
   25cb0:	adds	r2, r2, r0
   25cb4:	adc	r3, r3, r1
   25cb8:	adds	sl, sl, r2
   25cbc:	adc	fp, fp, r3
   25cc0:	ldr	r3, [sp, #152]	; 0x98
   25cc4:	ldr	r2, [sp, #156]	; 0x9c
   25cc8:	add	r1, sp, #4160	; 0x1040
   25ccc:	lsr	r3, r3, #14
   25cd0:	orr	r3, r3, r2, lsl #18
   25cd4:	add	r2, sp, #4160	; 0x1040
   25cd8:	add	r2, r2, #24
   25cdc:	str	r3, [r2]
   25ce0:	ldr	r3, [sp, #156]	; 0x9c
   25ce4:	ldr	r2, [sp, #152]	; 0x98
   25ce8:	add	r1, r1, #32
   25cec:	lsr	r3, r3, #14
   25cf0:	orr	r3, r3, r2, lsl #18
   25cf4:	add	r2, sp, #4160	; 0x1040
   25cf8:	add	r2, r2, #28
   25cfc:	str	r3, [r2]
   25d00:	ldr	r3, [sp, #152]	; 0x98
   25d04:	ldr	r2, [sp, #156]	; 0x9c
   25d08:	adds	sl, sl, r4
   25d0c:	lsr	r3, r3, #18
   25d10:	orr	r3, r3, r2, lsl #14
   25d14:	add	r2, sp, #4160	; 0x1040
   25d18:	add	r2, r2, #32
   25d1c:	str	r3, [r2]
   25d20:	ldr	r3, [sp, #156]	; 0x9c
   25d24:	ldr	r2, [sp, #152]	; 0x98
   25d28:	adc	fp, fp, r5
   25d2c:	lsr	r3, r3, #18
   25d30:	orr	r3, r3, r2, lsl #14
   25d34:	add	r2, sp, #4160	; 0x1040
   25d38:	add	r2, r2, #36	; 0x24
   25d3c:	str	r3, [r2]
   25d40:	add	r3, sp, #4160	; 0x1040
   25d44:	add	r3, r3, #24
   25d48:	ldrd	r0, [r1]
   25d4c:	ldrd	r2, [r3]
   25d50:	eor	r3, r3, r1
   25d54:	ldr	r1, [sp, #156]	; 0x9c
   25d58:	eor	r2, r2, r0
   25d5c:	ldr	r0, [sp, #152]	; 0x98
   25d60:	lsl	r1, r1, #23
   25d64:	orr	r1, r1, r0, lsr #9
   25d68:	add	r0, sp, #4160	; 0x1040
   25d6c:	add	r0, r0, #44	; 0x2c
   25d70:	str	r1, [r0]
   25d74:	ldr	r1, [sp, #152]	; 0x98
   25d78:	ldr	r0, [sp, #156]	; 0x9c
   25d7c:	lsl	r1, r1, #23
   25d80:	orr	r1, r1, r0, lsr #9
   25d84:	add	r0, sp, #4160	; 0x1040
   25d88:	add	r0, r0, #40	; 0x28
   25d8c:	str	r1, [r0]
   25d90:	ldrd	r0, [r0]
   25d94:	eor	r0, r0, r2
   25d98:	eor	r1, r1, r3
   25d9c:	ldrd	r2, [sp, #136]	; 0x88
   25da0:	adds	sl, sl, r0
   25da4:	adc	fp, fp, r1
   25da8:	adds	r2, r2, sl
   25dac:	adc	r3, r3, fp
   25db0:	add	r1, sp, #4160	; 0x1040
   25db4:	strd	r2, [sp, #160]	; 0xa0
   25db8:	ldr	r3, [sp, #144]	; 0x90
   25dbc:	ldr	r2, [sp, #148]	; 0x94
   25dc0:	add	r1, r1, #56	; 0x38
   25dc4:	lsr	r3, r3, #28
   25dc8:	orr	r3, r3, r2, lsl #4
   25dcc:	add	r2, sp, #4160	; 0x1040
   25dd0:	add	r2, r2, #48	; 0x30
   25dd4:	str	r3, [r2]
   25dd8:	ldr	r3, [sp, #148]	; 0x94
   25ddc:	ldr	r2, [sp, #144]	; 0x90
   25de0:	lsr	r3, r3, #28
   25de4:	orr	r3, r3, r2, lsl #4
   25de8:	add	r2, sp, #4160	; 0x1040
   25dec:	add	r2, r2, #52	; 0x34
   25df0:	str	r3, [r2]
   25df4:	ldr	r3, [sp, #148]	; 0x94
   25df8:	ldr	r2, [sp, #144]	; 0x90
   25dfc:	lsl	r3, r3, #30
   25e00:	orr	r3, r3, r2, lsr #2
   25e04:	add	r2, sp, #4160	; 0x1040
   25e08:	add	r2, r2, #60	; 0x3c
   25e0c:	str	r3, [r2]
   25e10:	ldr	r3, [sp, #144]	; 0x90
   25e14:	ldr	r2, [sp, #148]	; 0x94
   25e18:	lsl	r3, r3, #30
   25e1c:	orr	r3, r3, r2, lsr #2
   25e20:	add	r2, sp, #4160	; 0x1040
   25e24:	add	r2, r2, #56	; 0x38
   25e28:	str	r3, [r2]
   25e2c:	add	r3, sp, #4160	; 0x1040
   25e30:	add	r3, r3, #48	; 0x30
   25e34:	ldrd	r0, [r1]
   25e38:	ldrd	r2, [r3]
   25e3c:	eor	r3, r3, r1
   25e40:	ldr	r1, [sp, #148]	; 0x94
   25e44:	eor	r2, r2, r0
   25e48:	ldr	r0, [sp, #144]	; 0x90
   25e4c:	lsl	r1, r1, #25
   25e50:	orr	r1, r1, r0, lsr #7
   25e54:	add	r0, sp, #4224	; 0x1080
   25e58:	add	r0, r0, #4
   25e5c:	str	r1, [r0]
   25e60:	ldr	r1, [sp, #144]	; 0x90
   25e64:	ldr	r0, [sp, #148]	; 0x94
   25e68:	lsl	r1, r1, #25
   25e6c:	orr	r1, r1, r0, lsr #7
   25e70:	add	r0, sp, #4224	; 0x1080
   25e74:	str	r1, [r0]
   25e78:	ldrd	r0, [r0]
   25e7c:	eor	r0, r0, r2
   25e80:	eor	r1, r1, r3
   25e84:	strd	r0, [sp, #136]	; 0x88
   25e88:	ldrd	r4, [sp, #144]	; 0x90
   25e8c:	ldrd	r0, [sp, #128]	; 0x80
   25e90:	ldrd	r2, [sp, #144]	; 0x90
   25e94:	orr	r0, r0, r4
   25e98:	orr	r1, r1, r5
   25e9c:	ldrd	r4, [sp, #128]	; 0x80
   25ea0:	and	r0, r0, r6
   25ea4:	and	r1, r1, r7
   25ea8:	and	r4, r4, r2
   25eac:	and	r5, r5, r3
   25eb0:	ldrd	r2, [sp, #136]	; 0x88
   25eb4:	orr	r0, r0, r4
   25eb8:	orr	r1, r1, r5
   25ebc:	adds	r2, r2, r0
   25ec0:	adc	r3, r3, r1
   25ec4:	adds	sl, sl, r2
   25ec8:	adc	fp, fp, r3
   25ecc:	ldr	r3, [sp, #104]	; 0x68
   25ed0:	ldr	r2, [sp, #108]	; 0x6c
   25ed4:	add	r1, sp, #4224	; 0x1080
   25ed8:	lsr	r3, r3, #1
   25edc:	orr	r3, r3, r2, lsl #31
   25ee0:	add	r2, sp, #4224	; 0x1080
   25ee4:	add	r2, r2, #8
   25ee8:	str	r3, [r2]
   25eec:	ldr	r3, [sp, #108]	; 0x6c
   25ef0:	ldr	r2, [sp, #104]	; 0x68
   25ef4:	add	r1, r1, #16
   25ef8:	lsr	r3, r3, #1
   25efc:	orr	r3, r3, r2, lsl #31
   25f00:	add	r2, sp, #4224	; 0x1080
   25f04:	add	r2, r2, #12
   25f08:	str	r3, [r2]
   25f0c:	ldr	r3, [sp, #104]	; 0x68
   25f10:	ldr	r2, [sp, #108]	; 0x6c
   25f14:	lsr	r3, r3, #8
   25f18:	orr	r3, r3, r2, lsl #24
   25f1c:	add	r2, sp, #4224	; 0x1080
   25f20:	add	r2, r2, #16
   25f24:	str	r3, [r2]
   25f28:	ldr	r3, [sp, #108]	; 0x6c
   25f2c:	ldr	r2, [sp, #104]	; 0x68
   25f30:	lsr	r3, r3, #8
   25f34:	orr	r3, r3, r2, lsl #24
   25f38:	add	r2, sp, #4224	; 0x1080
   25f3c:	add	r2, r2, #20
   25f40:	str	r3, [r2]
   25f44:	add	r3, sp, #4224	; 0x1080
   25f48:	add	r3, r3, #8
   25f4c:	ldrd	r0, [r1]
   25f50:	ldrd	r2, [r3]
   25f54:	eor	r3, r3, r1
   25f58:	ldr	r1, [sp, #104]	; 0x68
   25f5c:	eor	r2, r2, r0
   25f60:	ldr	r0, [sp, #108]	; 0x6c
   25f64:	lsr	r1, r1, #7
   25f68:	orr	r1, r1, r0, lsl #25
   25f6c:	str	r1, [sp, #648]	; 0x288
   25f70:	lsr	r1, r0, #7
   25f74:	str	r1, [sp, #652]	; 0x28c
   25f78:	add	r1, sp, #648	; 0x288
   25f7c:	ldrd	r0, [r1]
   25f80:	eor	r0, r0, r2
   25f84:	eor	r1, r1, r3
   25f88:	mov	r2, r0
   25f8c:	mov	r3, r1
   25f90:	ldrd	r0, [sp, #96]	; 0x60
   25f94:	adds	r0, r0, r2
   25f98:	adc	r1, r1, r3
   25f9c:	mov	r2, r0
   25fa0:	mov	r3, r1
   25fa4:	ldrd	r0, [sp, #40]	; 0x28
   25fa8:	adds	r0, r0, r2
   25fac:	adc	r1, r1, r3
   25fb0:	mov	r3, r1
   25fb4:	ldr	r1, [sp, #80]	; 0x50
   25fb8:	mov	r2, r0
   25fbc:	ldr	r0, [sp, #84]	; 0x54
   25fc0:	lsr	r1, r1, #19
   25fc4:	orr	r1, r1, r0, lsl #13
   25fc8:	add	r0, sp, #4224	; 0x1080
   25fcc:	add	r0, r0, #24
   25fd0:	str	r1, [r0]
   25fd4:	ldr	r1, [sp, #84]	; 0x54
   25fd8:	ldr	r0, [sp, #80]	; 0x50
   25fdc:	lsr	r1, r1, #19
   25fe0:	orr	r1, r1, r0, lsl #13
   25fe4:	add	r0, sp, #4224	; 0x1080
   25fe8:	add	r0, r0, #28
   25fec:	str	r1, [r0]
   25ff0:	ldr	r1, [sp, #84]	; 0x54
   25ff4:	ldr	r0, [sp, #80]	; 0x50
   25ff8:	lsl	r1, r1, #3
   25ffc:	orr	r1, r1, r0, lsr #29
   26000:	add	r0, sp, #4224	; 0x1080
   26004:	add	r0, r0, #36	; 0x24
   26008:	str	r1, [r0]
   2600c:	ldr	r1, [sp, #80]	; 0x50
   26010:	ldr	r0, [sp, #84]	; 0x54
   26014:	lsl	r1, r1, #3
   26018:	orr	r1, r1, r0, lsr #29
   2601c:	add	r0, sp, #4224	; 0x1080
   26020:	add	r0, r0, #32
   26024:	str	r1, [r0]
   26028:	add	r1, sp, #4224	; 0x1080
   2602c:	add	r1, r1, #24
   26030:	ldrd	r4, [lr]
   26034:	ldrd	r0, [r1]
   26038:	ldr	lr, [sp, #80]	; 0x50
   2603c:	eor	r0, r0, r4
   26040:	ldr	r4, [sp, #84]	; 0x54
   26044:	lsr	lr, lr, #6
   26048:	eor	r1, r1, r5
   2604c:	orr	lr, lr, r4, lsl #26
   26050:	str	lr, [sp, #656]	; 0x290
   26054:	lsr	lr, r4, #6
   26058:	str	lr, [sp, #660]	; 0x294
   2605c:	add	lr, sp, #656	; 0x290
   26060:	ldrd	r4, [lr]
   26064:	add	lr, sp, #4288	; 0x10c0
   26068:	add	lr, lr, #48	; 0x30
   2606c:	eor	r4, r4, r0
   26070:	adds	r4, r2, r4
   26074:	eor	r5, r5, r1
   26078:	adc	r5, r3, r5
   2607c:	ldrd	r2, [sp, #152]	; 0x98
   26080:	ldrd	r0, [sp, #160]	; 0xa0
   26084:	strd	r4, [sp, #96]	; 0x60
   26088:	eor	r2, r2, r8
   2608c:	eor	r3, r3, r9
   26090:	and	r0, r0, r2
   26094:	and	r1, r1, r3
   26098:	add	r5, pc, #928	; 0x3a0
   2609c:	ldrd	r4, [r5]
   260a0:	mov	r2, r0
   260a4:	mov	r3, r1
   260a8:	ldrd	r0, [sp, #96]	; 0x60
   260ac:	eor	r2, r2, r8
   260b0:	eor	r3, r3, r9
   260b4:	adds	r0, r0, r4
   260b8:	adc	r1, r1, r5
   260bc:	mov	r4, r0
   260c0:	mov	r5, r1
   260c4:	ldrd	r0, [sp, #176]	; 0xb0
   260c8:	adds	r0, r0, r4
   260cc:	adc	r1, r1, r5
   260d0:	adds	r4, r0, r2
   260d4:	adc	r5, r1, r3
   260d8:	ldr	r3, [sp, #160]	; 0xa0
   260dc:	ldr	r2, [sp, #164]	; 0xa4
   260e0:	add	r1, sp, #4224	; 0x1080
   260e4:	lsr	r3, r3, #14
   260e8:	orr	r3, r3, r2, lsl #18
   260ec:	add	r2, sp, #4224	; 0x1080
   260f0:	add	r2, r2, #40	; 0x28
   260f4:	str	r3, [r2]
   260f8:	ldr	r3, [sp, #164]	; 0xa4
   260fc:	ldr	r2, [sp, #160]	; 0xa0
   26100:	add	r1, r1, #48	; 0x30
   26104:	lsr	r3, r3, #14
   26108:	orr	r3, r3, r2, lsl #18
   2610c:	add	r2, sp, #4224	; 0x1080
   26110:	add	r2, r2, #44	; 0x2c
   26114:	str	r3, [r2]
   26118:	ldr	r3, [sp, #160]	; 0xa0
   2611c:	ldr	r2, [sp, #164]	; 0xa4
   26120:	lsr	r3, r3, #18
   26124:	orr	r3, r3, r2, lsl #14
   26128:	add	r2, sp, #4224	; 0x1080
   2612c:	add	r2, r2, #48	; 0x30
   26130:	str	r3, [r2]
   26134:	ldr	r3, [sp, #164]	; 0xa4
   26138:	ldr	r2, [sp, #160]	; 0xa0
   2613c:	lsr	r3, r3, #18
   26140:	orr	r3, r3, r2, lsl #14
   26144:	add	r2, sp, #4224	; 0x1080
   26148:	add	r2, r2, #52	; 0x34
   2614c:	str	r3, [r2]
   26150:	add	r3, sp, #4224	; 0x1080
   26154:	add	r3, r3, #40	; 0x28
   26158:	ldrd	r0, [r1]
   2615c:	ldrd	r2, [r3]
   26160:	eor	r3, r3, r1
   26164:	ldr	r1, [sp, #164]	; 0xa4
   26168:	eor	r2, r2, r0
   2616c:	ldr	r0, [sp, #160]	; 0xa0
   26170:	lsl	r1, r1, #23
   26174:	orr	r1, r1, r0, lsr #9
   26178:	add	r0, sp, #4224	; 0x1080
   2617c:	add	r0, r0, #60	; 0x3c
   26180:	str	r1, [r0]
   26184:	ldr	r1, [sp, #160]	; 0xa0
   26188:	ldr	r0, [sp, #164]	; 0xa4
   2618c:	lsl	r1, r1, #23
   26190:	orr	r1, r1, r0, lsr #9
   26194:	add	r0, sp, #4224	; 0x1080
   26198:	add	r0, r0, #56	; 0x38
   2619c:	str	r1, [r0]
   261a0:	ldrd	r0, [r0]
   261a4:	eor	r0, r0, r2
   261a8:	adds	r4, r4, r0
   261ac:	eor	r1, r1, r3
   261b0:	adc	r5, r5, r1
   261b4:	adds	r2, r6, r4
   261b8:	adc	r3, r7, r5
   261bc:	add	r1, sp, #4288	; 0x10c0
   261c0:	strd	r2, [sp, #168]	; 0xa8
   261c4:	lsr	r3, sl, #28
   261c8:	add	r2, sp, #4288	; 0x10c0
   261cc:	orr	r3, r3, fp, lsl #4
   261d0:	str	r3, [r2]
   261d4:	add	r2, sp, #4288	; 0x10c0
   261d8:	lsr	r3, fp, #28
   261dc:	add	r2, r2, #4
   261e0:	orr	r3, r3, sl, lsl #4
   261e4:	str	r3, [r2]
   261e8:	add	r2, sp, #4288	; 0x10c0
   261ec:	lsl	r3, fp, #30
   261f0:	add	r2, r2, #12
   261f4:	orr	r3, r3, sl, lsr #2
   261f8:	str	r3, [r2]
   261fc:	add	r2, sp, #4288	; 0x10c0
   26200:	lsl	r3, sl, #30
   26204:	add	r2, r2, #8
   26208:	orr	r3, r3, fp, lsr #2
   2620c:	str	r3, [r2]
   26210:	add	r1, r1, #8
   26214:	add	r3, sp, #4288	; 0x10c0
   26218:	ldrd	r0, [r1]
   2621c:	ldrd	r2, [r3]
   26220:	ldrd	r6, [sp, #128]	; 0x80
   26224:	eor	r2, r2, r0
   26228:	add	r0, sp, #4288	; 0x10c0
   2622c:	eor	r3, r3, r1
   26230:	add	r0, r0, #20
   26234:	lsl	r1, fp, #25
   26238:	orr	r1, r1, sl, lsr #7
   2623c:	str	r1, [r0]
   26240:	add	r0, sp, #4288	; 0x10c0
   26244:	lsl	r1, sl, #25
   26248:	add	r0, r0, #16
   2624c:	orr	r1, r1, fp, lsr #7
   26250:	str	r1, [r0]
   26254:	ldrd	r0, [r0]
   26258:	eor	r0, r0, r2
   2625c:	eor	r1, r1, r3
   26260:	mov	r2, r0
   26264:	mov	r3, r1
   26268:	ldrd	r0, [sp, #144]	; 0x90
   2626c:	orr	r0, r0, sl
   26270:	orr	r1, r1, fp
   26274:	and	r6, r6, r0
   26278:	and	r7, r7, r1
   2627c:	mov	r0, r6
   26280:	mov	r1, r7
   26284:	ldrd	r6, [sp, #144]	; 0x90
   26288:	and	r6, r6, sl
   2628c:	and	r7, r7, fp
   26290:	orr	r0, r0, r6
   26294:	adds	r0, r0, r2
   26298:	orr	r1, r1, r7
   2629c:	adc	r1, r1, r3
   262a0:	adds	r2, r0, r4
   262a4:	adc	r3, r1, r5
   262a8:	add	r1, sp, #4288	; 0x10c0
   262ac:	strd	r2, [sp, #136]	; 0x88
   262b0:	ldr	r3, [sp, #112]	; 0x70
   262b4:	ldr	r2, [sp, #116]	; 0x74
   262b8:	add	r1, r1, #32
   262bc:	lsr	r3, r3, #1
   262c0:	orr	r3, r3, r2, lsl #31
   262c4:	add	r2, sp, #4288	; 0x10c0
   262c8:	add	r2, r2, #24
   262cc:	str	r3, [r2]
   262d0:	ldr	r3, [sp, #116]	; 0x74
   262d4:	ldr	r2, [sp, #112]	; 0x70
   262d8:	lsr	r3, r3, #1
   262dc:	orr	r3, r3, r2, lsl #31
   262e0:	add	r2, sp, #4288	; 0x10c0
   262e4:	add	r2, r2, #28
   262e8:	str	r3, [r2]
   262ec:	ldr	r3, [sp, #112]	; 0x70
   262f0:	ldr	r2, [sp, #116]	; 0x74
   262f4:	lsr	r3, r3, #8
   262f8:	orr	r3, r3, r2, lsl #24
   262fc:	add	r2, sp, #4288	; 0x10c0
   26300:	add	r2, r2, #32
   26304:	str	r3, [r2]
   26308:	ldr	r3, [sp, #116]	; 0x74
   2630c:	ldr	r2, [sp, #112]	; 0x70
   26310:	lsr	r3, r3, #8
   26314:	orr	r3, r3, r2, lsl #24
   26318:	add	r2, sp, #4288	; 0x10c0
   2631c:	add	r2, r2, #36	; 0x24
   26320:	str	r3, [r2]
   26324:	add	r3, sp, #4288	; 0x10c0
   26328:	add	r3, r3, #24
   2632c:	ldrd	r0, [r1]
   26330:	ldrd	r2, [r3]
   26334:	ldrd	r6, [sp, #152]	; 0x98
   26338:	eor	r3, r3, r1
   2633c:	ldr	r1, [sp, #112]	; 0x70
   26340:	eor	r2, r2, r0
   26344:	ldr	r0, [sp, #116]	; 0x74
   26348:	lsr	r1, r1, #7
   2634c:	orr	r1, r1, r0, lsl #25
   26350:	str	r1, [sp, #664]	; 0x298
   26354:	lsr	r1, r0, #7
   26358:	str	r1, [sp, #668]	; 0x29c
   2635c:	add	r1, sp, #664	; 0x298
   26360:	ldrd	r0, [r1]
   26364:	eor	r0, r0, r2
   26368:	eor	r1, r1, r3
   2636c:	mov	r2, r0
   26370:	mov	r3, r1
   26374:	ldrd	r0, [sp, #104]	; 0x68
   26378:	adds	r0, r0, r2
   2637c:	adc	r1, r1, r3
   26380:	mov	r2, r0
   26384:	mov	r3, r1
   26388:	ldrd	r0, [sp, #48]	; 0x30
   2638c:	adds	r0, r0, r2
   26390:	adc	r1, r1, r3
   26394:	mov	r3, r1
   26398:	ldr	r1, [sp, #88]	; 0x58
   2639c:	mov	r2, r0
   263a0:	ldr	r0, [sp, #92]	; 0x5c
   263a4:	lsr	r1, r1, #19
   263a8:	orr	r1, r1, r0, lsl #13
   263ac:	add	r0, sp, #4288	; 0x10c0
   263b0:	add	r0, r0, #40	; 0x28
   263b4:	str	r1, [r0]
   263b8:	ldr	r1, [sp, #92]	; 0x5c
   263bc:	ldr	r0, [sp, #88]	; 0x58
   263c0:	lsr	r1, r1, #19
   263c4:	orr	r1, r1, r0, lsl #13
   263c8:	add	r0, sp, #4288	; 0x10c0
   263cc:	add	r0, r0, #44	; 0x2c
   263d0:	str	r1, [r0]
   263d4:	ldr	r1, [sp, #92]	; 0x5c
   263d8:	ldr	r0, [sp, #88]	; 0x58
   263dc:	lsl	r1, r1, #3
   263e0:	orr	r1, r1, r0, lsr #29
   263e4:	add	r0, sp, #4288	; 0x10c0
   263e8:	add	r0, r0, #52	; 0x34
   263ec:	str	r1, [r0]
   263f0:	ldr	r1, [sp, #88]	; 0x58
   263f4:	ldr	r0, [sp, #92]	; 0x5c
   263f8:	lsl	r1, r1, #3
   263fc:	orr	r1, r1, r0, lsr #29
   26400:	add	r0, sp, #4288	; 0x10c0
   26404:	add	r0, r0, #48	; 0x30
   26408:	str	r1, [r0]
   2640c:	add	r1, sp, #4288	; 0x10c0
   26410:	add	r1, r1, #40	; 0x28
   26414:	ldrd	r4, [lr]
   26418:	ldrd	r0, [r1]
   2641c:	ldr	lr, [sp, #88]	; 0x58
   26420:	eor	r0, r0, r4
   26424:	ldr	r4, [sp, #92]	; 0x5c
   26428:	lsr	lr, lr, #6
   2642c:	eor	r1, r1, r5
   26430:	orr	lr, lr, r4, lsl #26
   26434:	str	lr, [sp, #672]	; 0x2a0
   26438:	b	26450 <putc_unlocked@plt+0x15108>
   2643c:	nop			; (mov r0, r0)
   26440:	usatle	r5, #15, r8, lsl #4
   26444:	orrsle	lr, r2, r9, lsl r8
   26448:	strbpl	sl, [r5, #-2320]!	; 0xfffff6f0
   2644c:	ldrle	r0, [r9], r4, lsr #12
   26450:	lsr	lr, r4, #6
   26454:	str	lr, [sp, #676]	; 0x2a4
   26458:	add	lr, sp, #672	; 0x2a0
   2645c:	ldrd	r4, [lr]
   26460:	add	lr, sp, #4416	; 0x1140
   26464:	eor	r4, r4, r0
   26468:	adds	r4, r2, r4
   2646c:	eor	r5, r5, r1
   26470:	adc	r5, r3, r5
   26474:	ldrd	r2, [sp, #160]	; 0xa0
   26478:	strd	r4, [sp, #104]	; 0x68
   2647c:	sub	r5, pc, #60	; 0x3c
   26480:	ldrd	r4, [r5]
   26484:	eor	r6, r6, r2
   26488:	eor	r7, r7, r3
   2648c:	ldrd	r2, [sp, #168]	; 0xa8
   26490:	add	r1, sp, #4352	; 0x1100
   26494:	and	r2, r2, r6
   26498:	and	r3, r3, r7
   2649c:	mov	r6, r2
   264a0:	mov	r7, r3
   264a4:	ldrd	r2, [sp, #152]	; 0x98
   264a8:	eor	r2, r2, r6
   264ac:	eor	r3, r3, r7
   264b0:	mov	r6, r2
   264b4:	mov	r7, r3
   264b8:	ldrd	r2, [sp, #104]	; 0x68
   264bc:	adds	r2, r2, r4
   264c0:	adc	r3, r3, r5
   264c4:	adds	r8, r8, r2
   264c8:	adc	r9, r9, r3
   264cc:	ldr	r3, [sp, #168]	; 0xa8
   264d0:	ldr	r2, [sp, #172]	; 0xac
   264d4:	adds	r8, r8, r6
   264d8:	lsr	r3, r3, #14
   264dc:	orr	r3, r3, r2, lsl #18
   264e0:	add	r2, sp, #4288	; 0x10c0
   264e4:	add	r2, r2, #56	; 0x38
   264e8:	str	r3, [r2]
   264ec:	ldr	r3, [sp, #172]	; 0xac
   264f0:	ldr	r2, [sp, #168]	; 0xa8
   264f4:	adc	r9, r9, r7
   264f8:	lsr	r3, r3, #14
   264fc:	orr	r3, r3, r2, lsl #18
   26500:	add	r2, sp, #4288	; 0x10c0
   26504:	add	r2, r2, #60	; 0x3c
   26508:	str	r3, [r2]
   2650c:	ldr	r3, [sp, #168]	; 0xa8
   26510:	ldr	r2, [sp, #172]	; 0xac
   26514:	lsr	r3, r3, #18
   26518:	orr	r3, r3, r2, lsl #14
   2651c:	add	r2, sp, #4352	; 0x1100
   26520:	str	r3, [r2]
   26524:	ldr	r3, [sp, #172]	; 0xac
   26528:	ldr	r2, [sp, #168]	; 0xa8
   2652c:	lsr	r3, r3, #18
   26530:	orr	r3, r3, r2, lsl #14
   26534:	add	r2, sp, #4352	; 0x1100
   26538:	add	r2, r2, #4
   2653c:	str	r3, [r2]
   26540:	add	r3, sp, #4288	; 0x10c0
   26544:	add	r3, r3, #56	; 0x38
   26548:	ldrd	r0, [r1]
   2654c:	ldrd	r2, [r3]
   26550:	eor	r3, r3, r1
   26554:	ldr	r1, [sp, #172]	; 0xac
   26558:	eor	r2, r2, r0
   2655c:	ldr	r0, [sp, #168]	; 0xa8
   26560:	lsl	r1, r1, #23
   26564:	orr	r1, r1, r0, lsr #9
   26568:	add	r0, sp, #4352	; 0x1100
   2656c:	add	r0, r0, #12
   26570:	str	r1, [r0]
   26574:	ldr	r1, [sp, #168]	; 0xa8
   26578:	ldr	r0, [sp, #172]	; 0xac
   2657c:	lsl	r1, r1, #23
   26580:	orr	r1, r1, r0, lsr #9
   26584:	add	r0, sp, #4352	; 0x1100
   26588:	add	r0, r0, #8
   2658c:	str	r1, [r0]
   26590:	ldrd	r0, [r0]
   26594:	eor	r0, r0, r2
   26598:	eor	r1, r1, r3
   2659c:	ldrd	r2, [sp, #128]	; 0x80
   265a0:	adds	r8, r8, r0
   265a4:	adc	r9, r9, r1
   265a8:	adds	r2, r2, r8
   265ac:	adc	r3, r3, r9
   265b0:	add	r1, sp, #4352	; 0x1100
   265b4:	strd	r2, [sp, #176]	; 0xb0
   265b8:	ldr	r3, [sp, #136]	; 0x88
   265bc:	ldr	r2, [sp, #140]	; 0x8c
   265c0:	add	r1, r1, #24
   265c4:	lsr	r3, r3, #28
   265c8:	orr	r3, r3, r2, lsl #4
   265cc:	add	r2, sp, #4352	; 0x1100
   265d0:	add	r2, r2, #16
   265d4:	str	r3, [r2]
   265d8:	ldr	r3, [sp, #140]	; 0x8c
   265dc:	ldr	r2, [sp, #136]	; 0x88
   265e0:	lsr	r3, r3, #28
   265e4:	orr	r3, r3, r2, lsl #4
   265e8:	add	r2, sp, #4352	; 0x1100
   265ec:	add	r2, r2, #20
   265f0:	str	r3, [r2]
   265f4:	ldr	r3, [sp, #140]	; 0x8c
   265f8:	ldr	r2, [sp, #136]	; 0x88
   265fc:	ldrd	r4, [sp, #144]	; 0x90
   26600:	lsl	r3, r3, #30
   26604:	orr	r3, r3, r2, lsr #2
   26608:	add	r2, sp, #4352	; 0x1100
   2660c:	add	r2, r2, #28
   26610:	str	r3, [r2]
   26614:	ldr	r3, [sp, #136]	; 0x88
   26618:	ldr	r2, [sp, #140]	; 0x8c
   2661c:	lsl	r3, r3, #30
   26620:	orr	r3, r3, r2, lsr #2
   26624:	add	r2, sp, #4352	; 0x1100
   26628:	add	r2, r2, #24
   2662c:	str	r3, [r2]
   26630:	add	r3, sp, #4352	; 0x1100
   26634:	add	r3, r3, #16
   26638:	ldrd	r0, [r1]
   2663c:	ldrd	r2, [r3]
   26640:	eor	r3, r3, r1
   26644:	ldr	r1, [sp, #140]	; 0x8c
   26648:	eor	r2, r2, r0
   2664c:	ldr	r0, [sp, #136]	; 0x88
   26650:	lsl	r1, r1, #25
   26654:	orr	r1, r1, r0, lsr #7
   26658:	add	r0, sp, #4352	; 0x1100
   2665c:	add	r0, r0, #36	; 0x24
   26660:	str	r1, [r0]
   26664:	ldr	r1, [sp, #136]	; 0x88
   26668:	ldr	r0, [sp, #140]	; 0x8c
   2666c:	lsl	r1, r1, #25
   26670:	orr	r1, r1, r0, lsr #7
   26674:	add	r0, sp, #4352	; 0x1100
   26678:	add	r0, r0, #32
   2667c:	str	r1, [r0]
   26680:	ldrd	r0, [r0]
   26684:	eor	r0, r0, r2
   26688:	eor	r1, r1, r3
   2668c:	mov	r2, r0
   26690:	mov	r3, r1
   26694:	ldrd	r0, [sp, #136]	; 0x88
   26698:	orr	r0, r0, sl
   2669c:	orr	r1, r1, fp
   266a0:	and	r4, r4, r0
   266a4:	and	r5, r5, r1
   266a8:	mov	r0, r4
   266ac:	mov	r1, r5
   266b0:	ldrd	r4, [sp, #136]	; 0x88
   266b4:	and	r4, r4, sl
   266b8:	and	r5, r5, fp
   266bc:	orr	r0, r0, r4
   266c0:	adds	r0, r0, r2
   266c4:	orr	r1, r1, r5
   266c8:	adc	r1, r1, r3
   266cc:	ldr	r3, [sp, #120]	; 0x78
   266d0:	ldr	r2, [sp, #124]	; 0x7c
   266d4:	adds	r6, r0, r8
   266d8:	lsr	r3, r3, #1
   266dc:	orr	r3, r3, r2, lsl #31
   266e0:	add	r2, sp, #4352	; 0x1100
   266e4:	add	r2, r2, #40	; 0x28
   266e8:	str	r3, [r2]
   266ec:	ldr	r3, [sp, #124]	; 0x7c
   266f0:	ldr	r2, [sp, #120]	; 0x78
   266f4:	adc	r7, r1, r9
   266f8:	lsr	r3, r3, #1
   266fc:	orr	r3, r3, r2, lsl #31
   26700:	add	r2, sp, #4352	; 0x1100
   26704:	add	r2, r2, #44	; 0x2c
   26708:	str	r3, [r2]
   2670c:	ldr	r3, [sp, #120]	; 0x78
   26710:	ldr	r2, [sp, #124]	; 0x7c
   26714:	add	r1, sp, #4352	; 0x1100
   26718:	lsr	r3, r3, #8
   2671c:	orr	r3, r3, r2, lsl #24
   26720:	add	r2, sp, #4352	; 0x1100
   26724:	add	r2, r2, #48	; 0x30
   26728:	str	r3, [r2]
   2672c:	ldr	r3, [sp, #124]	; 0x7c
   26730:	ldr	r2, [sp, #120]	; 0x78
   26734:	add	r1, r1, #48	; 0x30
   26738:	lsr	r3, r3, #8
   2673c:	orr	r3, r3, r2, lsl #24
   26740:	add	r2, sp, #4352	; 0x1100
   26744:	add	r2, r2, #52	; 0x34
   26748:	str	r3, [r2]
   2674c:	add	r3, sp, #4352	; 0x1100
   26750:	add	r3, r3, #40	; 0x28
   26754:	ldrd	r0, [r1]
   26758:	ldrd	r2, [r3]
   2675c:	eor	r3, r3, r1
   26760:	ldr	r1, [sp, #120]	; 0x78
   26764:	eor	r2, r2, r0
   26768:	ldr	r0, [sp, #124]	; 0x7c
   2676c:	lsr	r1, r1, #7
   26770:	orr	r1, r1, r0, lsl #25
   26774:	str	r1, [sp, #680]	; 0x2a8
   26778:	lsr	r1, r0, #7
   2677c:	str	r1, [sp, #684]	; 0x2ac
   26780:	add	r1, sp, #680	; 0x2a8
   26784:	ldrd	r0, [r1]
   26788:	eor	r0, r0, r2
   2678c:	eor	r1, r1, r3
   26790:	mov	r2, r0
   26794:	mov	r3, r1
   26798:	ldrd	r0, [sp, #112]	; 0x70
   2679c:	adds	r0, r0, r2
   267a0:	adc	r1, r1, r3
   267a4:	mov	r2, r0
   267a8:	mov	r3, r1
   267ac:	ldrd	r0, [sp, #56]	; 0x38
   267b0:	adds	r0, r0, r2
   267b4:	adc	r1, r1, r3
   267b8:	mov	r3, r1
   267bc:	ldr	r1, [sp, #96]	; 0x60
   267c0:	mov	r2, r0
   267c4:	ldr	r0, [sp, #100]	; 0x64
   267c8:	lsr	r1, r1, #19
   267cc:	orr	r1, r1, r0, lsl #13
   267d0:	add	r0, sp, #4352	; 0x1100
   267d4:	add	r0, r0, #56	; 0x38
   267d8:	str	r1, [r0]
   267dc:	ldr	r1, [sp, #100]	; 0x64
   267e0:	ldr	r0, [sp, #96]	; 0x60
   267e4:	lsr	r1, r1, #19
   267e8:	orr	r1, r1, r0, lsl #13
   267ec:	add	r0, sp, #4352	; 0x1100
   267f0:	add	r0, r0, #60	; 0x3c
   267f4:	str	r1, [r0]
   267f8:	ldr	r1, [sp, #100]	; 0x64
   267fc:	ldr	r0, [sp, #96]	; 0x60
   26800:	lsl	r1, r1, #3
   26804:	orr	r1, r1, r0, lsr #29
   26808:	add	r0, sp, #4416	; 0x1140
   2680c:	add	r0, r0, #4
   26810:	str	r1, [r0]
   26814:	ldr	r1, [sp, #96]	; 0x60
   26818:	ldr	r0, [sp, #100]	; 0x64
   2681c:	lsl	r1, r1, #3
   26820:	orr	r1, r1, r0, lsr #29
   26824:	add	r0, sp, #4416	; 0x1140
   26828:	str	r1, [r0]
   2682c:	add	r1, sp, #4352	; 0x1100
   26830:	add	r1, r1, #56	; 0x38
   26834:	ldrd	r4, [lr]
   26838:	ldrd	r0, [r1]
   2683c:	ldr	lr, [sp, #96]	; 0x60
   26840:	eor	r0, r0, r4
   26844:	ldr	r4, [sp, #100]	; 0x64
   26848:	lsr	lr, lr, #6
   2684c:	eor	r1, r1, r5
   26850:	orr	lr, lr, r4, lsl #26
   26854:	str	lr, [sp, #688]	; 0x2b0
   26858:	lsr	lr, r4, #6
   2685c:	str	lr, [sp, #692]	; 0x2b4
   26860:	add	lr, sp, #688	; 0x2b0
   26864:	ldrd	r4, [lr]
   26868:	add	lr, sp, #4416	; 0x1140
   2686c:	add	lr, lr, #16
   26870:	eor	r4, r4, r0
   26874:	adds	r4, r2, r4
   26878:	eor	r5, r5, r1
   2687c:	adc	r5, r3, r5
   26880:	ldrd	r2, [sp, #160]	; 0xa0
   26884:	strd	r4, [sp, #112]	; 0x70
   26888:	ldrd	r4, [sp, #168]	; 0xa8
   2688c:	add	r1, pc, #916	; 0x394
   26890:	ldrd	r0, [r1]
   26894:	eor	r4, r4, r2
   26898:	eor	r5, r5, r3
   2689c:	ldrd	r2, [sp, #176]	; 0xb0
   268a0:	and	r2, r2, r4
   268a4:	and	r3, r3, r5
   268a8:	mov	r4, r2
   268ac:	mov	r5, r3
   268b0:	ldrd	r2, [sp, #160]	; 0xa0
   268b4:	eor	r2, r2, r4
   268b8:	eor	r3, r3, r5
   268bc:	mov	r4, r2
   268c0:	mov	r5, r3
   268c4:	ldrd	r2, [sp, #112]	; 0x70
   268c8:	adds	r2, r2, r0
   268cc:	adc	r3, r3, r1
   268d0:	mov	r0, r2
   268d4:	mov	r1, r3
   268d8:	ldrd	r2, [sp, #152]	; 0x98
   268dc:	adds	r2, r2, r0
   268e0:	adc	r3, r3, r1
   268e4:	adds	r0, r2, r4
   268e8:	adc	r1, r3, r5
   268ec:	ldr	r3, [sp, #176]	; 0xb0
   268f0:	ldr	r2, [sp, #180]	; 0xb4
   268f4:	ldrd	r8, [sp, #144]	; 0x90
   268f8:	lsr	r3, r3, #14
   268fc:	orr	r3, r3, r2, lsl #18
   26900:	add	r2, sp, #4416	; 0x1140
   26904:	add	r2, r2, #8
   26908:	str	r3, [r2]
   2690c:	ldr	r3, [sp, #180]	; 0xb4
   26910:	ldr	r2, [sp, #176]	; 0xb0
   26914:	lsr	r3, r3, #14
   26918:	orr	r3, r3, r2, lsl #18
   2691c:	add	r2, sp, #4416	; 0x1140
   26920:	add	r2, r2, #12
   26924:	str	r3, [r2]
   26928:	ldr	r3, [sp, #176]	; 0xb0
   2692c:	ldr	r2, [sp, #180]	; 0xb4
   26930:	lsr	r3, r3, #18
   26934:	orr	r3, r3, r2, lsl #14
   26938:	add	r2, sp, #4416	; 0x1140
   2693c:	add	r2, r2, #16
   26940:	str	r3, [r2]
   26944:	ldr	r3, [sp, #180]	; 0xb4
   26948:	ldr	r2, [sp, #176]	; 0xb0
   2694c:	lsr	r3, r3, #18
   26950:	orr	r3, r3, r2, lsl #14
   26954:	add	r2, sp, #4416	; 0x1140
   26958:	add	r2, r2, #20
   2695c:	str	r3, [r2]
   26960:	add	r3, sp, #4416	; 0x1140
   26964:	add	r3, r3, #8
   26968:	ldrd	r4, [lr]
   2696c:	ldrd	r2, [r3]
   26970:	ldr	lr, [sp, #180]	; 0xb4
   26974:	eor	r2, r2, r4
   26978:	ldr	r4, [sp, #176]	; 0xb0
   2697c:	lsl	lr, lr, #23
   26980:	eor	r3, r3, r5
   26984:	orr	lr, lr, r4, lsr #9
   26988:	add	r4, sp, #4416	; 0x1140
   2698c:	add	r4, r4, #28
   26990:	str	lr, [r4]
   26994:	ldr	lr, [sp, #176]	; 0xb0
   26998:	ldr	r4, [sp, #180]	; 0xb4
   2699c:	lsl	lr, lr, #23
   269a0:	orr	lr, lr, r4, lsr #9
   269a4:	add	r4, sp, #4416	; 0x1140
   269a8:	add	r4, r4, #24
   269ac:	str	lr, [r4]
   269b0:	ldrd	r4, [r4]
   269b4:	add	lr, sp, #4416	; 0x1140
   269b8:	add	lr, lr, #40	; 0x28
   269bc:	eor	r4, r4, r2
   269c0:	add	r2, sp, #4416	; 0x1140
   269c4:	eor	r5, r5, r3
   269c8:	add	r2, r2, #32
   269cc:	lsr	r3, r6, #28
   269d0:	orr	r3, r3, r7, lsl #4
   269d4:	str	r3, [r2]
   269d8:	add	r2, sp, #4416	; 0x1140
   269dc:	lsr	r3, r7, #28
   269e0:	add	r2, r2, #36	; 0x24
   269e4:	orr	r3, r3, r6, lsl #4
   269e8:	str	r3, [r2]
   269ec:	add	r2, sp, #4416	; 0x1140
   269f0:	lsl	r3, r7, #30
   269f4:	add	r2, r2, #44	; 0x2c
   269f8:	orr	r3, r3, r6, lsr #2
   269fc:	str	r3, [r2]
   26a00:	add	r2, sp, #4416	; 0x1140
   26a04:	lsl	r3, r6, #30
   26a08:	add	r2, r2, #40	; 0x28
   26a0c:	orr	r3, r3, r7, lsr #2
   26a10:	str	r3, [r2]
   26a14:	add	r3, sp, #4416	; 0x1140
   26a18:	add	r3, r3, #32
   26a1c:	adds	r0, r0, r4
   26a20:	adc	r1, r1, r5
   26a24:	ldrd	r2, [r3]
   26a28:	ldrd	r4, [lr]
   26a2c:	lsl	lr, r7, #25
   26a30:	orr	lr, lr, r6, lsr #7
   26a34:	eor	r2, r2, r4
   26a38:	add	r4, sp, #4416	; 0x1140
   26a3c:	add	r4, r4, #52	; 0x34
   26a40:	str	lr, [r4]
   26a44:	add	r4, sp, #4416	; 0x1140
   26a48:	lsl	lr, r6, #25
   26a4c:	add	r4, r4, #48	; 0x30
   26a50:	orr	lr, lr, r7, lsr #7
   26a54:	eor	r3, r3, r5
   26a58:	str	lr, [r4]
   26a5c:	ldrd	r4, [r4]
   26a60:	adds	r8, r8, r0
   26a64:	adc	r9, r9, r1
   26a68:	eor	r4, r4, r2
   26a6c:	eor	r5, r5, r3
   26a70:	add	lr, sp, #4480	; 0x1180
   26a74:	strd	r4, [sp, #128]	; 0x80
   26a78:	ldrd	r4, [sp, #136]	; 0x88
   26a7c:	add	lr, lr, #16
   26a80:	orr	r4, r4, r6
   26a84:	orr	r5, r5, r7
   26a88:	and	r2, r4, sl
   26a8c:	and	r3, r5, fp
   26a90:	ldrd	r4, [sp, #136]	; 0x88
   26a94:	and	r4, r4, r6
   26a98:	and	r5, r5, r7
   26a9c:	orr	r2, r2, r4
   26aa0:	orr	r3, r3, r5
   26aa4:	mov	r4, r2
   26aa8:	mov	r5, r3
   26aac:	ldrd	r2, [sp, #128]	; 0x80
   26ab0:	adds	r2, r2, r4
   26ab4:	adc	r3, r3, r5
   26ab8:	adds	r2, r2, r0
   26abc:	adc	r3, r3, r1
   26ac0:	add	r1, sp, #4480	; 0x1180
   26ac4:	strd	r2, [sp, #128]	; 0x80
   26ac8:	ldr	r3, [sp]
   26acc:	ldr	r2, [sp, #4]
   26ad0:	lsr	r3, r3, #1
   26ad4:	orr	r3, r3, r2, lsl #31
   26ad8:	add	r2, sp, #4416	; 0x1140
   26adc:	add	r2, r2, #56	; 0x38
   26ae0:	str	r3, [r2]
   26ae4:	ldr	r3, [sp, #4]
   26ae8:	ldr	r2, [sp]
   26aec:	lsr	r3, r3, #1
   26af0:	orr	r3, r3, r2, lsl #31
   26af4:	add	r2, sp, #4416	; 0x1140
   26af8:	add	r2, r2, #60	; 0x3c
   26afc:	str	r3, [r2]
   26b00:	ldr	r3, [sp]
   26b04:	ldr	r2, [sp, #4]
   26b08:	lsr	r3, r3, #8
   26b0c:	orr	r3, r3, r2, lsl #24
   26b10:	add	r2, sp, #4480	; 0x1180
   26b14:	str	r3, [r2]
   26b18:	ldr	r3, [sp, #4]
   26b1c:	ldr	r2, [sp]
   26b20:	lsr	r3, r3, #8
   26b24:	orr	r3, r3, r2, lsl #24
   26b28:	add	r2, sp, #4480	; 0x1180
   26b2c:	add	r2, r2, #4
   26b30:	str	r3, [r2]
   26b34:	add	r3, sp, #4416	; 0x1140
   26b38:	add	r3, r3, #56	; 0x38
   26b3c:	ldrd	r0, [r1]
   26b40:	ldrd	r2, [r3]
   26b44:	eor	r3, r3, r1
   26b48:	ldr	r1, [sp]
   26b4c:	eor	r2, r2, r0
   26b50:	ldr	r0, [sp, #4]
   26b54:	lsr	r1, r1, #7
   26b58:	orr	r1, r1, r0, lsl #25
   26b5c:	str	r1, [sp, #696]	; 0x2b8
   26b60:	lsr	r1, r0, #7
   26b64:	str	r1, [sp, #700]	; 0x2bc
   26b68:	add	r1, sp, #696	; 0x2b8
   26b6c:	ldrd	r0, [r1]
   26b70:	eor	r0, r0, r2
   26b74:	eor	r1, r1, r3
   26b78:	mov	r2, r0
   26b7c:	mov	r3, r1
   26b80:	ldrd	r0, [sp, #120]	; 0x78
   26b84:	adds	r0, r0, r2
   26b88:	adc	r1, r1, r3
   26b8c:	mov	r2, r0
   26b90:	mov	r3, r1
   26b94:	ldrd	r0, [sp, #64]	; 0x40
   26b98:	adds	r0, r0, r2
   26b9c:	adc	r1, r1, r3
   26ba0:	mov	r3, r1
   26ba4:	ldr	r1, [sp, #104]	; 0x68
   26ba8:	mov	r2, r0
   26bac:	ldr	r0, [sp, #108]	; 0x6c
   26bb0:	lsr	r1, r1, #19
   26bb4:	orr	r1, r1, r0, lsl #13
   26bb8:	add	r0, sp, #4480	; 0x1180
   26bbc:	add	r0, r0, #8
   26bc0:	str	r1, [r0]
   26bc4:	ldr	r1, [sp, #108]	; 0x6c
   26bc8:	ldr	r0, [sp, #104]	; 0x68
   26bcc:	lsr	r1, r1, #19
   26bd0:	orr	r1, r1, r0, lsl #13
   26bd4:	add	r0, sp, #4480	; 0x1180
   26bd8:	add	r0, r0, #12
   26bdc:	str	r1, [r0]
   26be0:	ldr	r1, [sp, #108]	; 0x6c
   26be4:	ldr	r0, [sp, #104]	; 0x68
   26be8:	lsl	r1, r1, #3
   26bec:	orr	r1, r1, r0, lsr #29
   26bf0:	add	r0, sp, #4480	; 0x1180
   26bf4:	add	r0, r0, #20
   26bf8:	str	r1, [r0]
   26bfc:	ldr	r1, [sp, #104]	; 0x68
   26c00:	ldr	r0, [sp, #108]	; 0x6c
   26c04:	lsl	r1, r1, #3
   26c08:	orr	r1, r1, r0, lsr #29
   26c0c:	add	r0, sp, #4480	; 0x1180
   26c10:	add	r0, r0, #16
   26c14:	str	r1, [r0]
   26c18:	add	r1, sp, #4480	; 0x1180
   26c1c:	add	r1, r1, #8
   26c20:	ldrd	r4, [lr]
   26c24:	b	26c38 <putc_unlocked@plt+0x158f0>
   26c28:	ldrbpl	r2, [r1, -sl, lsr #32]!
   26c2c:	vst3.32	{d3,d5,d7}, [lr], r5
   26c30:	adcscc	sp, fp, #184, 2	; 0x2e
   26c34:	rsbne	sl, sl, r0, ror r0
   26c38:	ldrd	r0, [r1]
   26c3c:	ldr	lr, [sp, #104]	; 0x68
   26c40:	eor	r0, r0, r4
   26c44:	ldr	r4, [sp, #108]	; 0x6c
   26c48:	lsr	lr, lr, #6
   26c4c:	eor	r1, r1, r5
   26c50:	orr	lr, lr, r4, lsl #26
   26c54:	str	lr, [sp, #704]	; 0x2c0
   26c58:	lsr	lr, r4, #6
   26c5c:	str	lr, [sp, #708]	; 0x2c4
   26c60:	add	lr, sp, #704	; 0x2c0
   26c64:	ldrd	r4, [lr]
   26c68:	add	lr, sp, #4480	; 0x1180
   26c6c:	add	lr, lr, #32
   26c70:	eor	r4, r4, r0
   26c74:	adds	r4, r2, r4
   26c78:	eor	r5, r5, r1
   26c7c:	adc	r5, r3, r5
   26c80:	ldrd	r0, [sp, #176]	; 0xb0
   26c84:	ldrd	r2, [sp, #168]	; 0xa8
   26c88:	strd	r4, [sp, #120]	; 0x78
   26c8c:	eor	r2, r2, r0
   26c90:	eor	r3, r3, r1
   26c94:	ldrd	r0, [sp, #168]	; 0xa8
   26c98:	and	r2, r2, r8
   26c9c:	and	r3, r3, r9
   26ca0:	eor	r0, r0, r2
   26ca4:	eor	r1, r1, r3
   26ca8:	mov	r2, r0
   26cac:	mov	r3, r1
   26cb0:	sub	r1, pc, #136	; 0x88
   26cb4:	ldrd	r0, [r1]
   26cb8:	adds	r4, r4, r0
   26cbc:	adc	r5, r5, r1
   26cc0:	mov	r0, r4
   26cc4:	mov	r1, r5
   26cc8:	ldrd	r4, [sp, #160]	; 0xa0
   26ccc:	adds	r4, r4, r0
   26cd0:	adc	r5, r5, r1
   26cd4:	adds	r0, r4, r2
   26cd8:	add	r2, sp, #4480	; 0x1180
   26cdc:	adc	r1, r5, r3
   26ce0:	add	r2, r2, #24
   26ce4:	lsr	r3, r8, #14
   26ce8:	orr	r3, r3, r9, lsl #18
   26cec:	str	r3, [r2]
   26cf0:	add	r2, sp, #4480	; 0x1180
   26cf4:	lsr	r3, r9, #14
   26cf8:	add	r2, r2, #28
   26cfc:	orr	r3, r3, r8, lsl #18
   26d00:	str	r3, [r2]
   26d04:	add	r2, sp, #4480	; 0x1180
   26d08:	lsr	r3, r8, #18
   26d0c:	add	r2, r2, #32
   26d10:	orr	r3, r3, r9, lsl #14
   26d14:	str	r3, [r2]
   26d18:	add	r2, sp, #4480	; 0x1180
   26d1c:	lsr	r3, r9, #18
   26d20:	add	r2, r2, #36	; 0x24
   26d24:	orr	r3, r3, r8, lsl #14
   26d28:	str	r3, [r2]
   26d2c:	add	r3, sp, #4480	; 0x1180
   26d30:	add	r3, r3, #24
   26d34:	ldrd	r4, [lr]
   26d38:	ldrd	r2, [r3]
   26d3c:	lsl	lr, r9, #23
   26d40:	orr	lr, lr, r8, lsr #9
   26d44:	eor	r2, r2, r4
   26d48:	add	r4, sp, #4480	; 0x1180
   26d4c:	add	r4, r4, #44	; 0x2c
   26d50:	str	lr, [r4]
   26d54:	add	r4, sp, #4480	; 0x1180
   26d58:	lsl	lr, r8, #23
   26d5c:	add	r4, r4, #40	; 0x28
   26d60:	orr	lr, lr, r9, lsr #9
   26d64:	eor	r3, r3, r5
   26d68:	str	lr, [r4]
   26d6c:	ldrd	r4, [r4]
   26d70:	add	lr, sp, #4480	; 0x1180
   26d74:	add	lr, lr, #56	; 0x38
   26d78:	eor	r4, r4, r2
   26d7c:	adds	r0, r0, r4
   26d80:	eor	r5, r5, r3
   26d84:	adc	r1, r1, r5
   26d88:	adds	r2, sl, r0
   26d8c:	adc	r3, fp, r1
   26d90:	strd	r2, [sp, #152]	; 0x98
   26d94:	ldr	r3, [sp, #128]	; 0x80
   26d98:	ldr	r2, [sp, #132]	; 0x84
   26d9c:	lsr	r3, r3, #28
   26da0:	orr	r3, r3, r2, lsl #4
   26da4:	add	r2, sp, #4480	; 0x1180
   26da8:	add	r2, r2, #48	; 0x30
   26dac:	str	r3, [r2]
   26db0:	ldr	r3, [sp, #132]	; 0x84
   26db4:	ldr	r2, [sp, #128]	; 0x80
   26db8:	lsr	r3, r3, #28
   26dbc:	orr	r3, r3, r2, lsl #4
   26dc0:	add	r2, sp, #4480	; 0x1180
   26dc4:	add	r2, r2, #52	; 0x34
   26dc8:	str	r3, [r2]
   26dcc:	ldr	r3, [sp, #132]	; 0x84
   26dd0:	ldr	r2, [sp, #128]	; 0x80
   26dd4:	ldrd	sl, [sp, #136]	; 0x88
   26dd8:	lsl	r3, r3, #30
   26ddc:	orr	r3, r3, r2, lsr #2
   26de0:	add	r2, sp, #4480	; 0x1180
   26de4:	add	r2, r2, #60	; 0x3c
   26de8:	str	r3, [r2]
   26dec:	ldr	r3, [sp, #128]	; 0x80
   26df0:	ldr	r2, [sp, #132]	; 0x84
   26df4:	lsl	r3, r3, #30
   26df8:	orr	r3, r3, r2, lsr #2
   26dfc:	add	r2, sp, #4480	; 0x1180
   26e00:	add	r2, r2, #56	; 0x38
   26e04:	str	r3, [r2]
   26e08:	add	r3, sp, #4480	; 0x1180
   26e0c:	add	r3, r3, #48	; 0x30
   26e10:	ldrd	r4, [lr]
   26e14:	ldrd	r2, [r3]
   26e18:	ldr	lr, [sp, #132]	; 0x84
   26e1c:	eor	r2, r2, r4
   26e20:	ldr	r4, [sp, #128]	; 0x80
   26e24:	lsl	lr, lr, #25
   26e28:	eor	r3, r3, r5
   26e2c:	orr	lr, lr, r4, lsr #7
   26e30:	add	r4, sp, #4544	; 0x11c0
   26e34:	add	r4, r4, #4
   26e38:	str	lr, [r4]
   26e3c:	ldr	lr, [sp, #128]	; 0x80
   26e40:	ldr	r4, [sp, #132]	; 0x84
   26e44:	lsl	lr, lr, #25
   26e48:	orr	lr, lr, r4, lsr #7
   26e4c:	add	r4, sp, #4544	; 0x11c0
   26e50:	str	lr, [r4]
   26e54:	ldrd	r4, [r4]
   26e58:	add	lr, sp, #4544	; 0x11c0
   26e5c:	add	lr, lr, #32
   26e60:	eor	r4, r4, r2
   26e64:	eor	r5, r5, r3
   26e68:	mov	r2, r4
   26e6c:	mov	r3, r5
   26e70:	ldrd	r4, [sp, #128]	; 0x80
   26e74:	orr	r4, r4, r6
   26e78:	orr	r5, r5, r7
   26e7c:	and	sl, sl, r4
   26e80:	and	fp, fp, r5
   26e84:	mov	r4, sl
   26e88:	mov	r5, fp
   26e8c:	ldrd	sl, [sp, #128]	; 0x80
   26e90:	and	sl, sl, r6
   26e94:	and	fp, fp, r7
   26e98:	orr	r4, r4, sl
   26e9c:	adds	r4, r4, r2
   26ea0:	orr	r5, r5, fp
   26ea4:	adc	r5, r5, r3
   26ea8:	adds	r2, r4, r0
   26eac:	adc	r3, r5, r1
   26eb0:	add	r1, sp, #4544	; 0x11c0
   26eb4:	strd	r2, [sp, #144]	; 0x90
   26eb8:	ldr	r3, [sp, #8]
   26ebc:	ldr	r2, [sp, #12]
   26ec0:	add	r1, r1, #16
   26ec4:	lsr	r3, r3, #1
   26ec8:	orr	r3, r3, r2, lsl #31
   26ecc:	add	r2, sp, #4544	; 0x11c0
   26ed0:	add	r2, r2, #8
   26ed4:	str	r3, [r2]
   26ed8:	ldr	r3, [sp, #12]
   26edc:	ldr	r2, [sp, #8]
   26ee0:	lsr	r3, r3, #1
   26ee4:	orr	r3, r3, r2, lsl #31
   26ee8:	add	r2, sp, #4544	; 0x11c0
   26eec:	add	r2, r2, #12
   26ef0:	str	r3, [r2]
   26ef4:	ldr	r3, [sp, #8]
   26ef8:	ldr	r2, [sp, #12]
   26efc:	lsr	r3, r3, #8
   26f00:	orr	r3, r3, r2, lsl #24
   26f04:	add	r2, sp, #4544	; 0x11c0
   26f08:	add	r2, r2, #16
   26f0c:	str	r3, [r2]
   26f10:	ldr	r3, [sp, #12]
   26f14:	ldr	r2, [sp, #8]
   26f18:	lsr	r3, r3, #8
   26f1c:	orr	r3, r3, r2, lsl #24
   26f20:	add	r2, sp, #4544	; 0x11c0
   26f24:	add	r2, r2, #20
   26f28:	str	r3, [r2]
   26f2c:	add	r3, sp, #4544	; 0x11c0
   26f30:	add	r3, r3, #8
   26f34:	ldrd	r2, [r3]
   26f38:	ldrd	r0, [r1]
   26f3c:	eor	r3, r3, r1
   26f40:	ldr	r1, [sp, #8]
   26f44:	eor	r2, r2, r0
   26f48:	ldr	r0, [sp, #12]
   26f4c:	lsr	r1, r1, #7
   26f50:	orr	r1, r1, r0, lsl #25
   26f54:	str	r1, [sp, #712]	; 0x2c8
   26f58:	lsr	r1, r0, #7
   26f5c:	str	r1, [sp, #716]	; 0x2cc
   26f60:	add	r1, sp, #712	; 0x2c8
   26f64:	ldrd	r0, [r1]
   26f68:	eor	r0, r0, r2
   26f6c:	eor	r1, r1, r3
   26f70:	mov	r2, r0
   26f74:	mov	r3, r1
   26f78:	ldrd	r0, [sp]
   26f7c:	adds	r0, r0, r2
   26f80:	adc	r1, r1, r3
   26f84:	mov	r2, r0
   26f88:	mov	r3, r1
   26f8c:	ldrd	r0, [sp, #72]	; 0x48
   26f90:	adds	r0, r0, r2
   26f94:	adc	r1, r1, r3
   26f98:	mov	r3, r1
   26f9c:	ldr	r1, [sp, #112]	; 0x70
   26fa0:	mov	r2, r0
   26fa4:	ldr	r0, [sp, #116]	; 0x74
   26fa8:	lsr	r1, r1, #19
   26fac:	orr	r1, r1, r0, lsl #13
   26fb0:	add	r0, sp, #4544	; 0x11c0
   26fb4:	add	r0, r0, #24
   26fb8:	str	r1, [r0]
   26fbc:	ldr	r1, [sp, #116]	; 0x74
   26fc0:	ldr	r0, [sp, #112]	; 0x70
   26fc4:	lsr	r1, r1, #19
   26fc8:	orr	r1, r1, r0, lsl #13
   26fcc:	add	r0, sp, #4544	; 0x11c0
   26fd0:	add	r0, r0, #28
   26fd4:	str	r1, [r0]
   26fd8:	ldr	r1, [sp, #116]	; 0x74
   26fdc:	ldr	r0, [sp, #112]	; 0x70
   26fe0:	lsl	r1, r1, #3
   26fe4:	orr	r1, r1, r0, lsr #29
   26fe8:	add	r0, sp, #4544	; 0x11c0
   26fec:	add	r0, r0, #36	; 0x24
   26ff0:	str	r1, [r0]
   26ff4:	ldr	r1, [sp, #112]	; 0x70
   26ff8:	ldr	r0, [sp, #116]	; 0x74
   26ffc:	lsl	r1, r1, #3
   27000:	orr	r1, r1, r0, lsr #29
   27004:	add	r0, sp, #4544	; 0x11c0
   27008:	add	r0, r0, #32
   2700c:	str	r1, [r0]
   27010:	add	r1, sp, #4544	; 0x11c0
   27014:	add	r1, r1, #24
   27018:	ldrd	r4, [lr]
   2701c:	ldrd	r0, [r1]
   27020:	ldr	lr, [sp, #112]	; 0x70
   27024:	eor	r0, r0, r4
   27028:	ldr	r4, [sp, #116]	; 0x74
   2702c:	lsr	lr, lr, #6
   27030:	eor	r1, r1, r5
   27034:	orr	lr, lr, r4, lsl #26
   27038:	str	lr, [sp, #720]	; 0x2d0
   2703c:	lsr	lr, r4, #6
   27040:	str	lr, [sp, #724]	; 0x2d4
   27044:	add	lr, sp, #720	; 0x2d0
   27048:	ldrd	r4, [lr]
   2704c:	add	lr, sp, #4608	; 0x1200
   27050:	add	lr, lr, #48	; 0x30
   27054:	eor	r4, r4, r0
   27058:	adds	r4, r2, r4
   2705c:	eor	r5, r5, r1
   27060:	adc	r5, r3, r5
   27064:	ldrd	r2, [sp, #152]	; 0x98
   27068:	strd	r4, [sp]
   2706c:	ldrd	r4, [sp, #176]	; 0xb0
   27070:	add	r1, pc, #920	; 0x398
   27074:	ldrd	r0, [r1]
   27078:	eor	r4, r4, r8
   2707c:	eor	r5, r5, r9
   27080:	and	r2, r2, r4
   27084:	and	r3, r3, r5
   27088:	mov	r4, r2
   2708c:	mov	r5, r3
   27090:	ldrd	r2, [sp, #176]	; 0xb0
   27094:	eor	r2, r2, r4
   27098:	eor	r3, r3, r5
   2709c:	mov	r4, r2
   270a0:	mov	r5, r3
   270a4:	ldrd	r2, [sp]
   270a8:	ldrd	sl, [sp, #168]	; 0xa8
   270ac:	adds	r2, r2, r0
   270b0:	adc	r3, r3, r1
   270b4:	adds	sl, sl, r2
   270b8:	adc	fp, fp, r3
   270bc:	ldr	r3, [sp, #152]	; 0x98
   270c0:	ldr	r2, [sp, #156]	; 0x9c
   270c4:	add	r1, sp, #4544	; 0x11c0
   270c8:	lsr	r3, r3, #14
   270cc:	orr	r3, r3, r2, lsl #18
   270d0:	add	r2, sp, #4544	; 0x11c0
   270d4:	add	r2, r2, #40	; 0x28
   270d8:	str	r3, [r2]
   270dc:	ldr	r3, [sp, #156]	; 0x9c
   270e0:	ldr	r2, [sp, #152]	; 0x98
   270e4:	add	r1, r1, #48	; 0x30
   270e8:	lsr	r3, r3, #14
   270ec:	orr	r3, r3, r2, lsl #18
   270f0:	add	r2, sp, #4544	; 0x11c0
   270f4:	add	r2, r2, #44	; 0x2c
   270f8:	str	r3, [r2]
   270fc:	ldr	r3, [sp, #152]	; 0x98
   27100:	ldr	r2, [sp, #156]	; 0x9c
   27104:	adds	sl, sl, r4
   27108:	lsr	r3, r3, #18
   2710c:	orr	r3, r3, r2, lsl #14
   27110:	add	r2, sp, #4544	; 0x11c0
   27114:	add	r2, r2, #48	; 0x30
   27118:	str	r3, [r2]
   2711c:	ldr	r3, [sp, #156]	; 0x9c
   27120:	ldr	r2, [sp, #152]	; 0x98
   27124:	adc	fp, fp, r5
   27128:	lsr	r3, r3, #18
   2712c:	orr	r3, r3, r2, lsl #14
   27130:	add	r2, sp, #4544	; 0x11c0
   27134:	add	r2, r2, #52	; 0x34
   27138:	str	r3, [r2]
   2713c:	add	r3, sp, #4544	; 0x11c0
   27140:	add	r3, r3, #40	; 0x28
   27144:	ldrd	r0, [r1]
   27148:	ldrd	r2, [r3]
   2714c:	eor	r3, r3, r1
   27150:	ldr	r1, [sp, #156]	; 0x9c
   27154:	eor	r2, r2, r0
   27158:	ldr	r0, [sp, #152]	; 0x98
   2715c:	lsl	r1, r1, #23
   27160:	orr	r1, r1, r0, lsr #9
   27164:	add	r0, sp, #4544	; 0x11c0
   27168:	add	r0, r0, #60	; 0x3c
   2716c:	str	r1, [r0]
   27170:	ldr	r1, [sp, #152]	; 0x98
   27174:	ldr	r0, [sp, #156]	; 0x9c
   27178:	lsl	r1, r1, #23
   2717c:	orr	r1, r1, r0, lsr #9
   27180:	add	r0, sp, #4544	; 0x11c0
   27184:	add	r0, r0, #56	; 0x38
   27188:	str	r1, [r0]
   2718c:	ldrd	r0, [r0]
   27190:	eor	r0, r0, r2
   27194:	eor	r1, r1, r3
   27198:	ldrd	r2, [sp, #136]	; 0x88
   2719c:	adds	sl, sl, r0
   271a0:	adc	fp, fp, r1
   271a4:	adds	r2, r2, sl
   271a8:	adc	r3, r3, fp
   271ac:	add	r1, sp, #4608	; 0x1200
   271b0:	strd	r2, [sp, #160]	; 0xa0
   271b4:	ldr	r3, [sp, #144]	; 0x90
   271b8:	ldr	r2, [sp, #148]	; 0x94
   271bc:	add	r1, r1, #8
   271c0:	lsr	r3, r3, #28
   271c4:	orr	r3, r3, r2, lsl #4
   271c8:	add	r2, sp, #4608	; 0x1200
   271cc:	str	r3, [r2]
   271d0:	ldr	r3, [sp, #148]	; 0x94
   271d4:	ldr	r2, [sp, #144]	; 0x90
   271d8:	lsr	r3, r3, #28
   271dc:	orr	r3, r3, r2, lsl #4
   271e0:	add	r2, sp, #4608	; 0x1200
   271e4:	add	r2, r2, #4
   271e8:	str	r3, [r2]
   271ec:	ldr	r3, [sp, #148]	; 0x94
   271f0:	ldr	r2, [sp, #144]	; 0x90
   271f4:	lsl	r3, r3, #30
   271f8:	orr	r3, r3, r2, lsr #2
   271fc:	add	r2, sp, #4608	; 0x1200
   27200:	add	r2, r2, #12
   27204:	str	r3, [r2]
   27208:	ldr	r3, [sp, #144]	; 0x90
   2720c:	ldr	r2, [sp, #148]	; 0x94
   27210:	ldrd	r4, [sp, #144]	; 0x90
   27214:	lsl	r3, r3, #30
   27218:	orr	r3, r3, r2, lsr #2
   2721c:	add	r2, sp, #4608	; 0x1200
   27220:	add	r2, r2, #8
   27224:	str	r3, [r2]
   27228:	add	r3, sp, #4608	; 0x1200
   2722c:	ldrd	r0, [r1]
   27230:	ldrd	r2, [r3]
   27234:	eor	r3, r3, r1
   27238:	ldr	r1, [sp, #148]	; 0x94
   2723c:	eor	r2, r2, r0
   27240:	ldr	r0, [sp, #144]	; 0x90
   27244:	lsl	r1, r1, #25
   27248:	orr	r1, r1, r0, lsr #7
   2724c:	add	r0, sp, #4608	; 0x1200
   27250:	add	r0, r0, #20
   27254:	str	r1, [r0]
   27258:	ldr	r1, [sp, #144]	; 0x90
   2725c:	ldr	r0, [sp, #148]	; 0x94
   27260:	lsl	r1, r1, #25
   27264:	orr	r1, r1, r0, lsr #7
   27268:	add	r0, sp, #4608	; 0x1200
   2726c:	add	r0, r0, #16
   27270:	str	r1, [r0]
   27274:	ldrd	r0, [r0]
   27278:	eor	r0, r0, r2
   2727c:	eor	r1, r1, r3
   27280:	ldrd	r2, [sp, #144]	; 0x90
   27284:	strd	r0, [sp, #136]	; 0x88
   27288:	ldrd	r0, [sp, #128]	; 0x80
   2728c:	orr	r0, r0, r4
   27290:	orr	r1, r1, r5
   27294:	ldrd	r4, [sp, #128]	; 0x80
   27298:	and	r0, r0, r6
   2729c:	and	r1, r1, r7
   272a0:	and	r4, r4, r2
   272a4:	and	r5, r5, r3
   272a8:	ldrd	r2, [sp, #136]	; 0x88
   272ac:	orr	r0, r0, r4
   272b0:	orr	r1, r1, r5
   272b4:	adds	r2, r2, r0
   272b8:	adc	r3, r3, r1
   272bc:	adds	sl, sl, r2
   272c0:	adc	fp, fp, r3
   272c4:	ldr	r3, [sp, #16]
   272c8:	ldr	r2, [sp, #20]
   272cc:	add	r1, sp, #4608	; 0x1200
   272d0:	lsr	r3, r3, #1
   272d4:	orr	r3, r3, r2, lsl #31
   272d8:	add	r2, sp, #4608	; 0x1200
   272dc:	add	r2, r2, #24
   272e0:	str	r3, [r2]
   272e4:	ldr	r3, [sp, #20]
   272e8:	ldr	r2, [sp, #16]
   272ec:	add	r1, r1, #32
   272f0:	lsr	r3, r3, #1
   272f4:	orr	r3, r3, r2, lsl #31
   272f8:	add	r2, sp, #4608	; 0x1200
   272fc:	add	r2, r2, #28
   27300:	str	r3, [r2]
   27304:	ldr	r3, [sp, #16]
   27308:	ldr	r2, [sp, #20]
   2730c:	lsr	r3, r3, #8
   27310:	orr	r3, r3, r2, lsl #24
   27314:	add	r2, sp, #4608	; 0x1200
   27318:	add	r2, r2, #32
   2731c:	str	r3, [r2]
   27320:	ldr	r3, [sp, #20]
   27324:	ldr	r2, [sp, #16]
   27328:	lsr	r3, r3, #8
   2732c:	orr	r3, r3, r2, lsl #24
   27330:	add	r2, sp, #4608	; 0x1200
   27334:	add	r2, r2, #36	; 0x24
   27338:	str	r3, [r2]
   2733c:	add	r3, sp, #4608	; 0x1200
   27340:	add	r3, r3, #24
   27344:	ldrd	r0, [r1]
   27348:	ldrd	r2, [r3]
   2734c:	eor	r3, r3, r1
   27350:	ldr	r1, [sp, #16]
   27354:	eor	r2, r2, r0
   27358:	ldr	r0, [sp, #20]
   2735c:	lsr	r1, r1, #7
   27360:	orr	r1, r1, r0, lsl #25
   27364:	str	r1, [sp, #728]	; 0x2d8
   27368:	lsr	r1, r0, #7
   2736c:	str	r1, [sp, #732]	; 0x2dc
   27370:	add	r1, sp, #728	; 0x2d8
   27374:	ldrd	r0, [r1]
   27378:	eor	r0, r0, r2
   2737c:	eor	r1, r1, r3
   27380:	mov	r2, r0
   27384:	mov	r3, r1
   27388:	ldrd	r0, [sp, #8]
   2738c:	adds	r0, r0, r2
   27390:	adc	r1, r1, r3
   27394:	mov	r2, r0
   27398:	mov	r3, r1
   2739c:	ldrd	r0, [sp, #80]	; 0x50
   273a0:	adds	r0, r0, r2
   273a4:	adc	r1, r1, r3
   273a8:	mov	r3, r1
   273ac:	ldr	r1, [sp, #120]	; 0x78
   273b0:	mov	r2, r0
   273b4:	ldr	r0, [sp, #124]	; 0x7c
   273b8:	lsr	r1, r1, #19
   273bc:	orr	r1, r1, r0, lsl #13
   273c0:	add	r0, sp, #4608	; 0x1200
   273c4:	add	r0, r0, #40	; 0x28
   273c8:	str	r1, [r0]
   273cc:	ldr	r1, [sp, #124]	; 0x7c
   273d0:	ldr	r0, [sp, #120]	; 0x78
   273d4:	lsr	r1, r1, #19
   273d8:	orr	r1, r1, r0, lsl #13
   273dc:	add	r0, sp, #4608	; 0x1200
   273e0:	add	r0, r0, #44	; 0x2c
   273e4:	str	r1, [r0]
   273e8:	ldr	r1, [sp, #124]	; 0x7c
   273ec:	ldr	r0, [sp, #120]	; 0x78
   273f0:	lsl	r1, r1, #3
   273f4:	orr	r1, r1, r0, lsr #29
   273f8:	add	r0, sp, #4608	; 0x1200
   273fc:	add	r0, r0, #52	; 0x34
   27400:	str	r1, [r0]
   27404:	ldr	r1, [sp, #120]	; 0x78
   27408:	ldr	r0, [sp, #124]	; 0x7c
   2740c:	b	27420 <putc_unlocked@plt+0x160d8>
   27410:	ldmlt	r2, {r3, r6, r7, ip, lr, pc}^
   27414:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   27418:	cmppl	r1, r3, asr fp
   2741c:	cdpne	12, 3, cr6, cr7, cr8, {0}
   27420:	lsl	r1, r1, #3
   27424:	orr	r1, r1, r0, lsr #29
   27428:	add	r0, sp, #4608	; 0x1200
   2742c:	add	r0, r0, #48	; 0x30
   27430:	str	r1, [r0]
   27434:	add	r1, sp, #4608	; 0x1200
   27438:	add	r1, r1, #40	; 0x28
   2743c:	ldrd	r4, [lr]
   27440:	ldrd	r0, [r1]
   27444:	ldr	lr, [sp, #120]	; 0x78
   27448:	eor	r0, r0, r4
   2744c:	ldr	r4, [sp, #124]	; 0x7c
   27450:	lsr	lr, lr, #6
   27454:	eor	r1, r1, r5
   27458:	orr	lr, lr, r4, lsl #26
   2745c:	str	lr, [sp, #736]	; 0x2e0
   27460:	lsr	lr, r4, #6
   27464:	str	lr, [sp, #740]	; 0x2e4
   27468:	add	lr, sp, #736	; 0x2e0
   2746c:	ldrd	r4, [lr]
   27470:	add	lr, sp, #4736	; 0x1280
   27474:	eor	r4, r4, r0
   27478:	adds	r4, r2, r4
   2747c:	eor	r5, r5, r1
   27480:	adc	r5, r3, r5
   27484:	ldrd	r2, [sp, #152]	; 0x98
   27488:	ldrd	r0, [sp, #160]	; 0xa0
   2748c:	strd	r4, [sp, #8]
   27490:	eor	r2, r2, r8
   27494:	eor	r3, r3, r9
   27498:	and	r0, r0, r2
   2749c:	and	r1, r1, r3
   274a0:	sub	r5, pc, #144	; 0x90
   274a4:	ldrd	r4, [r5]
   274a8:	mov	r2, r0
   274ac:	mov	r3, r1
   274b0:	ldrd	r0, [sp, #8]
   274b4:	eor	r2, r2, r8
   274b8:	eor	r3, r3, r9
   274bc:	adds	r0, r0, r4
   274c0:	adc	r1, r1, r5
   274c4:	mov	r4, r0
   274c8:	mov	r5, r1
   274cc:	ldrd	r0, [sp, #176]	; 0xb0
   274d0:	adds	r0, r0, r4
   274d4:	adc	r1, r1, r5
   274d8:	adds	r4, r0, r2
   274dc:	adc	r5, r1, r3
   274e0:	ldr	r3, [sp, #160]	; 0xa0
   274e4:	ldr	r2, [sp, #164]	; 0xa4
   274e8:	add	r1, sp, #4672	; 0x1240
   274ec:	lsr	r3, r3, #14
   274f0:	orr	r3, r3, r2, lsl #18
   274f4:	add	r2, sp, #4608	; 0x1200
   274f8:	add	r2, r2, #56	; 0x38
   274fc:	str	r3, [r2]
   27500:	ldr	r3, [sp, #164]	; 0xa4
   27504:	ldr	r2, [sp, #160]	; 0xa0
   27508:	lsr	r3, r3, #14
   2750c:	orr	r3, r3, r2, lsl #18
   27510:	add	r2, sp, #4608	; 0x1200
   27514:	add	r2, r2, #60	; 0x3c
   27518:	str	r3, [r2]
   2751c:	ldr	r3, [sp, #160]	; 0xa0
   27520:	ldr	r2, [sp, #164]	; 0xa4
   27524:	lsr	r3, r3, #18
   27528:	orr	r3, r3, r2, lsl #14
   2752c:	add	r2, sp, #4672	; 0x1240
   27530:	str	r3, [r2]
   27534:	ldr	r3, [sp, #164]	; 0xa4
   27538:	ldr	r2, [sp, #160]	; 0xa0
   2753c:	lsr	r3, r3, #18
   27540:	orr	r3, r3, r2, lsl #14
   27544:	add	r2, sp, #4672	; 0x1240
   27548:	add	r2, r2, #4
   2754c:	str	r3, [r2]
   27550:	add	r3, sp, #4608	; 0x1200
   27554:	add	r3, r3, #56	; 0x38
   27558:	ldrd	r0, [r1]
   2755c:	ldrd	r2, [r3]
   27560:	eor	r3, r3, r1
   27564:	ldr	r1, [sp, #164]	; 0xa4
   27568:	eor	r2, r2, r0
   2756c:	ldr	r0, [sp, #160]	; 0xa0
   27570:	lsl	r1, r1, #23
   27574:	orr	r1, r1, r0, lsr #9
   27578:	add	r0, sp, #4672	; 0x1240
   2757c:	add	r0, r0, #12
   27580:	str	r1, [r0]
   27584:	ldr	r1, [sp, #160]	; 0xa0
   27588:	ldr	r0, [sp, #164]	; 0xa4
   2758c:	lsl	r1, r1, #23
   27590:	orr	r1, r1, r0, lsr #9
   27594:	add	r0, sp, #4672	; 0x1240
   27598:	add	r0, r0, #8
   2759c:	str	r1, [r0]
   275a0:	ldrd	r0, [r0]
   275a4:	eor	r0, r0, r2
   275a8:	adds	r4, r4, r0
   275ac:	eor	r1, r1, r3
   275b0:	adc	r5, r5, r1
   275b4:	adds	r2, r6, r4
   275b8:	adc	r3, r7, r5
   275bc:	add	r1, sp, #4672	; 0x1240
   275c0:	strd	r2, [sp, #168]	; 0xa8
   275c4:	add	r2, sp, #4672	; 0x1240
   275c8:	lsr	r3, sl, #28
   275cc:	add	r2, r2, #16
   275d0:	orr	r3, r3, fp, lsl #4
   275d4:	str	r3, [r2]
   275d8:	add	r2, sp, #4672	; 0x1240
   275dc:	lsr	r3, fp, #28
   275e0:	add	r2, r2, #20
   275e4:	orr	r3, r3, sl, lsl #4
   275e8:	str	r3, [r2]
   275ec:	add	r2, sp, #4672	; 0x1240
   275f0:	lsl	r3, fp, #30
   275f4:	add	r2, r2, #28
   275f8:	orr	r3, r3, sl, lsr #2
   275fc:	str	r3, [r2]
   27600:	add	r2, sp, #4672	; 0x1240
   27604:	lsl	r3, sl, #30
   27608:	add	r2, r2, #24
   2760c:	orr	r3, r3, fp, lsr #2
   27610:	str	r3, [r2]
   27614:	add	r3, sp, #4672	; 0x1240
   27618:	add	r3, r3, #16
   2761c:	add	r1, r1, #24
   27620:	ldrd	r2, [r3]
   27624:	ldrd	r0, [r1]
   27628:	ldrd	r6, [sp, #128]	; 0x80
   2762c:	eor	r2, r2, r0
   27630:	add	r0, sp, #4672	; 0x1240
   27634:	eor	r3, r3, r1
   27638:	add	r0, r0, #36	; 0x24
   2763c:	lsl	r1, fp, #25
   27640:	orr	r1, r1, sl, lsr #7
   27644:	str	r1, [r0]
   27648:	add	r0, sp, #4672	; 0x1240
   2764c:	lsl	r1, sl, #25
   27650:	add	r0, r0, #32
   27654:	orr	r1, r1, fp, lsr #7
   27658:	str	r1, [r0]
   2765c:	ldrd	r0, [r0]
   27660:	eor	r0, r0, r2
   27664:	eor	r1, r1, r3
   27668:	mov	r2, r0
   2766c:	mov	r3, r1
   27670:	ldrd	r0, [sp, #144]	; 0x90
   27674:	orr	r0, r0, sl
   27678:	orr	r1, r1, fp
   2767c:	and	r6, r6, r0
   27680:	and	r7, r7, r1
   27684:	mov	r0, r6
   27688:	mov	r1, r7
   2768c:	ldrd	r6, [sp, #144]	; 0x90
   27690:	and	r6, r6, sl
   27694:	and	r7, r7, fp
   27698:	orr	r0, r0, r6
   2769c:	adds	r0, r0, r2
   276a0:	orr	r1, r1, r7
   276a4:	adc	r1, r1, r3
   276a8:	adds	r2, r0, r4
   276ac:	adc	r3, r1, r5
   276b0:	add	r1, sp, #4672	; 0x1240
   276b4:	strd	r2, [sp, #136]	; 0x88
   276b8:	ldr	r3, [sp, #24]
   276bc:	ldr	r2, [sp, #28]
   276c0:	add	r1, r1, #48	; 0x30
   276c4:	lsr	r3, r3, #1
   276c8:	orr	r3, r3, r2, lsl #31
   276cc:	add	r2, sp, #4672	; 0x1240
   276d0:	add	r2, r2, #40	; 0x28
   276d4:	str	r3, [r2]
   276d8:	ldr	r3, [sp, #28]
   276dc:	ldr	r2, [sp, #24]
   276e0:	lsr	r3, r3, #1
   276e4:	orr	r3, r3, r2, lsl #31
   276e8:	add	r2, sp, #4672	; 0x1240
   276ec:	add	r2, r2, #44	; 0x2c
   276f0:	str	r3, [r2]
   276f4:	ldr	r3, [sp, #24]
   276f8:	ldr	r2, [sp, #28]
   276fc:	lsr	r3, r3, #8
   27700:	orr	r3, r3, r2, lsl #24
   27704:	add	r2, sp, #4672	; 0x1240
   27708:	add	r2, r2, #48	; 0x30
   2770c:	str	r3, [r2]
   27710:	ldr	r3, [sp, #28]
   27714:	ldr	r2, [sp, #24]
   27718:	lsr	r3, r3, #8
   2771c:	orr	r3, r3, r2, lsl #24
   27720:	add	r2, sp, #4672	; 0x1240
   27724:	add	r2, r2, #52	; 0x34
   27728:	str	r3, [r2]
   2772c:	add	r3, sp, #4672	; 0x1240
   27730:	add	r3, r3, #40	; 0x28
   27734:	ldrd	r0, [r1]
   27738:	ldrd	r2, [r3]
   2773c:	eor	r3, r3, r1
   27740:	ldr	r1, [sp, #24]
   27744:	eor	r2, r2, r0
   27748:	ldr	r0, [sp, #28]
   2774c:	lsr	r1, r1, #7
   27750:	orr	r1, r1, r0, lsl #25
   27754:	str	r1, [sp, #744]	; 0x2e8
   27758:	lsr	r1, r0, #7
   2775c:	str	r1, [sp, #748]	; 0x2ec
   27760:	add	r1, sp, #744	; 0x2e8
   27764:	ldrd	r0, [r1]
   27768:	eor	r0, r0, r2
   2776c:	eor	r1, r1, r3
   27770:	mov	r2, r0
   27774:	mov	r3, r1
   27778:	ldrd	r0, [sp, #16]
   2777c:	adds	r0, r0, r2
   27780:	adc	r1, r1, r3
   27784:	mov	r2, r0
   27788:	mov	r3, r1
   2778c:	ldrd	r0, [sp, #88]	; 0x58
   27790:	adds	r0, r0, r2
   27794:	adc	r1, r1, r3
   27798:	mov	r3, r1
   2779c:	ldr	r1, [sp]
   277a0:	mov	r2, r0
   277a4:	ldr	r0, [sp, #4]
   277a8:	lsr	r1, r1, #19
   277ac:	orr	r1, r1, r0, lsl #13
   277b0:	add	r0, sp, #4672	; 0x1240
   277b4:	add	r0, r0, #56	; 0x38
   277b8:	str	r1, [r0]
   277bc:	ldr	r1, [sp, #4]
   277c0:	ldr	r0, [sp]
   277c4:	lsr	r1, r1, #19
   277c8:	orr	r1, r1, r0, lsl #13
   277cc:	add	r0, sp, #4672	; 0x1240
   277d0:	add	r0, r0, #60	; 0x3c
   277d4:	str	r1, [r0]
   277d8:	ldr	r1, [sp, #4]
   277dc:	ldr	r0, [sp]
   277e0:	lsl	r1, r1, #3
   277e4:	orr	r1, r1, r0, lsr #29
   277e8:	add	r0, sp, #4736	; 0x1280
   277ec:	add	r0, r0, #4
   277f0:	str	r1, [r0]
   277f4:	ldr	r1, [sp]
   277f8:	ldr	r0, [sp, #4]
   277fc:	ldrd	r6, [sp, #152]	; 0x98
   27800:	lsl	r1, r1, #3
   27804:	orr	r1, r1, r0, lsr #29
   27808:	add	r0, sp, #4736	; 0x1280
   2780c:	str	r1, [r0]
   27810:	add	r1, sp, #4672	; 0x1240
   27814:	add	r1, r1, #56	; 0x38
   27818:	ldrd	r4, [lr]
   2781c:	ldrd	r0, [r1]
   27820:	ldr	lr, [sp]
   27824:	eor	r0, r0, r4
   27828:	ldr	r4, [sp, #4]
   2782c:	lsr	lr, lr, #6
   27830:	eor	r1, r1, r5
   27834:	orr	lr, lr, r4, lsl #26
   27838:	str	lr, [sp, #752]	; 0x2f0
   2783c:	lsr	lr, r4, #6
   27840:	str	lr, [sp, #756]	; 0x2f4
   27844:	add	lr, sp, #752	; 0x2f0
   27848:	ldrd	r4, [lr]
   2784c:	add	lr, sp, #4800	; 0x12c0
   27850:	add	lr, lr, #16
   27854:	eor	r4, r4, r0
   27858:	adds	r4, r2, r4
   2785c:	eor	r5, r5, r1
   27860:	adc	r5, r3, r5
   27864:	ldrd	r2, [sp, #160]	; 0xa0
   27868:	strd	r4, [sp, #16]
   2786c:	add	r5, pc, #932	; 0x3a4
   27870:	ldrd	r4, [r5]
   27874:	eor	r6, r6, r2
   27878:	eor	r7, r7, r3
   2787c:	ldrd	r2, [sp, #168]	; 0xa8
   27880:	add	r1, sp, #4736	; 0x1280
   27884:	add	r1, r1, #16
   27888:	and	r2, r2, r6
   2788c:	and	r3, r3, r7
   27890:	mov	r6, r2
   27894:	mov	r7, r3
   27898:	ldrd	r2, [sp, #152]	; 0x98
   2789c:	eor	r2, r2, r6
   278a0:	eor	r3, r3, r7
   278a4:	mov	r6, r2
   278a8:	mov	r7, r3
   278ac:	ldrd	r2, [sp, #16]
   278b0:	adds	r2, r2, r4
   278b4:	adc	r3, r3, r5
   278b8:	adds	r8, r8, r2
   278bc:	adc	r9, r9, r3
   278c0:	ldr	r3, [sp, #168]	; 0xa8
   278c4:	ldr	r2, [sp, #172]	; 0xac
   278c8:	adds	r8, r8, r6
   278cc:	lsr	r3, r3, #14
   278d0:	orr	r3, r3, r2, lsl #18
   278d4:	add	r2, sp, #4736	; 0x1280
   278d8:	add	r2, r2, #8
   278dc:	str	r3, [r2]
   278e0:	ldr	r3, [sp, #172]	; 0xac
   278e4:	ldr	r2, [sp, #168]	; 0xa8
   278e8:	adc	r9, r9, r7
   278ec:	lsr	r3, r3, #14
   278f0:	orr	r3, r3, r2, lsl #18
   278f4:	add	r2, sp, #4736	; 0x1280
   278f8:	add	r2, r2, #12
   278fc:	str	r3, [r2]
   27900:	ldr	r3, [sp, #168]	; 0xa8
   27904:	ldr	r2, [sp, #172]	; 0xac
   27908:	lsr	r3, r3, #18
   2790c:	orr	r3, r3, r2, lsl #14
   27910:	add	r2, sp, #4736	; 0x1280
   27914:	add	r2, r2, #16
   27918:	str	r3, [r2]
   2791c:	ldr	r3, [sp, #172]	; 0xac
   27920:	ldr	r2, [sp, #168]	; 0xa8
   27924:	lsr	r3, r3, #18
   27928:	orr	r3, r3, r2, lsl #14
   2792c:	add	r2, sp, #4736	; 0x1280
   27930:	add	r2, r2, #20
   27934:	str	r3, [r2]
   27938:	add	r3, sp, #4736	; 0x1280
   2793c:	add	r3, r3, #8
   27940:	ldrd	r0, [r1]
   27944:	ldrd	r2, [r3]
   27948:	eor	r3, r3, r1
   2794c:	ldr	r1, [sp, #172]	; 0xac
   27950:	eor	r2, r2, r0
   27954:	ldr	r0, [sp, #168]	; 0xa8
   27958:	lsl	r1, r1, #23
   2795c:	orr	r1, r1, r0, lsr #9
   27960:	add	r0, sp, #4736	; 0x1280
   27964:	add	r0, r0, #28
   27968:	str	r1, [r0]
   2796c:	ldr	r1, [sp, #168]	; 0xa8
   27970:	ldr	r0, [sp, #172]	; 0xac
   27974:	ldrd	r4, [sp, #144]	; 0x90
   27978:	lsl	r1, r1, #23
   2797c:	orr	r1, r1, r0, lsr #9
   27980:	add	r0, sp, #4736	; 0x1280
   27984:	add	r0, r0, #24
   27988:	str	r1, [r0]
   2798c:	ldrd	r0, [r0]
   27990:	eor	r0, r0, r2
   27994:	eor	r1, r1, r3
   27998:	ldrd	r2, [sp, #128]	; 0x80
   2799c:	adds	r8, r8, r0
   279a0:	adc	r9, r9, r1
   279a4:	adds	r2, r2, r8
   279a8:	adc	r3, r3, r9
   279ac:	add	r1, sp, #4736	; 0x1280
   279b0:	strd	r2, [sp, #176]	; 0xb0
   279b4:	ldr	r3, [sp, #136]	; 0x88
   279b8:	ldr	r2, [sp, #140]	; 0x8c
   279bc:	add	r1, r1, #40	; 0x28
   279c0:	lsr	r3, r3, #28
   279c4:	orr	r3, r3, r2, lsl #4
   279c8:	add	r2, sp, #4736	; 0x1280
   279cc:	add	r2, r2, #32
   279d0:	str	r3, [r2]
   279d4:	ldr	r3, [sp, #140]	; 0x8c
   279d8:	ldr	r2, [sp, #136]	; 0x88
   279dc:	lsr	r3, r3, #28
   279e0:	orr	r3, r3, r2, lsl #4
   279e4:	add	r2, sp, #4736	; 0x1280
   279e8:	add	r2, r2, #36	; 0x24
   279ec:	str	r3, [r2]
   279f0:	ldr	r3, [sp, #140]	; 0x8c
   279f4:	ldr	r2, [sp, #136]	; 0x88
   279f8:	lsl	r3, r3, #30
   279fc:	orr	r3, r3, r2, lsr #2
   27a00:	add	r2, sp, #4736	; 0x1280
   27a04:	add	r2, r2, #44	; 0x2c
   27a08:	str	r3, [r2]
   27a0c:	ldr	r3, [sp, #136]	; 0x88
   27a10:	ldr	r2, [sp, #140]	; 0x8c
   27a14:	lsl	r3, r3, #30
   27a18:	orr	r3, r3, r2, lsr #2
   27a1c:	add	r2, sp, #4736	; 0x1280
   27a20:	add	r2, r2, #40	; 0x28
   27a24:	str	r3, [r2]
   27a28:	add	r3, sp, #4736	; 0x1280
   27a2c:	add	r3, r3, #32
   27a30:	ldrd	r0, [r1]
   27a34:	ldrd	r2, [r3]
   27a38:	eor	r3, r3, r1
   27a3c:	ldr	r1, [sp, #140]	; 0x8c
   27a40:	eor	r2, r2, r0
   27a44:	ldr	r0, [sp, #136]	; 0x88
   27a48:	lsl	r1, r1, #25
   27a4c:	orr	r1, r1, r0, lsr #7
   27a50:	add	r0, sp, #4736	; 0x1280
   27a54:	add	r0, r0, #52	; 0x34
   27a58:	str	r1, [r0]
   27a5c:	ldr	r1, [sp, #136]	; 0x88
   27a60:	ldr	r0, [sp, #140]	; 0x8c
   27a64:	lsl	r1, r1, #25
   27a68:	orr	r1, r1, r0, lsr #7
   27a6c:	add	r0, sp, #4736	; 0x1280
   27a70:	add	r0, r0, #48	; 0x30
   27a74:	str	r1, [r0]
   27a78:	ldrd	r0, [r0]
   27a7c:	eor	r0, r0, r2
   27a80:	eor	r1, r1, r3
   27a84:	mov	r2, r0
   27a88:	mov	r3, r1
   27a8c:	ldrd	r0, [sp, #136]	; 0x88
   27a90:	orr	r0, r0, sl
   27a94:	orr	r1, r1, fp
   27a98:	and	r4, r4, r0
   27a9c:	and	r5, r5, r1
   27aa0:	mov	r0, r4
   27aa4:	mov	r1, r5
   27aa8:	ldrd	r4, [sp, #136]	; 0x88
   27aac:	and	r4, r4, sl
   27ab0:	and	r5, r5, fp
   27ab4:	orr	r0, r0, r4
   27ab8:	adds	r0, r0, r2
   27abc:	orr	r1, r1, r5
   27ac0:	adc	r1, r1, r3
   27ac4:	ldr	r3, [sp, #32]
   27ac8:	ldr	r2, [sp, #36]	; 0x24
   27acc:	adds	r6, r0, r8
   27ad0:	lsr	r3, r3, #1
   27ad4:	orr	r3, r3, r2, lsl #31
   27ad8:	add	r2, sp, #4736	; 0x1280
   27adc:	add	r2, r2, #56	; 0x38
   27ae0:	str	r3, [r2]
   27ae4:	ldr	r3, [sp, #36]	; 0x24
   27ae8:	ldr	r2, [sp, #32]
   27aec:	adc	r7, r1, r9
   27af0:	lsr	r3, r3, #1
   27af4:	orr	r3, r3, r2, lsl #31
   27af8:	add	r2, sp, #4736	; 0x1280
   27afc:	add	r2, r2, #60	; 0x3c
   27b00:	str	r3, [r2]
   27b04:	ldr	r3, [sp, #32]
   27b08:	ldr	r2, [sp, #36]	; 0x24
   27b0c:	add	r1, sp, #4800	; 0x12c0
   27b10:	lsr	r3, r3, #8
   27b14:	orr	r3, r3, r2, lsl #24
   27b18:	add	r2, sp, #4800	; 0x12c0
   27b1c:	str	r3, [r2]
   27b20:	ldr	r3, [sp, #36]	; 0x24
   27b24:	ldr	r2, [sp, #32]
   27b28:	lsr	r3, r3, #8
   27b2c:	orr	r3, r3, r2, lsl #24
   27b30:	add	r2, sp, #4800	; 0x12c0
   27b34:	add	r2, r2, #4
   27b38:	str	r3, [r2]
   27b3c:	add	r3, sp, #4736	; 0x1280
   27b40:	add	r3, r3, #56	; 0x38
   27b44:	ldrd	r0, [r1]
   27b48:	ldrd	r2, [r3]
   27b4c:	eor	r3, r3, r1
   27b50:	ldr	r1, [sp, #32]
   27b54:	eor	r2, r2, r0
   27b58:	ldr	r0, [sp, #36]	; 0x24
   27b5c:	lsr	r1, r1, #7
   27b60:	orr	r1, r1, r0, lsl #25
   27b64:	str	r1, [sp, #760]	; 0x2f8
   27b68:	lsr	r1, r0, #7
   27b6c:	str	r1, [sp, #764]	; 0x2fc
   27b70:	add	r1, sp, #760	; 0x2f8
   27b74:	ldrd	r0, [r1]
   27b78:	eor	r0, r0, r2
   27b7c:	eor	r1, r1, r3
   27b80:	mov	r2, r0
   27b84:	mov	r3, r1
   27b88:	ldrd	r0, [sp, #24]
   27b8c:	adds	r0, r0, r2
   27b90:	adc	r1, r1, r3
   27b94:	mov	r2, r0
   27b98:	mov	r3, r1
   27b9c:	ldrd	r0, [sp, #96]	; 0x60
   27ba0:	adds	r0, r0, r2
   27ba4:	adc	r1, r1, r3
   27ba8:	mov	r3, r1
   27bac:	ldr	r1, [sp, #8]
   27bb0:	mov	r2, r0
   27bb4:	ldr	r0, [sp, #12]
   27bb8:	lsr	r1, r1, #19
   27bbc:	orr	r1, r1, r0, lsl #13
   27bc0:	add	r0, sp, #4800	; 0x12c0
   27bc4:	add	r0, r0, #8
   27bc8:	str	r1, [r0]
   27bcc:	ldr	r1, [sp, #12]
   27bd0:	ldr	r0, [sp, #8]
   27bd4:	lsr	r1, r1, #19
   27bd8:	orr	r1, r1, r0, lsl #13
   27bdc:	add	r0, sp, #4800	; 0x12c0
   27be0:	add	r0, r0, #12
   27be4:	str	r1, [r0]
   27be8:	ldr	r1, [sp, #12]
   27bec:	ldr	r0, [sp, #8]
   27bf0:	lsl	r1, r1, #3
   27bf4:	orr	r1, r1, r0, lsr #29
   27bf8:	add	r0, sp, #4800	; 0x12c0
   27bfc:	add	r0, r0, #20
   27c00:	str	r1, [r0]
   27c04:	ldr	r1, [sp, #8]
   27c08:	ldr	r0, [sp, #12]
   27c0c:	lsl	r1, r1, #3
   27c10:	orr	r1, r1, r0, lsr #29
   27c14:	b	27c28 <putc_unlocked@plt+0x168e0>
   27c18:	svcle	0x008eeb99
   27c1c:	strbcs	r7, [r8, -ip, asr #14]
   27c20:	orrs	r4, fp, r8, lsr #17
   27c24:	ldrtcc	fp, [r0], #3253	; 0xcb5
   27c28:	add	r0, sp, #4800	; 0x12c0
   27c2c:	add	r0, r0, #16
   27c30:	str	r1, [r0]
   27c34:	add	r1, sp, #4800	; 0x12c0
   27c38:	add	r1, r1, #8
   27c3c:	ldrd	r4, [lr]
   27c40:	ldrd	r0, [r1]
   27c44:	ldr	lr, [sp, #8]
   27c48:	eor	r0, r0, r4
   27c4c:	ldr	r4, [sp, #12]
   27c50:	lsr	lr, lr, #6
   27c54:	eor	r1, r1, r5
   27c58:	orr	lr, lr, r4, lsl #26
   27c5c:	str	lr, [sp, #768]	; 0x300
   27c60:	lsr	lr, r4, #6
   27c64:	str	lr, [sp, #772]	; 0x304
   27c68:	add	lr, sp, #768	; 0x300
   27c6c:	ldrd	r4, [lr]
   27c70:	add	lr, sp, #4800	; 0x12c0
   27c74:	add	lr, lr, #32
   27c78:	eor	r4, r4, r0
   27c7c:	adds	r4, r2, r4
   27c80:	eor	r5, r5, r1
   27c84:	adc	r5, r3, r5
   27c88:	ldrd	r2, [sp, #160]	; 0xa0
   27c8c:	strd	r4, [sp, #24]
   27c90:	ldrd	r4, [sp, #168]	; 0xa8
   27c94:	sub	r1, pc, #124	; 0x7c
   27c98:	ldrd	r0, [r1]
   27c9c:	eor	r4, r4, r2
   27ca0:	eor	r5, r5, r3
   27ca4:	ldrd	r2, [sp, #176]	; 0xb0
   27ca8:	and	r2, r2, r4
   27cac:	and	r3, r3, r5
   27cb0:	mov	r4, r2
   27cb4:	mov	r5, r3
   27cb8:	ldrd	r2, [sp, #160]	; 0xa0
   27cbc:	eor	r2, r2, r4
   27cc0:	eor	r3, r3, r5
   27cc4:	mov	r4, r2
   27cc8:	mov	r5, r3
   27ccc:	ldrd	r2, [sp, #24]
   27cd0:	adds	r2, r2, r0
   27cd4:	adc	r3, r3, r1
   27cd8:	mov	r0, r2
   27cdc:	mov	r1, r3
   27ce0:	ldrd	r2, [sp, #152]	; 0x98
   27ce4:	adds	r2, r2, r0
   27ce8:	adc	r3, r3, r1
   27cec:	adds	r0, r2, r4
   27cf0:	adc	r1, r3, r5
   27cf4:	ldr	r3, [sp, #176]	; 0xb0
   27cf8:	ldr	r2, [sp, #180]	; 0xb4
   27cfc:	lsr	r3, r3, #14
   27d00:	orr	r3, r3, r2, lsl #18
   27d04:	add	r2, sp, #4800	; 0x12c0
   27d08:	add	r2, r2, #24
   27d0c:	str	r3, [r2]
   27d10:	ldr	r3, [sp, #180]	; 0xb4
   27d14:	ldr	r2, [sp, #176]	; 0xb0
   27d18:	lsr	r3, r3, #14
   27d1c:	orr	r3, r3, r2, lsl #18
   27d20:	add	r2, sp, #4800	; 0x12c0
   27d24:	add	r2, r2, #28
   27d28:	str	r3, [r2]
   27d2c:	ldr	r3, [sp, #176]	; 0xb0
   27d30:	ldr	r2, [sp, #180]	; 0xb4
   27d34:	lsr	r3, r3, #18
   27d38:	orr	r3, r3, r2, lsl #14
   27d3c:	add	r2, sp, #4800	; 0x12c0
   27d40:	add	r2, r2, #32
   27d44:	str	r3, [r2]
   27d48:	ldr	r3, [sp, #180]	; 0xb4
   27d4c:	ldr	r2, [sp, #176]	; 0xb0
   27d50:	lsr	r3, r3, #18
   27d54:	orr	r3, r3, r2, lsl #14
   27d58:	add	r2, sp, #4800	; 0x12c0
   27d5c:	add	r2, r2, #36	; 0x24
   27d60:	str	r3, [r2]
   27d64:	add	r3, sp, #4800	; 0x12c0
   27d68:	add	r3, r3, #24
   27d6c:	ldrd	r4, [lr]
   27d70:	ldrd	r2, [r3]
   27d74:	ldr	lr, [sp, #180]	; 0xb4
   27d78:	eor	r2, r2, r4
   27d7c:	ldr	r4, [sp, #176]	; 0xb0
   27d80:	lsl	lr, lr, #23
   27d84:	eor	r3, r3, r5
   27d88:	orr	lr, lr, r4, lsr #9
   27d8c:	add	r4, sp, #4800	; 0x12c0
   27d90:	add	r4, r4, #44	; 0x2c
   27d94:	str	lr, [r4]
   27d98:	ldr	lr, [sp, #176]	; 0xb0
   27d9c:	ldr	r4, [sp, #180]	; 0xb4
   27da0:	lsl	lr, lr, #23
   27da4:	orr	lr, lr, r4, lsr #9
   27da8:	add	r4, sp, #4800	; 0x12c0
   27dac:	add	r4, r4, #40	; 0x28
   27db0:	str	lr, [r4]
   27db4:	ldrd	r4, [r4]
   27db8:	add	lr, sp, #4800	; 0x12c0
   27dbc:	add	lr, lr, #56	; 0x38
   27dc0:	eor	r4, r4, r2
   27dc4:	add	r2, sp, #4800	; 0x12c0
   27dc8:	eor	r5, r5, r3
   27dcc:	add	r2, r2, #48	; 0x30
   27dd0:	lsr	r3, r6, #28
   27dd4:	orr	r3, r3, r7, lsl #4
   27dd8:	str	r3, [r2]
   27ddc:	add	r2, sp, #4800	; 0x12c0
   27de0:	lsr	r3, r7, #28
   27de4:	add	r2, r2, #52	; 0x34
   27de8:	orr	r3, r3, r6, lsl #4
   27dec:	str	r3, [r2]
   27df0:	add	r2, sp, #4800	; 0x12c0
   27df4:	lsl	r3, r7, #30
   27df8:	add	r2, r2, #60	; 0x3c
   27dfc:	orr	r3, r3, r6, lsr #2
   27e00:	str	r3, [r2]
   27e04:	add	r2, sp, #4800	; 0x12c0
   27e08:	lsl	r3, r6, #30
   27e0c:	add	r2, r2, #56	; 0x38
   27e10:	orr	r3, r3, r7, lsr #2
   27e14:	str	r3, [r2]
   27e18:	add	r3, sp, #4800	; 0x12c0
   27e1c:	add	r3, r3, #48	; 0x30
   27e20:	adds	r0, r0, r4
   27e24:	adc	r1, r1, r5
   27e28:	ldrd	r2, [r3]
   27e2c:	ldrd	r4, [lr]
   27e30:	lsl	lr, r7, #25
   27e34:	orr	lr, lr, r6, lsr #7
   27e38:	eor	r2, r2, r4
   27e3c:	add	r4, sp, #4864	; 0x1300
   27e40:	add	r4, r4, #4
   27e44:	str	lr, [r4]
   27e48:	lsl	lr, r6, #25
   27e4c:	add	r4, sp, #4864	; 0x1300
   27e50:	orr	lr, lr, r7, lsr #7
   27e54:	eor	r3, r3, r5
   27e58:	str	lr, [r4]
   27e5c:	ldrd	r4, [r4]
   27e60:	ldrd	r8, [sp, #144]	; 0x90
   27e64:	add	lr, sp, #4864	; 0x1300
   27e68:	eor	r4, r4, r2
   27e6c:	eor	r5, r5, r3
   27e70:	adds	r8, r8, r0
   27e74:	strd	r4, [sp, #128]	; 0x80
   27e78:	ldrd	r4, [sp, #136]	; 0x88
   27e7c:	adc	r9, r9, r1
   27e80:	add	lr, lr, #32
   27e84:	orr	r4, r4, r6
   27e88:	orr	r5, r5, r7
   27e8c:	and	r2, r4, sl
   27e90:	and	r3, r5, fp
   27e94:	ldrd	r4, [sp, #136]	; 0x88
   27e98:	and	r4, r4, r6
   27e9c:	and	r5, r5, r7
   27ea0:	orr	r2, r2, r4
   27ea4:	orr	r3, r3, r5
   27ea8:	mov	r4, r2
   27eac:	mov	r5, r3
   27eb0:	ldrd	r2, [sp, #128]	; 0x80
   27eb4:	adds	r2, r2, r4
   27eb8:	adc	r3, r3, r5
   27ebc:	adds	r2, r2, r0
   27ec0:	adc	r3, r3, r1
   27ec4:	add	r1, sp, #4864	; 0x1300
   27ec8:	strd	r2, [sp, #128]	; 0x80
   27ecc:	ldr	r3, [sp, #40]	; 0x28
   27ed0:	ldr	r2, [sp, #44]	; 0x2c
   27ed4:	add	r1, r1, #16
   27ed8:	lsr	r3, r3, #1
   27edc:	orr	r3, r3, r2, lsl #31
   27ee0:	add	r2, sp, #4864	; 0x1300
   27ee4:	add	r2, r2, #8
   27ee8:	str	r3, [r2]
   27eec:	ldr	r3, [sp, #44]	; 0x2c
   27ef0:	ldr	r2, [sp, #40]	; 0x28
   27ef4:	lsr	r3, r3, #1
   27ef8:	orr	r3, r3, r2, lsl #31
   27efc:	add	r2, sp, #4864	; 0x1300
   27f00:	add	r2, r2, #12
   27f04:	str	r3, [r2]
   27f08:	ldr	r3, [sp, #40]	; 0x28
   27f0c:	ldr	r2, [sp, #44]	; 0x2c
   27f10:	lsr	r3, r3, #8
   27f14:	orr	r3, r3, r2, lsl #24
   27f18:	add	r2, sp, #4864	; 0x1300
   27f1c:	add	r2, r2, #16
   27f20:	str	r3, [r2]
   27f24:	ldr	r3, [sp, #44]	; 0x2c
   27f28:	ldr	r2, [sp, #40]	; 0x28
   27f2c:	lsr	r3, r3, #8
   27f30:	orr	r3, r3, r2, lsl #24
   27f34:	add	r2, sp, #4864	; 0x1300
   27f38:	add	r2, r2, #20
   27f3c:	str	r3, [r2]
   27f40:	add	r3, sp, #4864	; 0x1300
   27f44:	add	r3, r3, #8
   27f48:	ldrd	r0, [r1]
   27f4c:	ldrd	r2, [r3]
   27f50:	eor	r3, r3, r1
   27f54:	ldr	r1, [sp, #40]	; 0x28
   27f58:	eor	r2, r2, r0
   27f5c:	ldr	r0, [sp, #44]	; 0x2c
   27f60:	lsr	r1, r1, #7
   27f64:	orr	r1, r1, r0, lsl #25
   27f68:	str	r1, [sp, #776]	; 0x308
   27f6c:	lsr	r1, r0, #7
   27f70:	str	r1, [sp, #780]	; 0x30c
   27f74:	add	r1, sp, #776	; 0x308
   27f78:	ldrd	r0, [r1]
   27f7c:	eor	r0, r0, r2
   27f80:	eor	r1, r1, r3
   27f84:	mov	r2, r0
   27f88:	mov	r3, r1
   27f8c:	ldrd	r0, [sp, #32]
   27f90:	adds	r0, r0, r2
   27f94:	adc	r1, r1, r3
   27f98:	mov	r2, r0
   27f9c:	mov	r3, r1
   27fa0:	ldrd	r0, [sp, #104]	; 0x68
   27fa4:	adds	r0, r0, r2
   27fa8:	adc	r1, r1, r3
   27fac:	mov	r3, r1
   27fb0:	ldr	r1, [sp, #16]
   27fb4:	mov	r2, r0
   27fb8:	ldr	r0, [sp, #20]
   27fbc:	lsr	r1, r1, #19
   27fc0:	orr	r1, r1, r0, lsl #13
   27fc4:	add	r0, sp, #4864	; 0x1300
   27fc8:	add	r0, r0, #24
   27fcc:	str	r1, [r0]
   27fd0:	ldr	r1, [sp, #20]
   27fd4:	ldr	r0, [sp, #16]
   27fd8:	lsr	r1, r1, #19
   27fdc:	orr	r1, r1, r0, lsl #13
   27fe0:	add	r0, sp, #4864	; 0x1300
   27fe4:	add	r0, r0, #28
   27fe8:	str	r1, [r0]
   27fec:	ldr	r1, [sp, #20]
   27ff0:	ldr	r0, [sp, #16]
   27ff4:	lsl	r1, r1, #3
   27ff8:	orr	r1, r1, r0, lsr #29
   27ffc:	add	r0, sp, #4864	; 0x1300
   28000:	add	r0, r0, #36	; 0x24
   28004:	str	r1, [r0]
   28008:	ldr	r1, [sp, #16]
   2800c:	ldr	r0, [sp, #20]
   28010:	lsl	r1, r1, #3
   28014:	orr	r1, r1, r0, lsr #29
   28018:	add	r0, sp, #4864	; 0x1300
   2801c:	add	r0, r0, #32
   28020:	str	r1, [r0]
   28024:	add	r1, sp, #4864	; 0x1300
   28028:	add	r1, r1, #24
   2802c:	ldrd	r4, [lr]
   28030:	ldrd	r0, [r1]
   28034:	ldr	lr, [sp, #16]
   28038:	eor	r0, r0, r4
   2803c:	ldr	r4, [sp, #20]
   28040:	lsr	lr, lr, #6
   28044:	eor	r1, r1, r5
   28048:	orr	lr, lr, r4, lsl #26
   2804c:	str	lr, [sp, #784]	; 0x310
   28050:	lsr	lr, r4, #6
   28054:	str	lr, [sp, #788]	; 0x314
   28058:	add	lr, sp, #784	; 0x310
   2805c:	ldrd	r4, [lr]
   28060:	add	lr, sp, #4864	; 0x1300
   28064:	add	lr, lr, #48	; 0x30
   28068:	eor	r4, r4, r0
   2806c:	adds	r4, r2, r4
   28070:	eor	r5, r5, r1
   28074:	adc	r5, r3, r5
   28078:	ldrd	r0, [sp, #176]	; 0xb0
   2807c:	ldrd	r2, [sp, #168]	; 0xa8
   28080:	strd	r4, [sp, #32]
   28084:	eor	r2, r2, r0
   28088:	eor	r3, r3, r1
   2808c:	ldrd	r0, [sp, #168]	; 0xa8
   28090:	and	r2, r2, r8
   28094:	and	r3, r3, r9
   28098:	eor	r0, r0, r2
   2809c:	eor	r1, r1, r3
   280a0:	mov	r2, r0
   280a4:	mov	r3, r1
   280a8:	add	r1, pc, #928	; 0x3a0
   280ac:	ldrd	r0, [r1]
   280b0:	adds	r4, r4, r0
   280b4:	adc	r5, r5, r1
   280b8:	mov	r0, r4
   280bc:	mov	r1, r5
   280c0:	ldrd	r4, [sp, #160]	; 0xa0
   280c4:	adds	r4, r4, r0
   280c8:	adc	r5, r5, r1
   280cc:	adds	r0, r4, r2
   280d0:	add	r2, sp, #4864	; 0x1300
   280d4:	adc	r1, r5, r3
   280d8:	add	r2, r2, #40	; 0x28
   280dc:	lsr	r3, r8, #14
   280e0:	orr	r3, r3, r9, lsl #18
   280e4:	str	r3, [r2]
   280e8:	add	r2, sp, #4864	; 0x1300
   280ec:	lsr	r3, r9, #14
   280f0:	add	r2, r2, #44	; 0x2c
   280f4:	orr	r3, r3, r8, lsl #18
   280f8:	str	r3, [r2]
   280fc:	add	r2, sp, #4864	; 0x1300
   28100:	lsr	r3, r8, #18
   28104:	add	r2, r2, #48	; 0x30
   28108:	orr	r3, r3, r9, lsl #14
   2810c:	str	r3, [r2]
   28110:	add	r2, sp, #4864	; 0x1300
   28114:	lsr	r3, r9, #18
   28118:	add	r2, r2, #52	; 0x34
   2811c:	orr	r3, r3, r8, lsl #14
   28120:	str	r3, [r2]
   28124:	add	r3, sp, #4864	; 0x1300
   28128:	add	r3, r3, #40	; 0x28
   2812c:	ldrd	r2, [r3]
   28130:	ldrd	r4, [lr]
   28134:	lsl	lr, r9, #23
   28138:	orr	lr, lr, r8, lsr #9
   2813c:	eor	r2, r2, r4
   28140:	add	r4, sp, #4864	; 0x1300
   28144:	add	r4, r4, #60	; 0x3c
   28148:	str	lr, [r4]
   2814c:	add	r4, sp, #4864	; 0x1300
   28150:	lsl	lr, r8, #23
   28154:	add	r4, r4, #56	; 0x38
   28158:	orr	lr, lr, r9, lsr #9
   2815c:	str	lr, [r4]
   28160:	eor	r3, r3, r5
   28164:	ldrd	r4, [r4]
   28168:	add	lr, sp, #4928	; 0x1340
   2816c:	add	lr, lr, #8
   28170:	eor	r4, r4, r2
   28174:	adds	r0, r0, r4
   28178:	eor	r5, r5, r3
   2817c:	adc	r1, r1, r5
   28180:	adds	r2, sl, r0
   28184:	adc	r3, fp, r1
   28188:	ldrd	sl, [sp, #136]	; 0x88
   2818c:	strd	r2, [sp, #152]	; 0x98
   28190:	ldr	r3, [sp, #128]	; 0x80
   28194:	ldr	r2, [sp, #132]	; 0x84
   28198:	lsr	r3, r3, #28
   2819c:	orr	r3, r3, r2, lsl #4
   281a0:	add	r2, sp, #4928	; 0x1340
   281a4:	str	r3, [r2]
   281a8:	ldr	r3, [sp, #132]	; 0x84
   281ac:	ldr	r2, [sp, #128]	; 0x80
   281b0:	lsr	r3, r3, #28
   281b4:	orr	r3, r3, r2, lsl #4
   281b8:	add	r2, sp, #4928	; 0x1340
   281bc:	add	r2, r2, #4
   281c0:	str	r3, [r2]
   281c4:	ldr	r3, [sp, #132]	; 0x84
   281c8:	ldr	r2, [sp, #128]	; 0x80
   281cc:	lsl	r3, r3, #30
   281d0:	orr	r3, r3, r2, lsr #2
   281d4:	add	r2, sp, #4928	; 0x1340
   281d8:	add	r2, r2, #12
   281dc:	str	r3, [r2]
   281e0:	ldr	r3, [sp, #128]	; 0x80
   281e4:	ldr	r2, [sp, #132]	; 0x84
   281e8:	lsl	r3, r3, #30
   281ec:	orr	r3, r3, r2, lsr #2
   281f0:	add	r2, sp, #4928	; 0x1340
   281f4:	add	r2, r2, #8
   281f8:	str	r3, [r2]
   281fc:	add	r3, sp, #4928	; 0x1340
   28200:	ldrd	r4, [lr]
   28204:	ldrd	r2, [r3]
   28208:	ldr	lr, [sp, #132]	; 0x84
   2820c:	eor	r2, r2, r4
   28210:	ldr	r4, [sp, #128]	; 0x80
   28214:	lsl	lr, lr, #25
   28218:	eor	r3, r3, r5
   2821c:	orr	lr, lr, r4, lsr #7
   28220:	add	r4, sp, #4928	; 0x1340
   28224:	add	r4, r4, #20
   28228:	str	lr, [r4]
   2822c:	ldr	lr, [sp, #128]	; 0x80
   28230:	ldr	r4, [sp, #132]	; 0x84
   28234:	lsl	lr, lr, #25
   28238:	orr	lr, lr, r4, lsr #7
   2823c:	add	r4, sp, #4928	; 0x1340
   28240:	add	r4, r4, #16
   28244:	str	lr, [r4]
   28248:	ldrd	r4, [r4]
   2824c:	add	lr, sp, #4928	; 0x1340
   28250:	add	lr, lr, #48	; 0x30
   28254:	eor	r4, r4, r2
   28258:	eor	r5, r5, r3
   2825c:	mov	r2, r4
   28260:	mov	r3, r5
   28264:	ldrd	r4, [sp, #128]	; 0x80
   28268:	orr	r4, r4, r6
   2826c:	orr	r5, r5, r7
   28270:	and	sl, sl, r4
   28274:	and	fp, fp, r5
   28278:	mov	r4, sl
   2827c:	mov	r5, fp
   28280:	ldrd	sl, [sp, #128]	; 0x80
   28284:	and	sl, sl, r6
   28288:	and	fp, fp, r7
   2828c:	orr	r4, r4, sl
   28290:	adds	r4, r4, r2
   28294:	orr	r5, r5, fp
   28298:	adc	r5, r5, r3
   2829c:	adds	r2, r4, r0
   282a0:	adc	r3, r5, r1
   282a4:	add	r1, sp, #4928	; 0x1340
   282a8:	strd	r2, [sp, #144]	; 0x90
   282ac:	ldr	r3, [sp, #48]	; 0x30
   282b0:	ldr	r2, [sp, #52]	; 0x34
   282b4:	add	r1, r1, #32
   282b8:	lsr	r3, r3, #1
   282bc:	orr	r3, r3, r2, lsl #31
   282c0:	add	r2, sp, #4928	; 0x1340
   282c4:	add	r2, r2, #24
   282c8:	str	r3, [r2]
   282cc:	ldr	r3, [sp, #52]	; 0x34
   282d0:	ldr	r2, [sp, #48]	; 0x30
   282d4:	lsr	r3, r3, #1
   282d8:	orr	r3, r3, r2, lsl #31
   282dc:	add	r2, sp, #4928	; 0x1340
   282e0:	add	r2, r2, #28
   282e4:	str	r3, [r2]
   282e8:	ldr	r3, [sp, #48]	; 0x30
   282ec:	ldr	r2, [sp, #52]	; 0x34
   282f0:	lsr	r3, r3, #8
   282f4:	orr	r3, r3, r2, lsl #24
   282f8:	add	r2, sp, #4928	; 0x1340
   282fc:	add	r2, r2, #32
   28300:	str	r3, [r2]
   28304:	ldr	r3, [sp, #52]	; 0x34
   28308:	ldr	r2, [sp, #48]	; 0x30
   2830c:	lsr	r3, r3, #8
   28310:	orr	r3, r3, r2, lsl #24
   28314:	add	r2, sp, #4928	; 0x1340
   28318:	add	r2, r2, #36	; 0x24
   2831c:	str	r3, [r2]
   28320:	add	r3, sp, #4928	; 0x1340
   28324:	add	r3, r3, #24
   28328:	ldrd	r0, [r1]
   2832c:	ldrd	r2, [r3]
   28330:	eor	r3, r3, r1
   28334:	ldr	r1, [sp, #48]	; 0x30
   28338:	eor	r2, r2, r0
   2833c:	ldr	r0, [sp, #52]	; 0x34
   28340:	lsr	r1, r1, #7
   28344:	orr	r1, r1, r0, lsl #25
   28348:	str	r1, [sp, #792]	; 0x318
   2834c:	lsr	r1, r0, #7
   28350:	str	r1, [sp, #796]	; 0x31c
   28354:	add	r1, sp, #792	; 0x318
   28358:	ldrd	r0, [r1]
   2835c:	eor	r0, r0, r2
   28360:	eor	r1, r1, r3
   28364:	mov	r2, r0
   28368:	mov	r3, r1
   2836c:	ldrd	r0, [sp, #40]	; 0x28
   28370:	adds	r0, r0, r2
   28374:	adc	r1, r1, r3
   28378:	mov	r2, r0
   2837c:	mov	r3, r1
   28380:	ldrd	r0, [sp, #112]	; 0x70
   28384:	adds	r0, r0, r2
   28388:	adc	r1, r1, r3
   2838c:	mov	r3, r1
   28390:	ldr	r1, [sp, #24]
   28394:	mov	r2, r0
   28398:	ldr	r0, [sp, #28]
   2839c:	lsr	r1, r1, #19
   283a0:	orr	r1, r1, r0, lsl #13
   283a4:	add	r0, sp, #4928	; 0x1340
   283a8:	add	r0, r0, #40	; 0x28
   283ac:	str	r1, [r0]
   283b0:	ldr	r1, [sp, #28]
   283b4:	ldr	r0, [sp, #24]
   283b8:	lsr	r1, r1, #19
   283bc:	orr	r1, r1, r0, lsl #13
   283c0:	add	r0, sp, #4928	; 0x1340
   283c4:	add	r0, r0, #44	; 0x2c
   283c8:	str	r1, [r0]
   283cc:	ldr	r1, [sp, #28]
   283d0:	ldr	r0, [sp, #24]
   283d4:	lsl	r1, r1, #3
   283d8:	orr	r1, r1, r0, lsr #29
   283dc:	add	r0, sp, #4928	; 0x1340
   283e0:	add	r0, r0, #52	; 0x34
   283e4:	str	r1, [r0]
   283e8:	ldr	r1, [sp, #24]
   283ec:	ldr	r0, [sp, #28]
   283f0:	lsl	r1, r1, #3
   283f4:	orr	r1, r1, r0, lsr #29
   283f8:	add	r0, sp, #4928	; 0x1340
   283fc:	add	r0, r0, #48	; 0x30
   28400:	str	r1, [r0]
   28404:	add	r1, sp, #4928	; 0x1340
   28408:	add	r1, r1, #40	; 0x28
   2840c:	ldrd	r0, [r1]
   28410:	ldrd	r4, [lr]
   28414:	ldr	lr, [sp, #24]
   28418:	ldrd	sl, [sp, #168]	; 0xa8
   2841c:	eor	r0, r0, r4
   28420:	ldr	r4, [sp, #28]
   28424:	lsr	lr, lr, #6
   28428:	eor	r1, r1, r5
   2842c:	orr	lr, lr, r4, lsl #26
   28430:	str	lr, [sp, #800]	; 0x320
   28434:	lsr	lr, r4, #6
   28438:	str	lr, [sp, #804]	; 0x324
   2843c:	add	lr, sp, #800	; 0x320
   28440:	ldrd	r4, [lr]
   28444:	add	lr, sp, #5056	; 0x13c0
   28448:	b	28460 <putc_unlocked@plt+0x17118>
   2844c:	nop			; (mov r0, r0)
   28450:	strbgt	r5, [r9, #2659]	; 0xa63
   28454:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   28458:	movt	r8, #6859	; 0x1acb
   2845c:	vfnmami.f32	s21, s16, s20
   28460:	eor	r4, r4, r0
   28464:	adds	r4, r2, r4
   28468:	eor	r5, r5, r1
   2846c:	adc	r5, r3, r5
   28470:	ldrd	r2, [sp, #152]	; 0x98
   28474:	strd	r4, [sp, #40]	; 0x28
   28478:	ldrd	r4, [sp, #176]	; 0xb0
   2847c:	sub	r1, pc, #44	; 0x2c
   28480:	ldrd	r0, [r1]
   28484:	eor	r4, r4, r8
   28488:	eor	r5, r5, r9
   2848c:	and	r2, r2, r4
   28490:	and	r3, r3, r5
   28494:	mov	r4, r2
   28498:	mov	r5, r3
   2849c:	ldrd	r2, [sp, #176]	; 0xb0
   284a0:	eor	r2, r2, r4
   284a4:	eor	r3, r3, r5
   284a8:	mov	r4, r2
   284ac:	mov	r5, r3
   284b0:	ldrd	r2, [sp, #40]	; 0x28
   284b4:	adds	r2, r2, r0
   284b8:	adc	r3, r3, r1
   284bc:	adds	sl, sl, r2
   284c0:	adc	fp, fp, r3
   284c4:	ldr	r3, [sp, #152]	; 0x98
   284c8:	ldr	r2, [sp, #156]	; 0x9c
   284cc:	add	r1, sp, #4992	; 0x1380
   284d0:	lsr	r3, r3, #14
   284d4:	orr	r3, r3, r2, lsl #18
   284d8:	add	r2, sp, #4928	; 0x1340
   284dc:	add	r2, r2, #56	; 0x38
   284e0:	str	r3, [r2]
   284e4:	ldr	r3, [sp, #156]	; 0x9c
   284e8:	ldr	r2, [sp, #152]	; 0x98
   284ec:	adds	sl, sl, r4
   284f0:	lsr	r3, r3, #14
   284f4:	orr	r3, r3, r2, lsl #18
   284f8:	add	r2, sp, #4928	; 0x1340
   284fc:	add	r2, r2, #60	; 0x3c
   28500:	str	r3, [r2]
   28504:	ldr	r3, [sp, #152]	; 0x98
   28508:	ldr	r2, [sp, #156]	; 0x9c
   2850c:	adc	fp, fp, r5
   28510:	lsr	r3, r3, #18
   28514:	orr	r3, r3, r2, lsl #14
   28518:	add	r2, sp, #4992	; 0x1380
   2851c:	str	r3, [r2]
   28520:	ldr	r3, [sp, #156]	; 0x9c
   28524:	ldr	r2, [sp, #152]	; 0x98
   28528:	lsr	r3, r3, #18
   2852c:	orr	r3, r3, r2, lsl #14
   28530:	add	r2, sp, #4992	; 0x1380
   28534:	add	r2, r2, #4
   28538:	str	r3, [r2]
   2853c:	add	r3, sp, #4928	; 0x1340
   28540:	add	r3, r3, #56	; 0x38
   28544:	ldrd	r0, [r1]
   28548:	ldrd	r2, [r3]
   2854c:	eor	r3, r3, r1
   28550:	ldr	r1, [sp, #156]	; 0x9c
   28554:	eor	r2, r2, r0
   28558:	ldr	r0, [sp, #152]	; 0x98
   2855c:	lsl	r1, r1, #23
   28560:	orr	r1, r1, r0, lsr #9
   28564:	add	r0, sp, #4992	; 0x1380
   28568:	add	r0, r0, #12
   2856c:	str	r1, [r0]
   28570:	ldr	r1, [sp, #152]	; 0x98
   28574:	ldr	r0, [sp, #156]	; 0x9c
   28578:	lsl	r1, r1, #23
   2857c:	orr	r1, r1, r0, lsr #9
   28580:	add	r0, sp, #4992	; 0x1380
   28584:	add	r0, r0, #8
   28588:	str	r1, [r0]
   2858c:	ldrd	r0, [r0]
   28590:	ldrd	r4, [sp, #144]	; 0x90
   28594:	eor	r0, r0, r2
   28598:	eor	r1, r1, r3
   2859c:	ldrd	r2, [sp, #136]	; 0x88
   285a0:	adds	sl, sl, r0
   285a4:	adc	fp, fp, r1
   285a8:	adds	r2, r2, sl
   285ac:	adc	r3, r3, fp
   285b0:	add	r1, sp, #4992	; 0x1380
   285b4:	strd	r2, [sp, #160]	; 0xa0
   285b8:	ldr	r3, [sp, #144]	; 0x90
   285bc:	ldr	r2, [sp, #148]	; 0x94
   285c0:	add	r1, r1, #24
   285c4:	lsr	r3, r3, #28
   285c8:	orr	r3, r3, r2, lsl #4
   285cc:	add	r2, sp, #4992	; 0x1380
   285d0:	add	r2, r2, #16
   285d4:	str	r3, [r2]
   285d8:	ldr	r3, [sp, #148]	; 0x94
   285dc:	ldr	r2, [sp, #144]	; 0x90
   285e0:	lsr	r3, r3, #28
   285e4:	orr	r3, r3, r2, lsl #4
   285e8:	add	r2, sp, #4992	; 0x1380
   285ec:	add	r2, r2, #20
   285f0:	str	r3, [r2]
   285f4:	ldr	r3, [sp, #148]	; 0x94
   285f8:	ldr	r2, [sp, #144]	; 0x90
   285fc:	lsl	r3, r3, #30
   28600:	orr	r3, r3, r2, lsr #2
   28604:	add	r2, sp, #4992	; 0x1380
   28608:	add	r2, r2, #28
   2860c:	str	r3, [r2]
   28610:	ldr	r3, [sp, #144]	; 0x90
   28614:	ldr	r2, [sp, #148]	; 0x94
   28618:	lsl	r3, r3, #30
   2861c:	orr	r3, r3, r2, lsr #2
   28620:	add	r2, sp, #4992	; 0x1380
   28624:	add	r2, r2, #24
   28628:	str	r3, [r2]
   2862c:	add	r3, sp, #4992	; 0x1380
   28630:	add	r3, r3, #16
   28634:	ldrd	r0, [r1]
   28638:	ldrd	r2, [r3]
   2863c:	eor	r3, r3, r1
   28640:	ldr	r1, [sp, #148]	; 0x94
   28644:	eor	r2, r2, r0
   28648:	ldr	r0, [sp, #144]	; 0x90
   2864c:	lsl	r1, r1, #25
   28650:	orr	r1, r1, r0, lsr #7
   28654:	add	r0, sp, #4992	; 0x1380
   28658:	add	r0, r0, #36	; 0x24
   2865c:	str	r1, [r0]
   28660:	ldr	r1, [sp, #144]	; 0x90
   28664:	ldr	r0, [sp, #148]	; 0x94
   28668:	lsl	r1, r1, #25
   2866c:	orr	r1, r1, r0, lsr #7
   28670:	add	r0, sp, #4992	; 0x1380
   28674:	add	r0, r0, #32
   28678:	str	r1, [r0]
   2867c:	ldrd	r0, [r0]
   28680:	eor	r0, r0, r2
   28684:	eor	r1, r1, r3
   28688:	ldrd	r2, [sp, #144]	; 0x90
   2868c:	strd	r0, [sp, #136]	; 0x88
   28690:	ldrd	r0, [sp, #128]	; 0x80
   28694:	orr	r0, r0, r4
   28698:	orr	r1, r1, r5
   2869c:	ldrd	r4, [sp, #128]	; 0x80
   286a0:	and	r0, r0, r6
   286a4:	and	r1, r1, r7
   286a8:	and	r4, r4, r2
   286ac:	and	r5, r5, r3
   286b0:	ldrd	r2, [sp, #136]	; 0x88
   286b4:	orr	r0, r0, r4
   286b8:	orr	r1, r1, r5
   286bc:	adds	r2, r2, r0
   286c0:	adc	r3, r3, r1
   286c4:	adds	sl, sl, r2
   286c8:	adc	fp, fp, r3
   286cc:	ldr	r3, [sp, #56]	; 0x38
   286d0:	ldr	r2, [sp, #60]	; 0x3c
   286d4:	add	r1, sp, #4992	; 0x1380
   286d8:	lsr	r3, r3, #1
   286dc:	orr	r3, r3, r2, lsl #31
   286e0:	add	r2, sp, #4992	; 0x1380
   286e4:	add	r2, r2, #40	; 0x28
   286e8:	str	r3, [r2]
   286ec:	ldr	r3, [sp, #60]	; 0x3c
   286f0:	ldr	r2, [sp, #56]	; 0x38
   286f4:	add	r1, r1, #48	; 0x30
   286f8:	lsr	r3, r3, #1
   286fc:	orr	r3, r3, r2, lsl #31
   28700:	add	r2, sp, #4992	; 0x1380
   28704:	add	r2, r2, #44	; 0x2c
   28708:	str	r3, [r2]
   2870c:	ldr	r3, [sp, #56]	; 0x38
   28710:	ldr	r2, [sp, #60]	; 0x3c
   28714:	lsr	r3, r3, #8
   28718:	orr	r3, r3, r2, lsl #24
   2871c:	add	r2, sp, #4992	; 0x1380
   28720:	add	r2, r2, #48	; 0x30
   28724:	str	r3, [r2]
   28728:	ldr	r3, [sp, #60]	; 0x3c
   2872c:	ldr	r2, [sp, #56]	; 0x38
   28730:	lsr	r3, r3, #8
   28734:	orr	r3, r3, r2, lsl #24
   28738:	add	r2, sp, #4992	; 0x1380
   2873c:	add	r2, r2, #52	; 0x34
   28740:	str	r3, [r2]
   28744:	add	r3, sp, #4992	; 0x1380
   28748:	add	r3, r3, #40	; 0x28
   2874c:	ldrd	r0, [r1]
   28750:	ldrd	r2, [r3]
   28754:	eor	r3, r3, r1
   28758:	ldr	r1, [sp, #56]	; 0x38
   2875c:	eor	r2, r2, r0
   28760:	ldr	r0, [sp, #60]	; 0x3c
   28764:	lsr	r1, r1, #7
   28768:	orr	r1, r1, r0, lsl #25
   2876c:	str	r1, [sp, #808]	; 0x328
   28770:	lsr	r1, r0, #7
   28774:	str	r1, [sp, #812]	; 0x32c
   28778:	add	r1, sp, #808	; 0x328
   2877c:	ldrd	r0, [r1]
   28780:	eor	r0, r0, r2
   28784:	eor	r1, r1, r3
   28788:	mov	r2, r0
   2878c:	mov	r3, r1
   28790:	ldrd	r0, [sp, #48]	; 0x30
   28794:	adds	r0, r0, r2
   28798:	adc	r1, r1, r3
   2879c:	mov	r2, r0
   287a0:	mov	r3, r1
   287a4:	ldrd	r0, [sp, #120]	; 0x78
   287a8:	adds	r0, r0, r2
   287ac:	adc	r1, r1, r3
   287b0:	mov	r3, r1
   287b4:	ldr	r1, [sp, #32]
   287b8:	mov	r2, r0
   287bc:	ldr	r0, [sp, #36]	; 0x24
   287c0:	lsr	r1, r1, #19
   287c4:	orr	r1, r1, r0, lsl #13
   287c8:	add	r0, sp, #4992	; 0x1380
   287cc:	add	r0, r0, #56	; 0x38
   287d0:	str	r1, [r0]
   287d4:	ldr	r1, [sp, #36]	; 0x24
   287d8:	ldr	r0, [sp, #32]
   287dc:	lsr	r1, r1, #19
   287e0:	orr	r1, r1, r0, lsl #13
   287e4:	add	r0, sp, #4992	; 0x1380
   287e8:	add	r0, r0, #60	; 0x3c
   287ec:	str	r1, [r0]
   287f0:	ldr	r1, [sp, #36]	; 0x24
   287f4:	ldr	r0, [sp, #32]
   287f8:	lsl	r1, r1, #3
   287fc:	orr	r1, r1, r0, lsr #29
   28800:	add	r0, sp, #5056	; 0x13c0
   28804:	add	r0, r0, #4
   28808:	str	r1, [r0]
   2880c:	ldr	r1, [sp, #32]
   28810:	ldr	r0, [sp, #36]	; 0x24
   28814:	lsl	r1, r1, #3
   28818:	orr	r1, r1, r0, lsr #29
   2881c:	add	r0, sp, #5056	; 0x13c0
   28820:	str	r1, [r0]
   28824:	add	r1, sp, #4992	; 0x1380
   28828:	add	r1, r1, #56	; 0x38
   2882c:	ldrd	r4, [lr]
   28830:	ldrd	r0, [r1]
   28834:	ldr	lr, [sp, #32]
   28838:	eor	r0, r0, r4
   2883c:	ldr	r4, [sp, #36]	; 0x24
   28840:	lsr	lr, lr, #6
   28844:	eor	r1, r1, r5
   28848:	orr	lr, lr, r4, lsl #26
   2884c:	str	lr, [sp, #816]	; 0x330
   28850:	lsr	lr, r4, #6
   28854:	str	lr, [sp, #820]	; 0x334
   28858:	add	lr, sp, #816	; 0x330
   2885c:	ldrd	r4, [lr]
   28860:	add	lr, sp, #5120	; 0x1400
   28864:	add	lr, lr, #16
   28868:	eor	r4, r4, r0
   2886c:	adds	r4, r2, r4
   28870:	eor	r5, r5, r1
   28874:	adc	r5, r3, r5
   28878:	ldrd	r2, [sp, #152]	; 0x98
   2887c:	ldrd	r0, [sp, #160]	; 0xa0
   28880:	strd	r4, [sp, #48]	; 0x30
   28884:	eor	r2, r2, r8
   28888:	eor	r3, r3, r9
   2888c:	and	r0, r0, r2
   28890:	and	r1, r1, r3
   28894:	add	r5, pc, #924	; 0x39c
   28898:	ldrd	r4, [r5]
   2889c:	mov	r2, r0
   288a0:	mov	r3, r1
   288a4:	ldrd	r0, [sp, #48]	; 0x30
   288a8:	eor	r2, r2, r8
   288ac:	eor	r3, r3, r9
   288b0:	adds	r0, r0, r4
   288b4:	adc	r1, r1, r5
   288b8:	mov	r4, r0
   288bc:	mov	r5, r1
   288c0:	ldrd	r0, [sp, #176]	; 0xb0
   288c4:	adds	r0, r0, r4
   288c8:	adc	r1, r1, r5
   288cc:	adds	r4, r0, r2
   288d0:	adc	r5, r1, r3
   288d4:	ldr	r3, [sp, #160]	; 0xa0
   288d8:	ldr	r2, [sp, #164]	; 0xa4
   288dc:	add	r1, sp, #5056	; 0x13c0
   288e0:	lsr	r3, r3, #14
   288e4:	orr	r3, r3, r2, lsl #18
   288e8:	add	r2, sp, #5056	; 0x13c0
   288ec:	add	r2, r2, #8
   288f0:	str	r3, [r2]
   288f4:	ldr	r3, [sp, #164]	; 0xa4
   288f8:	ldr	r2, [sp, #160]	; 0xa0
   288fc:	add	r1, r1, #16
   28900:	lsr	r3, r3, #14
   28904:	orr	r3, r3, r2, lsl #18
   28908:	add	r2, sp, #5056	; 0x13c0
   2890c:	add	r2, r2, #12
   28910:	str	r3, [r2]
   28914:	ldr	r3, [sp, #160]	; 0xa0
   28918:	ldr	r2, [sp, #164]	; 0xa4
   2891c:	lsr	r3, r3, #18
   28920:	orr	r3, r3, r2, lsl #14
   28924:	add	r2, sp, #5056	; 0x13c0
   28928:	add	r2, r2, #16
   2892c:	str	r3, [r2]
   28930:	ldr	r3, [sp, #164]	; 0xa4
   28934:	ldr	r2, [sp, #160]	; 0xa0
   28938:	lsr	r3, r3, #18
   2893c:	orr	r3, r3, r2, lsl #14
   28940:	add	r2, sp, #5056	; 0x13c0
   28944:	add	r2, r2, #20
   28948:	str	r3, [r2]
   2894c:	add	r3, sp, #5056	; 0x13c0
   28950:	add	r3, r3, #8
   28954:	ldrd	r0, [r1]
   28958:	ldrd	r2, [r3]
   2895c:	eor	r3, r3, r1
   28960:	ldr	r1, [sp, #164]	; 0xa4
   28964:	eor	r2, r2, r0
   28968:	ldr	r0, [sp, #160]	; 0xa0
   2896c:	lsl	r1, r1, #23
   28970:	orr	r1, r1, r0, lsr #9
   28974:	add	r0, sp, #5056	; 0x13c0
   28978:	add	r0, r0, #28
   2897c:	str	r1, [r0]
   28980:	ldr	r1, [sp, #160]	; 0xa0
   28984:	ldr	r0, [sp, #164]	; 0xa4
   28988:	lsl	r1, r1, #23
   2898c:	orr	r1, r1, r0, lsr #9
   28990:	add	r0, sp, #5056	; 0x13c0
   28994:	add	r0, r0, #24
   28998:	str	r1, [r0]
   2899c:	ldrd	r0, [r0]
   289a0:	eor	r0, r0, r2
   289a4:	adds	r4, r4, r0
   289a8:	eor	r1, r1, r3
   289ac:	adc	r5, r5, r1
   289b0:	adds	r2, r6, r4
   289b4:	adc	r3, r7, r5
   289b8:	add	r1, sp, #5056	; 0x13c0
   289bc:	strd	r2, [sp, #168]	; 0xa8
   289c0:	add	r2, sp, #5056	; 0x13c0
   289c4:	lsr	r3, sl, #28
   289c8:	add	r2, r2, #32
   289cc:	orr	r3, r3, fp, lsl #4
   289d0:	str	r3, [r2]
   289d4:	add	r2, sp, #5056	; 0x13c0
   289d8:	lsr	r3, fp, #28
   289dc:	add	r2, r2, #36	; 0x24
   289e0:	orr	r3, r3, sl, lsl #4
   289e4:	str	r3, [r2]
   289e8:	add	r2, sp, #5056	; 0x13c0
   289ec:	lsl	r3, fp, #30
   289f0:	add	r2, r2, #44	; 0x2c
   289f4:	orr	r3, r3, sl, lsr #2
   289f8:	str	r3, [r2]
   289fc:	add	r2, sp, #5056	; 0x13c0
   28a00:	lsl	r3, sl, #30
   28a04:	add	r2, r2, #40	; 0x28
   28a08:	orr	r3, r3, fp, lsr #2
   28a0c:	str	r3, [r2]
   28a10:	add	r3, sp, #5056	; 0x13c0
   28a14:	add	r3, r3, #32
   28a18:	add	r1, r1, #40	; 0x28
   28a1c:	ldrd	r2, [r3]
   28a20:	ldrd	r0, [r1]
   28a24:	ldrd	r6, [sp, #128]	; 0x80
   28a28:	eor	r2, r2, r0
   28a2c:	add	r0, sp, #5056	; 0x13c0
   28a30:	eor	r3, r3, r1
   28a34:	add	r0, r0, #52	; 0x34
   28a38:	lsl	r1, fp, #25
   28a3c:	orr	r1, r1, sl, lsr #7
   28a40:	str	r1, [r0]
   28a44:	add	r0, sp, #5056	; 0x13c0
   28a48:	lsl	r1, sl, #25
   28a4c:	add	r0, r0, #48	; 0x30
   28a50:	orr	r1, r1, fp, lsr #7
   28a54:	str	r1, [r0]
   28a58:	ldrd	r0, [r0]
   28a5c:	eor	r0, r0, r2
   28a60:	eor	r1, r1, r3
   28a64:	mov	r2, r0
   28a68:	mov	r3, r1
   28a6c:	ldrd	r0, [sp, #144]	; 0x90
   28a70:	orr	r0, r0, sl
   28a74:	orr	r1, r1, fp
   28a78:	and	r6, r6, r0
   28a7c:	and	r7, r7, r1
   28a80:	mov	r0, r6
   28a84:	mov	r1, r7
   28a88:	ldrd	r6, [sp, #144]	; 0x90
   28a8c:	and	r6, r6, sl
   28a90:	and	r7, r7, fp
   28a94:	orr	r0, r0, r6
   28a98:	adds	r0, r0, r2
   28a9c:	orr	r1, r1, r7
   28aa0:	adc	r1, r1, r3
   28aa4:	adds	r2, r0, r4
   28aa8:	adc	r3, r1, r5
   28aac:	add	r1, sp, #5120	; 0x1400
   28ab0:	strd	r2, [sp, #136]	; 0x88
   28ab4:	ldr	r3, [sp, #64]	; 0x40
   28ab8:	ldr	r2, [sp, #68]	; 0x44
   28abc:	lsr	r3, r3, #1
   28ac0:	orr	r3, r3, r2, lsl #31
   28ac4:	add	r2, sp, #5056	; 0x13c0
   28ac8:	add	r2, r2, #56	; 0x38
   28acc:	str	r3, [r2]
   28ad0:	ldr	r3, [sp, #68]	; 0x44
   28ad4:	ldr	r2, [sp, #64]	; 0x40
   28ad8:	lsr	r3, r3, #1
   28adc:	orr	r3, r3, r2, lsl #31
   28ae0:	add	r2, sp, #5056	; 0x13c0
   28ae4:	add	r2, r2, #60	; 0x3c
   28ae8:	str	r3, [r2]
   28aec:	ldr	r3, [sp, #64]	; 0x40
   28af0:	ldr	r2, [sp, #68]	; 0x44
   28af4:	lsr	r3, r3, #8
   28af8:	orr	r3, r3, r2, lsl #24
   28afc:	add	r2, sp, #5120	; 0x1400
   28b00:	str	r3, [r2]
   28b04:	ldr	r3, [sp, #68]	; 0x44
   28b08:	ldr	r2, [sp, #64]	; 0x40
   28b0c:	lsr	r3, r3, #8
   28b10:	orr	r3, r3, r2, lsl #24
   28b14:	add	r2, sp, #5120	; 0x1400
   28b18:	add	r2, r2, #4
   28b1c:	str	r3, [r2]
   28b20:	add	r3, sp, #5056	; 0x13c0
   28b24:	add	r3, r3, #56	; 0x38
   28b28:	ldrd	r0, [r1]
   28b2c:	ldrd	r2, [r3]
   28b30:	eor	r3, r3, r1
   28b34:	ldr	r1, [sp, #64]	; 0x40
   28b38:	eor	r2, r2, r0
   28b3c:	ldr	r0, [sp, #68]	; 0x44
   28b40:	lsr	r1, r1, #7
   28b44:	orr	r1, r1, r0, lsl #25
   28b48:	str	r1, [sp, #824]	; 0x338
   28b4c:	lsr	r1, r0, #7
   28b50:	str	r1, [sp, #828]	; 0x33c
   28b54:	add	r1, sp, #824	; 0x338
   28b58:	ldrd	r0, [r1]
   28b5c:	eor	r0, r0, r2
   28b60:	eor	r1, r1, r3
   28b64:	mov	r2, r0
   28b68:	mov	r3, r1
   28b6c:	ldrd	r0, [sp, #56]	; 0x38
   28b70:	adds	r0, r0, r2
   28b74:	adc	r1, r1, r3
   28b78:	mov	r2, r0
   28b7c:	mov	r3, r1
   28b80:	ldrd	r0, [sp]
   28b84:	ldrd	r6, [sp, #152]	; 0x98
   28b88:	adds	r0, r0, r2
   28b8c:	adc	r1, r1, r3
   28b90:	mov	r3, r1
   28b94:	ldr	r1, [sp, #40]	; 0x28
   28b98:	mov	r2, r0
   28b9c:	ldr	r0, [sp, #44]	; 0x2c
   28ba0:	lsr	r1, r1, #19
   28ba4:	orr	r1, r1, r0, lsl #13
   28ba8:	add	r0, sp, #5120	; 0x1400
   28bac:	add	r0, r0, #8
   28bb0:	str	r1, [r0]
   28bb4:	ldr	r1, [sp, #44]	; 0x2c
   28bb8:	ldr	r0, [sp, #40]	; 0x28
   28bbc:	lsr	r1, r1, #19
   28bc0:	orr	r1, r1, r0, lsl #13
   28bc4:	add	r0, sp, #5120	; 0x1400
   28bc8:	add	r0, r0, #12
   28bcc:	str	r1, [r0]
   28bd0:	ldr	r1, [sp, #44]	; 0x2c
   28bd4:	ldr	r0, [sp, #40]	; 0x28
   28bd8:	lsl	r1, r1, #3
   28bdc:	orr	r1, r1, r0, lsr #29
   28be0:	add	r0, sp, #5120	; 0x1400
   28be4:	add	r0, r0, #20
   28be8:	str	r1, [r0]
   28bec:	ldr	r1, [sp, #40]	; 0x28
   28bf0:	ldr	r0, [sp, #44]	; 0x2c
   28bf4:	lsl	r1, r1, #3
   28bf8:	orr	r1, r1, r0, lsr #29
   28bfc:	add	r0, sp, #5120	; 0x1400
   28c00:	add	r0, r0, #16
   28c04:	str	r1, [r0]
   28c08:	add	r1, sp, #5120	; 0x1400
   28c0c:	add	r1, r1, #8
   28c10:	ldrd	r4, [lr]
   28c14:	ldrd	r0, [r1]
   28c18:	ldr	lr, [sp, #40]	; 0x28
   28c1c:	eor	r0, r0, r4
   28c20:	ldr	r4, [sp, #44]	; 0x2c
   28c24:	lsr	lr, lr, #6
   28c28:	eor	r1, r1, r5
   28c2c:	orr	lr, lr, r4, lsl #26
   28c30:	str	lr, [sp, #832]	; 0x340
   28c34:	b	28c48 <putc_unlocked@plt+0x17900>
   28c38:			; <UNDEFINED> instruction: 0x7763e373
   28c3c:	blpl	fe75b580 <optarg@@GLIBC_2.4+0xfe7113d0>
   28c40:	ldrtle	fp, [r2], r3, lsr #17
   28c44:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   28c48:	lsr	lr, r4, #6
   28c4c:	str	lr, [sp, #836]	; 0x344
   28c50:	add	lr, sp, #832	; 0x340
   28c54:	ldrd	r4, [lr]
   28c58:	add	lr, sp, #5184	; 0x1440
   28c5c:	add	lr, lr, #32
   28c60:	eor	r4, r4, r0
   28c64:	adds	r4, r2, r4
   28c68:	eor	r5, r5, r1
   28c6c:	adc	r5, r3, r5
   28c70:	ldrd	r2, [sp, #160]	; 0xa0
   28c74:	strd	r4, [sp, #56]	; 0x38
   28c78:	sub	r5, pc, #64	; 0x40
   28c7c:	ldrd	r4, [r5]
   28c80:	eor	r6, r6, r2
   28c84:	eor	r7, r7, r3
   28c88:	ldrd	r2, [sp, #168]	; 0xa8
   28c8c:	add	r1, sp, #5120	; 0x1400
   28c90:	add	r1, r1, #32
   28c94:	and	r2, r2, r6
   28c98:	and	r3, r3, r7
   28c9c:	mov	r6, r2
   28ca0:	mov	r7, r3
   28ca4:	ldrd	r2, [sp, #152]	; 0x98
   28ca8:	eor	r2, r2, r6
   28cac:	eor	r3, r3, r7
   28cb0:	mov	r6, r2
   28cb4:	mov	r7, r3
   28cb8:	ldrd	r2, [sp, #56]	; 0x38
   28cbc:	adds	r2, r2, r4
   28cc0:	adc	r3, r3, r5
   28cc4:	adds	r8, r8, r2
   28cc8:	adc	r9, r9, r3
   28ccc:	ldr	r3, [sp, #168]	; 0xa8
   28cd0:	ldr	r2, [sp, #172]	; 0xac
   28cd4:	adds	r8, r8, r6
   28cd8:	lsr	r3, r3, #14
   28cdc:	orr	r3, r3, r2, lsl #18
   28ce0:	add	r2, sp, #5120	; 0x1400
   28ce4:	add	r2, r2, #24
   28ce8:	str	r3, [r2]
   28cec:	ldr	r3, [sp, #172]	; 0xac
   28cf0:	ldr	r2, [sp, #168]	; 0xa8
   28cf4:	adc	r9, r9, r7
   28cf8:	lsr	r3, r3, #14
   28cfc:	orr	r3, r3, r2, lsl #18
   28d00:	add	r2, sp, #5120	; 0x1400
   28d04:	add	r2, r2, #28
   28d08:	str	r3, [r2]
   28d0c:	ldr	r3, [sp, #168]	; 0xa8
   28d10:	ldr	r2, [sp, #172]	; 0xac
   28d14:	lsr	r3, r3, #18
   28d18:	orr	r3, r3, r2, lsl #14
   28d1c:	add	r2, sp, #5120	; 0x1400
   28d20:	add	r2, r2, #32
   28d24:	str	r3, [r2]
   28d28:	ldr	r3, [sp, #172]	; 0xac
   28d2c:	ldr	r2, [sp, #168]	; 0xa8
   28d30:	lsr	r3, r3, #18
   28d34:	orr	r3, r3, r2, lsl #14
   28d38:	add	r2, sp, #5120	; 0x1400
   28d3c:	add	r2, r2, #36	; 0x24
   28d40:	str	r3, [r2]
   28d44:	add	r3, sp, #5120	; 0x1400
   28d48:	add	r3, r3, #24
   28d4c:	ldrd	r0, [r1]
   28d50:	ldrd	r2, [r3]
   28d54:	eor	r3, r3, r1
   28d58:	ldr	r1, [sp, #172]	; 0xac
   28d5c:	eor	r2, r2, r0
   28d60:	ldr	r0, [sp, #168]	; 0xa8
   28d64:	lsl	r1, r1, #23
   28d68:	orr	r1, r1, r0, lsr #9
   28d6c:	add	r0, sp, #5120	; 0x1400
   28d70:	add	r0, r0, #44	; 0x2c
   28d74:	str	r1, [r0]
   28d78:	ldr	r1, [sp, #168]	; 0xa8
   28d7c:	ldr	r0, [sp, #172]	; 0xac
   28d80:	lsl	r1, r1, #23
   28d84:	orr	r1, r1, r0, lsr #9
   28d88:	add	r0, sp, #5120	; 0x1400
   28d8c:	add	r0, r0, #40	; 0x28
   28d90:	str	r1, [r0]
   28d94:	ldrd	r0, [r0]
   28d98:	eor	r0, r0, r2
   28d9c:	eor	r1, r1, r3
   28da0:	ldrd	r2, [sp, #128]	; 0x80
   28da4:	adds	r8, r8, r0
   28da8:	adc	r9, r9, r1
   28dac:	adds	r2, r2, r8
   28db0:	adc	r3, r3, r9
   28db4:	add	r1, sp, #5120	; 0x1400
   28db8:	strd	r2, [sp, #176]	; 0xb0
   28dbc:	ldr	r3, [sp, #136]	; 0x88
   28dc0:	ldr	r2, [sp, #140]	; 0x8c
   28dc4:	add	r1, r1, #56	; 0x38
   28dc8:	lsr	r3, r3, #28
   28dcc:	orr	r3, r3, r2, lsl #4
   28dd0:	add	r2, sp, #5120	; 0x1400
   28dd4:	add	r2, r2, #48	; 0x30
   28dd8:	str	r3, [r2]
   28ddc:	ldr	r3, [sp, #140]	; 0x8c
   28de0:	ldr	r2, [sp, #136]	; 0x88
   28de4:	lsr	r3, r3, #28
   28de8:	orr	r3, r3, r2, lsl #4
   28dec:	add	r2, sp, #5120	; 0x1400
   28df0:	add	r2, r2, #52	; 0x34
   28df4:	str	r3, [r2]
   28df8:	ldr	r3, [sp, #140]	; 0x8c
   28dfc:	ldr	r2, [sp, #136]	; 0x88
   28e00:	lsl	r3, r3, #30
   28e04:	orr	r3, r3, r2, lsr #2
   28e08:	add	r2, sp, #5120	; 0x1400
   28e0c:	add	r2, r2, #60	; 0x3c
   28e10:	str	r3, [r2]
   28e14:	ldr	r3, [sp, #136]	; 0x88
   28e18:	ldr	r2, [sp, #140]	; 0x8c
   28e1c:	lsl	r3, r3, #30
   28e20:	orr	r3, r3, r2, lsr #2
   28e24:	add	r2, sp, #5120	; 0x1400
   28e28:	add	r2, r2, #56	; 0x38
   28e2c:	str	r3, [r2]
   28e30:	add	r3, sp, #5120	; 0x1400
   28e34:	add	r3, r3, #48	; 0x30
   28e38:	ldrd	r0, [r1]
   28e3c:	ldrd	r2, [r3]
   28e40:	eor	r3, r3, r1
   28e44:	ldr	r1, [sp, #140]	; 0x8c
   28e48:	eor	r2, r2, r0
   28e4c:	ldr	r0, [sp, #136]	; 0x88
   28e50:	lsl	r1, r1, #25
   28e54:	ldrd	r4, [sp, #144]	; 0x90
   28e58:	orr	r1, r1, r0, lsr #7
   28e5c:	add	r0, sp, #5184	; 0x1440
   28e60:	add	r0, r0, #4
   28e64:	str	r1, [r0]
   28e68:	ldr	r1, [sp, #136]	; 0x88
   28e6c:	ldr	r0, [sp, #140]	; 0x8c
   28e70:	lsl	r1, r1, #25
   28e74:	orr	r1, r1, r0, lsr #7
   28e78:	add	r0, sp, #5184	; 0x1440
   28e7c:	str	r1, [r0]
   28e80:	ldrd	r0, [r0]
   28e84:	eor	r0, r0, r2
   28e88:	eor	r1, r1, r3
   28e8c:	mov	r2, r0
   28e90:	mov	r3, r1
   28e94:	ldrd	r0, [sp, #136]	; 0x88
   28e98:	orr	r0, r0, sl
   28e9c:	orr	r1, r1, fp
   28ea0:	and	r4, r4, r0
   28ea4:	and	r5, r5, r1
   28ea8:	mov	r0, r4
   28eac:	mov	r1, r5
   28eb0:	ldrd	r4, [sp, #136]	; 0x88
   28eb4:	and	r4, r4, sl
   28eb8:	and	r5, r5, fp
   28ebc:	orr	r0, r0, r4
   28ec0:	adds	r0, r0, r2
   28ec4:	orr	r1, r1, r5
   28ec8:	adc	r1, r1, r3
   28ecc:	ldr	r3, [sp, #72]	; 0x48
   28ed0:	ldr	r2, [sp, #76]	; 0x4c
   28ed4:	adds	r6, r0, r8
   28ed8:	lsr	r3, r3, #1
   28edc:	orr	r3, r3, r2, lsl #31
   28ee0:	add	r2, sp, #5184	; 0x1440
   28ee4:	add	r2, r2, #8
   28ee8:	str	r3, [r2]
   28eec:	ldr	r3, [sp, #76]	; 0x4c
   28ef0:	ldr	r2, [sp, #72]	; 0x48
   28ef4:	adc	r7, r1, r9
   28ef8:	lsr	r3, r3, #1
   28efc:	orr	r3, r3, r2, lsl #31
   28f00:	add	r2, sp, #5184	; 0x1440
   28f04:	add	r2, r2, #12
   28f08:	str	r3, [r2]
   28f0c:	ldr	r3, [sp, #72]	; 0x48
   28f10:	ldr	r2, [sp, #76]	; 0x4c
   28f14:	add	r1, sp, #5184	; 0x1440
   28f18:	lsr	r3, r3, #8
   28f1c:	orr	r3, r3, r2, lsl #24
   28f20:	add	r2, sp, #5184	; 0x1440
   28f24:	add	r2, r2, #16
   28f28:	str	r3, [r2]
   28f2c:	ldr	r3, [sp, #76]	; 0x4c
   28f30:	ldr	r2, [sp, #72]	; 0x48
   28f34:	add	r1, r1, #16
   28f38:	lsr	r3, r3, #8
   28f3c:	orr	r3, r3, r2, lsl #24
   28f40:	add	r2, sp, #5184	; 0x1440
   28f44:	add	r2, r2, #20
   28f48:	str	r3, [r2]
   28f4c:	add	r3, sp, #5184	; 0x1440
   28f50:	add	r3, r3, #8
   28f54:	ldrd	r0, [r1]
   28f58:	ldrd	r2, [r3]
   28f5c:	eor	r3, r3, r1
   28f60:	ldr	r1, [sp, #72]	; 0x48
   28f64:	eor	r2, r2, r0
   28f68:	ldr	r0, [sp, #76]	; 0x4c
   28f6c:	lsr	r1, r1, #7
   28f70:	orr	r1, r1, r0, lsl #25
   28f74:	str	r1, [sp, #840]	; 0x348
   28f78:	lsr	r1, r0, #7
   28f7c:	str	r1, [sp, #844]	; 0x34c
   28f80:	add	r1, sp, #840	; 0x348
   28f84:	ldrd	r0, [r1]
   28f88:	eor	r0, r0, r2
   28f8c:	eor	r1, r1, r3
   28f90:	mov	r2, r0
   28f94:	mov	r3, r1
   28f98:	ldrd	r0, [sp, #64]	; 0x40
   28f9c:	adds	r0, r0, r2
   28fa0:	adc	r1, r1, r3
   28fa4:	mov	r2, r0
   28fa8:	mov	r3, r1
   28fac:	ldrd	r0, [sp, #8]
   28fb0:	adds	r0, r0, r2
   28fb4:	adc	r1, r1, r3
   28fb8:	mov	r3, r1
   28fbc:	ldr	r1, [sp, #48]	; 0x30
   28fc0:	mov	r2, r0
   28fc4:	ldr	r0, [sp, #52]	; 0x34
   28fc8:	lsr	r1, r1, #19
   28fcc:	orr	r1, r1, r0, lsl #13
   28fd0:	add	r0, sp, #5184	; 0x1440
   28fd4:	add	r0, r0, #24
   28fd8:	str	r1, [r0]
   28fdc:	ldr	r1, [sp, #52]	; 0x34
   28fe0:	ldr	r0, [sp, #48]	; 0x30
   28fe4:	lsr	r1, r1, #19
   28fe8:	orr	r1, r1, r0, lsl #13
   28fec:	add	r0, sp, #5184	; 0x1440
   28ff0:	add	r0, r0, #28
   28ff4:	str	r1, [r0]
   28ff8:	ldr	r1, [sp, #52]	; 0x34
   28ffc:	ldr	r0, [sp, #48]	; 0x30
   29000:	lsl	r1, r1, #3
   29004:	orr	r1, r1, r0, lsr #29
   29008:	add	r0, sp, #5184	; 0x1440
   2900c:	add	r0, r0, #36	; 0x24
   29010:	str	r1, [r0]
   29014:	ldr	r1, [sp, #48]	; 0x30
   29018:	ldr	r0, [sp, #52]	; 0x34
   2901c:	lsl	r1, r1, #3
   29020:	orr	r1, r1, r0, lsr #29
   29024:	add	r0, sp, #5184	; 0x1440
   29028:	add	r0, r0, #32
   2902c:	str	r1, [r0]
   29030:	add	r1, sp, #5184	; 0x1440
   29034:	add	r1, r1, #24
   29038:	ldrd	r4, [lr]
   2903c:	ldrd	r0, [r1]
   29040:	ldr	lr, [sp, #48]	; 0x30
   29044:	eor	r0, r0, r4
   29048:	ldr	r4, [sp, #52]	; 0x34
   2904c:	lsr	lr, lr, #6
   29050:	eor	r1, r1, r5
   29054:	orr	lr, lr, r4, lsl #26
   29058:	str	lr, [sp, #848]	; 0x350
   2905c:	lsr	lr, r4, #6
   29060:	str	lr, [sp, #852]	; 0x354
   29064:	add	lr, sp, #848	; 0x350
   29068:	ldrd	r4, [lr]
   2906c:	add	lr, sp, #5184	; 0x1440
   29070:	add	lr, lr, #48	; 0x30
   29074:	eor	r4, r4, r0
   29078:	adds	r4, r2, r4
   2907c:	eor	r5, r5, r1
   29080:	adc	r5, r3, r5
   29084:	ldrd	r2, [sp, #160]	; 0xa0
   29088:	strd	r4, [sp, #64]	; 0x40
   2908c:	ldrd	r4, [sp, #168]	; 0xa8
   29090:	add	r1, pc, #920	; 0x398
   29094:	ldrd	r0, [r1]
   29098:	eor	r4, r4, r2
   2909c:	eor	r5, r5, r3
   290a0:	ldrd	r2, [sp, #176]	; 0xb0
   290a4:	and	r2, r2, r4
   290a8:	and	r3, r3, r5
   290ac:	mov	r4, r2
   290b0:	mov	r5, r3
   290b4:	ldrd	r2, [sp, #160]	; 0xa0
   290b8:	eor	r2, r2, r4
   290bc:	eor	r3, r3, r5
   290c0:	mov	r4, r2
   290c4:	mov	r5, r3
   290c8:	ldrd	r2, [sp, #64]	; 0x40
   290cc:	adds	r2, r2, r0
   290d0:	adc	r3, r3, r1
   290d4:	mov	r0, r2
   290d8:	mov	r1, r3
   290dc:	ldrd	r2, [sp, #152]	; 0x98
   290e0:	adds	r2, r2, r0
   290e4:	adc	r3, r3, r1
   290e8:	adds	r0, r2, r4
   290ec:	adc	r1, r3, r5
   290f0:	ldr	r3, [sp, #176]	; 0xb0
   290f4:	ldr	r2, [sp, #180]	; 0xb4
   290f8:	lsr	r3, r3, #14
   290fc:	orr	r3, r3, r2, lsl #18
   29100:	add	r2, sp, #5184	; 0x1440
   29104:	add	r2, r2, #40	; 0x28
   29108:	str	r3, [r2]
   2910c:	ldr	r3, [sp, #180]	; 0xb4
   29110:	ldr	r2, [sp, #176]	; 0xb0
   29114:	lsr	r3, r3, #14
   29118:	orr	r3, r3, r2, lsl #18
   2911c:	add	r2, sp, #5184	; 0x1440
   29120:	add	r2, r2, #44	; 0x2c
   29124:	str	r3, [r2]
   29128:	ldr	r3, [sp, #176]	; 0xb0
   2912c:	ldr	r2, [sp, #180]	; 0xb4
   29130:	lsr	r3, r3, #18
   29134:	orr	r3, r3, r2, lsl #14
   29138:	add	r2, sp, #5184	; 0x1440
   2913c:	add	r2, r2, #48	; 0x30
   29140:	str	r3, [r2]
   29144:	ldr	r3, [sp, #180]	; 0xb4
   29148:	ldr	r2, [sp, #176]	; 0xb0
   2914c:	ldrd	r8, [sp, #144]	; 0x90
   29150:	lsr	r3, r3, #18
   29154:	orr	r3, r3, r2, lsl #14
   29158:	add	r2, sp, #5184	; 0x1440
   2915c:	add	r2, r2, #52	; 0x34
   29160:	str	r3, [r2]
   29164:	add	r3, sp, #5184	; 0x1440
   29168:	add	r3, r3, #40	; 0x28
   2916c:	ldrd	r4, [lr]
   29170:	ldrd	r2, [r3]
   29174:	ldr	lr, [sp, #180]	; 0xb4
   29178:	eor	r2, r2, r4
   2917c:	ldr	r4, [sp, #176]	; 0xb0
   29180:	lsl	lr, lr, #23
   29184:	eor	r3, r3, r5
   29188:	orr	lr, lr, r4, lsr #9
   2918c:	add	r4, sp, #5184	; 0x1440
   29190:	add	r4, r4, #60	; 0x3c
   29194:	str	lr, [r4]
   29198:	ldr	lr, [sp, #176]	; 0xb0
   2919c:	ldr	r4, [sp, #180]	; 0xb4
   291a0:	lsl	lr, lr, #23
   291a4:	orr	lr, lr, r4, lsr #9
   291a8:	add	r4, sp, #5184	; 0x1440
   291ac:	add	r4, r4, #56	; 0x38
   291b0:	str	lr, [r4]
   291b4:	ldrd	r4, [r4]
   291b8:	add	lr, sp, #5248	; 0x1480
   291bc:	add	lr, lr, #8
   291c0:	eor	r4, r4, r2
   291c4:	eor	r5, r5, r3
   291c8:	add	r2, sp, #5248	; 0x1480
   291cc:	lsr	r3, r6, #28
   291d0:	orr	r3, r3, r7, lsl #4
   291d4:	str	r3, [r2]
   291d8:	add	r2, sp, #5248	; 0x1480
   291dc:	lsr	r3, r7, #28
   291e0:	add	r2, r2, #4
   291e4:	orr	r3, r3, r6, lsl #4
   291e8:	str	r3, [r2]
   291ec:	add	r2, sp, #5248	; 0x1480
   291f0:	lsl	r3, r7, #30
   291f4:	add	r2, r2, #12
   291f8:	orr	r3, r3, r6, lsr #2
   291fc:	str	r3, [r2]
   29200:	add	r2, sp, #5248	; 0x1480
   29204:	lsl	r3, r6, #30
   29208:	add	r2, r2, #8
   2920c:	orr	r3, r3, r7, lsr #2
   29210:	str	r3, [r2]
   29214:	add	r3, sp, #5248	; 0x1480
   29218:	adds	r0, r0, r4
   2921c:	adc	r1, r1, r5
   29220:	ldrd	r2, [r3]
   29224:	ldrd	r4, [lr]
   29228:	lsl	lr, r7, #25
   2922c:	orr	lr, lr, r6, lsr #7
   29230:	eor	r2, r2, r4
   29234:	add	r4, sp, #5248	; 0x1480
   29238:	add	r4, r4, #20
   2923c:	str	lr, [r4]
   29240:	add	r4, sp, #5248	; 0x1480
   29244:	lsl	lr, r6, #25
   29248:	add	r4, r4, #16
   2924c:	orr	lr, lr, r7, lsr #7
   29250:	eor	r3, r3, r5
   29254:	str	lr, [r4]
   29258:	ldrd	r4, [r4]
   2925c:	adds	r8, r8, r0
   29260:	adc	r9, r9, r1
   29264:	eor	r4, r4, r2
   29268:	eor	r5, r5, r3
   2926c:	add	lr, sp, #5248	; 0x1480
   29270:	strd	r4, [sp, #128]	; 0x80
   29274:	ldrd	r4, [sp, #136]	; 0x88
   29278:	add	lr, lr, #48	; 0x30
   2927c:	orr	r4, r4, r6
   29280:	orr	r5, r5, r7
   29284:	and	r2, r4, sl
   29288:	and	r3, r5, fp
   2928c:	ldrd	r4, [sp, #136]	; 0x88
   29290:	and	r4, r4, r6
   29294:	and	r5, r5, r7
   29298:	orr	r2, r2, r4
   2929c:	orr	r3, r3, r5
   292a0:	mov	r4, r2
   292a4:	mov	r5, r3
   292a8:	ldrd	r2, [sp, #128]	; 0x80
   292ac:	adds	r2, r2, r4
   292b0:	adc	r3, r3, r5
   292b4:	adds	r2, r2, r0
   292b8:	adc	r3, r3, r1
   292bc:	add	r1, sp, #5248	; 0x1480
   292c0:	strd	r2, [sp, #128]	; 0x80
   292c4:	ldr	r3, [sp, #80]	; 0x50
   292c8:	ldr	r2, [sp, #84]	; 0x54
   292cc:	add	r1, r1, #32
   292d0:	lsr	r3, r3, #1
   292d4:	orr	r3, r3, r2, lsl #31
   292d8:	add	r2, sp, #5248	; 0x1480
   292dc:	add	r2, r2, #24
   292e0:	str	r3, [r2]
   292e4:	ldr	r3, [sp, #84]	; 0x54
   292e8:	ldr	r2, [sp, #80]	; 0x50
   292ec:	lsr	r3, r3, #1
   292f0:	orr	r3, r3, r2, lsl #31
   292f4:	add	r2, sp, #5248	; 0x1480
   292f8:	add	r2, r2, #28
   292fc:	str	r3, [r2]
   29300:	ldr	r3, [sp, #80]	; 0x50
   29304:	ldr	r2, [sp, #84]	; 0x54
   29308:	lsr	r3, r3, #8
   2930c:	orr	r3, r3, r2, lsl #24
   29310:	add	r2, sp, #5248	; 0x1480
   29314:	add	r2, r2, #32
   29318:	str	r3, [r2]
   2931c:	ldr	r3, [sp, #84]	; 0x54
   29320:	ldr	r2, [sp, #80]	; 0x50
   29324:	lsr	r3, r3, #8
   29328:	orr	r3, r3, r2, lsl #24
   2932c:	add	r2, sp, #5248	; 0x1480
   29330:	add	r2, r2, #36	; 0x24
   29334:	str	r3, [r2]
   29338:	add	r3, sp, #5248	; 0x1480
   2933c:	add	r3, r3, #24
   29340:	ldrd	r0, [r1]
   29344:	ldrd	r2, [r3]
   29348:	eor	r3, r3, r1
   2934c:	ldr	r1, [sp, #80]	; 0x50
   29350:	eor	r2, r2, r0
   29354:	ldr	r0, [sp, #84]	; 0x54
   29358:	lsr	r1, r1, #7
   2935c:	orr	r1, r1, r0, lsl #25
   29360:	str	r1, [sp, #856]	; 0x358
   29364:	lsr	r1, r0, #7
   29368:	str	r1, [sp, #860]	; 0x35c
   2936c:	add	r1, sp, #856	; 0x358
   29370:	ldrd	r0, [r1]
   29374:	eor	r0, r0, r2
   29378:	eor	r1, r1, r3
   2937c:	mov	r2, r0
   29380:	mov	r3, r1
   29384:	ldrd	r0, [sp, #72]	; 0x48
   29388:	adds	r0, r0, r2
   2938c:	adc	r1, r1, r3
   29390:	mov	r2, r0
   29394:	mov	r3, r1
   29398:	ldrd	r0, [sp, #16]
   2939c:	adds	r0, r0, r2
   293a0:	adc	r1, r1, r3
   293a4:	mov	r3, r1
   293a8:	ldr	r1, [sp, #56]	; 0x38
   293ac:	mov	r2, r0
   293b0:	ldr	r0, [sp, #60]	; 0x3c
   293b4:	lsr	r1, r1, #19
   293b8:	orr	r1, r1, r0, lsl #13
   293bc:	add	r0, sp, #5248	; 0x1480
   293c0:	add	r0, r0, #40	; 0x28
   293c4:	str	r1, [r0]
   293c8:	ldr	r1, [sp, #60]	; 0x3c
   293cc:	ldr	r0, [sp, #56]	; 0x38
   293d0:	lsr	r1, r1, #19
   293d4:	orr	r1, r1, r0, lsl #13
   293d8:	add	r0, sp, #5248	; 0x1480
   293dc:	add	r0, r0, #44	; 0x2c
   293e0:	str	r1, [r0]
   293e4:	ldr	r1, [sp, #60]	; 0x3c
   293e8:	ldr	r0, [sp, #56]	; 0x38
   293ec:	lsl	r1, r1, #3
   293f0:	orr	r1, r1, r0, lsr #29
   293f4:	add	r0, sp, #5248	; 0x1480
   293f8:	add	r0, r0, #52	; 0x34
   293fc:	str	r1, [r0]
   29400:	ldr	r1, [sp, #56]	; 0x38
   29404:	ldr	r0, [sp, #60]	; 0x3c
   29408:	lsl	r1, r1, #3
   2940c:	orr	r1, r1, r0, lsr #29
   29410:	add	r0, sp, #5248	; 0x1480
   29414:	add	r0, r0, #48	; 0x30
   29418:	str	r1, [r0]
   2941c:	add	r1, sp, #5248	; 0x1480
   29420:	add	r1, r1, #40	; 0x28
   29424:	ldrd	r4, [lr]
   29428:	b	29440 <putc_unlocked@plt+0x180f8>
   2942c:	nop			; (mov r0, r0)
   29430:	sfmpl	f3, 3, [pc, #1008]!	; 29828 <putc_unlocked@plt+0x184e0>
   29434:	strvc	r8, [pc], #750	; 2943c <putc_unlocked@plt+0x180f4>
   29438:	tstmi	r7, #96, 30	; 0x180
   2943c:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   29440:	ldrd	r0, [r1]
   29444:	ldr	lr, [sp, #56]	; 0x38
   29448:	eor	r0, r0, r4
   2944c:	ldr	r4, [sp, #60]	; 0x3c
   29450:	lsr	lr, lr, #6
   29454:	eor	r1, r1, r5
   29458:	orr	lr, lr, r4, lsl #26
   2945c:	str	lr, [sp, #864]	; 0x360
   29460:	lsr	lr, r4, #6
   29464:	str	lr, [sp, #868]	; 0x364
   29468:	add	lr, sp, #864	; 0x360
   2946c:	ldrd	r4, [lr]
   29470:	add	lr, sp, #5312	; 0x14c0
   29474:	eor	r4, r4, r0
   29478:	adds	r4, r2, r4
   2947c:	eor	r5, r5, r1
   29480:	adc	r5, r3, r5
   29484:	ldrd	r0, [sp, #176]	; 0xb0
   29488:	ldrd	r2, [sp, #168]	; 0xa8
   2948c:	strd	r4, [sp, #72]	; 0x48
   29490:	eor	r2, r2, r0
   29494:	eor	r3, r3, r1
   29498:	ldrd	r0, [sp, #168]	; 0xa8
   2949c:	and	r2, r2, r8
   294a0:	and	r3, r3, r9
   294a4:	eor	r0, r0, r2
   294a8:	eor	r1, r1, r3
   294ac:	mov	r2, r0
   294b0:	mov	r3, r1
   294b4:	sub	r1, pc, #132	; 0x84
   294b8:	ldrd	r0, [r1]
   294bc:	adds	r4, r4, r0
   294c0:	adc	r5, r5, r1
   294c4:	mov	r0, r4
   294c8:	mov	r1, r5
   294cc:	ldrd	r4, [sp, #160]	; 0xa0
   294d0:	adds	r4, r4, r0
   294d4:	adc	r5, r5, r1
   294d8:	adds	r0, r4, r2
   294dc:	add	r2, sp, #5248	; 0x1480
   294e0:	adc	r1, r5, r3
   294e4:	add	r2, r2, #56	; 0x38
   294e8:	lsr	r3, r8, #14
   294ec:	orr	r3, r3, r9, lsl #18
   294f0:	str	r3, [r2]
   294f4:	add	r2, sp, #5248	; 0x1480
   294f8:	lsr	r3, r9, #14
   294fc:	add	r2, r2, #60	; 0x3c
   29500:	orr	r3, r3, r8, lsl #18
   29504:	str	r3, [r2]
   29508:	lsr	r3, r8, #18
   2950c:	add	r2, sp, #5312	; 0x14c0
   29510:	orr	r3, r3, r9, lsl #14
   29514:	str	r3, [r2]
   29518:	add	r2, sp, #5312	; 0x14c0
   2951c:	lsr	r3, r9, #18
   29520:	add	r2, r2, #4
   29524:	orr	r3, r3, r8, lsl #14
   29528:	str	r3, [r2]
   2952c:	add	r3, sp, #5248	; 0x1480
   29530:	add	r3, r3, #56	; 0x38
   29534:	ldrd	r4, [lr]
   29538:	ldrd	r2, [r3]
   2953c:	lsl	lr, r9, #23
   29540:	orr	lr, lr, r8, lsr #9
   29544:	eor	r2, r2, r4
   29548:	add	r4, sp, #5312	; 0x14c0
   2954c:	add	r4, r4, #12
   29550:	str	lr, [r4]
   29554:	add	r4, sp, #5312	; 0x14c0
   29558:	lsl	lr, r8, #23
   2955c:	add	r4, r4, #8
   29560:	orr	lr, lr, r9, lsr #9
   29564:	eor	r3, r3, r5
   29568:	str	lr, [r4]
   2956c:	ldrd	r4, [r4]
   29570:	add	lr, sp, #5312	; 0x14c0
   29574:	add	lr, lr, #24
   29578:	eor	r4, r4, r2
   2957c:	adds	r0, r0, r4
   29580:	eor	r5, r5, r3
   29584:	adc	r1, r1, r5
   29588:	adds	r2, sl, r0
   2958c:	adc	r3, fp, r1
   29590:	strd	r2, [sp, #152]	; 0x98
   29594:	ldr	r3, [sp, #128]	; 0x80
   29598:	ldr	r2, [sp, #132]	; 0x84
   2959c:	lsr	r3, r3, #28
   295a0:	orr	r3, r3, r2, lsl #4
   295a4:	add	r2, sp, #5312	; 0x14c0
   295a8:	add	r2, r2, #16
   295ac:	str	r3, [r2]
   295b0:	ldr	r3, [sp, #132]	; 0x84
   295b4:	ldr	r2, [sp, #128]	; 0x80
   295b8:	lsr	r3, r3, #28
   295bc:	orr	r3, r3, r2, lsl #4
   295c0:	add	r2, sp, #5312	; 0x14c0
   295c4:	add	r2, r2, #20
   295c8:	str	r3, [r2]
   295cc:	ldr	r3, [sp, #132]	; 0x84
   295d0:	ldr	r2, [sp, #128]	; 0x80
   295d4:	lsl	r3, r3, #30
   295d8:	orr	r3, r3, r2, lsr #2
   295dc:	add	r2, sp, #5312	; 0x14c0
   295e0:	add	r2, r2, #28
   295e4:	str	r3, [r2]
   295e8:	ldr	r3, [sp, #128]	; 0x80
   295ec:	ldr	r2, [sp, #132]	; 0x84
   295f0:	lsl	r3, r3, #30
   295f4:	orr	r3, r3, r2, lsr #2
   295f8:	add	r2, sp, #5312	; 0x14c0
   295fc:	add	r2, r2, #24
   29600:	str	r3, [r2]
   29604:	add	r3, sp, #5312	; 0x14c0
   29608:	add	r3, r3, #16
   2960c:	ldrd	r4, [lr]
   29610:	ldrd	r2, [r3]
   29614:	ldr	lr, [sp, #132]	; 0x84
   29618:	eor	r2, r2, r4
   2961c:	ldr	r4, [sp, #128]	; 0x80
   29620:	lsl	lr, lr, #25
   29624:	eor	r3, r3, r5
   29628:	orr	lr, lr, r4, lsr #7
   2962c:	add	r4, sp, #5312	; 0x14c0
   29630:	add	r4, r4, #36	; 0x24
   29634:	str	lr, [r4]
   29638:	ldr	lr, [sp, #128]	; 0x80
   2963c:	ldr	r4, [sp, #132]	; 0x84
   29640:	ldrd	sl, [sp, #136]	; 0x88
   29644:	lsl	lr, lr, #25
   29648:	orr	lr, lr, r4, lsr #7
   2964c:	add	r4, sp, #5312	; 0x14c0
   29650:	add	r4, r4, #32
   29654:	str	lr, [r4]
   29658:	ldrd	r4, [r4]
   2965c:	add	lr, sp, #5376	; 0x1500
   29660:	eor	r4, r4, r2
   29664:	eor	r5, r5, r3
   29668:	mov	r2, r4
   2966c:	mov	r3, r5
   29670:	ldrd	r4, [sp, #128]	; 0x80
   29674:	orr	r4, r4, r6
   29678:	orr	r5, r5, r7
   2967c:	and	sl, sl, r4
   29680:	and	fp, fp, r5
   29684:	mov	r4, sl
   29688:	mov	r5, fp
   2968c:	ldrd	sl, [sp, #128]	; 0x80
   29690:	and	sl, sl, r6
   29694:	and	fp, fp, r7
   29698:	orr	r4, r4, sl
   2969c:	adds	r4, r4, r2
   296a0:	orr	r5, r5, fp
   296a4:	adc	r5, r5, r3
   296a8:	adds	r2, r4, r0
   296ac:	adc	r3, r5, r1
   296b0:	add	r1, sp, #5312	; 0x14c0
   296b4:	strd	r2, [sp, #144]	; 0x90
   296b8:	ldr	r3, [sp, #88]	; 0x58
   296bc:	ldr	r2, [sp, #92]	; 0x5c
   296c0:	add	r1, r1, #48	; 0x30
   296c4:	lsr	r3, r3, #1
   296c8:	orr	r3, r3, r2, lsl #31
   296cc:	add	r2, sp, #5312	; 0x14c0
   296d0:	add	r2, r2, #40	; 0x28
   296d4:	str	r3, [r2]
   296d8:	ldr	r3, [sp, #92]	; 0x5c
   296dc:	ldr	r2, [sp, #88]	; 0x58
   296e0:	lsr	r3, r3, #1
   296e4:	orr	r3, r3, r2, lsl #31
   296e8:	add	r2, sp, #5312	; 0x14c0
   296ec:	add	r2, r2, #44	; 0x2c
   296f0:	str	r3, [r2]
   296f4:	ldr	r3, [sp, #88]	; 0x58
   296f8:	ldr	r2, [sp, #92]	; 0x5c
   296fc:	lsr	r3, r3, #8
   29700:	orr	r3, r3, r2, lsl #24
   29704:	add	r2, sp, #5312	; 0x14c0
   29708:	add	r2, r2, #48	; 0x30
   2970c:	str	r3, [r2]
   29710:	ldr	r3, [sp, #92]	; 0x5c
   29714:	ldr	r2, [sp, #88]	; 0x58
   29718:	lsr	r3, r3, #8
   2971c:	orr	r3, r3, r2, lsl #24
   29720:	add	r2, sp, #5312	; 0x14c0
   29724:	add	r2, r2, #52	; 0x34
   29728:	str	r3, [r2]
   2972c:	add	r3, sp, #5312	; 0x14c0
   29730:	add	r3, r3, #40	; 0x28
   29734:	ldrd	r0, [r1]
   29738:	ldrd	r2, [r3]
   2973c:	eor	r3, r3, r1
   29740:	ldr	r1, [sp, #88]	; 0x58
   29744:	eor	r2, r2, r0
   29748:	ldr	r0, [sp, #92]	; 0x5c
   2974c:	lsr	r1, r1, #7
   29750:	orr	r1, r1, r0, lsl #25
   29754:	str	r1, [sp, #872]	; 0x368
   29758:	lsr	r1, r0, #7
   2975c:	str	r1, [sp, #876]	; 0x36c
   29760:	add	r1, sp, #872	; 0x368
   29764:	ldrd	r0, [r1]
   29768:	eor	r0, r0, r2
   2976c:	eor	r1, r1, r3
   29770:	mov	r2, r0
   29774:	mov	r3, r1
   29778:	ldrd	r0, [sp, #80]	; 0x50
   2977c:	adds	r0, r0, r2
   29780:	adc	r1, r1, r3
   29784:	mov	r2, r0
   29788:	mov	r3, r1
   2978c:	ldrd	r0, [sp, #24]
   29790:	adds	r0, r0, r2
   29794:	adc	r1, r1, r3
   29798:	mov	r3, r1
   2979c:	ldr	r1, [sp, #64]	; 0x40
   297a0:	mov	r2, r0
   297a4:	ldr	r0, [sp, #68]	; 0x44
   297a8:	lsr	r1, r1, #19
   297ac:	orr	r1, r1, r0, lsl #13
   297b0:	add	r0, sp, #5312	; 0x14c0
   297b4:	add	r0, r0, #56	; 0x38
   297b8:	str	r1, [r0]
   297bc:	ldr	r1, [sp, #68]	; 0x44
   297c0:	ldr	r0, [sp, #64]	; 0x40
   297c4:	ldrd	sl, [sp, #168]	; 0xa8
   297c8:	lsr	r1, r1, #19
   297cc:	orr	r1, r1, r0, lsl #13
   297d0:	add	r0, sp, #5312	; 0x14c0
   297d4:	add	r0, r0, #60	; 0x3c
   297d8:	str	r1, [r0]
   297dc:	ldr	r1, [sp, #68]	; 0x44
   297e0:	ldr	r0, [sp, #64]	; 0x40
   297e4:	lsl	r1, r1, #3
   297e8:	orr	r1, r1, r0, lsr #29
   297ec:	add	r0, sp, #5376	; 0x1500
   297f0:	add	r0, r0, #4
   297f4:	str	r1, [r0]
   297f8:	ldr	r1, [sp, #64]	; 0x40
   297fc:	ldr	r0, [sp, #68]	; 0x44
   29800:	lsl	r1, r1, #3
   29804:	orr	r1, r1, r0, lsr #29
   29808:	add	r0, sp, #5376	; 0x1500
   2980c:	str	r1, [r0]
   29810:	add	r1, sp, #5312	; 0x14c0
   29814:	add	r1, r1, #56	; 0x38
   29818:	ldrd	r4, [lr]
   2981c:	ldrd	r0, [r1]
   29820:	ldr	lr, [sp, #64]	; 0x40
   29824:	eor	r0, r0, r4
   29828:	ldr	r4, [sp, #68]	; 0x44
   2982c:	lsr	lr, lr, #6
   29830:	eor	r1, r1, r5
   29834:	orr	lr, lr, r4, lsl #26
   29838:	str	lr, [sp, #880]	; 0x370
   2983c:	lsr	lr, r4, #6
   29840:	str	lr, [sp, #884]	; 0x374
   29844:	add	lr, sp, #880	; 0x370
   29848:	ldrd	r4, [lr]
   2984c:	add	lr, sp, #5440	; 0x1540
   29850:	add	lr, lr, #16
   29854:	eor	r4, r4, r0
   29858:	adds	r4, r2, r4
   2985c:	eor	r5, r5, r1
   29860:	adc	r5, r3, r5
   29864:	ldrd	r2, [sp, #152]	; 0x98
   29868:	strd	r4, [sp, #80]	; 0x50
   2986c:	ldrd	r4, [sp, #176]	; 0xb0
   29870:	add	r1, pc, #928	; 0x3a0
   29874:	ldrd	r0, [r1]
   29878:	eor	r4, r4, r8
   2987c:	eor	r5, r5, r9
   29880:	and	r2, r2, r4
   29884:	and	r3, r3, r5
   29888:	mov	r4, r2
   2988c:	mov	r5, r3
   29890:	ldrd	r2, [sp, #176]	; 0xb0
   29894:	eor	r2, r2, r4
   29898:	eor	r3, r3, r5
   2989c:	mov	r4, r2
   298a0:	mov	r5, r3
   298a4:	ldrd	r2, [sp, #80]	; 0x50
   298a8:	adds	r2, r2, r0
   298ac:	adc	r3, r3, r1
   298b0:	adds	sl, sl, r2
   298b4:	adc	fp, fp, r3
   298b8:	ldr	r3, [sp, #152]	; 0x98
   298bc:	ldr	r2, [sp, #156]	; 0x9c
   298c0:	add	r1, sp, #5376	; 0x1500
   298c4:	lsr	r3, r3, #14
   298c8:	orr	r3, r3, r2, lsl #18
   298cc:	add	r2, sp, #5376	; 0x1500
   298d0:	add	r2, r2, #8
   298d4:	str	r3, [r2]
   298d8:	ldr	r3, [sp, #156]	; 0x9c
   298dc:	ldr	r2, [sp, #152]	; 0x98
   298e0:	add	r1, r1, #16
   298e4:	lsr	r3, r3, #14
   298e8:	orr	r3, r3, r2, lsl #18
   298ec:	add	r2, sp, #5376	; 0x1500
   298f0:	add	r2, r2, #12
   298f4:	str	r3, [r2]
   298f8:	ldr	r3, [sp, #152]	; 0x98
   298fc:	ldr	r2, [sp, #156]	; 0x9c
   29900:	adds	sl, sl, r4
   29904:	lsr	r3, r3, #18
   29908:	orr	r3, r3, r2, lsl #14
   2990c:	add	r2, sp, #5376	; 0x1500
   29910:	add	r2, r2, #16
   29914:	str	r3, [r2]
   29918:	ldr	r3, [sp, #156]	; 0x9c
   2991c:	ldr	r2, [sp, #152]	; 0x98
   29920:	adc	fp, fp, r5
   29924:	lsr	r3, r3, #18
   29928:	orr	r3, r3, r2, lsl #14
   2992c:	add	r2, sp, #5376	; 0x1500
   29930:	add	r2, r2, #20
   29934:	str	r3, [r2]
   29938:	add	r3, sp, #5376	; 0x1500
   2993c:	add	r3, r3, #8
   29940:	ldrd	r0, [r1]
   29944:	ldrd	r2, [r3]
   29948:	eor	r3, r3, r1
   2994c:	ldr	r1, [sp, #156]	; 0x9c
   29950:	eor	r2, r2, r0
   29954:	ldr	r0, [sp, #152]	; 0x98
   29958:	lsl	r1, r1, #23
   2995c:	orr	r1, r1, r0, lsr #9
   29960:	add	r0, sp, #5376	; 0x1500
   29964:	add	r0, r0, #28
   29968:	str	r1, [r0]
   2996c:	ldr	r1, [sp, #152]	; 0x98
   29970:	ldr	r0, [sp, #156]	; 0x9c
   29974:	lsl	r1, r1, #23
   29978:	orr	r1, r1, r0, lsr #9
   2997c:	add	r0, sp, #5376	; 0x1500
   29980:	add	r0, r0, #24
   29984:	str	r1, [r0]
   29988:	ldrd	r0, [r0]
   2998c:	eor	r0, r0, r2
   29990:	eor	r1, r1, r3
   29994:	ldrd	r2, [sp, #136]	; 0x88
   29998:	adds	sl, sl, r0
   2999c:	adc	fp, fp, r1
   299a0:	adds	r2, r2, sl
   299a4:	adc	r3, r3, fp
   299a8:	add	r1, sp, #5376	; 0x1500
   299ac:	strd	r2, [sp, #160]	; 0xa0
   299b0:	ldr	r3, [sp, #144]	; 0x90
   299b4:	ldr	r2, [sp, #148]	; 0x94
   299b8:	add	r1, r1, #40	; 0x28
   299bc:	lsr	r3, r3, #28
   299c0:	orr	r3, r3, r2, lsl #4
   299c4:	add	r2, sp, #5376	; 0x1500
   299c8:	add	r2, r2, #32
   299cc:	str	r3, [r2]
   299d0:	ldr	r3, [sp, #148]	; 0x94
   299d4:	ldr	r2, [sp, #144]	; 0x90
   299d8:	lsr	r3, r3, #28
   299dc:	orr	r3, r3, r2, lsl #4
   299e0:	add	r2, sp, #5376	; 0x1500
   299e4:	add	r2, r2, #36	; 0x24
   299e8:	str	r3, [r2]
   299ec:	ldr	r3, [sp, #148]	; 0x94
   299f0:	ldr	r2, [sp, #144]	; 0x90
   299f4:	lsl	r3, r3, #30
   299f8:	orr	r3, r3, r2, lsr #2
   299fc:	add	r2, sp, #5376	; 0x1500
   29a00:	add	r2, r2, #44	; 0x2c
   29a04:	str	r3, [r2]
   29a08:	ldr	r3, [sp, #144]	; 0x90
   29a0c:	ldr	r2, [sp, #148]	; 0x94
   29a10:	lsl	r3, r3, #30
   29a14:	orr	r3, r3, r2, lsr #2
   29a18:	add	r2, sp, #5376	; 0x1500
   29a1c:	add	r2, r2, #40	; 0x28
   29a20:	str	r3, [r2]
   29a24:	add	r3, sp, #5376	; 0x1500
   29a28:	add	r3, r3, #32
   29a2c:	ldrd	r0, [r1]
   29a30:	ldrd	r2, [r3]
   29a34:	eor	r3, r3, r1
   29a38:	ldr	r1, [sp, #148]	; 0x94
   29a3c:	eor	r2, r2, r0
   29a40:	ldr	r0, [sp, #144]	; 0x90
   29a44:	lsl	r1, r1, #25
   29a48:	orr	r1, r1, r0, lsr #7
   29a4c:	add	r0, sp, #5376	; 0x1500
   29a50:	add	r0, r0, #52	; 0x34
   29a54:	str	r1, [r0]
   29a58:	ldr	r1, [sp, #144]	; 0x90
   29a5c:	ldr	r0, [sp, #148]	; 0x94
   29a60:	lsl	r1, r1, #25
   29a64:	orr	r1, r1, r0, lsr #7
   29a68:	add	r0, sp, #5376	; 0x1500
   29a6c:	add	r0, r0, #48	; 0x30
   29a70:	str	r1, [r0]
   29a74:	ldrd	r0, [r0]
   29a78:	ldrd	r4, [sp, #144]	; 0x90
   29a7c:	eor	r0, r0, r2
   29a80:	eor	r1, r1, r3
   29a84:	ldrd	r2, [sp, #144]	; 0x90
   29a88:	strd	r0, [sp, #136]	; 0x88
   29a8c:	ldrd	r0, [sp, #128]	; 0x80
   29a90:	orr	r0, r0, r4
   29a94:	orr	r1, r1, r5
   29a98:	ldrd	r4, [sp, #128]	; 0x80
   29a9c:	and	r0, r0, r6
   29aa0:	and	r1, r1, r7
   29aa4:	and	r4, r4, r2
   29aa8:	and	r5, r5, r3
   29aac:	ldrd	r2, [sp, #136]	; 0x88
   29ab0:	orr	r0, r0, r4
   29ab4:	orr	r1, r1, r5
   29ab8:	adds	r2, r2, r0
   29abc:	adc	r3, r3, r1
   29ac0:	adds	sl, sl, r2
   29ac4:	adc	fp, fp, r3
   29ac8:	ldr	r3, [sp, #96]	; 0x60
   29acc:	ldr	r2, [sp, #100]	; 0x64
   29ad0:	add	r1, sp, #5440	; 0x1540
   29ad4:	lsr	r3, r3, #1
   29ad8:	orr	r3, r3, r2, lsl #31
   29adc:	add	r2, sp, #5376	; 0x1500
   29ae0:	add	r2, r2, #56	; 0x38
   29ae4:	str	r3, [r2]
   29ae8:	ldr	r3, [sp, #100]	; 0x64
   29aec:	ldr	r2, [sp, #96]	; 0x60
   29af0:	lsr	r3, r3, #1
   29af4:	orr	r3, r3, r2, lsl #31
   29af8:	add	r2, sp, #5376	; 0x1500
   29afc:	add	r2, r2, #60	; 0x3c
   29b00:	str	r3, [r2]
   29b04:	ldr	r3, [sp, #96]	; 0x60
   29b08:	ldr	r2, [sp, #100]	; 0x64
   29b0c:	lsr	r3, r3, #8
   29b10:	orr	r3, r3, r2, lsl #24
   29b14:	add	r2, sp, #5440	; 0x1540
   29b18:	str	r3, [r2]
   29b1c:	ldr	r3, [sp, #100]	; 0x64
   29b20:	ldr	r2, [sp, #96]	; 0x60
   29b24:	lsr	r3, r3, #8
   29b28:	orr	r3, r3, r2, lsl #24
   29b2c:	add	r2, sp, #5440	; 0x1540
   29b30:	add	r2, r2, #4
   29b34:	str	r3, [r2]
   29b38:	add	r3, sp, #5376	; 0x1500
   29b3c:	add	r3, r3, #56	; 0x38
   29b40:	ldrd	r0, [r1]
   29b44:	ldrd	r2, [r3]
   29b48:	eor	r3, r3, r1
   29b4c:	ldr	r1, [sp, #96]	; 0x60
   29b50:	eor	r2, r2, r0
   29b54:	ldr	r0, [sp, #100]	; 0x64
   29b58:	lsr	r1, r1, #7
   29b5c:	orr	r1, r1, r0, lsl #25
   29b60:	str	r1, [sp, #888]	; 0x378
   29b64:	lsr	r1, r0, #7
   29b68:	str	r1, [sp, #892]	; 0x37c
   29b6c:	add	r1, sp, #888	; 0x378
   29b70:	ldrd	r0, [r1]
   29b74:	eor	r0, r0, r2
   29b78:	eor	r1, r1, r3
   29b7c:	mov	r2, r0
   29b80:	mov	r3, r1
   29b84:	ldrd	r0, [sp, #88]	; 0x58
   29b88:	adds	r0, r0, r2
   29b8c:	adc	r1, r1, r3
   29b90:	mov	r2, r0
   29b94:	mov	r3, r1
   29b98:	ldrd	r0, [sp, #32]
   29b9c:	adds	r0, r0, r2
   29ba0:	adc	r1, r1, r3
   29ba4:	mov	r3, r1
   29ba8:	ldr	r1, [sp, #72]	; 0x48
   29bac:	mov	r2, r0
   29bb0:	ldr	r0, [sp, #76]	; 0x4c
   29bb4:	lsr	r1, r1, #19
   29bb8:	orr	r1, r1, r0, lsl #13
   29bbc:	add	r0, sp, #5440	; 0x1540
   29bc0:	add	r0, r0, #8
   29bc4:	str	r1, [r0]
   29bc8:	ldr	r1, [sp, #76]	; 0x4c
   29bcc:	ldr	r0, [sp, #72]	; 0x48
   29bd0:	lsr	r1, r1, #19
   29bd4:	orr	r1, r1, r0, lsl #13
   29bd8:	add	r0, sp, #5440	; 0x1540
   29bdc:	add	r0, r0, #12
   29be0:	str	r1, [r0]
   29be4:	ldr	r1, [sp, #76]	; 0x4c
   29be8:	ldr	r0, [sp, #72]	; 0x48
   29bec:	lsl	r1, r1, #3
   29bf0:	orr	r1, r1, r0, lsr #29
   29bf4:	add	r0, sp, #5440	; 0x1540
   29bf8:	add	r0, r0, #20
   29bfc:	str	r1, [r0]
   29c00:	ldr	r1, [sp, #72]	; 0x48
   29c04:	ldr	r0, [sp, #76]	; 0x4c
   29c08:	lsl	r1, r1, #3
   29c0c:	orr	r1, r1, r0, lsr #29
   29c10:	b	29c28 <putc_unlocked@plt+0x188e0>
   29c14:	nop			; (mov r0, r0)
   29c18:	mvnsge	sl, r2, ror fp
   29c1c:	strbhi	r7, [r8], #2068	; 0x814
   29c20:	bne	19383d8 <optarg@@GLIBC_2.4+0x18ee228>
   29c24:	sfmhi	f0, 2, [r7], {8}
   29c28:	add	r0, sp, #5440	; 0x1540
   29c2c:	add	r0, r0, #16
   29c30:	str	r1, [r0]
   29c34:	add	r1, sp, #5440	; 0x1540
   29c38:	add	r1, r1, #8
   29c3c:	ldrd	r4, [lr]
   29c40:	ldrd	r0, [r1]
   29c44:	ldr	lr, [sp, #72]	; 0x48
   29c48:	eor	r0, r0, r4
   29c4c:	ldr	r4, [sp, #76]	; 0x4c
   29c50:	lsr	lr, lr, #6
   29c54:	eor	r1, r1, r5
   29c58:	orr	lr, lr, r4, lsl #26
   29c5c:	str	lr, [sp, #896]	; 0x380
   29c60:	lsr	lr, r4, #6
   29c64:	str	lr, [sp, #900]	; 0x384
   29c68:	add	lr, sp, #896	; 0x380
   29c6c:	ldrd	r4, [lr]
   29c70:	add	lr, sp, #5504	; 0x1580
   29c74:	add	lr, lr, #32
   29c78:	eor	r4, r4, r0
   29c7c:	adds	r4, r2, r4
   29c80:	eor	r5, r5, r1
   29c84:	adc	r5, r3, r5
   29c88:	ldrd	r2, [sp, #152]	; 0x98
   29c8c:	ldrd	r0, [sp, #160]	; 0xa0
   29c90:	strd	r4, [sp, #88]	; 0x58
   29c94:	eor	r2, r2, r8
   29c98:	eor	r3, r3, r9
   29c9c:	and	r0, r0, r2
   29ca0:	and	r1, r1, r3
   29ca4:	sub	r5, pc, #140	; 0x8c
   29ca8:	ldrd	r4, [r5]
   29cac:	mov	r2, r0
   29cb0:	mov	r3, r1
   29cb4:	ldrd	r0, [sp, #88]	; 0x58
   29cb8:	eor	r2, r2, r8
   29cbc:	eor	r3, r3, r9
   29cc0:	adds	r0, r0, r4
   29cc4:	adc	r1, r1, r5
   29cc8:	mov	r4, r0
   29ccc:	mov	r5, r1
   29cd0:	ldrd	r0, [sp, #176]	; 0xb0
   29cd4:	adds	r0, r0, r4
   29cd8:	adc	r1, r1, r5
   29cdc:	adds	r4, r0, r2
   29ce0:	adc	r5, r1, r3
   29ce4:	ldr	r3, [sp, #160]	; 0xa0
   29ce8:	ldr	r2, [sp, #164]	; 0xa4
   29cec:	add	r1, sp, #5440	; 0x1540
   29cf0:	lsr	r3, r3, #14
   29cf4:	orr	r3, r3, r2, lsl #18
   29cf8:	add	r2, sp, #5440	; 0x1540
   29cfc:	add	r2, r2, #24
   29d00:	str	r3, [r2]
   29d04:	ldr	r3, [sp, #164]	; 0xa4
   29d08:	ldr	r2, [sp, #160]	; 0xa0
   29d0c:	add	r1, r1, #32
   29d10:	lsr	r3, r3, #14
   29d14:	orr	r3, r3, r2, lsl #18
   29d18:	add	r2, sp, #5440	; 0x1540
   29d1c:	add	r2, r2, #28
   29d20:	str	r3, [r2]
   29d24:	ldr	r3, [sp, #160]	; 0xa0
   29d28:	ldr	r2, [sp, #164]	; 0xa4
   29d2c:	lsr	r3, r3, #18
   29d30:	orr	r3, r3, r2, lsl #14
   29d34:	add	r2, sp, #5440	; 0x1540
   29d38:	add	r2, r2, #32
   29d3c:	str	r3, [r2]
   29d40:	ldr	r3, [sp, #164]	; 0xa4
   29d44:	ldr	r2, [sp, #160]	; 0xa0
   29d48:	lsr	r3, r3, #18
   29d4c:	orr	r3, r3, r2, lsl #14
   29d50:	add	r2, sp, #5440	; 0x1540
   29d54:	add	r2, r2, #36	; 0x24
   29d58:	str	r3, [r2]
   29d5c:	add	r3, sp, #5440	; 0x1540
   29d60:	add	r3, r3, #24
   29d64:	ldrd	r2, [r3]
   29d68:	ldrd	r0, [r1]
   29d6c:	eor	r3, r3, r1
   29d70:	ldr	r1, [sp, #164]	; 0xa4
   29d74:	eor	r2, r2, r0
   29d78:	ldr	r0, [sp, #160]	; 0xa0
   29d7c:	lsl	r1, r1, #23
   29d80:	orr	r1, r1, r0, lsr #9
   29d84:	add	r0, sp, #5440	; 0x1540
   29d88:	add	r0, r0, #44	; 0x2c
   29d8c:	str	r1, [r0]
   29d90:	ldr	r1, [sp, #160]	; 0xa0
   29d94:	ldr	r0, [sp, #164]	; 0xa4
   29d98:	lsl	r1, r1, #23
   29d9c:	orr	r1, r1, r0, lsr #9
   29da0:	add	r0, sp, #5440	; 0x1540
   29da4:	add	r0, r0, #40	; 0x28
   29da8:	str	r1, [r0]
   29dac:	ldrd	r0, [r0]
   29db0:	eor	r0, r0, r2
   29db4:	adds	r4, r4, r0
   29db8:	eor	r1, r1, r3
   29dbc:	adc	r5, r5, r1
   29dc0:	adds	r2, r6, r4
   29dc4:	adc	r3, r7, r5
   29dc8:	add	r1, sp, #5440	; 0x1540
   29dcc:	strd	r2, [sp, #168]	; 0xa8
   29dd0:	add	r2, sp, #5440	; 0x1540
   29dd4:	lsr	r3, sl, #28
   29dd8:	add	r2, r2, #48	; 0x30
   29ddc:	orr	r3, r3, fp, lsl #4
   29de0:	str	r3, [r2]
   29de4:	add	r2, sp, #5440	; 0x1540
   29de8:	lsr	r3, fp, #28
   29dec:	add	r2, r2, #52	; 0x34
   29df0:	orr	r3, r3, sl, lsl #4
   29df4:	str	r3, [r2]
   29df8:	add	r2, sp, #5440	; 0x1540
   29dfc:	lsl	r3, fp, #30
   29e00:	add	r2, r2, #60	; 0x3c
   29e04:	orr	r3, r3, sl, lsr #2
   29e08:	str	r3, [r2]
   29e0c:	add	r2, sp, #5440	; 0x1540
   29e10:	lsl	r3, sl, #30
   29e14:	add	r2, r2, #56	; 0x38
   29e18:	orr	r3, r3, fp, lsr #2
   29e1c:	str	r3, [r2]
   29e20:	add	r3, sp, #5440	; 0x1540
   29e24:	add	r3, r3, #48	; 0x30
   29e28:	add	r1, r1, #56	; 0x38
   29e2c:	ldrd	r2, [r3]
   29e30:	ldrd	r0, [r1]
   29e34:	ldrd	r6, [sp, #128]	; 0x80
   29e38:	eor	r2, r2, r0
   29e3c:	add	r0, sp, #5504	; 0x1580
   29e40:	eor	r3, r3, r1
   29e44:	add	r0, r0, #4
   29e48:	lsl	r1, fp, #25
   29e4c:	orr	r1, r1, sl, lsr #7
   29e50:	str	r1, [r0]
   29e54:	lsl	r1, sl, #25
   29e58:	add	r0, sp, #5504	; 0x1580
   29e5c:	orr	r1, r1, fp, lsr #7
   29e60:	str	r1, [r0]
   29e64:	ldrd	r0, [r0]
   29e68:	eor	r0, r0, r2
   29e6c:	eor	r1, r1, r3
   29e70:	mov	r2, r0
   29e74:	mov	r3, r1
   29e78:	ldrd	r0, [sp, #144]	; 0x90
   29e7c:	orr	r0, r0, sl
   29e80:	orr	r1, r1, fp
   29e84:	and	r6, r6, r0
   29e88:	and	r7, r7, r1
   29e8c:	mov	r0, r6
   29e90:	mov	r1, r7
   29e94:	ldrd	r6, [sp, #144]	; 0x90
   29e98:	and	r6, r6, sl
   29e9c:	and	r7, r7, fp
   29ea0:	orr	r0, r0, r6
   29ea4:	adds	r0, r0, r2
   29ea8:	orr	r1, r1, r7
   29eac:	adc	r1, r1, r3
   29eb0:	adds	r2, r0, r4
   29eb4:	adc	r3, r1, r5
   29eb8:	add	r1, sp, #5504	; 0x1580
   29ebc:	strd	r2, [sp, #136]	; 0x88
   29ec0:	ldr	r3, [sp, #104]	; 0x68
   29ec4:	ldr	r2, [sp, #108]	; 0x6c
   29ec8:	add	r1, r1, #16
   29ecc:	lsr	r3, r3, #1
   29ed0:	orr	r3, r3, r2, lsl #31
   29ed4:	add	r2, sp, #5504	; 0x1580
   29ed8:	add	r2, r2, #8
   29edc:	str	r3, [r2]
   29ee0:	ldr	r3, [sp, #108]	; 0x6c
   29ee4:	ldr	r2, [sp, #104]	; 0x68
   29ee8:	lsr	r3, r3, #1
   29eec:	orr	r3, r3, r2, lsl #31
   29ef0:	add	r2, sp, #5504	; 0x1580
   29ef4:	add	r2, r2, #12
   29ef8:	str	r3, [r2]
   29efc:	ldr	r3, [sp, #104]	; 0x68
   29f00:	ldr	r2, [sp, #108]	; 0x6c
   29f04:	lsr	r3, r3, #8
   29f08:	orr	r3, r3, r2, lsl #24
   29f0c:	add	r2, sp, #5504	; 0x1580
   29f10:	add	r2, r2, #16
   29f14:	str	r3, [r2]
   29f18:	ldr	r3, [sp, #108]	; 0x6c
   29f1c:	ldr	r2, [sp, #104]	; 0x68
   29f20:	lsr	r3, r3, #8
   29f24:	orr	r3, r3, r2, lsl #24
   29f28:	add	r2, sp, #5504	; 0x1580
   29f2c:	add	r2, r2, #20
   29f30:	str	r3, [r2]
   29f34:	add	r3, sp, #5504	; 0x1580
   29f38:	add	r3, r3, #8
   29f3c:	ldrd	r0, [r1]
   29f40:	ldrd	r2, [r3]
   29f44:	eor	r3, r3, r1
   29f48:	ldr	r1, [sp, #104]	; 0x68
   29f4c:	eor	r2, r2, r0
   29f50:	ldr	r0, [sp, #108]	; 0x6c
   29f54:	lsr	r1, r1, #7
   29f58:	orr	r1, r1, r0, lsl #25
   29f5c:	str	r1, [sp, #904]	; 0x388
   29f60:	lsr	r1, r0, #7
   29f64:	str	r1, [sp, #908]	; 0x38c
   29f68:	add	r1, sp, #904	; 0x388
   29f6c:	ldrd	r0, [r1]
   29f70:	eor	r0, r0, r2
   29f74:	eor	r1, r1, r3
   29f78:	mov	r2, r0
   29f7c:	mov	r3, r1
   29f80:	ldrd	r0, [sp, #96]	; 0x60
   29f84:	adds	r0, r0, r2
   29f88:	adc	r1, r1, r3
   29f8c:	mov	r2, r0
   29f90:	mov	r3, r1
   29f94:	ldrd	r0, [sp, #40]	; 0x28
   29f98:	adds	r0, r0, r2
   29f9c:	adc	r1, r1, r3
   29fa0:	mov	r3, r1
   29fa4:	ldr	r1, [sp, #80]	; 0x50
   29fa8:	mov	r2, r0
   29fac:	ldr	r0, [sp, #84]	; 0x54
   29fb0:	lsr	r1, r1, #19
   29fb4:	orr	r1, r1, r0, lsl #13
   29fb8:	add	r0, sp, #5504	; 0x1580
   29fbc:	add	r0, r0, #24
   29fc0:	str	r1, [r0]
   29fc4:	ldr	r1, [sp, #84]	; 0x54
   29fc8:	ldr	r0, [sp, #80]	; 0x50
   29fcc:	lsr	r1, r1, #19
   29fd0:	orr	r1, r1, r0, lsl #13
   29fd4:	add	r0, sp, #5504	; 0x1580
   29fd8:	add	r0, r0, #28
   29fdc:	str	r1, [r0]
   29fe0:	ldr	r1, [sp, #84]	; 0x54
   29fe4:	ldr	r0, [sp, #80]	; 0x50
   29fe8:	lsl	r1, r1, #3
   29fec:	orr	r1, r1, r0, lsr #29
   29ff0:	add	r0, sp, #5504	; 0x1580
   29ff4:	add	r0, r0, #36	; 0x24
   29ff8:	str	r1, [r0]
   29ffc:	ldr	r1, [sp, #80]	; 0x50
   2a000:	ldr	r0, [sp, #84]	; 0x54
   2a004:	lsl	r1, r1, #3
   2a008:	orr	r1, r1, r0, lsr #29
   2a00c:	add	r0, sp, #5504	; 0x1580
   2a010:	add	r0, r0, #32
   2a014:	str	r1, [r0]
   2a018:	add	r1, sp, #5504	; 0x1580
   2a01c:	add	r1, r1, #24
   2a020:	ldrd	r4, [lr]
   2a024:	ldrd	r0, [r1]
   2a028:	ldr	lr, [sp, #80]	; 0x50
   2a02c:	eor	r0, r0, r4
   2a030:	ldr	r4, [sp, #84]	; 0x54
   2a034:	lsr	lr, lr, #6
   2a038:	eor	r1, r1, r5
   2a03c:	orr	lr, lr, r4, lsl #26
   2a040:	str	lr, [sp, #912]	; 0x390
   2a044:	lsr	lr, r4, #6
   2a048:	str	lr, [sp, #916]	; 0x394
   2a04c:	add	lr, sp, #912	; 0x390
   2a050:	ldrd	r4, [lr]
   2a054:	add	lr, sp, #5568	; 0x15c0
   2a058:	add	lr, lr, #48	; 0x30
   2a05c:	eor	r4, r4, r0
   2a060:	adds	r4, r2, r4
   2a064:	eor	r5, r5, r1
   2a068:	adc	r5, r3, r5
   2a06c:	add	r1, sp, #5504	; 0x1580
   2a070:	strd	r4, [sp, #96]	; 0x60
   2a074:	ldrd	r6, [sp, #152]	; 0x98
   2a078:	ldrd	r2, [sp, #160]	; 0xa0
   2a07c:	add	r5, pc, #932	; 0x3a4
   2a080:	ldrd	r4, [r5]
   2a084:	add	r1, r1, #48	; 0x30
   2a088:	eor	r6, r6, r2
   2a08c:	eor	r7, r7, r3
   2a090:	ldrd	r2, [sp, #168]	; 0xa8
   2a094:	and	r2, r2, r6
   2a098:	and	r3, r3, r7
   2a09c:	mov	r6, r2
   2a0a0:	mov	r7, r3
   2a0a4:	ldrd	r2, [sp, #152]	; 0x98
   2a0a8:	eor	r2, r2, r6
   2a0ac:	eor	r3, r3, r7
   2a0b0:	mov	r6, r2
   2a0b4:	mov	r7, r3
   2a0b8:	ldrd	r2, [sp, #96]	; 0x60
   2a0bc:	adds	r2, r2, r4
   2a0c0:	adc	r3, r3, r5
   2a0c4:	adds	r8, r8, r2
   2a0c8:	adc	r9, r9, r3
   2a0cc:	ldr	r3, [sp, #168]	; 0xa8
   2a0d0:	ldr	r2, [sp, #172]	; 0xac
   2a0d4:	adds	r8, r8, r6
   2a0d8:	lsr	r3, r3, #14
   2a0dc:	orr	r3, r3, r2, lsl #18
   2a0e0:	add	r2, sp, #5504	; 0x1580
   2a0e4:	add	r2, r2, #40	; 0x28
   2a0e8:	str	r3, [r2]
   2a0ec:	ldr	r3, [sp, #172]	; 0xac
   2a0f0:	ldr	r2, [sp, #168]	; 0xa8
   2a0f4:	adc	r9, r9, r7
   2a0f8:	lsr	r3, r3, #14
   2a0fc:	orr	r3, r3, r2, lsl #18
   2a100:	add	r2, sp, #5504	; 0x1580
   2a104:	add	r2, r2, #44	; 0x2c
   2a108:	str	r3, [r2]
   2a10c:	ldr	r3, [sp, #168]	; 0xa8
   2a110:	ldr	r2, [sp, #172]	; 0xac
   2a114:	lsr	r3, r3, #18
   2a118:	orr	r3, r3, r2, lsl #14
   2a11c:	add	r2, sp, #5504	; 0x1580
   2a120:	add	r2, r2, #48	; 0x30
   2a124:	str	r3, [r2]
   2a128:	ldr	r3, [sp, #172]	; 0xac
   2a12c:	ldr	r2, [sp, #168]	; 0xa8
   2a130:	lsr	r3, r3, #18
   2a134:	orr	r3, r3, r2, lsl #14
   2a138:	add	r2, sp, #5504	; 0x1580
   2a13c:	add	r2, r2, #52	; 0x34
   2a140:	str	r3, [r2]
   2a144:	add	r3, sp, #5504	; 0x1580
   2a148:	add	r3, r3, #40	; 0x28
   2a14c:	ldrd	r0, [r1]
   2a150:	ldrd	r2, [r3]
   2a154:	eor	r3, r3, r1
   2a158:	ldr	r1, [sp, #172]	; 0xac
   2a15c:	eor	r2, r2, r0
   2a160:	ldr	r0, [sp, #168]	; 0xa8
   2a164:	lsl	r1, r1, #23
   2a168:	orr	r1, r1, r0, lsr #9
   2a16c:	add	r0, sp, #5504	; 0x1580
   2a170:	add	r0, r0, #60	; 0x3c
   2a174:	str	r1, [r0]
   2a178:	ldr	r1, [sp, #168]	; 0xa8
   2a17c:	ldr	r0, [sp, #172]	; 0xac
   2a180:	lsl	r1, r1, #23
   2a184:	orr	r1, r1, r0, lsr #9
   2a188:	add	r0, sp, #5504	; 0x1580
   2a18c:	add	r0, r0, #56	; 0x38
   2a190:	str	r1, [r0]
   2a194:	ldrd	r0, [r0]
   2a198:	eor	r0, r0, r2
   2a19c:	eor	r1, r1, r3
   2a1a0:	ldrd	r2, [sp, #128]	; 0x80
   2a1a4:	adds	r8, r8, r0
   2a1a8:	adc	r9, r9, r1
   2a1ac:	adds	r2, r2, r8
   2a1b0:	adc	r3, r3, r9
   2a1b4:	add	r1, sp, #5568	; 0x15c0
   2a1b8:	strd	r2, [sp, #176]	; 0xb0
   2a1bc:	ldr	r3, [sp, #136]	; 0x88
   2a1c0:	ldr	r2, [sp, #140]	; 0x8c
   2a1c4:	add	r1, r1, #8
   2a1c8:	lsr	r3, r3, #28
   2a1cc:	orr	r3, r3, r2, lsl #4
   2a1d0:	add	r2, sp, #5568	; 0x15c0
   2a1d4:	str	r3, [r2]
   2a1d8:	ldr	r3, [sp, #140]	; 0x8c
   2a1dc:	ldr	r2, [sp, #136]	; 0x88
   2a1e0:	ldrd	r4, [sp, #144]	; 0x90
   2a1e4:	lsr	r3, r3, #28
   2a1e8:	orr	r3, r3, r2, lsl #4
   2a1ec:	add	r2, sp, #5568	; 0x15c0
   2a1f0:	add	r2, r2, #4
   2a1f4:	str	r3, [r2]
   2a1f8:	ldr	r3, [sp, #140]	; 0x8c
   2a1fc:	ldr	r2, [sp, #136]	; 0x88
   2a200:	lsl	r3, r3, #30
   2a204:	orr	r3, r3, r2, lsr #2
   2a208:	add	r2, sp, #5568	; 0x15c0
   2a20c:	add	r2, r2, #12
   2a210:	str	r3, [r2]
   2a214:	ldr	r3, [sp, #136]	; 0x88
   2a218:	ldr	r2, [sp, #140]	; 0x8c
   2a21c:	lsl	r3, r3, #30
   2a220:	orr	r3, r3, r2, lsr #2
   2a224:	add	r2, sp, #5568	; 0x15c0
   2a228:	add	r2, r2, #8
   2a22c:	str	r3, [r2]
   2a230:	add	r3, sp, #5568	; 0x15c0
   2a234:	ldrd	r0, [r1]
   2a238:	ldrd	r2, [r3]
   2a23c:	eor	r3, r3, r1
   2a240:	ldr	r1, [sp, #140]	; 0x8c
   2a244:	eor	r2, r2, r0
   2a248:	ldr	r0, [sp, #136]	; 0x88
   2a24c:	lsl	r1, r1, #25
   2a250:	orr	r1, r1, r0, lsr #7
   2a254:	add	r0, sp, #5568	; 0x15c0
   2a258:	add	r0, r0, #20
   2a25c:	str	r1, [r0]
   2a260:	ldr	r1, [sp, #136]	; 0x88
   2a264:	ldr	r0, [sp, #140]	; 0x8c
   2a268:	lsl	r1, r1, #25
   2a26c:	orr	r1, r1, r0, lsr #7
   2a270:	add	r0, sp, #5568	; 0x15c0
   2a274:	add	r0, r0, #16
   2a278:	str	r1, [r0]
   2a27c:	ldrd	r0, [r0]
   2a280:	eor	r0, r0, r2
   2a284:	eor	r1, r1, r3
   2a288:	mov	r2, r0
   2a28c:	mov	r3, r1
   2a290:	ldrd	r0, [sp, #136]	; 0x88
   2a294:	orr	r0, r0, sl
   2a298:	orr	r1, r1, fp
   2a29c:	and	r4, r4, r0
   2a2a0:	and	r5, r5, r1
   2a2a4:	mov	r0, r4
   2a2a8:	mov	r1, r5
   2a2ac:	ldrd	r4, [sp, #136]	; 0x88
   2a2b0:	and	r4, r4, sl
   2a2b4:	and	r5, r5, fp
   2a2b8:	orr	r0, r0, r4
   2a2bc:	adds	r0, r0, r2
   2a2c0:	orr	r1, r1, r5
   2a2c4:	adc	r1, r1, r3
   2a2c8:	ldr	r3, [sp, #112]	; 0x70
   2a2cc:	ldr	r2, [sp, #116]	; 0x74
   2a2d0:	adds	r6, r0, r8
   2a2d4:	lsr	r3, r3, #1
   2a2d8:	orr	r3, r3, r2, lsl #31
   2a2dc:	add	r2, sp, #5568	; 0x15c0
   2a2e0:	add	r2, r2, #24
   2a2e4:	str	r3, [r2]
   2a2e8:	ldr	r3, [sp, #116]	; 0x74
   2a2ec:	ldr	r2, [sp, #112]	; 0x70
   2a2f0:	adc	r7, r1, r9
   2a2f4:	lsr	r3, r3, #1
   2a2f8:	orr	r3, r3, r2, lsl #31
   2a2fc:	add	r2, sp, #5568	; 0x15c0
   2a300:	add	r2, r2, #28
   2a304:	str	r3, [r2]
   2a308:	ldr	r3, [sp, #112]	; 0x70
   2a30c:	ldr	r2, [sp, #116]	; 0x74
   2a310:	add	r1, sp, #5568	; 0x15c0
   2a314:	lsr	r3, r3, #8
   2a318:	orr	r3, r3, r2, lsl #24
   2a31c:	add	r2, sp, #5568	; 0x15c0
   2a320:	add	r2, r2, #32
   2a324:	str	r3, [r2]
   2a328:	ldr	r3, [sp, #116]	; 0x74
   2a32c:	ldr	r2, [sp, #112]	; 0x70
   2a330:	add	r1, r1, #32
   2a334:	lsr	r3, r3, #8
   2a338:	orr	r3, r3, r2, lsl #24
   2a33c:	add	r2, sp, #5568	; 0x15c0
   2a340:	add	r2, r2, #36	; 0x24
   2a344:	str	r3, [r2]
   2a348:	add	r3, sp, #5568	; 0x15c0
   2a34c:	add	r3, r3, #24
   2a350:	ldrd	r2, [r3]
   2a354:	ldrd	r0, [r1]
   2a358:	eor	r3, r3, r1
   2a35c:	ldr	r1, [sp, #112]	; 0x70
   2a360:	eor	r2, r2, r0
   2a364:	ldr	r0, [sp, #116]	; 0x74
   2a368:	lsr	r1, r1, #7
   2a36c:	orr	r1, r1, r0, lsl #25
   2a370:	str	r1, [sp, #920]	; 0x398
   2a374:	lsr	r1, r0, #7
   2a378:	str	r1, [sp, #924]	; 0x39c
   2a37c:	add	r1, sp, #920	; 0x398
   2a380:	ldrd	r0, [r1]
   2a384:	eor	r0, r0, r2
   2a388:	eor	r1, r1, r3
   2a38c:	mov	r2, r0
   2a390:	mov	r3, r1
   2a394:	ldrd	r0, [sp, #104]	; 0x68
   2a398:	adds	r0, r0, r2
   2a39c:	adc	r1, r1, r3
   2a3a0:	mov	r2, r0
   2a3a4:	mov	r3, r1
   2a3a8:	ldrd	r0, [sp, #48]	; 0x30
   2a3ac:	adds	r0, r0, r2
   2a3b0:	adc	r1, r1, r3
   2a3b4:	mov	r3, r1
   2a3b8:	ldr	r1, [sp, #88]	; 0x58
   2a3bc:	mov	r2, r0
   2a3c0:	ldr	r0, [sp, #92]	; 0x5c
   2a3c4:	lsr	r1, r1, #19
   2a3c8:	orr	r1, r1, r0, lsl #13
   2a3cc:	add	r0, sp, #5568	; 0x15c0
   2a3d0:	add	r0, r0, #40	; 0x28
   2a3d4:	str	r1, [r0]
   2a3d8:	ldr	r1, [sp, #92]	; 0x5c
   2a3dc:	ldr	r0, [sp, #88]	; 0x58
   2a3e0:	lsr	r1, r1, #19
   2a3e4:	orr	r1, r1, r0, lsl #13
   2a3e8:	add	r0, sp, #5568	; 0x15c0
   2a3ec:	add	r0, r0, #44	; 0x2c
   2a3f0:	str	r1, [r0]
   2a3f4:	ldr	r1, [sp, #92]	; 0x5c
   2a3f8:	ldr	r0, [sp, #88]	; 0x58
   2a3fc:	lsl	r1, r1, #3
   2a400:	orr	r1, r1, r0, lsr #29
   2a404:	add	r0, sp, #5568	; 0x15c0
   2a408:	add	r0, r0, #52	; 0x34
   2a40c:	str	r1, [r0]
   2a410:	ldr	r1, [sp, #88]	; 0x58
   2a414:	ldr	r0, [sp, #92]	; 0x5c
   2a418:	lsl	r1, r1, #3
   2a41c:	orr	r1, r1, r0, lsr #29
   2a420:	add	r0, sp, #5568	; 0x15c0
   2a424:	b	2a438 <putc_unlocked@plt+0x190f0>
   2a428:	cmncs	r3, #40, 28	; 0x280
   2a42c:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   2a430:	cdple	13, 8, cr11, cr2, cr9, {7}
   2a434:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   2a438:	add	r0, r0, #48	; 0x30
   2a43c:	str	r1, [r0]
   2a440:	add	r1, sp, #5568	; 0x15c0
   2a444:	add	r1, r1, #40	; 0x28
   2a448:	ldrd	r4, [lr]
   2a44c:	ldrd	r0, [r1]
   2a450:	ldr	lr, [sp, #88]	; 0x58
   2a454:	eor	r0, r0, r4
   2a458:	ldr	r4, [sp, #92]	; 0x5c
   2a45c:	lsr	lr, lr, #6
   2a460:	eor	r1, r1, r5
   2a464:	orr	lr, lr, r4, lsl #26
   2a468:	str	lr, [sp, #928]	; 0x3a0
   2a46c:	lsr	lr, r4, #6
   2a470:	str	lr, [sp, #932]	; 0x3a4
   2a474:	add	lr, sp, #928	; 0x3a0
   2a478:	ldrd	r4, [lr]
   2a47c:	add	lr, sp, #5632	; 0x1600
   2a480:	eor	r4, r4, r0
   2a484:	adds	r4, r2, r4
   2a488:	eor	r5, r5, r1
   2a48c:	adc	r5, r3, r5
   2a490:	ldrd	r2, [sp, #160]	; 0xa0
   2a494:	strd	r4, [sp, #104]	; 0x68
   2a498:	ldrd	r4, [sp, #168]	; 0xa8
   2a49c:	sub	r1, pc, #116	; 0x74
   2a4a0:	ldrd	r0, [r1]
   2a4a4:	eor	r4, r4, r2
   2a4a8:	eor	r5, r5, r3
   2a4ac:	ldrd	r2, [sp, #176]	; 0xb0
   2a4b0:	and	r2, r2, r4
   2a4b4:	and	r3, r3, r5
   2a4b8:	mov	r4, r2
   2a4bc:	mov	r5, r3
   2a4c0:	ldrd	r2, [sp, #160]	; 0xa0
   2a4c4:	ldrd	r8, [sp, #144]	; 0x90
   2a4c8:	eor	r2, r2, r4
   2a4cc:	eor	r3, r3, r5
   2a4d0:	mov	r4, r2
   2a4d4:	mov	r5, r3
   2a4d8:	ldrd	r2, [sp, #104]	; 0x68
   2a4dc:	adds	r2, r2, r0
   2a4e0:	adc	r3, r3, r1
   2a4e4:	mov	r0, r2
   2a4e8:	mov	r1, r3
   2a4ec:	ldrd	r2, [sp, #152]	; 0x98
   2a4f0:	adds	r2, r2, r0
   2a4f4:	adc	r3, r3, r1
   2a4f8:	adds	r0, r2, r4
   2a4fc:	adc	r1, r3, r5
   2a500:	ldr	r3, [sp, #176]	; 0xb0
   2a504:	ldr	r2, [sp, #180]	; 0xb4
   2a508:	lsr	r3, r3, #14
   2a50c:	orr	r3, r3, r2, lsl #18
   2a510:	add	r2, sp, #5568	; 0x15c0
   2a514:	add	r2, r2, #56	; 0x38
   2a518:	str	r3, [r2]
   2a51c:	ldr	r3, [sp, #180]	; 0xb4
   2a520:	ldr	r2, [sp, #176]	; 0xb0
   2a524:	lsr	r3, r3, #14
   2a528:	orr	r3, r3, r2, lsl #18
   2a52c:	add	r2, sp, #5568	; 0x15c0
   2a530:	add	r2, r2, #60	; 0x3c
   2a534:	str	r3, [r2]
   2a538:	ldr	r3, [sp, #176]	; 0xb0
   2a53c:	ldr	r2, [sp, #180]	; 0xb4
   2a540:	lsr	r3, r3, #18
   2a544:	orr	r3, r3, r2, lsl #14
   2a548:	add	r2, sp, #5632	; 0x1600
   2a54c:	str	r3, [r2]
   2a550:	ldr	r3, [sp, #180]	; 0xb4
   2a554:	ldr	r2, [sp, #176]	; 0xb0
   2a558:	lsr	r3, r3, #18
   2a55c:	orr	r3, r3, r2, lsl #14
   2a560:	add	r2, sp, #5632	; 0x1600
   2a564:	add	r2, r2, #4
   2a568:	str	r3, [r2]
   2a56c:	add	r3, sp, #5568	; 0x15c0
   2a570:	add	r3, r3, #56	; 0x38
   2a574:	ldrd	r4, [lr]
   2a578:	ldrd	r2, [r3]
   2a57c:	ldr	lr, [sp, #180]	; 0xb4
   2a580:	eor	r2, r2, r4
   2a584:	ldr	r4, [sp, #176]	; 0xb0
   2a588:	lsl	lr, lr, #23
   2a58c:	eor	r3, r3, r5
   2a590:	orr	lr, lr, r4, lsr #9
   2a594:	add	r4, sp, #5632	; 0x1600
   2a598:	add	r4, r4, #12
   2a59c:	str	lr, [r4]
   2a5a0:	ldr	lr, [sp, #176]	; 0xb0
   2a5a4:	ldr	r4, [sp, #180]	; 0xb4
   2a5a8:	lsl	lr, lr, #23
   2a5ac:	orr	lr, lr, r4, lsr #9
   2a5b0:	add	r4, sp, #5632	; 0x1600
   2a5b4:	add	r4, r4, #8
   2a5b8:	str	lr, [r4]
   2a5bc:	ldrd	r4, [r4]
   2a5c0:	add	lr, sp, #5632	; 0x1600
   2a5c4:	add	lr, lr, #24
   2a5c8:	eor	r4, r4, r2
   2a5cc:	add	r2, sp, #5632	; 0x1600
   2a5d0:	eor	r5, r5, r3
   2a5d4:	add	r2, r2, #16
   2a5d8:	lsr	r3, r6, #28
   2a5dc:	orr	r3, r3, r7, lsl #4
   2a5e0:	str	r3, [r2]
   2a5e4:	add	r2, sp, #5632	; 0x1600
   2a5e8:	lsr	r3, r7, #28
   2a5ec:	add	r2, r2, #20
   2a5f0:	orr	r3, r3, r6, lsl #4
   2a5f4:	str	r3, [r2]
   2a5f8:	add	r2, sp, #5632	; 0x1600
   2a5fc:	lsl	r3, r7, #30
   2a600:	add	r2, r2, #28
   2a604:	orr	r3, r3, r6, lsr #2
   2a608:	str	r3, [r2]
   2a60c:	add	r2, sp, #5632	; 0x1600
   2a610:	lsl	r3, r6, #30
   2a614:	add	r2, r2, #24
   2a618:	orr	r3, r3, r7, lsr #2
   2a61c:	str	r3, [r2]
   2a620:	add	r3, sp, #5632	; 0x1600
   2a624:	add	r3, r3, #16
   2a628:	adds	r0, r0, r4
   2a62c:	adc	r1, r1, r5
   2a630:	ldrd	r2, [r3]
   2a634:	ldrd	r4, [lr]
   2a638:	lsl	lr, r7, #25
   2a63c:	orr	lr, lr, r6, lsr #7
   2a640:	eor	r2, r2, r4
   2a644:	add	r4, sp, #5632	; 0x1600
   2a648:	add	r4, r4, #36	; 0x24
   2a64c:	str	lr, [r4]
   2a650:	add	r4, sp, #5632	; 0x1600
   2a654:	lsl	lr, r6, #25
   2a658:	add	r4, r4, #32
   2a65c:	orr	lr, lr, r7, lsr #7
   2a660:	str	lr, [r4]
   2a664:	eor	r3, r3, r5
   2a668:	ldrd	r4, [r4]
   2a66c:	adds	r8, r8, r0
   2a670:	adc	r9, r9, r1
   2a674:	eor	r4, r4, r2
   2a678:	eor	r5, r5, r3
   2a67c:	add	lr, sp, #5696	; 0x1640
   2a680:	strd	r4, [sp, #128]	; 0x80
   2a684:	ldrd	r4, [sp, #136]	; 0x88
   2a688:	orr	r4, r4, r6
   2a68c:	orr	r5, r5, r7
   2a690:	and	r2, r4, sl
   2a694:	and	r3, r5, fp
   2a698:	ldrd	r4, [sp, #136]	; 0x88
   2a69c:	and	r4, r4, r6
   2a6a0:	and	r5, r5, r7
   2a6a4:	orr	r2, r2, r4
   2a6a8:	orr	r3, r3, r5
   2a6ac:	mov	r4, r2
   2a6b0:	mov	r5, r3
   2a6b4:	ldrd	r2, [sp, #128]	; 0x80
   2a6b8:	adds	r2, r2, r4
   2a6bc:	adc	r3, r3, r5
   2a6c0:	adds	r2, r2, r0
   2a6c4:	adc	r3, r3, r1
   2a6c8:	strd	r2, [sp, #128]	; 0x80
   2a6cc:	ldr	r3, [sp, #120]	; 0x78
   2a6d0:	ldr	r2, [sp, #124]	; 0x7c
   2a6d4:	lsr	r3, r3, #1
   2a6d8:	orr	r3, r3, r2, lsl #31
   2a6dc:	add	r2, sp, #5632	; 0x1600
   2a6e0:	add	r2, r2, #40	; 0x28
   2a6e4:	str	r3, [r2]
   2a6e8:	ldr	r3, [sp, #124]	; 0x7c
   2a6ec:	ldr	r2, [sp, #120]	; 0x78
   2a6f0:	lsr	r3, r3, #1
   2a6f4:	orr	r3, r3, r2, lsl #31
   2a6f8:	add	r2, sp, #5632	; 0x1600
   2a6fc:	add	r2, r2, #44	; 0x2c
   2a700:	str	r3, [r2]
   2a704:	ldr	r3, [sp, #120]	; 0x78
   2a708:	ldr	r2, [sp, #124]	; 0x7c
   2a70c:	lsr	r3, r3, #8
   2a710:	orr	r3, r3, r2, lsl #24
   2a714:	add	r2, sp, #5632	; 0x1600
   2a718:	add	r2, r2, #48	; 0x30
   2a71c:	str	r3, [r2]
   2a720:	ldr	r3, [sp, #124]	; 0x7c
   2a724:	ldr	r2, [sp, #120]	; 0x78
   2a728:	lsr	r3, r3, #8
   2a72c:	orr	r3, r3, r2, lsl #24
   2a730:	add	r2, sp, #5632	; 0x1600
   2a734:	add	r2, r2, #52	; 0x34
   2a738:	str	r3, [r2]
   2a73c:	add	r3, sp, #5632	; 0x1600
   2a740:	add	r3, r3, #40	; 0x28
   2a744:	ldrd	r0, [r3]
   2a748:	add	r3, sp, #5632	; 0x1600
   2a74c:	add	r3, r3, #48	; 0x30
   2a750:	ldrd	r2, [r3]
   2a754:	eor	r1, r1, r3
   2a758:	ldr	r3, [sp, #120]	; 0x78
   2a75c:	eor	r0, r0, r2
   2a760:	ldr	r2, [sp, #124]	; 0x7c
   2a764:	lsr	r3, r3, #7
   2a768:	orr	r3, r3, r2, lsl #25
   2a76c:	str	r3, [sp, #936]	; 0x3a8
   2a770:	lsr	r3, r2, #7
   2a774:	str	r3, [sp, #940]	; 0x3ac
   2a778:	add	r3, sp, #936	; 0x3a8
   2a77c:	ldrd	r2, [r3]
   2a780:	eor	r2, r2, r0
   2a784:	eor	r3, r3, r1
   2a788:	mov	r0, r2
   2a78c:	mov	r1, r3
   2a790:	ldrd	r2, [sp, #112]	; 0x70
   2a794:	adds	r2, r2, r0
   2a798:	adc	r3, r3, r1
   2a79c:	mov	r0, r2
   2a7a0:	mov	r1, r3
   2a7a4:	ldrd	r2, [sp, #56]	; 0x38
   2a7a8:	adds	r2, r2, r0
   2a7ac:	adc	r3, r3, r1
   2a7b0:	mov	r1, r3
   2a7b4:	ldr	r3, [sp, #96]	; 0x60
   2a7b8:	mov	r0, r2
   2a7bc:	ldr	r2, [sp, #100]	; 0x64
   2a7c0:	lsr	r3, r3, #19
   2a7c4:	orr	r3, r3, r2, lsl #13
   2a7c8:	add	r2, sp, #5632	; 0x1600
   2a7cc:	add	r2, r2, #56	; 0x38
   2a7d0:	str	r3, [r2]
   2a7d4:	ldr	r3, [sp, #100]	; 0x64
   2a7d8:	ldr	r2, [sp, #96]	; 0x60
   2a7dc:	lsr	r3, r3, #19
   2a7e0:	orr	r3, r3, r2, lsl #13
   2a7e4:	add	r2, sp, #5632	; 0x1600
   2a7e8:	add	r2, r2, #60	; 0x3c
   2a7ec:	str	r3, [r2]
   2a7f0:	ldr	r3, [sp, #100]	; 0x64
   2a7f4:	ldr	r2, [sp, #96]	; 0x60
   2a7f8:	lsl	r3, r3, #3
   2a7fc:	orr	r3, r3, r2, lsr #29
   2a800:	add	r2, sp, #5696	; 0x1640
   2a804:	add	r2, r2, #4
   2a808:	str	r3, [r2]
   2a80c:	ldr	r3, [sp, #96]	; 0x60
   2a810:	ldr	r2, [sp, #100]	; 0x64
   2a814:	lsl	r3, r3, #3
   2a818:	orr	r3, r3, r2, lsr #29
   2a81c:	add	r2, sp, #5696	; 0x1640
   2a820:	str	r3, [r2]
   2a824:	add	r3, sp, #5632	; 0x1600
   2a828:	add	r3, r3, #56	; 0x38
   2a82c:	ldrd	r4, [lr]
   2a830:	ldrd	r2, [r3]
   2a834:	ldr	lr, [sp, #96]	; 0x60
   2a838:	eor	r2, r2, r4
   2a83c:	ldr	r4, [sp, #100]	; 0x64
   2a840:	lsr	lr, lr, #6
   2a844:	eor	r3, r3, r5
   2a848:	orr	lr, lr, r4, lsl #26
   2a84c:	str	lr, [sp, #944]	; 0x3b0
   2a850:	lsr	lr, r4, #6
   2a854:	str	lr, [sp, #948]	; 0x3b4
   2a858:	add	lr, sp, #944	; 0x3b0
   2a85c:	ldrd	r4, [lr]
   2a860:	add	lr, sp, #5696	; 0x1640
   2a864:	add	lr, lr, #16
   2a868:	eor	r4, r4, r2
   2a86c:	adds	r4, r0, r4
   2a870:	eor	r5, r5, r3
   2a874:	adc	r5, r1, r5
   2a878:	ldrd	r2, [sp, #168]	; 0xa8
   2a87c:	ldrd	r0, [sp, #176]	; 0xb0
   2a880:	strd	r4, [sp, #112]	; 0x70
   2a884:	eor	r2, r2, r0
   2a888:	eor	r3, r3, r1
   2a88c:	ldrd	r0, [sp, #168]	; 0xa8
   2a890:	and	r2, r2, r8
   2a894:	and	r3, r3, r9
   2a898:	eor	r0, r0, r2
   2a89c:	eor	r1, r1, r3
   2a8a0:	mov	r2, r0
   2a8a4:	mov	r3, r1
   2a8a8:	add	r1, pc, #928	; 0x3a0
   2a8ac:	ldrd	r0, [r1]
   2a8b0:	adds	r4, r4, r0
   2a8b4:	adc	r5, r5, r1
   2a8b8:	mov	r0, r4
   2a8bc:	mov	r1, r5
   2a8c0:	ldrd	r4, [sp, #160]	; 0xa0
   2a8c4:	adds	r4, r4, r0
   2a8c8:	adc	r5, r5, r1
   2a8cc:	adds	r0, r4, r2
   2a8d0:	add	r2, sp, #5696	; 0x1640
   2a8d4:	adc	r1, r5, r3
   2a8d8:	add	r2, r2, #8
   2a8dc:	lsr	r3, r8, #14
   2a8e0:	orr	r3, r3, r9, lsl #18
   2a8e4:	str	r3, [r2]
   2a8e8:	add	r2, sp, #5696	; 0x1640
   2a8ec:	lsr	r3, r9, #14
   2a8f0:	add	r2, r2, #12
   2a8f4:	orr	r3, r3, r8, lsl #18
   2a8f8:	str	r3, [r2]
   2a8fc:	add	r2, sp, #5696	; 0x1640
   2a900:	lsr	r3, r8, #18
   2a904:	add	r2, r2, #16
   2a908:	orr	r3, r3, r9, lsl #14
   2a90c:	str	r3, [r2]
   2a910:	add	r2, sp, #5696	; 0x1640
   2a914:	lsr	r3, r9, #18
   2a918:	add	r2, r2, #20
   2a91c:	orr	r3, r3, r8, lsl #14
   2a920:	str	r3, [r2]
   2a924:	add	r3, sp, #5696	; 0x1640
   2a928:	add	r3, r3, #8
   2a92c:	ldrd	r4, [lr]
   2a930:	ldrd	r2, [r3]
   2a934:	lsl	lr, r9, #23
   2a938:	orr	lr, lr, r8, lsr #9
   2a93c:	eor	r2, r2, r4
   2a940:	add	r4, sp, #5696	; 0x1640
   2a944:	add	r4, r4, #28
   2a948:	str	lr, [r4]
   2a94c:	add	r4, sp, #5696	; 0x1640
   2a950:	lsl	lr, r8, #23
   2a954:	add	r4, r4, #24
   2a958:	orr	lr, lr, r9, lsr #9
   2a95c:	eor	r3, r3, r5
   2a960:	str	lr, [r4]
   2a964:	ldrd	r4, [r4]
   2a968:	add	lr, sp, #5696	; 0x1640
   2a96c:	add	lr, lr, #40	; 0x28
   2a970:	eor	r4, r4, r2
   2a974:	adds	r0, r0, r4
   2a978:	eor	r5, r5, r3
   2a97c:	adc	r1, r1, r5
   2a980:	adds	r2, sl, r0
   2a984:	adc	r3, fp, r1
   2a988:	strd	r2, [sp, #152]	; 0x98
   2a98c:	ldr	r3, [sp, #128]	; 0x80
   2a990:	ldr	r2, [sp, #132]	; 0x84
   2a994:	lsr	r3, r3, #28
   2a998:	orr	r3, r3, r2, lsl #4
   2a99c:	add	r2, sp, #5696	; 0x1640
   2a9a0:	add	r2, r2, #32
   2a9a4:	str	r3, [r2]
   2a9a8:	ldr	r3, [sp, #132]	; 0x84
   2a9ac:	ldr	r2, [sp, #128]	; 0x80
   2a9b0:	ldrd	sl, [sp, #136]	; 0x88
   2a9b4:	lsr	r3, r3, #28
   2a9b8:	orr	r3, r3, r2, lsl #4
   2a9bc:	add	r2, sp, #5696	; 0x1640
   2a9c0:	add	r2, r2, #36	; 0x24
   2a9c4:	str	r3, [r2]
   2a9c8:	ldr	r3, [sp, #132]	; 0x84
   2a9cc:	ldr	r2, [sp, #128]	; 0x80
   2a9d0:	lsl	r3, r3, #30
   2a9d4:	orr	r3, r3, r2, lsr #2
   2a9d8:	add	r2, sp, #5696	; 0x1640
   2a9dc:	add	r2, r2, #44	; 0x2c
   2a9e0:	str	r3, [r2]
   2a9e4:	ldr	r3, [sp, #128]	; 0x80
   2a9e8:	ldr	r2, [sp, #132]	; 0x84
   2a9ec:	lsl	r3, r3, #30
   2a9f0:	orr	r3, r3, r2, lsr #2
   2a9f4:	add	r2, sp, #5696	; 0x1640
   2a9f8:	add	r2, r2, #40	; 0x28
   2a9fc:	str	r3, [r2]
   2aa00:	add	r3, sp, #5696	; 0x1640
   2aa04:	add	r3, r3, #32
   2aa08:	ldrd	r4, [lr]
   2aa0c:	ldrd	r2, [r3]
   2aa10:	ldr	lr, [sp, #132]	; 0x84
   2aa14:	eor	r2, r2, r4
   2aa18:	ldr	r4, [sp, #128]	; 0x80
   2aa1c:	lsl	lr, lr, #25
   2aa20:	eor	r3, r3, r5
   2aa24:	orr	lr, lr, r4, lsr #7
   2aa28:	add	r4, sp, #5696	; 0x1640
   2aa2c:	add	r4, r4, #52	; 0x34
   2aa30:	str	lr, [r4]
   2aa34:	ldr	lr, [sp, #128]	; 0x80
   2aa38:	ldr	r4, [sp, #132]	; 0x84
   2aa3c:	lsl	lr, lr, #25
   2aa40:	orr	lr, lr, r4, lsr #7
   2aa44:	add	r4, sp, #5696	; 0x1640
   2aa48:	add	r4, r4, #48	; 0x30
   2aa4c:	str	lr, [r4]
   2aa50:	ldrd	r4, [r4]
   2aa54:	add	lr, sp, #5760	; 0x1680
   2aa58:	add	lr, lr, #16
   2aa5c:	eor	r4, r4, r2
   2aa60:	eor	r5, r5, r3
   2aa64:	mov	r2, r4
   2aa68:	mov	r3, r5
   2aa6c:	ldrd	r4, [sp, #128]	; 0x80
   2aa70:	orr	r4, r4, r6
   2aa74:	orr	r5, r5, r7
   2aa78:	and	sl, sl, r4
   2aa7c:	and	fp, fp, r5
   2aa80:	mov	r4, sl
   2aa84:	mov	r5, fp
   2aa88:	ldrd	sl, [sp, #128]	; 0x80
   2aa8c:	and	sl, sl, r6
   2aa90:	and	fp, fp, r7
   2aa94:	orr	r4, r4, sl
   2aa98:	adds	r4, r4, r2
   2aa9c:	orr	r5, r5, fp
   2aaa0:	adc	r5, r5, r3
   2aaa4:	adds	r2, r4, r0
   2aaa8:	adc	r3, r5, r1
   2aaac:	strd	r2, [sp, #144]	; 0x90
   2aab0:	ldr	r3, [sp]
   2aab4:	ldr	r2, [sp, #4]
   2aab8:	lsr	r3, r3, #1
   2aabc:	orr	r3, r3, r2, lsl #31
   2aac0:	add	r2, sp, #5696	; 0x1640
   2aac4:	add	r2, r2, #56	; 0x38
   2aac8:	str	r3, [r2]
   2aacc:	ldr	r3, [sp, #4]
   2aad0:	ldr	r2, [sp]
   2aad4:	lsr	r3, r3, #1
   2aad8:	orr	r3, r3, r2, lsl #31
   2aadc:	add	r2, sp, #5696	; 0x1640
   2aae0:	add	r2, r2, #60	; 0x3c
   2aae4:	str	r3, [r2]
   2aae8:	ldr	r3, [sp]
   2aaec:	ldr	r2, [sp, #4]
   2aaf0:	lsr	r3, r3, #8
   2aaf4:	orr	r3, r3, r2, lsl #24
   2aaf8:	add	r2, sp, #5760	; 0x1680
   2aafc:	str	r3, [r2]
   2ab00:	ldr	r3, [sp, #4]
   2ab04:	ldr	r2, [sp]
   2ab08:	lsr	r3, r3, #8
   2ab0c:	orr	r3, r3, r2, lsl #24
   2ab10:	add	r2, sp, #5760	; 0x1680
   2ab14:	add	r2, r2, #4
   2ab18:	str	r3, [r2]
   2ab1c:	add	r3, sp, #5696	; 0x1640
   2ab20:	add	r3, r3, #56	; 0x38
   2ab24:	ldrd	r0, [r3]
   2ab28:	add	r3, sp, #5760	; 0x1680
   2ab2c:	ldrd	r2, [r3]
   2ab30:	eor	r1, r1, r3
   2ab34:	ldr	r3, [sp]
   2ab38:	eor	r0, r0, r2
   2ab3c:	ldr	r2, [sp, #4]
   2ab40:	lsr	r3, r3, #7
   2ab44:	orr	r3, r3, r2, lsl #25
   2ab48:	str	r3, [sp, #952]	; 0x3b8
   2ab4c:	lsr	r3, r2, #7
   2ab50:	str	r3, [sp, #956]	; 0x3bc
   2ab54:	add	r3, sp, #952	; 0x3b8
   2ab58:	ldrd	r2, [r3]
   2ab5c:	eor	r2, r2, r0
   2ab60:	eor	r3, r3, r1
   2ab64:	mov	r0, r2
   2ab68:	mov	r1, r3
   2ab6c:	ldrd	r2, [sp, #120]	; 0x78
   2ab70:	adds	r2, r2, r0
   2ab74:	adc	r3, r3, r1
   2ab78:	mov	r0, r2
   2ab7c:	mov	r1, r3
   2ab80:	ldrd	r2, [sp, #64]	; 0x40
   2ab84:	adds	r2, r2, r0
   2ab88:	adc	r3, r3, r1
   2ab8c:	mov	r1, r3
   2ab90:	ldr	r3, [sp, #104]	; 0x68
   2ab94:	mov	r0, r2
   2ab98:	ldr	r2, [sp, #108]	; 0x6c
   2ab9c:	lsr	r3, r3, #19
   2aba0:	orr	r3, r3, r2, lsl #13
   2aba4:	add	r2, sp, #5760	; 0x1680
   2aba8:	add	r2, r2, #8
   2abac:	str	r3, [r2]
   2abb0:	ldr	r3, [sp, #108]	; 0x6c
   2abb4:	ldr	r2, [sp, #104]	; 0x68
   2abb8:	lsr	r3, r3, #19
   2abbc:	orr	r3, r3, r2, lsl #13
   2abc0:	add	r2, sp, #5760	; 0x1680
   2abc4:	add	r2, r2, #12
   2abc8:	str	r3, [r2]
   2abcc:	ldr	r3, [sp, #108]	; 0x6c
   2abd0:	ldr	r2, [sp, #104]	; 0x68
   2abd4:	lsl	r3, r3, #3
   2abd8:	orr	r3, r3, r2, lsr #29
   2abdc:	add	r2, sp, #5760	; 0x1680
   2abe0:	add	r2, r2, #20
   2abe4:	str	r3, [r2]
   2abe8:	ldr	r3, [sp, #104]	; 0x68
   2abec:	ldr	r2, [sp, #108]	; 0x6c
   2abf0:	lsl	r3, r3, #3
   2abf4:	orr	r3, r3, r2, lsr #29
   2abf8:	add	r2, sp, #5760	; 0x1680
   2abfc:	add	r2, r2, #16
   2ac00:	str	r3, [r2]
   2ac04:	add	r3, sp, #5760	; 0x1680
   2ac08:	add	r3, r3, #8
   2ac0c:	ldrd	r4, [lr]
   2ac10:	ldrd	r2, [r3]
   2ac14:	ldr	lr, [sp, #104]	; 0x68
   2ac18:	eor	r2, r2, r4
   2ac1c:	ldr	r4, [sp, #108]	; 0x6c
   2ac20:	lsr	lr, lr, #6
   2ac24:	eor	r3, r3, r5
   2ac28:	orr	lr, lr, r4, lsl #26
   2ac2c:	str	lr, [sp, #960]	; 0x3c0
   2ac30:	lsr	lr, r4, #6
   2ac34:	str	lr, [sp, #964]	; 0x3c4
   2ac38:	add	lr, sp, #960	; 0x3c0
   2ac3c:	ldrd	r4, [lr]
   2ac40:	add	lr, sp, #5824	; 0x16c0
   2ac44:	add	lr, lr, #32
   2ac48:	eor	r4, r4, r2
   2ac4c:	b	2ac60 <putc_unlocked@plt+0x19918>
   2ac50:	sbclt	r7, r6, #344064	; 0x54000
   2ac54:	mrclt	3, 7, sl, cr9, cr7, {7}
   2ac58:	cmn	r2, #-1409286144	; 0xac000000
   2ac5c:			; <UNDEFINED> instruction: 0xc67178f2
   2ac60:	adds	r4, r0, r4
   2ac64:	eor	r5, r5, r3
   2ac68:	adc	r5, r1, r5
   2ac6c:	ldrd	r2, [sp, #152]	; 0x98
   2ac70:	strd	r4, [sp, #120]	; 0x78
   2ac74:	ldrd	r4, [sp, #176]	; 0xb0
   2ac78:	sub	r1, pc, #40	; 0x28
   2ac7c:	ldrd	r0, [r1]
   2ac80:	eor	r4, r4, r8
   2ac84:	eor	r5, r5, r9
   2ac88:	and	r2, r2, r4
   2ac8c:	and	r3, r3, r5
   2ac90:	mov	r4, r2
   2ac94:	mov	r5, r3
   2ac98:	ldrd	r2, [sp, #176]	; 0xb0
   2ac9c:	eor	r2, r2, r4
   2aca0:	eor	r3, r3, r5
   2aca4:	mov	r4, r2
   2aca8:	mov	r5, r3
   2acac:	ldrd	r2, [sp, #120]	; 0x78
   2acb0:	ldrd	sl, [sp, #168]	; 0xa8
   2acb4:	adds	r2, r2, r0
   2acb8:	adc	r3, r3, r1
   2acbc:	adds	sl, sl, r2
   2acc0:	adc	fp, fp, r3
   2acc4:	ldr	r3, [sp, #152]	; 0x98
   2acc8:	ldr	r2, [sp, #156]	; 0x9c
   2accc:	add	r1, sp, #5760	; 0x1680
   2acd0:	lsr	r3, r3, #14
   2acd4:	orr	r3, r3, r2, lsl #18
   2acd8:	add	r2, sp, #5760	; 0x1680
   2acdc:	add	r2, r2, #24
   2ace0:	str	r3, [r2]
   2ace4:	ldr	r3, [sp, #156]	; 0x9c
   2ace8:	ldr	r2, [sp, #152]	; 0x98
   2acec:	add	r1, r1, #32
   2acf0:	lsr	r3, r3, #14
   2acf4:	orr	r3, r3, r2, lsl #18
   2acf8:	add	r2, sp, #5760	; 0x1680
   2acfc:	add	r2, r2, #28
   2ad00:	str	r3, [r2]
   2ad04:	ldr	r3, [sp, #152]	; 0x98
   2ad08:	ldr	r2, [sp, #156]	; 0x9c
   2ad0c:	adds	sl, sl, r4
   2ad10:	lsr	r3, r3, #18
   2ad14:	orr	r3, r3, r2, lsl #14
   2ad18:	add	r2, sp, #5760	; 0x1680
   2ad1c:	add	r2, r2, #32
   2ad20:	str	r3, [r2]
   2ad24:	ldr	r3, [sp, #156]	; 0x9c
   2ad28:	ldr	r2, [sp, #152]	; 0x98
   2ad2c:	adc	fp, fp, r5
   2ad30:	lsr	r3, r3, #18
   2ad34:	orr	r3, r3, r2, lsl #14
   2ad38:	add	r2, sp, #5760	; 0x1680
   2ad3c:	add	r2, r2, #36	; 0x24
   2ad40:	str	r3, [r2]
   2ad44:	add	r3, sp, #5760	; 0x1680
   2ad48:	add	r3, r3, #24
   2ad4c:	ldrd	r0, [r1]
   2ad50:	ldrd	r2, [r3]
   2ad54:	eor	r3, r3, r1
   2ad58:	ldr	r1, [sp, #156]	; 0x9c
   2ad5c:	eor	r2, r2, r0
   2ad60:	ldr	r0, [sp, #152]	; 0x98
   2ad64:	lsl	r1, r1, #23
   2ad68:	orr	r1, r1, r0, lsr #9
   2ad6c:	add	r0, sp, #5760	; 0x1680
   2ad70:	add	r0, r0, #44	; 0x2c
   2ad74:	str	r1, [r0]
   2ad78:	ldr	r1, [sp, #152]	; 0x98
   2ad7c:	ldr	r0, [sp, #156]	; 0x9c
   2ad80:	lsl	r1, r1, #23
   2ad84:	orr	r1, r1, r0, lsr #9
   2ad88:	add	r0, sp, #5760	; 0x1680
   2ad8c:	add	r0, r0, #40	; 0x28
   2ad90:	str	r1, [r0]
   2ad94:	ldrd	r0, [r0]
   2ad98:	eor	r0, r0, r2
   2ad9c:	eor	r1, r1, r3
   2ada0:	ldrd	r2, [sp, #136]	; 0x88
   2ada4:	adds	sl, sl, r0
   2ada8:	adc	fp, fp, r1
   2adac:	adds	r2, r2, sl
   2adb0:	adc	r3, r3, fp
   2adb4:	add	r1, sp, #5760	; 0x1680
   2adb8:	strd	r2, [sp, #160]	; 0xa0
   2adbc:	ldr	r3, [sp, #144]	; 0x90
   2adc0:	ldr	r2, [sp, #148]	; 0x94
   2adc4:	add	r1, r1, #56	; 0x38
   2adc8:	lsr	r3, r3, #28
   2adcc:	orr	r3, r3, r2, lsl #4
   2add0:	add	r2, sp, #5760	; 0x1680
   2add4:	add	r2, r2, #48	; 0x30
   2add8:	str	r3, [r2]
   2addc:	ldr	r3, [sp, #148]	; 0x94
   2ade0:	ldr	r2, [sp, #144]	; 0x90
   2ade4:	lsr	r3, r3, #28
   2ade8:	orr	r3, r3, r2, lsl #4
   2adec:	add	r2, sp, #5760	; 0x1680
   2adf0:	add	r2, r2, #52	; 0x34
   2adf4:	str	r3, [r2]
   2adf8:	ldr	r3, [sp, #148]	; 0x94
   2adfc:	ldr	r2, [sp, #144]	; 0x90
   2ae00:	ldrd	r4, [sp, #144]	; 0x90
   2ae04:	lsl	r3, r3, #30
   2ae08:	orr	r3, r3, r2, lsr #2
   2ae0c:	add	r2, sp, #5760	; 0x1680
   2ae10:	add	r2, r2, #60	; 0x3c
   2ae14:	str	r3, [r2]
   2ae18:	ldr	r3, [sp, #144]	; 0x90
   2ae1c:	ldr	r2, [sp, #148]	; 0x94
   2ae20:	lsl	r3, r3, #30
   2ae24:	orr	r3, r3, r2, lsr #2
   2ae28:	add	r2, sp, #5760	; 0x1680
   2ae2c:	add	r2, r2, #56	; 0x38
   2ae30:	str	r3, [r2]
   2ae34:	add	r3, sp, #5760	; 0x1680
   2ae38:	add	r3, r3, #48	; 0x30
   2ae3c:	ldrd	r0, [r1]
   2ae40:	ldrd	r2, [r3]
   2ae44:	eor	r3, r3, r1
   2ae48:	ldr	r1, [sp, #148]	; 0x94
   2ae4c:	eor	r2, r2, r0
   2ae50:	ldr	r0, [sp, #144]	; 0x90
   2ae54:	lsl	r1, r1, #25
   2ae58:	orr	r1, r1, r0, lsr #7
   2ae5c:	add	r0, sp, #5824	; 0x16c0
   2ae60:	add	r0, r0, #4
   2ae64:	str	r1, [r0]
   2ae68:	ldr	r1, [sp, #144]	; 0x90
   2ae6c:	ldr	r0, [sp, #148]	; 0x94
   2ae70:	lsl	r1, r1, #25
   2ae74:	orr	r1, r1, r0, lsr #7
   2ae78:	add	r0, sp, #5824	; 0x16c0
   2ae7c:	str	r1, [r0]
   2ae80:	ldrd	r0, [r0]
   2ae84:	eor	r0, r0, r2
   2ae88:	eor	r1, r1, r3
   2ae8c:	ldrd	r2, [sp, #144]	; 0x90
   2ae90:	strd	r0, [sp, #136]	; 0x88
   2ae94:	ldrd	r0, [sp, #128]	; 0x80
   2ae98:	orr	r0, r0, r4
   2ae9c:	orr	r1, r1, r5
   2aea0:	ldrd	r4, [sp, #128]	; 0x80
   2aea4:	and	r0, r0, r6
   2aea8:	and	r1, r1, r7
   2aeac:	and	r4, r4, r2
   2aeb0:	and	r5, r5, r3
   2aeb4:	ldrd	r2, [sp, #136]	; 0x88
   2aeb8:	orr	r0, r0, r4
   2aebc:	orr	r1, r1, r5
   2aec0:	adds	r2, r2, r0
   2aec4:	adc	r3, r3, r1
   2aec8:	adds	sl, sl, r2
   2aecc:	adc	fp, fp, r3
   2aed0:	ldr	r3, [sp, #8]
   2aed4:	ldr	r2, [sp, #12]
   2aed8:	add	r1, sp, #5824	; 0x16c0
   2aedc:	lsr	r3, r3, #1
   2aee0:	orr	r3, r3, r2, lsl #31
   2aee4:	add	r2, sp, #5824	; 0x16c0
   2aee8:	add	r2, r2, #8
   2aeec:	str	r3, [r2]
   2aef0:	ldr	r3, [sp, #12]
   2aef4:	ldr	r2, [sp, #8]
   2aef8:	add	r1, r1, #16
   2aefc:	lsr	r3, r3, #1
   2af00:	orr	r3, r3, r2, lsl #31
   2af04:	add	r2, sp, #5824	; 0x16c0
   2af08:	add	r2, r2, #12
   2af0c:	str	r3, [r2]
   2af10:	ldr	r3, [sp, #8]
   2af14:	ldr	r2, [sp, #12]
   2af18:	lsr	r3, r3, #8
   2af1c:	orr	r3, r3, r2, lsl #24
   2af20:	add	r2, sp, #5824	; 0x16c0
   2af24:	add	r2, r2, #16
   2af28:	str	r3, [r2]
   2af2c:	ldr	r3, [sp, #12]
   2af30:	ldr	r2, [sp, #8]
   2af34:	lsr	r3, r3, #8
   2af38:	orr	r3, r3, r2, lsl #24
   2af3c:	add	r2, sp, #5824	; 0x16c0
   2af40:	add	r2, r2, #20
   2af44:	str	r3, [r2]
   2af48:	add	r3, sp, #5824	; 0x16c0
   2af4c:	add	r3, r3, #8
   2af50:	ldrd	r2, [r3]
   2af54:	ldrd	r0, [r1]
   2af58:	eor	r3, r3, r1
   2af5c:	ldr	r1, [sp, #8]
   2af60:	eor	r2, r2, r0
   2af64:	ldr	r0, [sp, #12]
   2af68:	lsr	r1, r1, #7
   2af6c:	orr	r1, r1, r0, lsl #25
   2af70:	str	r1, [sp, #968]	; 0x3c8
   2af74:	lsr	r1, r0, #7
   2af78:	str	r1, [sp, #972]	; 0x3cc
   2af7c:	add	r1, sp, #968	; 0x3c8
   2af80:	ldrd	r0, [r1]
   2af84:	eor	r0, r0, r2
   2af88:	eor	r1, r1, r3
   2af8c:	mov	r2, r0
   2af90:	mov	r3, r1
   2af94:	ldrd	r0, [sp]
   2af98:	adds	r0, r0, r2
   2af9c:	adc	r1, r1, r3
   2afa0:	mov	r2, r0
   2afa4:	mov	r3, r1
   2afa8:	ldrd	r0, [sp, #72]	; 0x48
   2afac:	adds	r0, r0, r2
   2afb0:	adc	r1, r1, r3
   2afb4:	mov	r3, r1
   2afb8:	ldr	r1, [sp, #112]	; 0x70
   2afbc:	mov	r2, r0
   2afc0:	ldr	r0, [sp, #116]	; 0x74
   2afc4:	lsr	r1, r1, #19
   2afc8:	orr	r1, r1, r0, lsl #13
   2afcc:	add	r0, sp, #5824	; 0x16c0
   2afd0:	add	r0, r0, #24
   2afd4:	str	r1, [r0]
   2afd8:	ldr	r1, [sp, #116]	; 0x74
   2afdc:	ldr	r0, [sp, #112]	; 0x70
   2afe0:	lsr	r1, r1, #19
   2afe4:	orr	r1, r1, r0, lsl #13
   2afe8:	add	r0, sp, #5824	; 0x16c0
   2afec:	add	r0, r0, #28
   2aff0:	str	r1, [r0]
   2aff4:	ldr	r1, [sp, #116]	; 0x74
   2aff8:	ldr	r0, [sp, #112]	; 0x70
   2affc:	lsl	r1, r1, #3
   2b000:	orr	r1, r1, r0, lsr #29
   2b004:	add	r0, sp, #5824	; 0x16c0
   2b008:	add	r0, r0, #36	; 0x24
   2b00c:	str	r1, [r0]
   2b010:	ldr	r1, [sp, #112]	; 0x70
   2b014:	ldr	r0, [sp, #116]	; 0x74
   2b018:	lsl	r1, r1, #3
   2b01c:	orr	r1, r1, r0, lsr #29
   2b020:	add	r0, sp, #5824	; 0x16c0
   2b024:	add	r0, r0, #32
   2b028:	str	r1, [r0]
   2b02c:	add	r1, sp, #5824	; 0x16c0
   2b030:	add	r1, r1, #24
   2b034:	ldrd	r4, [lr]
   2b038:	ldrd	r0, [r1]
   2b03c:	ldr	lr, [sp, #112]	; 0x70
   2b040:	eor	r0, r0, r4
   2b044:	ldr	r4, [sp, #116]	; 0x74
   2b048:	lsr	lr, lr, #6
   2b04c:	eor	r1, r1, r5
   2b050:	orr	lr, lr, r4, lsl #26
   2b054:	str	lr, [sp, #976]	; 0x3d0
   2b058:	lsr	lr, r4, #6
   2b05c:	str	lr, [sp, #980]	; 0x3d4
   2b060:	add	lr, sp, #976	; 0x3d0
   2b064:	ldrd	r4, [lr]
   2b068:	add	lr, sp, #5888	; 0x1700
   2b06c:	add	lr, lr, #48	; 0x30
   2b070:	eor	r4, r4, r0
   2b074:	adds	r4, r2, r4
   2b078:	eor	r5, r5, r1
   2b07c:	adc	r5, r3, r5
   2b080:	add	r1, sp, #7104	; 0x1bc0
   2b084:	mov	r2, r4
   2b088:	mov	r3, r5
   2b08c:	add	r1, r1, #16
   2b090:	strd	r2, [r1]
   2b094:	ldrd	r2, [sp, #152]	; 0x98
   2b098:	ldrd	r0, [sp, #160]	; 0xa0
   2b09c:	strd	r4, [sp]
   2b0a0:	eor	r2, r2, r8
   2b0a4:	eor	r3, r3, r9
   2b0a8:	and	r0, r0, r2
   2b0ac:	and	r1, r1, r3
   2b0b0:	add	r5, pc, #928	; 0x3a0
   2b0b4:	ldrd	r4, [r5]
   2b0b8:	mov	r2, r0
   2b0bc:	mov	r3, r1
   2b0c0:	ldrd	r0, [sp]
   2b0c4:	eor	r2, r2, r8
   2b0c8:	eor	r3, r3, r9
   2b0cc:	adds	r0, r0, r4
   2b0d0:	adc	r1, r1, r5
   2b0d4:	mov	r4, r0
   2b0d8:	mov	r5, r1
   2b0dc:	ldrd	r0, [sp, #176]	; 0xb0
   2b0e0:	adds	r0, r0, r4
   2b0e4:	adc	r1, r1, r5
   2b0e8:	adds	r4, r0, r2
   2b0ec:	adc	r5, r1, r3
   2b0f0:	ldr	r3, [sp, #160]	; 0xa0
   2b0f4:	ldr	r2, [sp, #164]	; 0xa4
   2b0f8:	add	r1, sp, #5824	; 0x16c0
   2b0fc:	lsr	r3, r3, #14
   2b100:	orr	r3, r3, r2, lsl #18
   2b104:	add	r2, sp, #5824	; 0x16c0
   2b108:	add	r2, r2, #40	; 0x28
   2b10c:	str	r3, [r2]
   2b110:	ldr	r3, [sp, #164]	; 0xa4
   2b114:	ldr	r2, [sp, #160]	; 0xa0
   2b118:	add	r1, r1, #48	; 0x30
   2b11c:	lsr	r3, r3, #14
   2b120:	orr	r3, r3, r2, lsl #18
   2b124:	add	r2, sp, #5824	; 0x16c0
   2b128:	add	r2, r2, #44	; 0x2c
   2b12c:	str	r3, [r2]
   2b130:	ldr	r3, [sp, #160]	; 0xa0
   2b134:	ldr	r2, [sp, #164]	; 0xa4
   2b138:	lsr	r3, r3, #18
   2b13c:	orr	r3, r3, r2, lsl #14
   2b140:	add	r2, sp, #5824	; 0x16c0
   2b144:	add	r2, r2, #48	; 0x30
   2b148:	str	r3, [r2]
   2b14c:	ldr	r3, [sp, #164]	; 0xa4
   2b150:	ldr	r2, [sp, #160]	; 0xa0
   2b154:	lsr	r3, r3, #18
   2b158:	orr	r3, r3, r2, lsl #14
   2b15c:	add	r2, sp, #5824	; 0x16c0
   2b160:	add	r2, r2, #52	; 0x34
   2b164:	str	r3, [r2]
   2b168:	add	r3, sp, #5824	; 0x16c0
   2b16c:	add	r3, r3, #40	; 0x28
   2b170:	ldrd	r0, [r1]
   2b174:	ldrd	r2, [r3]
   2b178:	eor	r3, r3, r1
   2b17c:	ldr	r1, [sp, #164]	; 0xa4
   2b180:	eor	r2, r2, r0
   2b184:	ldr	r0, [sp, #160]	; 0xa0
   2b188:	lsl	r1, r1, #23
   2b18c:	orr	r1, r1, r0, lsr #9
   2b190:	add	r0, sp, #5824	; 0x16c0
   2b194:	add	r0, r0, #60	; 0x3c
   2b198:	str	r1, [r0]
   2b19c:	ldr	r1, [sp, #160]	; 0xa0
   2b1a0:	ldr	r0, [sp, #164]	; 0xa4
   2b1a4:	lsl	r1, r1, #23
   2b1a8:	orr	r1, r1, r0, lsr #9
   2b1ac:	add	r0, sp, #5824	; 0x16c0
   2b1b0:	add	r0, r0, #56	; 0x38
   2b1b4:	str	r1, [r0]
   2b1b8:	ldrd	r0, [r0]
   2b1bc:	eor	r0, r0, r2
   2b1c0:	adds	r4, r4, r0
   2b1c4:	eor	r1, r1, r3
   2b1c8:	adc	r5, r5, r1
   2b1cc:	adds	r2, r6, r4
   2b1d0:	adc	r3, r7, r5
   2b1d4:	add	r1, sp, #5888	; 0x1700
   2b1d8:	strd	r2, [sp, #168]	; 0xa8
   2b1dc:	lsr	r3, sl, #28
   2b1e0:	add	r2, sp, #5888	; 0x1700
   2b1e4:	orr	r3, r3, fp, lsl #4
   2b1e8:	str	r3, [r2]
   2b1ec:	add	r2, sp, #5888	; 0x1700
   2b1f0:	lsr	r3, fp, #28
   2b1f4:	add	r2, r2, #4
   2b1f8:	orr	r3, r3, sl, lsl #4
   2b1fc:	str	r3, [r2]
   2b200:	add	r2, sp, #5888	; 0x1700
   2b204:	lsl	r3, fp, #30
   2b208:	add	r2, r2, #12
   2b20c:	orr	r3, r3, sl, lsr #2
   2b210:	str	r3, [r2]
   2b214:	add	r2, sp, #5888	; 0x1700
   2b218:	lsl	r3, sl, #30
   2b21c:	add	r2, r2, #8
   2b220:	orr	r3, r3, fp, lsr #2
   2b224:	str	r3, [r2]
   2b228:	add	r1, r1, #8
   2b22c:	add	r3, sp, #5888	; 0x1700
   2b230:	ldrd	r0, [r1]
   2b234:	ldrd	r2, [r3]
   2b238:	eor	r2, r2, r0
   2b23c:	add	r0, sp, #5888	; 0x1700
   2b240:	eor	r3, r3, r1
   2b244:	add	r0, r0, #20
   2b248:	lsl	r1, fp, #25
   2b24c:	orr	r1, r1, sl, lsr #7
   2b250:	str	r1, [r0]
   2b254:	add	r0, sp, #5888	; 0x1700
   2b258:	lsl	r1, sl, #25
   2b25c:	add	r0, r0, #16
   2b260:	orr	r1, r1, fp, lsr #7
   2b264:	str	r1, [r0]
   2b268:	ldrd	r0, [r0]
   2b26c:	ldrd	r6, [sp, #128]	; 0x80
   2b270:	eor	r0, r0, r2
   2b274:	eor	r1, r1, r3
   2b278:	mov	r2, r0
   2b27c:	mov	r3, r1
   2b280:	ldrd	r0, [sp, #144]	; 0x90
   2b284:	orr	r0, r0, sl
   2b288:	orr	r1, r1, fp
   2b28c:	and	r6, r6, r0
   2b290:	and	r7, r7, r1
   2b294:	mov	r0, r6
   2b298:	mov	r1, r7
   2b29c:	ldrd	r6, [sp, #144]	; 0x90
   2b2a0:	and	r6, r6, sl
   2b2a4:	and	r7, r7, fp
   2b2a8:	orr	r0, r0, r6
   2b2ac:	adds	r0, r0, r2
   2b2b0:	orr	r1, r1, r7
   2b2b4:	adc	r1, r1, r3
   2b2b8:	adds	r2, r0, r4
   2b2bc:	adc	r3, r1, r5
   2b2c0:	strd	r2, [sp, #136]	; 0x88
   2b2c4:	ldr	r3, [sp, #16]
   2b2c8:	ldr	r2, [sp, #20]
   2b2cc:	lsr	r3, r3, #1
   2b2d0:	orr	r3, r3, r2, lsl #31
   2b2d4:	add	r2, sp, #5888	; 0x1700
   2b2d8:	add	r2, r2, #24
   2b2dc:	str	r3, [r2]
   2b2e0:	ldr	r3, [sp, #20]
   2b2e4:	ldr	r2, [sp, #16]
   2b2e8:	lsr	r3, r3, #1
   2b2ec:	orr	r3, r3, r2, lsl #31
   2b2f0:	add	r2, sp, #5888	; 0x1700
   2b2f4:	add	r2, r2, #28
   2b2f8:	str	r3, [r2]
   2b2fc:	ldr	r3, [sp, #16]
   2b300:	ldr	r2, [sp, #20]
   2b304:	lsr	r3, r3, #8
   2b308:	orr	r3, r3, r2, lsl #24
   2b30c:	add	r2, sp, #5888	; 0x1700
   2b310:	add	r2, r2, #32
   2b314:	str	r3, [r2]
   2b318:	ldr	r3, [sp, #20]
   2b31c:	ldr	r2, [sp, #16]
   2b320:	lsr	r3, r3, #8
   2b324:	orr	r3, r3, r2, lsl #24
   2b328:	add	r2, sp, #5888	; 0x1700
   2b32c:	add	r2, r2, #36	; 0x24
   2b330:	str	r3, [r2]
   2b334:	add	r3, sp, #5888	; 0x1700
   2b338:	add	r3, r3, #24
   2b33c:	ldrd	r0, [r3]
   2b340:	add	r3, sp, #5888	; 0x1700
   2b344:	add	r3, r3, #32
   2b348:	ldrd	r2, [r3]
   2b34c:	eor	r1, r1, r3
   2b350:	ldr	r3, [sp, #16]
   2b354:	eor	r0, r0, r2
   2b358:	ldr	r2, [sp, #20]
   2b35c:	lsr	r3, r3, #7
   2b360:	orr	r3, r3, r2, lsl #25
   2b364:	str	r3, [sp, #984]	; 0x3d8
   2b368:	lsr	r3, r2, #7
   2b36c:	str	r3, [sp, #988]	; 0x3dc
   2b370:	add	r3, sp, #984	; 0x3d8
   2b374:	ldrd	r2, [r3]
   2b378:	eor	r2, r2, r0
   2b37c:	eor	r3, r3, r1
   2b380:	mov	r0, r2
   2b384:	mov	r1, r3
   2b388:	ldrd	r2, [sp, #8]
   2b38c:	adds	r2, r2, r0
   2b390:	adc	r3, r3, r1
   2b394:	mov	r0, r2
   2b398:	mov	r1, r3
   2b39c:	ldrd	r2, [sp, #80]	; 0x50
   2b3a0:	adds	r2, r2, r0
   2b3a4:	adc	r3, r3, r1
   2b3a8:	mov	r1, r3
   2b3ac:	ldr	r3, [sp, #120]	; 0x78
   2b3b0:	mov	r0, r2
   2b3b4:	ldr	r2, [sp, #124]	; 0x7c
   2b3b8:	lsr	r3, r3, #19
   2b3bc:	orr	r3, r3, r2, lsl #13
   2b3c0:	add	r2, sp, #5888	; 0x1700
   2b3c4:	add	r2, r2, #40	; 0x28
   2b3c8:	str	r3, [r2]
   2b3cc:	ldr	r3, [sp, #124]	; 0x7c
   2b3d0:	ldr	r2, [sp, #120]	; 0x78
   2b3d4:	lsr	r3, r3, #19
   2b3d8:	orr	r3, r3, r2, lsl #13
   2b3dc:	add	r2, sp, #5888	; 0x1700
   2b3e0:	add	r2, r2, #44	; 0x2c
   2b3e4:	str	r3, [r2]
   2b3e8:	ldr	r3, [sp, #124]	; 0x7c
   2b3ec:	ldr	r2, [sp, #120]	; 0x78
   2b3f0:	ldrd	r6, [sp, #152]	; 0x98
   2b3f4:	lsl	r3, r3, #3
   2b3f8:	orr	r3, r3, r2, lsr #29
   2b3fc:	add	r2, sp, #5888	; 0x1700
   2b400:	add	r2, r2, #52	; 0x34
   2b404:	str	r3, [r2]
   2b408:	ldr	r3, [sp, #120]	; 0x78
   2b40c:	ldr	r2, [sp, #124]	; 0x7c
   2b410:	lsl	r3, r3, #3
   2b414:	orr	r3, r3, r2, lsr #29
   2b418:	add	r2, sp, #5888	; 0x1700
   2b41c:	add	r2, r2, #48	; 0x30
   2b420:	str	r3, [r2]
   2b424:	add	r3, sp, #5888	; 0x1700
   2b428:	add	r3, r3, #40	; 0x28
   2b42c:	ldrd	r4, [lr]
   2b430:	ldrd	r2, [r3]
   2b434:	ldr	lr, [sp, #120]	; 0x78
   2b438:	eor	r2, r2, r4
   2b43c:	ldr	r4, [sp, #124]	; 0x7c
   2b440:	lsr	lr, lr, #6
   2b444:	eor	r3, r3, r5
   2b448:	orr	lr, lr, r4, lsl #26
   2b44c:	str	lr, [sp, #992]	; 0x3e0
   2b450:	b	2b468 <putc_unlocked@plt+0x1a120>
   2b454:	nop			; (mov r0, r0)
   2b458:	b	9c3ad0 <optarg@@GLIBC_2.4+0x979920>
   2b45c:	bgt	9faf9c <optarg@@GLIBC_2.4+0x9b0dec>
   2b460:	biccs	ip, r0, r7, lsl #4
   2b464:	orrle	fp, r6, r7, asr #17
   2b468:	lsr	lr, r4, #6
   2b46c:	str	lr, [sp, #996]	; 0x3e4
   2b470:	add	lr, sp, #992	; 0x3e0
   2b474:	ldrd	r4, [lr]
   2b478:	add	lr, sp, #6016	; 0x1780
   2b47c:	eor	r4, r4, r2
   2b480:	adds	r4, r0, r4
   2b484:	eor	r5, r5, r3
   2b488:	adc	r5, r1, r5
   2b48c:	add	r1, sp, #7104	; 0x1bc0
   2b490:	mov	r2, r4
   2b494:	mov	r3, r5
   2b498:	add	r1, r1, #24
   2b49c:	strd	r2, [r1]
   2b4a0:	ldrd	r2, [sp, #160]	; 0xa0
   2b4a4:	strd	r4, [sp, #176]	; 0xb0
   2b4a8:	sub	r5, pc, #80	; 0x50
   2b4ac:	ldrd	r4, [r5]
   2b4b0:	eor	r6, r6, r2
   2b4b4:	eor	r7, r7, r3
   2b4b8:	ldrd	r2, [sp, #168]	; 0xa8
   2b4bc:	add	r1, sp, #5952	; 0x1740
   2b4c0:	and	r2, r2, r6
   2b4c4:	and	r3, r3, r7
   2b4c8:	mov	r6, r2
   2b4cc:	mov	r7, r3
   2b4d0:	ldrd	r2, [sp, #152]	; 0x98
   2b4d4:	eor	r2, r2, r6
   2b4d8:	eor	r3, r3, r7
   2b4dc:	mov	r6, r2
   2b4e0:	mov	r7, r3
   2b4e4:	ldrd	r2, [sp, #176]	; 0xb0
   2b4e8:	adds	r2, r2, r4
   2b4ec:	adc	r3, r3, r5
   2b4f0:	adds	r8, r8, r2
   2b4f4:	adc	r9, r9, r3
   2b4f8:	ldr	r3, [sp, #168]	; 0xa8
   2b4fc:	ldr	r2, [sp, #172]	; 0xac
   2b500:	adds	r8, r8, r6
   2b504:	lsr	r3, r3, #14
   2b508:	orr	r3, r3, r2, lsl #18
   2b50c:	add	r2, sp, #5888	; 0x1700
   2b510:	add	r2, r2, #56	; 0x38
   2b514:	str	r3, [r2]
   2b518:	ldr	r3, [sp, #172]	; 0xac
   2b51c:	ldr	r2, [sp, #168]	; 0xa8
   2b520:	adc	r9, r9, r7
   2b524:	lsr	r3, r3, #14
   2b528:	orr	r3, r3, r2, lsl #18
   2b52c:	add	r2, sp, #5888	; 0x1700
   2b530:	add	r2, r2, #60	; 0x3c
   2b534:	str	r3, [r2]
   2b538:	ldr	r3, [sp, #168]	; 0xa8
   2b53c:	ldr	r2, [sp, #172]	; 0xac
   2b540:	lsr	r3, r3, #18
   2b544:	orr	r3, r3, r2, lsl #14
   2b548:	add	r2, sp, #5952	; 0x1740
   2b54c:	str	r3, [r2]
   2b550:	ldr	r3, [sp, #172]	; 0xac
   2b554:	ldr	r2, [sp, #168]	; 0xa8
   2b558:	lsr	r3, r3, #18
   2b55c:	orr	r3, r3, r2, lsl #14
   2b560:	add	r2, sp, #5952	; 0x1740
   2b564:	add	r2, r2, #4
   2b568:	str	r3, [r2]
   2b56c:	add	r3, sp, #5888	; 0x1700
   2b570:	add	r3, r3, #56	; 0x38
   2b574:	ldrd	r2, [r3]
   2b578:	ldrd	r0, [r1]
   2b57c:	eor	r3, r3, r1
   2b580:	ldr	r1, [sp, #172]	; 0xac
   2b584:	eor	r2, r2, r0
   2b588:	ldr	r0, [sp, #168]	; 0xa8
   2b58c:	lsl	r1, r1, #23
   2b590:	orr	r1, r1, r0, lsr #9
   2b594:	add	r0, sp, #5952	; 0x1740
   2b598:	add	r0, r0, #12
   2b59c:	str	r1, [r0]
   2b5a0:	ldr	r1, [sp, #168]	; 0xa8
   2b5a4:	ldr	r0, [sp, #172]	; 0xac
   2b5a8:	lsl	r1, r1, #23
   2b5ac:	orr	r1, r1, r0, lsr #9
   2b5b0:	add	r0, sp, #5952	; 0x1740
   2b5b4:	add	r0, r0, #8
   2b5b8:	str	r1, [r0]
   2b5bc:	ldrd	r0, [r0]
   2b5c0:	eor	r0, r0, r2
   2b5c4:	eor	r1, r1, r3
   2b5c8:	ldrd	r2, [sp, #128]	; 0x80
   2b5cc:	adds	r8, r8, r0
   2b5d0:	adc	r9, r9, r1
   2b5d4:	adds	r2, r2, r8
   2b5d8:	adc	r3, r3, r9
   2b5dc:	add	r1, sp, #5952	; 0x1740
   2b5e0:	strd	r2, [sp, #128]	; 0x80
   2b5e4:	ldr	r3, [sp, #136]	; 0x88
   2b5e8:	ldr	r2, [sp, #140]	; 0x8c
   2b5ec:	add	r1, r1, #24
   2b5f0:	lsr	r3, r3, #28
   2b5f4:	orr	r3, r3, r2, lsl #4
   2b5f8:	add	r2, sp, #5952	; 0x1740
   2b5fc:	add	r2, r2, #16
   2b600:	str	r3, [r2]
   2b604:	ldr	r3, [sp, #140]	; 0x8c
   2b608:	ldr	r2, [sp, #136]	; 0x88
   2b60c:	lsr	r3, r3, #28
   2b610:	orr	r3, r3, r2, lsl #4
   2b614:	add	r2, sp, #5952	; 0x1740
   2b618:	add	r2, r2, #20
   2b61c:	str	r3, [r2]
   2b620:	ldr	r3, [sp, #140]	; 0x8c
   2b624:	ldr	r2, [sp, #136]	; 0x88
   2b628:	lsl	r3, r3, #30
   2b62c:	orr	r3, r3, r2, lsr #2
   2b630:	add	r2, sp, #5952	; 0x1740
   2b634:	add	r2, r2, #28
   2b638:	str	r3, [r2]
   2b63c:	ldr	r3, [sp, #136]	; 0x88
   2b640:	ldr	r2, [sp, #140]	; 0x8c
   2b644:	lsl	r3, r3, #30
   2b648:	orr	r3, r3, r2, lsr #2
   2b64c:	add	r2, sp, #5952	; 0x1740
   2b650:	add	r2, r2, #24
   2b654:	str	r3, [r2]
   2b658:	add	r3, sp, #5952	; 0x1740
   2b65c:	add	r3, r3, #16
   2b660:	ldrd	r0, [r1]
   2b664:	ldrd	r2, [r3]
   2b668:	eor	r3, r3, r1
   2b66c:	ldr	r1, [sp, #140]	; 0x8c
   2b670:	eor	r2, r2, r0
   2b674:	ldr	r0, [sp, #136]	; 0x88
   2b678:	lsl	r1, r1, #25
   2b67c:	orr	r1, r1, r0, lsr #7
   2b680:	add	r0, sp, #5952	; 0x1740
   2b684:	add	r0, r0, #36	; 0x24
   2b688:	str	r1, [r0]
   2b68c:	ldr	r1, [sp, #136]	; 0x88
   2b690:	ldr	r0, [sp, #140]	; 0x8c
   2b694:	lsl	r1, r1, #25
   2b698:	orr	r1, r1, r0, lsr #7
   2b69c:	add	r0, sp, #5952	; 0x1740
   2b6a0:	add	r0, r0, #32
   2b6a4:	str	r1, [r0]
   2b6a8:	ldrd	r0, [r0]
   2b6ac:	eor	r0, r0, r2
   2b6b0:	eor	r1, r1, r3
   2b6b4:	mov	r2, r0
   2b6b8:	mov	r3, r1
   2b6bc:	ldrd	r0, [sp, #136]	; 0x88
   2b6c0:	ldrd	r4, [sp, #144]	; 0x90
   2b6c4:	orr	r0, r0, sl
   2b6c8:	orr	r1, r1, fp
   2b6cc:	and	r4, r4, r0
   2b6d0:	and	r5, r5, r1
   2b6d4:	mov	r0, r4
   2b6d8:	mov	r1, r5
   2b6dc:	ldrd	r4, [sp, #136]	; 0x88
   2b6e0:	and	r4, r4, sl
   2b6e4:	and	r5, r5, fp
   2b6e8:	orr	r0, r0, r4
   2b6ec:	adds	r0, r0, r2
   2b6f0:	orr	r1, r1, r5
   2b6f4:	adc	r1, r1, r3
   2b6f8:	ldr	r3, [sp, #24]
   2b6fc:	ldr	r2, [sp, #28]
   2b700:	adds	r6, r0, r8
   2b704:	lsr	r3, r3, #1
   2b708:	orr	r3, r3, r2, lsl #31
   2b70c:	add	r2, sp, #5952	; 0x1740
   2b710:	add	r2, r2, #40	; 0x28
   2b714:	str	r3, [r2]
   2b718:	ldr	r3, [sp, #28]
   2b71c:	ldr	r2, [sp, #24]
   2b720:	adc	r7, r1, r9
   2b724:	lsr	r3, r3, #1
   2b728:	orr	r3, r3, r2, lsl #31
   2b72c:	add	r2, sp, #5952	; 0x1740
   2b730:	add	r2, r2, #44	; 0x2c
   2b734:	str	r3, [r2]
   2b738:	ldr	r3, [sp, #24]
   2b73c:	ldr	r2, [sp, #28]
   2b740:	add	r1, sp, #5952	; 0x1740
   2b744:	lsr	r3, r3, #8
   2b748:	orr	r3, r3, r2, lsl #24
   2b74c:	add	r2, sp, #5952	; 0x1740
   2b750:	add	r2, r2, #48	; 0x30
   2b754:	str	r3, [r2]
   2b758:	ldr	r3, [sp, #28]
   2b75c:	ldr	r2, [sp, #24]
   2b760:	add	r1, r1, #48	; 0x30
   2b764:	lsr	r3, r3, #8
   2b768:	orr	r3, r3, r2, lsl #24
   2b76c:	add	r2, sp, #5952	; 0x1740
   2b770:	add	r2, r2, #52	; 0x34
   2b774:	str	r3, [r2]
   2b778:	add	r3, sp, #5952	; 0x1740
   2b77c:	add	r3, r3, #40	; 0x28
   2b780:	ldrd	r0, [r1]
   2b784:	ldrd	r2, [r3]
   2b788:	eor	r3, r3, r1
   2b78c:	ldr	r1, [sp, #24]
   2b790:	eor	r2, r2, r0
   2b794:	ldr	r0, [sp, #28]
   2b798:	lsr	r1, r1, #7
   2b79c:	orr	r1, r1, r0, lsl #25
   2b7a0:	str	r1, [sp, #1000]	; 0x3e8
   2b7a4:	lsr	r1, r0, #7
   2b7a8:	str	r1, [sp, #1004]	; 0x3ec
   2b7ac:	add	r1, sp, #1000	; 0x3e8
   2b7b0:	ldrd	r0, [r1]
   2b7b4:	eor	r0, r0, r2
   2b7b8:	eor	r1, r1, r3
   2b7bc:	mov	r2, r0
   2b7c0:	mov	r3, r1
   2b7c4:	ldrd	r0, [sp, #16]
   2b7c8:	adds	r0, r0, r2
   2b7cc:	adc	r1, r1, r3
   2b7d0:	mov	r2, r0
   2b7d4:	mov	r3, r1
   2b7d8:	ldrd	r0, [sp, #88]	; 0x58
   2b7dc:	adds	r0, r0, r2
   2b7e0:	adc	r1, r1, r3
   2b7e4:	mov	r3, r1
   2b7e8:	ldr	r1, [sp]
   2b7ec:	mov	r2, r0
   2b7f0:	ldr	r0, [sp, #4]
   2b7f4:	lsr	r1, r1, #19
   2b7f8:	orr	r1, r1, r0, lsl #13
   2b7fc:	add	r0, sp, #5952	; 0x1740
   2b800:	add	r0, r0, #56	; 0x38
   2b804:	str	r1, [r0]
   2b808:	ldr	r1, [sp, #4]
   2b80c:	ldr	r0, [sp]
   2b810:	lsr	r1, r1, #19
   2b814:	orr	r1, r1, r0, lsl #13
   2b818:	add	r0, sp, #5952	; 0x1740
   2b81c:	add	r0, r0, #60	; 0x3c
   2b820:	str	r1, [r0]
   2b824:	ldr	r1, [sp, #4]
   2b828:	ldr	r0, [sp]
   2b82c:	lsl	r1, r1, #3
   2b830:	orr	r1, r1, r0, lsr #29
   2b834:	add	r0, sp, #6016	; 0x1780
   2b838:	add	r0, r0, #4
   2b83c:	str	r1, [r0]
   2b840:	ldr	r1, [sp]
   2b844:	ldr	r0, [sp, #4]
   2b848:	lsl	r1, r1, #3
   2b84c:	orr	r1, r1, r0, lsr #29
   2b850:	add	r0, sp, #6016	; 0x1780
   2b854:	str	r1, [r0]
   2b858:	add	r1, sp, #5952	; 0x1740
   2b85c:	add	r1, r1, #56	; 0x38
   2b860:	ldrd	r4, [lr]
   2b864:	ldrd	r0, [r1]
   2b868:	ldr	lr, [sp]
   2b86c:	eor	r0, r0, r4
   2b870:	ldr	r4, [sp, #4]
   2b874:	lsr	lr, lr, #6
   2b878:	eor	r1, r1, r5
   2b87c:	orr	lr, lr, r4, lsl #26
   2b880:	str	lr, [sp, #1008]	; 0x3f0
   2b884:	lsr	lr, r4, #6
   2b888:	str	lr, [sp, #1012]	; 0x3f4
   2b88c:	add	lr, sp, #1008	; 0x3f0
   2b890:	ldrd	r4, [lr]
   2b894:	add	lr, sp, #6016	; 0x1780
   2b898:	add	lr, lr, #16
   2b89c:	eor	r4, r4, r0
   2b8a0:	adds	r4, r2, r4
   2b8a4:	eor	r5, r5, r1
   2b8a8:	adc	r5, r3, r5
   2b8ac:	add	r1, sp, #7104	; 0x1bc0
   2b8b0:	mov	r2, r4
   2b8b4:	mov	r3, r5
   2b8b8:	add	r1, r1, #32
   2b8bc:	strd	r4, [sp, #184]	; 0xb8
   2b8c0:	strd	r2, [r1]
   2b8c4:	ldrd	r4, [sp, #168]	; 0xa8
   2b8c8:	ldrd	r2, [sp, #160]	; 0xa0
   2b8cc:	add	r1, pc, #924	; 0x39c
   2b8d0:	ldrd	r0, [r1]
   2b8d4:	eor	r4, r4, r2
   2b8d8:	eor	r5, r5, r3
   2b8dc:	ldrd	r2, [sp, #128]	; 0x80
   2b8e0:	and	r2, r2, r4
   2b8e4:	and	r3, r3, r5
   2b8e8:	mov	r4, r2
   2b8ec:	mov	r5, r3
   2b8f0:	ldrd	r2, [sp, #160]	; 0xa0
   2b8f4:	eor	r2, r2, r4
   2b8f8:	eor	r3, r3, r5
   2b8fc:	mov	r4, r2
   2b900:	mov	r5, r3
   2b904:	ldrd	r2, [sp, #184]	; 0xb8
   2b908:	adds	r2, r2, r0
   2b90c:	adc	r3, r3, r1
   2b910:	mov	r0, r2
   2b914:	mov	r1, r3
   2b918:	ldrd	r2, [sp, #152]	; 0x98
   2b91c:	adds	r2, r2, r0
   2b920:	adc	r3, r3, r1
   2b924:	adds	r0, r2, r4
   2b928:	adc	r1, r3, r5
   2b92c:	ldr	r3, [sp, #128]	; 0x80
   2b930:	ldr	r2, [sp, #132]	; 0x84
   2b934:	lsr	r3, r3, #14
   2b938:	orr	r3, r3, r2, lsl #18
   2b93c:	add	r2, sp, #6016	; 0x1780
   2b940:	add	r2, r2, #8
   2b944:	str	r3, [r2]
   2b948:	ldr	r3, [sp, #132]	; 0x84
   2b94c:	ldr	r2, [sp, #128]	; 0x80
   2b950:	lsr	r3, r3, #14
   2b954:	orr	r3, r3, r2, lsl #18
   2b958:	add	r2, sp, #6016	; 0x1780
   2b95c:	add	r2, r2, #12
   2b960:	str	r3, [r2]
   2b964:	ldr	r3, [sp, #128]	; 0x80
   2b968:	ldr	r2, [sp, #132]	; 0x84
   2b96c:	lsr	r3, r3, #18
   2b970:	orr	r3, r3, r2, lsl #14
   2b974:	add	r2, sp, #6016	; 0x1780
   2b978:	add	r2, r2, #16
   2b97c:	str	r3, [r2]
   2b980:	ldr	r3, [sp, #132]	; 0x84
   2b984:	ldr	r2, [sp, #128]	; 0x80
   2b988:	lsr	r3, r3, #18
   2b98c:	orr	r3, r3, r2, lsl #14
   2b990:	add	r2, sp, #6016	; 0x1780
   2b994:	add	r2, r2, #20
   2b998:	str	r3, [r2]
   2b99c:	add	r3, sp, #6016	; 0x1780
   2b9a0:	add	r3, r3, #8
   2b9a4:	ldrd	r4, [lr]
   2b9a8:	ldrd	r2, [r3]
   2b9ac:	ldr	lr, [sp, #132]	; 0x84
   2b9b0:	ldrd	r8, [sp, #136]	; 0x88
   2b9b4:	eor	r2, r2, r4
   2b9b8:	ldr	r4, [sp, #128]	; 0x80
   2b9bc:	lsl	lr, lr, #23
   2b9c0:	eor	r3, r3, r5
   2b9c4:	orr	lr, lr, r4, lsr #9
   2b9c8:	add	r4, sp, #6016	; 0x1780
   2b9cc:	add	r4, r4, #28
   2b9d0:	str	lr, [r4]
   2b9d4:	ldr	lr, [sp, #128]	; 0x80
   2b9d8:	ldr	r4, [sp, #132]	; 0x84
   2b9dc:	and	r8, r8, r6
   2b9e0:	lsl	lr, lr, #23
   2b9e4:	orr	lr, lr, r4, lsr #9
   2b9e8:	add	r4, sp, #6016	; 0x1780
   2b9ec:	add	r4, r4, #24
   2b9f0:	str	lr, [r4]
   2b9f4:	ldrd	r4, [r4]
   2b9f8:	add	lr, sp, #6016	; 0x1780
   2b9fc:	add	lr, lr, #40	; 0x28
   2ba00:	eor	r4, r4, r2
   2ba04:	eor	r5, r5, r3
   2ba08:	ldrd	r2, [sp, #144]	; 0x90
   2ba0c:	adds	r0, r0, r4
   2ba10:	adc	r1, r1, r5
   2ba14:	adds	r2, r2, r0
   2ba18:	adc	r3, r3, r1
   2ba1c:	and	r9, r9, r7
   2ba20:	strd	r2, [sp, #144]	; 0x90
   2ba24:	add	r2, sp, #6016	; 0x1780
   2ba28:	lsr	r3, r6, #28
   2ba2c:	add	r2, r2, #32
   2ba30:	orr	r3, r3, r7, lsl #4
   2ba34:	str	r3, [r2]
   2ba38:	add	r2, sp, #6016	; 0x1780
   2ba3c:	lsr	r3, r7, #28
   2ba40:	add	r2, r2, #36	; 0x24
   2ba44:	orr	r3, r3, r6, lsl #4
   2ba48:	str	r3, [r2]
   2ba4c:	add	r2, sp, #6016	; 0x1780
   2ba50:	lsl	r3, r7, #30
   2ba54:	add	r2, r2, #44	; 0x2c
   2ba58:	orr	r3, r3, r6, lsr #2
   2ba5c:	str	r3, [r2]
   2ba60:	add	r2, sp, #6016	; 0x1780
   2ba64:	lsl	r3, r6, #30
   2ba68:	add	r2, r2, #40	; 0x28
   2ba6c:	orr	r3, r3, r7, lsr #2
   2ba70:	str	r3, [r2]
   2ba74:	add	r3, sp, #6016	; 0x1780
   2ba78:	add	r3, r3, #32
   2ba7c:	ldrd	r4, [lr]
   2ba80:	ldrd	r2, [r3]
   2ba84:	lsl	lr, r7, #25
   2ba88:	orr	lr, lr, r6, lsr #7
   2ba8c:	eor	r2, r2, r4
   2ba90:	add	r4, sp, #6016	; 0x1780
   2ba94:	add	r4, r4, #52	; 0x34
   2ba98:	str	lr, [r4]
   2ba9c:	add	r4, sp, #6016	; 0x1780
   2baa0:	lsl	lr, r6, #25
   2baa4:	add	r4, r4, #48	; 0x30
   2baa8:	orr	lr, lr, r7, lsr #7
   2baac:	eor	r3, r3, r5
   2bab0:	str	lr, [r4]
   2bab4:	ldrd	r4, [r4]
   2bab8:	add	lr, sp, #6080	; 0x17c0
   2babc:	add	lr, lr, #16
   2bac0:	eor	r4, r4, r2
   2bac4:	eor	r5, r5, r3
   2bac8:	mov	r2, r4
   2bacc:	mov	r3, r5
   2bad0:	ldrd	r4, [sp, #136]	; 0x88
   2bad4:	orr	r4, r4, r6
   2bad8:	orr	r5, r5, r7
   2badc:	and	r4, r4, sl
   2bae0:	and	r5, r5, fp
   2bae4:	orr	r4, r4, r8
   2bae8:	adds	r4, r4, r2
   2baec:	orr	r5, r5, r9
   2baf0:	adc	r5, r5, r3
   2baf4:	ldr	r3, [sp, #32]
   2baf8:	ldr	r2, [sp, #36]	; 0x24
   2bafc:	adds	r8, r4, r0
   2bb00:	lsr	r3, r3, #1
   2bb04:	orr	r3, r3, r2, lsl #31
   2bb08:	add	r2, sp, #6016	; 0x1780
   2bb0c:	add	r2, r2, #56	; 0x38
   2bb10:	str	r3, [r2]
   2bb14:	ldr	r3, [sp, #36]	; 0x24
   2bb18:	ldr	r2, [sp, #32]
   2bb1c:	adc	r9, r5, r1
   2bb20:	lsr	r3, r3, #1
   2bb24:	orr	r3, r3, r2, lsl #31
   2bb28:	add	r2, sp, #6016	; 0x1780
   2bb2c:	add	r2, r2, #60	; 0x3c
   2bb30:	str	r3, [r2]
   2bb34:	ldr	r3, [sp, #32]
   2bb38:	ldr	r2, [sp, #36]	; 0x24
   2bb3c:	add	r1, sp, #6080	; 0x17c0
   2bb40:	lsr	r3, r3, #8
   2bb44:	orr	r3, r3, r2, lsl #24
   2bb48:	add	r2, sp, #6080	; 0x17c0
   2bb4c:	str	r3, [r2]
   2bb50:	ldr	r3, [sp, #36]	; 0x24
   2bb54:	ldr	r2, [sp, #32]
   2bb58:	lsr	r3, r3, #8
   2bb5c:	orr	r3, r3, r2, lsl #24
   2bb60:	add	r2, sp, #6080	; 0x17c0
   2bb64:	add	r2, r2, #4
   2bb68:	str	r3, [r2]
   2bb6c:	add	r3, sp, #6016	; 0x1780
   2bb70:	add	r3, r3, #56	; 0x38
   2bb74:	ldrd	r2, [r3]
   2bb78:	ldrd	r0, [r1]
   2bb7c:	eor	r3, r3, r1
   2bb80:	ldr	r1, [sp, #32]
   2bb84:	eor	r2, r2, r0
   2bb88:	ldr	r0, [sp, #36]	; 0x24
   2bb8c:	lsr	r1, r1, #7
   2bb90:	orr	r1, r1, r0, lsl #25
   2bb94:	str	r1, [sp, #1016]	; 0x3f8
   2bb98:	lsr	r1, r0, #7
   2bb9c:	str	r1, [sp, #1020]	; 0x3fc
   2bba0:	add	r1, sp, #1016	; 0x3f8
   2bba4:	ldrd	r0, [r1]
   2bba8:	eor	r0, r0, r2
   2bbac:	eor	r1, r1, r3
   2bbb0:	mov	r2, r0
   2bbb4:	mov	r3, r1
   2bbb8:	ldrd	r0, [sp, #24]
   2bbbc:	adds	r0, r0, r2
   2bbc0:	adc	r1, r1, r3
   2bbc4:	mov	r2, r0
   2bbc8:	mov	r3, r1
   2bbcc:	ldrd	r0, [sp, #96]	; 0x60
   2bbd0:	adds	r0, r0, r2
   2bbd4:	adc	r1, r1, r3
   2bbd8:	mov	r3, r1
   2bbdc:	ldr	r1, [sp, #176]	; 0xb0
   2bbe0:	mov	r2, r0
   2bbe4:	ldr	r0, [sp, #180]	; 0xb4
   2bbe8:	lsr	r1, r1, #19
   2bbec:	orr	r1, r1, r0, lsl #13
   2bbf0:	add	r0, sp, #6080	; 0x17c0
   2bbf4:	add	r0, r0, #8
   2bbf8:	str	r1, [r0]
   2bbfc:	ldr	r1, [sp, #180]	; 0xb4
   2bc00:	ldr	r0, [sp, #176]	; 0xb0
   2bc04:	lsr	r1, r1, #19
   2bc08:	orr	r1, r1, r0, lsl #13
   2bc0c:	add	r0, sp, #6080	; 0x17c0
   2bc10:	add	r0, r0, #12
   2bc14:	str	r1, [r0]
   2bc18:	ldr	r1, [sp, #180]	; 0xb4
   2bc1c:	ldr	r0, [sp, #176]	; 0xb0
   2bc20:	lsl	r1, r1, #3
   2bc24:	orr	r1, r1, r0, lsr #29
   2bc28:	add	r0, sp, #6080	; 0x17c0
   2bc2c:	add	r0, r0, #20
   2bc30:	str	r1, [r0]
   2bc34:	ldr	r1, [sp, #176]	; 0xb0
   2bc38:	ldr	r0, [sp, #180]	; 0xb4
   2bc3c:	lsl	r1, r1, #3
   2bc40:	orr	r1, r1, r0, lsr #29
   2bc44:	add	r0, sp, #6080	; 0x17c0
   2bc48:	add	r0, r0, #16
   2bc4c:	str	r1, [r0]
   2bc50:	add	r1, sp, #6080	; 0x17c0
   2bc54:	add	r1, r1, #8
   2bc58:	ldrd	r4, [lr]
   2bc5c:	ldrd	r0, [r1]
   2bc60:	ldr	lr, [sp, #176]	; 0xb0
   2bc64:	eor	r0, r0, r4
   2bc68:	ldr	r4, [sp, #180]	; 0xb4
   2bc6c:	b	2bc80 <putc_unlocked@plt+0x1a938>
   2bc70:			; <UNDEFINED> instruction: 0xcde0eb1e
   2bc74:	b	ff6cb3d4 <optarg@@GLIBC_2.4+0xff681224>
   2bc78:	mcr	1, 3, sp, cr14, cr8, {3}
   2bc7c:			; <UNDEFINED> instruction: 0xf57d4f7f
   2bc80:	lsr	lr, lr, #6
   2bc84:	eor	r1, r1, r5
   2bc88:	orr	lr, lr, r4, lsl #26
   2bc8c:	str	lr, [sp, #1024]	; 0x400
   2bc90:	lsr	lr, r4, #6
   2bc94:	str	lr, [sp, #1028]	; 0x404
   2bc98:	add	lr, sp, #1024	; 0x400
   2bc9c:	ldrd	r4, [lr]
   2bca0:	add	lr, sp, #6080	; 0x17c0
   2bca4:	add	lr, lr, #32
   2bca8:	eor	r4, r4, r0
   2bcac:	adds	r4, r2, r4
   2bcb0:	eor	r5, r5, r1
   2bcb4:	adc	r5, r3, r5
   2bcb8:	add	r1, sp, #7104	; 0x1bc0
   2bcbc:	mov	r2, r4
   2bcc0:	mov	r3, r5
   2bcc4:	add	r1, r1, #40	; 0x28
   2bcc8:	strd	r2, [r1]
   2bccc:	ldrd	r2, [sp, #168]	; 0xa8
   2bcd0:	ldrd	r0, [sp, #128]	; 0x80
   2bcd4:	strd	r4, [sp, #192]	; 0xc0
   2bcd8:	eor	r2, r2, r0
   2bcdc:	eor	r3, r3, r1
   2bce0:	ldrd	r0, [sp, #144]	; 0x90
   2bce4:	and	r0, r0, r2
   2bce8:	and	r1, r1, r3
   2bcec:	mov	r2, r0
   2bcf0:	mov	r3, r1
   2bcf4:	ldrd	r0, [sp, #168]	; 0xa8
   2bcf8:	eor	r0, r0, r2
   2bcfc:	eor	r1, r1, r3
   2bd00:	mov	r2, r0
   2bd04:	mov	r3, r1
   2bd08:	sub	r1, pc, #152	; 0x98
   2bd0c:	ldrd	r0, [r1]
   2bd10:	adds	r4, r4, r0
   2bd14:	adc	r5, r5, r1
   2bd18:	mov	r0, r4
   2bd1c:	mov	r1, r5
   2bd20:	ldrd	r4, [sp, #160]	; 0xa0
   2bd24:	adds	r4, r4, r0
   2bd28:	adc	r5, r5, r1
   2bd2c:	adds	r0, r4, r2
   2bd30:	adc	r1, r5, r3
   2bd34:	ldr	r3, [sp, #144]	; 0x90
   2bd38:	ldr	r2, [sp, #148]	; 0x94
   2bd3c:	lsr	r3, r3, #14
   2bd40:	orr	r3, r3, r2, lsl #18
   2bd44:	add	r2, sp, #6080	; 0x17c0
   2bd48:	add	r2, r2, #24
   2bd4c:	str	r3, [r2]
   2bd50:	ldr	r3, [sp, #148]	; 0x94
   2bd54:	ldr	r2, [sp, #144]	; 0x90
   2bd58:	lsr	r3, r3, #14
   2bd5c:	orr	r3, r3, r2, lsl #18
   2bd60:	add	r2, sp, #6080	; 0x17c0
   2bd64:	add	r2, r2, #28
   2bd68:	str	r3, [r2]
   2bd6c:	ldr	r3, [sp, #144]	; 0x90
   2bd70:	ldr	r2, [sp, #148]	; 0x94
   2bd74:	lsr	r3, r3, #18
   2bd78:	orr	r3, r3, r2, lsl #14
   2bd7c:	add	r2, sp, #6080	; 0x17c0
   2bd80:	add	r2, r2, #32
   2bd84:	str	r3, [r2]
   2bd88:	ldr	r3, [sp, #148]	; 0x94
   2bd8c:	ldr	r2, [sp, #144]	; 0x90
   2bd90:	lsr	r3, r3, #18
   2bd94:	orr	r3, r3, r2, lsl #14
   2bd98:	add	r2, sp, #6080	; 0x17c0
   2bd9c:	add	r2, r2, #36	; 0x24
   2bda0:	str	r3, [r2]
   2bda4:	add	r3, sp, #6080	; 0x17c0
   2bda8:	add	r3, r3, #24
   2bdac:	ldrd	r4, [lr]
   2bdb0:	ldrd	r2, [r3]
   2bdb4:	ldr	lr, [sp, #148]	; 0x94
   2bdb8:	eor	r2, r2, r4
   2bdbc:	ldr	r4, [sp, #144]	; 0x90
   2bdc0:	lsl	lr, lr, #23
   2bdc4:	eor	r3, r3, r5
   2bdc8:	orr	lr, lr, r4, lsr #9
   2bdcc:	add	r4, sp, #6080	; 0x17c0
   2bdd0:	add	r4, r4, #44	; 0x2c
   2bdd4:	str	lr, [r4]
   2bdd8:	ldr	lr, [sp, #144]	; 0x90
   2bddc:	ldr	r4, [sp, #148]	; 0x94
   2bde0:	lsl	lr, lr, #23
   2bde4:	orr	lr, lr, r4, lsr #9
   2bde8:	add	r4, sp, #6080	; 0x17c0
   2bdec:	add	r4, r4, #40	; 0x28
   2bdf0:	str	lr, [r4]
   2bdf4:	ldrd	r4, [r4]
   2bdf8:	add	lr, sp, #6080	; 0x17c0
   2bdfc:	add	lr, lr, #56	; 0x38
   2be00:	eor	r4, r4, r2
   2be04:	adds	r0, r0, r4
   2be08:	eor	r5, r5, r3
   2be0c:	adc	r1, r1, r5
   2be10:	adds	r2, sl, r0
   2be14:	adc	r3, fp, r1
   2be18:	strd	r2, [sp, #152]	; 0x98
   2be1c:	add	r2, sp, #6080	; 0x17c0
   2be20:	lsr	r3, r8, #28
   2be24:	add	r2, r2, #48	; 0x30
   2be28:	orr	r3, r3, r9, lsl #4
   2be2c:	str	r3, [r2]
   2be30:	add	r2, sp, #6080	; 0x17c0
   2be34:	lsr	r3, r9, #28
   2be38:	add	r2, r2, #52	; 0x34
   2be3c:	orr	r3, r3, r8, lsl #4
   2be40:	str	r3, [r2]
   2be44:	add	r2, sp, #6080	; 0x17c0
   2be48:	lsl	r3, r9, #30
   2be4c:	add	r2, r2, #60	; 0x3c
   2be50:	orr	r3, r3, r8, lsr #2
   2be54:	str	r3, [r2]
   2be58:	add	r2, sp, #6080	; 0x17c0
   2be5c:	lsl	r3, r8, #30
   2be60:	add	r2, r2, #56	; 0x38
   2be64:	orr	r3, r3, r9, lsr #2
   2be68:	str	r3, [r2]
   2be6c:	add	r3, sp, #6080	; 0x17c0
   2be70:	add	r3, r3, #48	; 0x30
   2be74:	ldrd	r4, [lr]
   2be78:	ldrd	r2, [r3]
   2be7c:	lsl	lr, r9, #25
   2be80:	orr	lr, lr, r8, lsr #7
   2be84:	eor	r2, r2, r4
   2be88:	add	r4, sp, #6144	; 0x1800
   2be8c:	add	r4, r4, #4
   2be90:	str	lr, [r4]
   2be94:	lsl	lr, r8, #25
   2be98:	add	r4, sp, #6144	; 0x1800
   2be9c:	orr	lr, lr, r9, lsr #7
   2bea0:	str	lr, [r4]
   2bea4:	eor	r3, r3, r5
   2bea8:	ldrd	r4, [r4]
   2beac:	ldrd	sl, [sp, #136]	; 0x88
   2beb0:	add	lr, sp, #6144	; 0x1800
   2beb4:	eor	r4, r4, r2
   2beb8:	mov	r2, r4
   2bebc:	eor	r5, r5, r3
   2bec0:	orr	r4, r6, r8
   2bec4:	mov	r3, r5
   2bec8:	and	sl, sl, r4
   2becc:	orr	r5, r7, r9
   2bed0:	and	fp, fp, r5
   2bed4:	mov	r4, sl
   2bed8:	and	sl, r6, r8
   2bedc:	mov	r5, fp
   2bee0:	orr	r4, r4, sl
   2bee4:	and	fp, r7, r9
   2bee8:	adds	r4, r4, r2
   2beec:	orr	r5, r5, fp
   2bef0:	adc	r5, r5, r3
   2bef4:	adds	r2, r4, r0
   2bef8:	adc	r3, r5, r1
   2befc:	add	r1, sp, #6144	; 0x1800
   2bf00:	strd	r2, [sp, #8]
   2bf04:	ldr	r3, [sp, #40]	; 0x28
   2bf08:	ldr	r2, [sp, #44]	; 0x2c
   2bf0c:	add	r1, r1, #16
   2bf10:	lsr	r3, r3, #1
   2bf14:	orr	r3, r3, r2, lsl #31
   2bf18:	add	r2, sp, #6144	; 0x1800
   2bf1c:	add	r2, r2, #8
   2bf20:	str	r3, [r2]
   2bf24:	ldr	r3, [sp, #44]	; 0x2c
   2bf28:	ldr	r2, [sp, #40]	; 0x28
   2bf2c:	add	lr, lr, #32
   2bf30:	lsr	r3, r3, #1
   2bf34:	orr	r3, r3, r2, lsl #31
   2bf38:	add	r2, sp, #6144	; 0x1800
   2bf3c:	add	r2, r2, #12
   2bf40:	str	r3, [r2]
   2bf44:	ldr	r3, [sp, #40]	; 0x28
   2bf48:	ldr	r2, [sp, #44]	; 0x2c
   2bf4c:	lsr	r3, r3, #8
   2bf50:	orr	r3, r3, r2, lsl #24
   2bf54:	add	r2, sp, #6144	; 0x1800
   2bf58:	add	r2, r2, #16
   2bf5c:	str	r3, [r2]
   2bf60:	ldr	r3, [sp, #44]	; 0x2c
   2bf64:	ldr	r2, [sp, #40]	; 0x28
   2bf68:	lsr	r3, r3, #8
   2bf6c:	orr	r3, r3, r2, lsl #24
   2bf70:	add	r2, sp, #6144	; 0x1800
   2bf74:	add	r2, r2, #20
   2bf78:	str	r3, [r2]
   2bf7c:	add	r3, sp, #6144	; 0x1800
   2bf80:	add	r3, r3, #8
   2bf84:	ldrd	r0, [r1]
   2bf88:	ldrd	r2, [r3]
   2bf8c:	eor	r3, r3, r1
   2bf90:	ldr	r1, [sp, #40]	; 0x28
   2bf94:	eor	r2, r2, r0
   2bf98:	ldr	r0, [sp, #44]	; 0x2c
   2bf9c:	lsr	r1, r1, #7
   2bfa0:	orr	r1, r1, r0, lsl #25
   2bfa4:	str	r1, [sp, #1032]	; 0x408
   2bfa8:	lsr	r1, r0, #7
   2bfac:	str	r1, [sp, #1036]	; 0x40c
   2bfb0:	add	r1, sp, #1024	; 0x400
   2bfb4:	add	r1, r1, #8
   2bfb8:	ldrd	r0, [r1]
   2bfbc:	eor	r0, r0, r2
   2bfc0:	eor	r1, r1, r3
   2bfc4:	mov	r2, r0
   2bfc8:	mov	r3, r1
   2bfcc:	ldrd	r0, [sp, #32]
   2bfd0:	adds	r0, r0, r2
   2bfd4:	adc	r1, r1, r3
   2bfd8:	mov	r2, r0
   2bfdc:	mov	r3, r1
   2bfe0:	ldrd	r0, [sp, #104]	; 0x68
   2bfe4:	adds	r0, r0, r2
   2bfe8:	adc	r1, r1, r3
   2bfec:	mov	r3, r1
   2bff0:	ldr	r1, [sp, #184]	; 0xb8
   2bff4:	mov	r2, r0
   2bff8:	ldr	r0, [sp, #188]	; 0xbc
   2bffc:	lsr	r1, r1, #19
   2c000:	orr	r1, r1, r0, lsl #13
   2c004:	add	r0, sp, #6144	; 0x1800
   2c008:	add	r0, r0, #24
   2c00c:	str	r1, [r0]
   2c010:	ldr	r1, [sp, #188]	; 0xbc
   2c014:	ldr	r0, [sp, #184]	; 0xb8
   2c018:	lsr	r1, r1, #19
   2c01c:	orr	r1, r1, r0, lsl #13
   2c020:	add	r0, sp, #6144	; 0x1800
   2c024:	add	r0, r0, #28
   2c028:	str	r1, [r0]
   2c02c:	ldr	r1, [sp, #188]	; 0xbc
   2c030:	ldr	r0, [sp, #184]	; 0xb8
   2c034:	lsl	r1, r1, #3
   2c038:	orr	r1, r1, r0, lsr #29
   2c03c:	add	r0, sp, #6144	; 0x1800
   2c040:	add	r0, r0, #36	; 0x24
   2c044:	str	r1, [r0]
   2c048:	ldr	r1, [sp, #184]	; 0xb8
   2c04c:	ldr	r0, [sp, #188]	; 0xbc
   2c050:	ldrd	sl, [sp, #168]	; 0xa8
   2c054:	lsl	r1, r1, #3
   2c058:	orr	r1, r1, r0, lsr #29
   2c05c:	add	r0, sp, #6144	; 0x1800
   2c060:	add	r0, r0, #32
   2c064:	str	r1, [r0]
   2c068:	add	r1, sp, #6144	; 0x1800
   2c06c:	add	r1, r1, #24
   2c070:	ldrd	r4, [lr]
   2c074:	ldrd	r0, [r1]
   2c078:	ldr	lr, [sp, #184]	; 0xb8
   2c07c:	eor	r0, r0, r4
   2c080:	ldr	r4, [sp, #188]	; 0xbc
   2c084:	lsr	lr, lr, #6
   2c088:	eor	r1, r1, r5
   2c08c:	orr	lr, lr, r4, lsl #26
   2c090:	str	lr, [sp, #1040]	; 0x410
   2c094:	lsr	lr, r4, #6
   2c098:	str	lr, [sp, #1044]	; 0x414
   2c09c:	add	lr, sp, #1040	; 0x410
   2c0a0:	ldrd	r4, [lr]
   2c0a4:	add	lr, sp, #6208	; 0x1840
   2c0a8:	add	lr, lr, #48	; 0x30
   2c0ac:	eor	r4, r4, r0
   2c0b0:	adds	r4, r2, r4
   2c0b4:	eor	r5, r5, r1
   2c0b8:	adc	r5, r3, r5
   2c0bc:	add	r1, sp, #7104	; 0x1bc0
   2c0c0:	mov	r2, r4
   2c0c4:	mov	r3, r5
   2c0c8:	add	r1, r1, #48	; 0x30
   2c0cc:	strd	r4, [sp, #160]	; 0xa0
   2c0d0:	strd	r2, [r1]
   2c0d4:	ldrd	r4, [sp, #144]	; 0x90
   2c0d8:	ldrd	r2, [sp, #128]	; 0x80
   2c0dc:	add	r1, pc, #940	; 0x3ac
   2c0e0:	ldrd	r0, [r1]
   2c0e4:	eor	r4, r4, r2
   2c0e8:	eor	r5, r5, r3
   2c0ec:	ldrd	r2, [sp, #152]	; 0x98
   2c0f0:	and	r2, r2, r4
   2c0f4:	and	r3, r3, r5
   2c0f8:	mov	r4, r2
   2c0fc:	mov	r5, r3
   2c100:	ldrd	r2, [sp, #128]	; 0x80
   2c104:	eor	r2, r2, r4
   2c108:	eor	r3, r3, r5
   2c10c:	mov	r4, r2
   2c110:	mov	r5, r3
   2c114:	ldrd	r2, [sp, #160]	; 0xa0
   2c118:	adds	r2, r2, r0
   2c11c:	adc	r3, r3, r1
   2c120:	adds	sl, sl, r2
   2c124:	adc	fp, fp, r3
   2c128:	ldr	r3, [sp, #152]	; 0x98
   2c12c:	ldr	r2, [sp, #156]	; 0x9c
   2c130:	add	r1, sp, #6144	; 0x1800
   2c134:	lsr	r3, r3, #14
   2c138:	orr	r3, r3, r2, lsl #18
   2c13c:	add	r2, sp, #6144	; 0x1800
   2c140:	add	r2, r2, #40	; 0x28
   2c144:	str	r3, [r2]
   2c148:	ldr	r3, [sp, #156]	; 0x9c
   2c14c:	ldr	r2, [sp, #152]	; 0x98
   2c150:	add	r1, r1, #48	; 0x30
   2c154:	lsr	r3, r3, #14
   2c158:	orr	r3, r3, r2, lsl #18
   2c15c:	add	r2, sp, #6144	; 0x1800
   2c160:	add	r2, r2, #44	; 0x2c
   2c164:	str	r3, [r2]
   2c168:	ldr	r3, [sp, #152]	; 0x98
   2c16c:	ldr	r2, [sp, #156]	; 0x9c
   2c170:	adds	sl, sl, r4
   2c174:	lsr	r3, r3, #18
   2c178:	orr	r3, r3, r2, lsl #14
   2c17c:	add	r2, sp, #6144	; 0x1800
   2c180:	add	r2, r2, #48	; 0x30
   2c184:	str	r3, [r2]
   2c188:	ldr	r3, [sp, #156]	; 0x9c
   2c18c:	ldr	r2, [sp, #152]	; 0x98
   2c190:	adc	fp, fp, r5
   2c194:	lsr	r3, r3, #18
   2c198:	orr	r3, r3, r2, lsl #14
   2c19c:	add	r2, sp, #6144	; 0x1800
   2c1a0:	add	r2, r2, #52	; 0x34
   2c1a4:	str	r3, [r2]
   2c1a8:	add	r3, sp, #6144	; 0x1800
   2c1ac:	add	r3, r3, #40	; 0x28
   2c1b0:	ldrd	r0, [r1]
   2c1b4:	ldrd	r2, [r3]
   2c1b8:	eor	r3, r3, r1
   2c1bc:	ldr	r1, [sp, #156]	; 0x9c
   2c1c0:	eor	r2, r2, r0
   2c1c4:	ldr	r0, [sp, #152]	; 0x98
   2c1c8:	lsl	r1, r1, #23
   2c1cc:	ldrd	r4, [sp, #8]
   2c1d0:	orr	r1, r1, r0, lsr #9
   2c1d4:	add	r0, sp, #6144	; 0x1800
   2c1d8:	add	r0, r0, #60	; 0x3c
   2c1dc:	str	r1, [r0]
   2c1e0:	ldr	r1, [sp, #152]	; 0x98
   2c1e4:	ldr	r0, [sp, #156]	; 0x9c
   2c1e8:	and	r4, r4, r8
   2c1ec:	lsl	r1, r1, #23
   2c1f0:	orr	r1, r1, r0, lsr #9
   2c1f4:	add	r0, sp, #6144	; 0x1800
   2c1f8:	add	r0, r0, #56	; 0x38
   2c1fc:	str	r1, [r0]
   2c200:	ldrd	r0, [r0]
   2c204:	and	r5, r5, r9
   2c208:	eor	r0, r0, r2
   2c20c:	eor	r1, r1, r3
   2c210:	ldrd	r2, [sp, #136]	; 0x88
   2c214:	adds	sl, sl, r0
   2c218:	adc	fp, fp, r1
   2c21c:	adds	r2, r2, sl
   2c220:	adc	r3, r3, fp
   2c224:	add	r1, sp, #6208	; 0x1840
   2c228:	strd	r2, [sp, #32]
   2c22c:	ldr	r3, [sp, #8]
   2c230:	ldr	r2, [sp, #12]
   2c234:	add	r1, r1, #8
   2c238:	lsr	r3, r3, #28
   2c23c:	orr	r3, r3, r2, lsl #4
   2c240:	add	r2, sp, #6208	; 0x1840
   2c244:	str	r3, [r2]
   2c248:	ldr	r3, [sp, #12]
   2c24c:	ldr	r2, [sp, #8]
   2c250:	lsr	r3, r3, #28
   2c254:	orr	r3, r3, r2, lsl #4
   2c258:	add	r2, sp, #6208	; 0x1840
   2c25c:	add	r2, r2, #4
   2c260:	str	r3, [r2]
   2c264:	ldr	r3, [sp, #12]
   2c268:	ldr	r2, [sp, #8]
   2c26c:	lsl	r3, r3, #30
   2c270:	orr	r3, r3, r2, lsr #2
   2c274:	add	r2, sp, #6208	; 0x1840
   2c278:	add	r2, r2, #12
   2c27c:	str	r3, [r2]
   2c280:	ldr	r3, [sp, #8]
   2c284:	ldr	r2, [sp, #12]
   2c288:	lsl	r3, r3, #30
   2c28c:	orr	r3, r3, r2, lsr #2
   2c290:	add	r2, sp, #6208	; 0x1840
   2c294:	add	r2, r2, #8
   2c298:	str	r3, [r2]
   2c29c:	add	r3, sp, #6208	; 0x1840
   2c2a0:	ldrd	r0, [r1]
   2c2a4:	ldrd	r2, [r3]
   2c2a8:	eor	r3, r3, r1
   2c2ac:	ldr	r1, [sp, #12]
   2c2b0:	eor	r2, r2, r0
   2c2b4:	ldr	r0, [sp, #8]
   2c2b8:	lsl	r1, r1, #25
   2c2bc:	orr	r1, r1, r0, lsr #7
   2c2c0:	add	r0, sp, #6208	; 0x1840
   2c2c4:	add	r0, r0, #20
   2c2c8:	str	r1, [r0]
   2c2cc:	ldr	r1, [sp, #8]
   2c2d0:	ldr	r0, [sp, #12]
   2c2d4:	lsl	r1, r1, #25
   2c2d8:	orr	r1, r1, r0, lsr #7
   2c2dc:	add	r0, sp, #6208	; 0x1840
   2c2e0:	add	r0, r0, #16
   2c2e4:	str	r1, [r0]
   2c2e8:	ldrd	r0, [r0]
   2c2ec:	eor	r0, r0, r2
   2c2f0:	eor	r1, r1, r3
   2c2f4:	mov	r2, r0
   2c2f8:	mov	r3, r1
   2c2fc:	ldrd	r0, [sp, #8]
   2c300:	orr	r0, r0, r8
   2c304:	orr	r1, r1, r9
   2c308:	and	r0, r0, r6
   2c30c:	and	r1, r1, r7
   2c310:	orr	r0, r0, r4
   2c314:	adds	r0, r0, r2
   2c318:	orr	r1, r1, r5
   2c31c:	adc	r1, r1, r3
   2c320:	ldr	r3, [sp, #48]	; 0x30
   2c324:	ldr	r2, [sp, #52]	; 0x34
   2c328:	adds	sl, sl, r0
   2c32c:	lsr	r3, r3, #1
   2c330:	orr	r3, r3, r2, lsl #31
   2c334:	add	r2, sp, #6208	; 0x1840
   2c338:	add	r2, r2, #24
   2c33c:	str	r3, [r2]
   2c340:	ldr	r3, [sp, #52]	; 0x34
   2c344:	ldr	r2, [sp, #48]	; 0x30
   2c348:	adc	fp, fp, r1
   2c34c:	lsr	r3, r3, #1
   2c350:	orr	r3, r3, r2, lsl #31
   2c354:	add	r2, sp, #6208	; 0x1840
   2c358:	add	r2, r2, #28
   2c35c:	str	r3, [r2]
   2c360:	ldr	r3, [sp, #48]	; 0x30
   2c364:	ldr	r2, [sp, #52]	; 0x34
   2c368:	add	r1, sp, #6208	; 0x1840
   2c36c:	lsr	r3, r3, #8
   2c370:	orr	r3, r3, r2, lsl #24
   2c374:	add	r2, sp, #6208	; 0x1840
   2c378:	add	r2, r2, #32
   2c37c:	str	r3, [r2]
   2c380:	ldr	r3, [sp, #52]	; 0x34
   2c384:	ldr	r2, [sp, #48]	; 0x30
   2c388:	add	r1, r1, #32
   2c38c:	lsr	r3, r3, #8
   2c390:	orr	r3, r3, r2, lsl #24
   2c394:	add	r2, sp, #6208	; 0x1840
   2c398:	add	r2, r2, #36	; 0x24
   2c39c:	str	r3, [r2]
   2c3a0:	add	r3, sp, #6208	; 0x1840
   2c3a4:	add	r3, r3, #24
   2c3a8:	ldrd	r0, [r1]
   2c3ac:	ldrd	r2, [r3]
   2c3b0:	eor	r3, r3, r1
   2c3b4:	ldr	r1, [sp, #48]	; 0x30
   2c3b8:	eor	r2, r2, r0
   2c3bc:	ldr	r0, [sp, #52]	; 0x34
   2c3c0:	lsr	r1, r1, #7
   2c3c4:	orr	r1, r1, r0, lsl #25
   2c3c8:	str	r1, [sp, #1048]	; 0x418
   2c3cc:	lsr	r1, r0, #7
   2c3d0:	str	r1, [sp, #1052]	; 0x41c
   2c3d4:	add	r1, sp, #1040	; 0x410
   2c3d8:	add	r1, r1, #8
   2c3dc:	ldrd	r0, [r1]
   2c3e0:	eor	r0, r0, r2
   2c3e4:	eor	r1, r1, r3
   2c3e8:	mov	r2, r0
   2c3ec:	mov	r3, r1
   2c3f0:	ldrd	r0, [sp, #40]	; 0x28
   2c3f4:	adds	r0, r0, r2
   2c3f8:	adc	r1, r1, r3
   2c3fc:	mov	r2, r0
   2c400:	mov	r3, r1
   2c404:	ldrd	r0, [sp, #112]	; 0x70
   2c408:	adds	r0, r0, r2
   2c40c:	adc	r1, r1, r3
   2c410:	mov	r3, r1
   2c414:	ldr	r1, [sp, #192]	; 0xc0
   2c418:	mov	r2, r0
   2c41c:	ldr	r0, [sp, #196]	; 0xc4
   2c420:	lsr	r1, r1, #19
   2c424:	orr	r1, r1, r0, lsl #13
   2c428:	add	r0, sp, #6208	; 0x1840
   2c42c:	add	r0, r0, #40	; 0x28
   2c430:	str	r1, [r0]
   2c434:	ldr	r1, [sp, #196]	; 0xc4
   2c438:	ldr	r0, [sp, #192]	; 0xc0
   2c43c:	lsr	r1, r1, #19
   2c440:	orr	r1, r1, r0, lsl #13
   2c444:	add	r0, sp, #6208	; 0x1840
   2c448:	add	r0, r0, #44	; 0x2c
   2c44c:	str	r1, [r0]
   2c450:	ldr	r1, [sp, #196]	; 0xc4
   2c454:	ldr	r0, [sp, #192]	; 0xc0
   2c458:	lsl	r1, r1, #3
   2c45c:	orr	r1, r1, r0, lsr #29
   2c460:	add	r0, sp, #6208	; 0x1840
   2c464:	add	r0, r0, #52	; 0x34
   2c468:	str	r1, [r0]
   2c46c:	ldr	r1, [sp, #192]	; 0xc0
   2c470:	ldr	r0, [sp, #196]	; 0xc4
   2c474:	lsl	r1, r1, #3
   2c478:	orr	r1, r1, r0, lsr #29
   2c47c:	add	r0, sp, #6208	; 0x1840
   2c480:	add	r0, r0, #48	; 0x30
   2c484:	str	r1, [r0]
   2c488:	b	2c4a0 <putc_unlocked@plt+0x1b158>
   2c48c:	nop			; (mov r0, r0)
   2c490:	andsvc	r6, r7, #744	; 0x2e8
   2c494:	ldrbteq	r6, [r0], sl, lsr #15
   2c498:	sbcge	r9, r8, #10878976	; 0xa60000
   2c49c:	beq	190bbb8 <optarg@@GLIBC_2.4+0x18c1a08>
   2c4a0:	add	r1, sp, #6208	; 0x1840
   2c4a4:	add	r1, r1, #40	; 0x28
   2c4a8:	ldrd	r4, [lr]
   2c4ac:	ldrd	r0, [r1]
   2c4b0:	ldr	lr, [sp, #192]	; 0xc0
   2c4b4:	eor	r0, r0, r4
   2c4b8:	ldr	r4, [sp, #196]	; 0xc4
   2c4bc:	lsr	lr, lr, #6
   2c4c0:	eor	r1, r1, r5
   2c4c4:	orr	lr, lr, r4, lsl #26
   2c4c8:	str	lr, [sp, #1056]	; 0x420
   2c4cc:	lsr	lr, r4, #6
   2c4d0:	str	lr, [sp, #1060]	; 0x424
   2c4d4:	add	lr, sp, #1056	; 0x420
   2c4d8:	ldrd	r4, [lr]
   2c4dc:	add	lr, sp, #6336	; 0x18c0
   2c4e0:	eor	r4, r4, r0
   2c4e4:	adds	r4, r2, r4
   2c4e8:	eor	r5, r5, r1
   2c4ec:	adc	r5, r3, r5
   2c4f0:	add	r1, sp, #7104	; 0x1bc0
   2c4f4:	mov	r2, r4
   2c4f8:	mov	r3, r5
   2c4fc:	add	r1, r1, #56	; 0x38
   2c500:	strd	r2, [r1]
   2c504:	ldrd	r0, [sp, #152]	; 0x98
   2c508:	ldrd	r2, [sp, #144]	; 0x90
   2c50c:	strd	r4, [sp, #136]	; 0x88
   2c510:	sub	r5, pc, #128	; 0x80
   2c514:	ldrd	r4, [r5]
   2c518:	eor	r2, r2, r0
   2c51c:	eor	r3, r3, r1
   2c520:	ldrd	r0, [sp, #32]
   2c524:	and	r0, r0, r2
   2c528:	and	r1, r1, r3
   2c52c:	mov	r2, r0
   2c530:	mov	r3, r1
   2c534:	ldrd	r0, [sp, #144]	; 0x90
   2c538:	eor	r0, r0, r2
   2c53c:	eor	r1, r1, r3
   2c540:	mov	r2, r0
   2c544:	mov	r3, r1
   2c548:	ldrd	r0, [sp, #136]	; 0x88
   2c54c:	adds	r0, r0, r4
   2c550:	adc	r1, r1, r5
   2c554:	mov	r4, r0
   2c558:	mov	r5, r1
   2c55c:	ldrd	r0, [sp, #128]	; 0x80
   2c560:	adds	r0, r0, r4
   2c564:	adc	r1, r1, r5
   2c568:	adds	r4, r0, r2
   2c56c:	adc	r5, r1, r3
   2c570:	ldr	r3, [sp, #32]
   2c574:	ldr	r2, [sp, #36]	; 0x24
   2c578:	add	r1, sp, #6272	; 0x1880
   2c57c:	lsr	r3, r3, #14
   2c580:	orr	r3, r3, r2, lsl #18
   2c584:	add	r2, sp, #6208	; 0x1840
   2c588:	add	r2, r2, #56	; 0x38
   2c58c:	str	r3, [r2]
   2c590:	ldr	r3, [sp, #36]	; 0x24
   2c594:	ldr	r2, [sp, #32]
   2c598:	lsr	r3, r3, #14
   2c59c:	orr	r3, r3, r2, lsl #18
   2c5a0:	add	r2, sp, #6208	; 0x1840
   2c5a4:	add	r2, r2, #60	; 0x3c
   2c5a8:	str	r3, [r2]
   2c5ac:	ldr	r3, [sp, #32]
   2c5b0:	ldr	r2, [sp, #36]	; 0x24
   2c5b4:	lsr	r3, r3, #18
   2c5b8:	orr	r3, r3, r2, lsl #14
   2c5bc:	add	r2, sp, #6272	; 0x1880
   2c5c0:	str	r3, [r2]
   2c5c4:	ldr	r3, [sp, #36]	; 0x24
   2c5c8:	ldr	r2, [sp, #32]
   2c5cc:	lsr	r3, r3, #18
   2c5d0:	orr	r3, r3, r2, lsl #14
   2c5d4:	add	r2, sp, #6272	; 0x1880
   2c5d8:	add	r2, r2, #4
   2c5dc:	str	r3, [r2]
   2c5e0:	add	r3, sp, #6208	; 0x1840
   2c5e4:	add	r3, r3, #56	; 0x38
   2c5e8:	ldrd	r0, [r1]
   2c5ec:	ldrd	r2, [r3]
   2c5f0:	eor	r3, r3, r1
   2c5f4:	ldr	r1, [sp, #36]	; 0x24
   2c5f8:	eor	r2, r2, r0
   2c5fc:	ldr	r0, [sp, #32]
   2c600:	lsl	r1, r1, #23
   2c604:	orr	r1, r1, r0, lsr #9
   2c608:	add	r0, sp, #6272	; 0x1880
   2c60c:	add	r0, r0, #12
   2c610:	str	r1, [r0]
   2c614:	ldr	r1, [sp, #32]
   2c618:	ldr	r0, [sp, #36]	; 0x24
   2c61c:	lsl	r1, r1, #23
   2c620:	orr	r1, r1, r0, lsr #9
   2c624:	add	r0, sp, #6272	; 0x1880
   2c628:	add	r0, r0, #8
   2c62c:	str	r1, [r0]
   2c630:	ldrd	r0, [r0]
   2c634:	eor	r0, r0, r2
   2c638:	adds	r4, r4, r0
   2c63c:	eor	r1, r1, r3
   2c640:	adc	r5, r5, r1
   2c644:	adds	r2, r6, r4
   2c648:	adc	r3, r7, r5
   2c64c:	add	r1, sp, #6272	; 0x1880
   2c650:	strd	r2, [sp, #40]	; 0x28
   2c654:	add	r2, sp, #6272	; 0x1880
   2c658:	lsr	r3, sl, #28
   2c65c:	add	r2, r2, #16
   2c660:	orr	r3, r3, fp, lsl #4
   2c664:	str	r3, [r2]
   2c668:	add	r2, sp, #6272	; 0x1880
   2c66c:	lsr	r3, fp, #28
   2c670:	add	r2, r2, #20
   2c674:	orr	r3, r3, sl, lsl #4
   2c678:	str	r3, [r2]
   2c67c:	add	r2, sp, #6272	; 0x1880
   2c680:	lsl	r3, fp, #30
   2c684:	add	r2, r2, #28
   2c688:	orr	r3, r3, sl, lsr #2
   2c68c:	str	r3, [r2]
   2c690:	add	r2, sp, #6272	; 0x1880
   2c694:	lsl	r3, sl, #30
   2c698:	add	r2, r2, #24
   2c69c:	orr	r3, r3, fp, lsr #2
   2c6a0:	str	r3, [r2]
   2c6a4:	add	r3, sp, #6272	; 0x1880
   2c6a8:	add	r3, r3, #16
   2c6ac:	add	r1, r1, #24
   2c6b0:	ldrd	r2, [r3]
   2c6b4:	ldrd	r0, [r1]
   2c6b8:	ldrd	r6, [sp, #8]
   2c6bc:	eor	r2, r2, r0
   2c6c0:	add	r0, sp, #6272	; 0x1880
   2c6c4:	eor	r3, r3, r1
   2c6c8:	add	r0, r0, #36	; 0x24
   2c6cc:	lsl	r1, fp, #25
   2c6d0:	orr	r1, r1, sl, lsr #7
   2c6d4:	str	r1, [r0]
   2c6d8:	add	r0, sp, #6272	; 0x1880
   2c6dc:	lsl	r1, sl, #25
   2c6e0:	add	r0, r0, #32
   2c6e4:	orr	r1, r1, fp, lsr #7
   2c6e8:	str	r1, [r0]
   2c6ec:	ldrd	r0, [r0]
   2c6f0:	and	r6, r6, sl
   2c6f4:	and	r7, r7, fp
   2c6f8:	eor	r0, r0, r2
   2c6fc:	eor	r1, r1, r3
   2c700:	mov	r2, r0
   2c704:	mov	r3, r1
   2c708:	ldrd	r0, [sp, #8]
   2c70c:	orr	r0, r0, sl
   2c710:	orr	r1, r1, fp
   2c714:	and	r0, r0, r8
   2c718:	and	r1, r1, r9
   2c71c:	orr	r0, r0, r6
   2c720:	adds	r0, r0, r2
   2c724:	orr	r1, r1, r7
   2c728:	adc	r1, r1, r3
   2c72c:	adds	r2, r0, r4
   2c730:	adc	r3, r1, r5
   2c734:	add	r1, sp, #6272	; 0x1880
   2c738:	strd	r2, [sp, #16]
   2c73c:	ldr	r3, [sp, #56]	; 0x38
   2c740:	ldr	r2, [sp, #60]	; 0x3c
   2c744:	add	r1, r1, #48	; 0x30
   2c748:	lsr	r3, r3, #1
   2c74c:	orr	r3, r3, r2, lsl #31
   2c750:	add	r2, sp, #6272	; 0x1880
   2c754:	add	r2, r2, #40	; 0x28
   2c758:	str	r3, [r2]
   2c75c:	ldr	r3, [sp, #60]	; 0x3c
   2c760:	ldr	r2, [sp, #56]	; 0x38
   2c764:	lsr	r3, r3, #1
   2c768:	orr	r3, r3, r2, lsl #31
   2c76c:	add	r2, sp, #6272	; 0x1880
   2c770:	add	r2, r2, #44	; 0x2c
   2c774:	str	r3, [r2]
   2c778:	ldr	r3, [sp, #56]	; 0x38
   2c77c:	ldr	r2, [sp, #60]	; 0x3c
   2c780:	lsr	r3, r3, #8
   2c784:	orr	r3, r3, r2, lsl #24
   2c788:	add	r2, sp, #6272	; 0x1880
   2c78c:	add	r2, r2, #48	; 0x30
   2c790:	str	r3, [r2]
   2c794:	ldr	r3, [sp, #60]	; 0x3c
   2c798:	ldr	r2, [sp, #56]	; 0x38
   2c79c:	lsr	r3, r3, #8
   2c7a0:	orr	r3, r3, r2, lsl #24
   2c7a4:	add	r2, sp, #6272	; 0x1880
   2c7a8:	add	r2, r2, #52	; 0x34
   2c7ac:	str	r3, [r2]
   2c7b0:	add	r3, sp, #6272	; 0x1880
   2c7b4:	add	r3, r3, #40	; 0x28
   2c7b8:	ldrd	r0, [r1]
   2c7bc:	ldrd	r2, [r3]
   2c7c0:	eor	r3, r3, r1
   2c7c4:	ldr	r1, [sp, #56]	; 0x38
   2c7c8:	eor	r2, r2, r0
   2c7cc:	ldr	r0, [sp, #60]	; 0x3c
   2c7d0:	lsr	r1, r1, #7
   2c7d4:	ldrd	r6, [sp, #32]
   2c7d8:	orr	r1, r1, r0, lsl #25
   2c7dc:	str	r1, [sp, #1064]	; 0x428
   2c7e0:	lsr	r1, r0, #7
   2c7e4:	str	r1, [sp, #1068]	; 0x42c
   2c7e8:	add	r1, sp, #1056	; 0x420
   2c7ec:	add	r1, r1, #8
   2c7f0:	ldrd	r0, [r1]
   2c7f4:	eor	r0, r0, r2
   2c7f8:	eor	r1, r1, r3
   2c7fc:	mov	r2, r0
   2c800:	mov	r3, r1
   2c804:	ldrd	r0, [sp, #48]	; 0x30
   2c808:	adds	r0, r0, r2
   2c80c:	adc	r1, r1, r3
   2c810:	mov	r2, r0
   2c814:	mov	r3, r1
   2c818:	ldrd	r0, [sp, #120]	; 0x78
   2c81c:	adds	r0, r0, r2
   2c820:	adc	r1, r1, r3
   2c824:	mov	r3, r1
   2c828:	ldr	r1, [sp, #160]	; 0xa0
   2c82c:	mov	r2, r0
   2c830:	ldr	r0, [sp, #164]	; 0xa4
   2c834:	lsr	r1, r1, #19
   2c838:	orr	r1, r1, r0, lsl #13
   2c83c:	add	r0, sp, #6272	; 0x1880
   2c840:	add	r0, r0, #56	; 0x38
   2c844:	str	r1, [r0]
   2c848:	ldr	r1, [sp, #164]	; 0xa4
   2c84c:	ldr	r0, [sp, #160]	; 0xa0
   2c850:	lsr	r1, r1, #19
   2c854:	orr	r1, r1, r0, lsl #13
   2c858:	add	r0, sp, #6272	; 0x1880
   2c85c:	add	r0, r0, #60	; 0x3c
   2c860:	str	r1, [r0]
   2c864:	ldr	r1, [sp, #164]	; 0xa4
   2c868:	ldr	r0, [sp, #160]	; 0xa0
   2c86c:	lsl	r1, r1, #3
   2c870:	orr	r1, r1, r0, lsr #29
   2c874:	add	r0, sp, #6336	; 0x18c0
   2c878:	add	r0, r0, #4
   2c87c:	str	r1, [r0]
   2c880:	ldr	r1, [sp, #160]	; 0xa0
   2c884:	ldr	r0, [sp, #164]	; 0xa4
   2c888:	lsl	r1, r1, #3
   2c88c:	orr	r1, r1, r0, lsr #29
   2c890:	add	r0, sp, #6336	; 0x18c0
   2c894:	str	r1, [r0]
   2c898:	add	r1, sp, #6272	; 0x1880
   2c89c:	add	r1, r1, #56	; 0x38
   2c8a0:	ldrd	r4, [lr]
   2c8a4:	ldrd	r0, [r1]
   2c8a8:	ldr	lr, [sp, #160]	; 0xa0
   2c8ac:	eor	r0, r0, r4
   2c8b0:	ldr	r4, [sp, #164]	; 0xa4
   2c8b4:	lsr	lr, lr, #6
   2c8b8:	eor	r1, r1, r5
   2c8bc:	orr	lr, lr, r4, lsl #26
   2c8c0:	str	lr, [sp, #1072]	; 0x430
   2c8c4:	lsr	lr, r4, #6
   2c8c8:	str	lr, [sp, #1076]	; 0x434
   2c8cc:	add	lr, sp, #1072	; 0x430
   2c8d0:	ldrd	r4, [lr]
   2c8d4:	add	lr, sp, #6400	; 0x1900
   2c8d8:	add	lr, lr, #16
   2c8dc:	eor	r4, r4, r0
   2c8e0:	adds	r4, r2, r4
   2c8e4:	eor	r5, r5, r1
   2c8e8:	adc	r5, r3, r5
   2c8ec:	mov	r2, r4
   2c8f0:	mov	r3, r5
   2c8f4:	add	r1, sp, #7168	; 0x1c00
   2c8f8:	strd	r4, [sp, #128]	; 0x80
   2c8fc:	strd	r2, [r1]
   2c900:	ldrd	r2, [sp, #152]	; 0x98
   2c904:	add	r5, pc, #932	; 0x3a4
   2c908:	ldrd	r4, [r5]
   2c90c:	eor	r6, r6, r2
   2c910:	eor	r7, r7, r3
   2c914:	ldrd	r2, [sp, #40]	; 0x28
   2c918:	and	r2, r2, r6
   2c91c:	and	r3, r3, r7
   2c920:	mov	r6, r2
   2c924:	mov	r7, r3
   2c928:	ldrd	r2, [sp, #152]	; 0x98
   2c92c:	eor	r2, r2, r6
   2c930:	eor	r3, r3, r7
   2c934:	mov	r6, r2
   2c938:	mov	r7, r3
   2c93c:	ldrd	r2, [sp, #128]	; 0x80
   2c940:	adds	r2, r2, r4
   2c944:	adc	r3, r3, r5
   2c948:	mov	r4, r2
   2c94c:	mov	r5, r3
   2c950:	ldrd	r2, [sp, #144]	; 0x90
   2c954:	adds	r2, r2, r4
   2c958:	adc	r3, r3, r5
   2c95c:	adds	r4, r2, r6
   2c960:	adc	r5, r3, r7
   2c964:	ldr	r3, [sp, #40]	; 0x28
   2c968:	ldr	r2, [sp, #44]	; 0x2c
   2c96c:	lsr	r3, r3, #14
   2c970:	orr	r3, r3, r2, lsl #18
   2c974:	add	r2, sp, #6336	; 0x18c0
   2c978:	add	r2, r2, #8
   2c97c:	str	r3, [r2]
   2c980:	ldr	r3, [sp, #44]	; 0x2c
   2c984:	ldr	r2, [sp, #40]	; 0x28
   2c988:	lsr	r3, r3, #14
   2c98c:	orr	r3, r3, r2, lsl #18
   2c990:	add	r2, sp, #6336	; 0x18c0
   2c994:	add	r2, r2, #12
   2c998:	str	r3, [r2]
   2c99c:	ldr	r3, [sp, #40]	; 0x28
   2c9a0:	ldr	r2, [sp, #44]	; 0x2c
   2c9a4:	lsr	r3, r3, #18
   2c9a8:	orr	r3, r3, r2, lsl #14
   2c9ac:	add	r2, sp, #6336	; 0x18c0
   2c9b0:	add	r2, r2, #16
   2c9b4:	str	r3, [r2]
   2c9b8:	ldr	r3, [sp, #44]	; 0x2c
   2c9bc:	ldr	r2, [sp, #40]	; 0x28
   2c9c0:	lsr	r3, r3, #18
   2c9c4:	orr	r3, r3, r2, lsl #14
   2c9c8:	add	r2, sp, #6336	; 0x18c0
   2c9cc:	add	r2, r2, #20
   2c9d0:	str	r3, [r2]
   2c9d4:	add	r3, sp, #6336	; 0x18c0
   2c9d8:	add	r3, r3, #8
   2c9dc:	ldrd	r6, [r3]
   2c9e0:	add	r3, sp, #6336	; 0x18c0
   2c9e4:	add	r3, r3, #16
   2c9e8:	ldrd	r2, [r3]
   2c9ec:	eor	r7, r7, r3
   2c9f0:	ldr	r3, [sp, #44]	; 0x2c
   2c9f4:	eor	r6, r6, r2
   2c9f8:	ldr	r2, [sp, #40]	; 0x28
   2c9fc:	lsl	r3, r3, #23
   2ca00:	orr	r3, r3, r2, lsr #9
   2ca04:	add	r2, sp, #6336	; 0x18c0
   2ca08:	add	r2, r2, #28
   2ca0c:	str	r3, [r2]
   2ca10:	ldr	r3, [sp, #40]	; 0x28
   2ca14:	ldr	r2, [sp, #44]	; 0x2c
   2ca18:	lsl	r3, r3, #23
   2ca1c:	orr	r3, r3, r2, lsr #9
   2ca20:	add	r2, sp, #6336	; 0x18c0
   2ca24:	add	r2, r2, #24
   2ca28:	str	r3, [r2]
   2ca2c:	ldrd	r2, [r2]
   2ca30:	eor	r2, r2, r6
   2ca34:	adds	r4, r4, r2
   2ca38:	eor	r3, r3, r7
   2ca3c:	adc	r5, r5, r3
   2ca40:	ldr	r3, [sp, #16]
   2ca44:	ldr	r2, [sp, #20]
   2ca48:	adds	r8, r8, r4
   2ca4c:	lsr	r3, r3, #28
   2ca50:	orr	r3, r3, r2, lsl #4
   2ca54:	add	r2, sp, #6336	; 0x18c0
   2ca58:	add	r2, r2, #32
   2ca5c:	str	r3, [r2]
   2ca60:	ldr	r3, [sp, #20]
   2ca64:	ldr	r2, [sp, #16]
   2ca68:	adc	r9, r9, r5
   2ca6c:	lsr	r3, r3, #28
   2ca70:	orr	r3, r3, r2, lsl #4
   2ca74:	add	r2, sp, #6336	; 0x18c0
   2ca78:	add	r2, r2, #36	; 0x24
   2ca7c:	str	r3, [r2]
   2ca80:	ldr	r3, [sp, #20]
   2ca84:	ldr	r2, [sp, #16]
   2ca88:	lsl	r3, r3, #30
   2ca8c:	orr	r3, r3, r2, lsr #2
   2ca90:	add	r2, sp, #6336	; 0x18c0
   2ca94:	add	r2, r2, #44	; 0x2c
   2ca98:	str	r3, [r2]
   2ca9c:	ldr	r3, [sp, #16]
   2caa0:	ldr	r2, [sp, #20]
   2caa4:	ldrd	r0, [sp, #8]
   2caa8:	lsl	r3, r3, #30
   2caac:	orr	r3, r3, r2, lsr #2
   2cab0:	add	r2, sp, #6336	; 0x18c0
   2cab4:	add	r2, r2, #40	; 0x28
   2cab8:	str	r3, [r2]
   2cabc:	add	r3, sp, #6336	; 0x18c0
   2cac0:	add	r3, r3, #32
   2cac4:	ldrd	r6, [r3]
   2cac8:	ldrd	r2, [r2]
   2cacc:	eor	r7, r7, r3
   2cad0:	ldr	r3, [sp, #20]
   2cad4:	eor	r6, r6, r2
   2cad8:	ldr	r2, [sp, #16]
   2cadc:	lsl	r3, r3, #25
   2cae0:	orr	r3, r3, r2, lsr #7
   2cae4:	add	r2, sp, #6336	; 0x18c0
   2cae8:	add	r2, r2, #52	; 0x34
   2caec:	str	r3, [r2]
   2caf0:	ldr	r3, [sp, #16]
   2caf4:	ldr	r2, [sp, #20]
   2caf8:	lsl	r3, r3, #25
   2cafc:	orr	r3, r3, r2, lsr #7
   2cb00:	add	r2, sp, #6336	; 0x18c0
   2cb04:	add	r2, r2, #48	; 0x30
   2cb08:	str	r3, [r2]
   2cb0c:	ldrd	r2, [r2]
   2cb10:	eor	r2, r2, r6
   2cb14:	eor	r3, r3, r7
   2cb18:	mov	r6, r2
   2cb1c:	mov	r7, r3
   2cb20:	ldrd	r2, [sp, #16]
   2cb24:	orr	r2, r2, sl
   2cb28:	orr	r3, r3, fp
   2cb2c:	and	r0, r0, r2
   2cb30:	and	r1, r1, r3
   2cb34:	mov	r2, r0
   2cb38:	mov	r3, r1
   2cb3c:	ldrd	r0, [sp, #16]
   2cb40:	and	r0, r0, sl
   2cb44:	and	r1, r1, fp
   2cb48:	orr	r2, r2, r0
   2cb4c:	adds	r2, r2, r6
   2cb50:	orr	r3, r3, r1
   2cb54:	adc	r3, r3, r7
   2cb58:	adds	r0, r2, r4
   2cb5c:	adc	r1, r3, r5
   2cb60:	ldr	r3, [sp, #64]	; 0x40
   2cb64:	ldr	r2, [sp, #68]	; 0x44
   2cb68:	strd	r0, [sp, #24]
   2cb6c:	lsr	r3, r3, #1
   2cb70:	orr	r3, r3, r2, lsl #31
   2cb74:	add	r2, sp, #6336	; 0x18c0
   2cb78:	add	r2, r2, #56	; 0x38
   2cb7c:	str	r3, [r2]
   2cb80:	ldr	r3, [sp, #68]	; 0x44
   2cb84:	ldr	r2, [sp, #64]	; 0x40
   2cb88:	lsr	r3, r3, #1
   2cb8c:	orr	r3, r3, r2, lsl #31
   2cb90:	add	r2, sp, #6336	; 0x18c0
   2cb94:	add	r2, r2, #60	; 0x3c
   2cb98:	str	r3, [r2]
   2cb9c:	ldr	r3, [sp, #64]	; 0x40
   2cba0:	ldr	r2, [sp, #68]	; 0x44
   2cba4:	lsr	r3, r3, #8
   2cba8:	orr	r3, r3, r2, lsl #24
   2cbac:	add	r2, sp, #6400	; 0x1900
   2cbb0:	str	r3, [r2]
   2cbb4:	ldr	r3, [sp, #68]	; 0x44
   2cbb8:	ldr	r2, [sp, #64]	; 0x40
   2cbbc:	lsr	r3, r3, #8
   2cbc0:	orr	r3, r3, r2, lsl #24
   2cbc4:	add	r2, sp, #6400	; 0x1900
   2cbc8:	add	r2, r2, #4
   2cbcc:	str	r3, [r2]
   2cbd0:	add	r3, sp, #6336	; 0x18c0
   2cbd4:	add	r3, r3, #56	; 0x38
   2cbd8:	ldrd	r0, [r3]
   2cbdc:	add	r3, sp, #6400	; 0x1900
   2cbe0:	ldrd	r2, [r3]
   2cbe4:	eor	r1, r1, r3
   2cbe8:	ldr	r3, [sp, #64]	; 0x40
   2cbec:	eor	r0, r0, r2
   2cbf0:	ldr	r2, [sp, #68]	; 0x44
   2cbf4:	lsr	r3, r3, #7
   2cbf8:	orr	r3, r3, r2, lsl #25
   2cbfc:	str	r3, [sp, #1080]	; 0x438
   2cc00:	lsr	r3, r2, #7
   2cc04:	str	r3, [sp, #1084]	; 0x43c
   2cc08:	add	r3, sp, #1072	; 0x430
   2cc0c:	add	r3, r3, #8
   2cc10:	ldrd	r2, [r3]
   2cc14:	eor	r2, r2, r0
   2cc18:	eor	r3, r3, r1
   2cc1c:	mov	r0, r2
   2cc20:	mov	r1, r3
   2cc24:	ldrd	r2, [sp, #56]	; 0x38
   2cc28:	adds	r2, r2, r0
   2cc2c:	adc	r3, r3, r1
   2cc30:	mov	r0, r2
   2cc34:	mov	r1, r3
   2cc38:	ldrd	r2, [sp]
   2cc3c:	adds	r2, r2, r0
   2cc40:	adc	r3, r3, r1
   2cc44:	mov	r1, r3
   2cc48:	ldr	r3, [sp, #136]	; 0x88
   2cc4c:	mov	r0, r2
   2cc50:	ldr	r2, [sp, #140]	; 0x8c
   2cc54:	lsr	r3, r3, #19
   2cc58:	orr	r3, r3, r2, lsl #13
   2cc5c:	add	r2, sp, #6400	; 0x1900
   2cc60:	add	r2, r2, #8
   2cc64:	str	r3, [r2]
   2cc68:	ldr	r3, [sp, #140]	; 0x8c
   2cc6c:	ldr	r2, [sp, #136]	; 0x88
   2cc70:	lsr	r3, r3, #19
   2cc74:	orr	r3, r3, r2, lsl #13
   2cc78:	add	r2, sp, #6400	; 0x1900
   2cc7c:	add	r2, r2, #12
   2cc80:	str	r3, [r2]
   2cc84:	ldr	r3, [sp, #140]	; 0x8c
   2cc88:	ldr	r2, [sp, #136]	; 0x88
   2cc8c:	lsl	r3, r3, #3
   2cc90:	orr	r3, r3, r2, lsr #29
   2cc94:	add	r2, sp, #6400	; 0x1900
   2cc98:	add	r2, r2, #20
   2cc9c:	str	r3, [r2]
   2cca0:	ldr	r3, [sp, #136]	; 0x88
   2cca4:	ldr	r2, [sp, #140]	; 0x8c
   2cca8:	lsl	r3, r3, #3
   2ccac:	b	2ccc0 <putc_unlocked@plt+0x1b978>
   2ccb0:	cdplt	13, 15, cr0, cr9, cr14, {5}
   2ccb4:	teqne	pc, r4, lsl #16
   2ccb8:	tstne	ip, #7077888	; 0x6c0000
   2ccbc:	blne	1c6f998 <optarg@@GLIBC_2.4+0x1c257e8>
   2ccc0:	orr	r3, r3, r2, lsr #29
   2ccc4:	add	r2, sp, #6400	; 0x1900
   2ccc8:	add	r2, r2, #16
   2cccc:	str	r3, [r2]
   2ccd0:	add	r3, sp, #6400	; 0x1900
   2ccd4:	add	r3, r3, #8
   2ccd8:	ldrd	r4, [lr]
   2ccdc:	ldrd	r2, [r3]
   2cce0:	ldr	lr, [sp, #136]	; 0x88
   2cce4:	eor	r2, r2, r4
   2cce8:	ldr	r4, [sp, #140]	; 0x8c
   2ccec:	lsr	lr, lr, #6
   2ccf0:	eor	r3, r3, r5
   2ccf4:	orr	lr, lr, r4, lsl #26
   2ccf8:	str	lr, [sp, #1088]	; 0x440
   2ccfc:	lsr	lr, r4, #6
   2cd00:	str	lr, [sp, #1092]	; 0x444
   2cd04:	add	lr, sp, #1088	; 0x440
   2cd08:	ldrd	r4, [lr]
   2cd0c:	add	lr, sp, #6464	; 0x1940
   2cd10:	add	lr, lr, #32
   2cd14:	eor	r4, r4, r2
   2cd18:	adds	r4, r0, r4
   2cd1c:	eor	r5, r5, r3
   2cd20:	adc	r5, r1, r5
   2cd24:	add	r1, sp, #7168	; 0x1c00
   2cd28:	mov	r2, r4
   2cd2c:	mov	r3, r5
   2cd30:	add	r1, r1, #8
   2cd34:	strd	r4, [sp, #144]	; 0x90
   2cd38:	strd	r2, [r1]
   2cd3c:	ldrd	r4, [sp, #32]
   2cd40:	ldrd	r2, [sp, #40]	; 0x28
   2cd44:	sub	r1, pc, #148	; 0x94
   2cd48:	ldrd	r0, [r1]
   2cd4c:	eor	r4, r4, r2
   2cd50:	eor	r5, r5, r3
   2cd54:	ldrd	r2, [sp, #32]
   2cd58:	and	r4, r4, r8
   2cd5c:	and	r5, r5, r9
   2cd60:	eor	r2, r2, r4
   2cd64:	eor	r3, r3, r5
   2cd68:	mov	r4, r2
   2cd6c:	mov	r5, r3
   2cd70:	ldrd	r2, [sp, #144]	; 0x90
   2cd74:	adds	r2, r2, r0
   2cd78:	adc	r3, r3, r1
   2cd7c:	mov	r0, r2
   2cd80:	mov	r1, r3
   2cd84:	ldrd	r2, [sp, #152]	; 0x98
   2cd88:	adds	r2, r2, r0
   2cd8c:	adc	r3, r3, r1
   2cd90:	adds	r0, r2, r4
   2cd94:	add	r2, sp, #6400	; 0x1900
   2cd98:	adc	r1, r3, r5
   2cd9c:	add	r2, r2, #24
   2cda0:	lsr	r3, r8, #14
   2cda4:	orr	r3, r3, r9, lsl #18
   2cda8:	str	r3, [r2]
   2cdac:	add	r2, sp, #6400	; 0x1900
   2cdb0:	lsr	r3, r9, #14
   2cdb4:	add	r2, r2, #28
   2cdb8:	orr	r3, r3, r8, lsl #18
   2cdbc:	str	r3, [r2]
   2cdc0:	add	r2, sp, #6400	; 0x1900
   2cdc4:	lsr	r3, r8, #18
   2cdc8:	add	r2, r2, #32
   2cdcc:	orr	r3, r3, r9, lsl #14
   2cdd0:	str	r3, [r2]
   2cdd4:	add	r2, sp, #6400	; 0x1900
   2cdd8:	lsr	r3, r9, #18
   2cddc:	add	r2, r2, #36	; 0x24
   2cde0:	orr	r3, r3, r8, lsl #14
   2cde4:	str	r3, [r2]
   2cde8:	add	r3, sp, #6400	; 0x1900
   2cdec:	add	r3, r3, #24
   2cdf0:	ldrd	r4, [r3]
   2cdf4:	add	r3, sp, #6400	; 0x1900
   2cdf8:	add	r3, r3, #32
   2cdfc:	ldrd	r6, [sp, #24]
   2ce00:	ldrd	r2, [r3]
   2ce04:	eor	r4, r4, r2
   2ce08:	add	r2, sp, #6400	; 0x1900
   2ce0c:	eor	r5, r5, r3
   2ce10:	add	r2, r2, #44	; 0x2c
   2ce14:	lsl	r3, r9, #23
   2ce18:	orr	r3, r3, r8, lsr #9
   2ce1c:	str	r3, [r2]
   2ce20:	add	r2, sp, #6400	; 0x1900
   2ce24:	lsl	r3, r8, #23
   2ce28:	add	r2, r2, #40	; 0x28
   2ce2c:	orr	r3, r3, r9, lsr #9
   2ce30:	str	r3, [r2]
   2ce34:	ldrd	r2, [r2]
   2ce38:	eor	r2, r2, r4
   2ce3c:	adds	r0, r0, r2
   2ce40:	eor	r3, r3, r5
   2ce44:	adc	r1, r1, r3
   2ce48:	ldrd	r2, [sp, #8]
   2ce4c:	adds	r2, r2, r0
   2ce50:	adc	r3, r3, r1
   2ce54:	strd	r2, [sp, #48]	; 0x30
   2ce58:	ldr	r3, [sp, #24]
   2ce5c:	ldr	r2, [sp, #28]
   2ce60:	lsr	r3, r3, #28
   2ce64:	orr	r3, r3, r2, lsl #4
   2ce68:	add	r2, sp, #6400	; 0x1900
   2ce6c:	add	r2, r2, #48	; 0x30
   2ce70:	str	r3, [r2]
   2ce74:	ldr	r3, [sp, #28]
   2ce78:	ldr	r2, [sp, #24]
   2ce7c:	lsr	r3, r3, #28
   2ce80:	orr	r3, r3, r2, lsl #4
   2ce84:	add	r2, sp, #6400	; 0x1900
   2ce88:	add	r2, r2, #52	; 0x34
   2ce8c:	str	r3, [r2]
   2ce90:	ldr	r3, [sp, #28]
   2ce94:	ldr	r2, [sp, #24]
   2ce98:	lsl	r3, r3, #30
   2ce9c:	orr	r3, r3, r2, lsr #2
   2cea0:	add	r2, sp, #6400	; 0x1900
   2cea4:	add	r2, r2, #60	; 0x3c
   2cea8:	str	r3, [r2]
   2ceac:	ldr	r3, [sp, #24]
   2ceb0:	ldr	r2, [sp, #28]
   2ceb4:	lsl	r3, r3, #30
   2ceb8:	orr	r3, r3, r2, lsr #2
   2cebc:	add	r2, sp, #6400	; 0x1900
   2cec0:	add	r2, r2, #56	; 0x38
   2cec4:	str	r3, [r2]
   2cec8:	add	r3, sp, #6400	; 0x1900
   2cecc:	add	r3, r3, #48	; 0x30
   2ced0:	ldrd	r4, [r3]
   2ced4:	ldrd	r2, [r2]
   2ced8:	eor	r5, r5, r3
   2cedc:	ldr	r3, [sp, #28]
   2cee0:	eor	r4, r4, r2
   2cee4:	ldr	r2, [sp, #24]
   2cee8:	lsl	r3, r3, #25
   2ceec:	orr	r3, r3, r2, lsr #7
   2cef0:	add	r2, sp, #6464	; 0x1940
   2cef4:	add	r2, r2, #4
   2cef8:	str	r3, [r2]
   2cefc:	ldr	r3, [sp, #24]
   2cf00:	ldr	r2, [sp, #28]
   2cf04:	lsl	r3, r3, #25
   2cf08:	orr	r3, r3, r2, lsr #7
   2cf0c:	add	r2, sp, #6464	; 0x1940
   2cf10:	str	r3, [r2]
   2cf14:	ldrd	r2, [r2]
   2cf18:	eor	r2, r2, r4
   2cf1c:	eor	r3, r3, r5
   2cf20:	mov	r4, r2
   2cf24:	mov	r5, r3
   2cf28:	ldrd	r2, [sp, #16]
   2cf2c:	orr	r2, r2, r6
   2cf30:	orr	r3, r3, r7
   2cf34:	and	r6, r2, sl
   2cf38:	and	r7, r3, fp
   2cf3c:	strd	r6, [sp, #8]
   2cf40:	ldrd	r6, [sp, #16]
   2cf44:	ldrd	r2, [sp, #24]
   2cf48:	and	r6, r6, r2
   2cf4c:	and	r7, r7, r3
   2cf50:	ldrd	r2, [sp, #8]
   2cf54:	orr	r2, r2, r6
   2cf58:	adds	r2, r2, r4
   2cf5c:	orr	r3, r3, r7
   2cf60:	adc	r3, r3, r5
   2cf64:	adds	r4, r2, r0
   2cf68:	adc	r5, r3, r1
   2cf6c:	ldr	r3, [sp, #72]	; 0x48
   2cf70:	ldr	r2, [sp, #76]	; 0x4c
   2cf74:	strd	r4, [sp, #8]
   2cf78:	lsr	r3, r3, #1
   2cf7c:	orr	r3, r3, r2, lsl #31
   2cf80:	add	r2, sp, #6464	; 0x1940
   2cf84:	add	r2, r2, #8
   2cf88:	str	r3, [r2]
   2cf8c:	ldr	r3, [sp, #76]	; 0x4c
   2cf90:	ldr	r2, [sp, #72]	; 0x48
   2cf94:	lsr	r3, r3, #1
   2cf98:	orr	r3, r3, r2, lsl #31
   2cf9c:	add	r2, sp, #6464	; 0x1940
   2cfa0:	add	r2, r2, #12
   2cfa4:	str	r3, [r2]
   2cfa8:	ldr	r3, [sp, #72]	; 0x48
   2cfac:	ldr	r2, [sp, #76]	; 0x4c
   2cfb0:	lsr	r3, r3, #8
   2cfb4:	orr	r3, r3, r2, lsl #24
   2cfb8:	add	r2, sp, #6464	; 0x1940
   2cfbc:	add	r2, r2, #16
   2cfc0:	str	r3, [r2]
   2cfc4:	ldr	r3, [sp, #76]	; 0x4c
   2cfc8:	ldr	r2, [sp, #72]	; 0x48
   2cfcc:	lsr	r3, r3, #8
   2cfd0:	orr	r3, r3, r2, lsl #24
   2cfd4:	add	r2, sp, #6464	; 0x1940
   2cfd8:	add	r2, r2, #20
   2cfdc:	str	r3, [r2]
   2cfe0:	add	r3, sp, #6464	; 0x1940
   2cfe4:	add	r3, r3, #8
   2cfe8:	ldrd	r0, [r3]
   2cfec:	add	r3, sp, #6464	; 0x1940
   2cff0:	add	r3, r3, #16
   2cff4:	ldrd	r2, [r3]
   2cff8:	eor	r1, r1, r3
   2cffc:	ldr	r3, [sp, #72]	; 0x48
   2d000:	eor	r0, r0, r2
   2d004:	ldr	r2, [sp, #76]	; 0x4c
   2d008:	lsr	r3, r3, #7
   2d00c:	orr	r3, r3, r2, lsl #25
   2d010:	str	r3, [sp, #1096]	; 0x448
   2d014:	lsr	r3, r2, #7
   2d018:	str	r3, [sp, #1100]	; 0x44c
   2d01c:	add	r3, sp, #1088	; 0x440
   2d020:	add	r3, r3, #8
   2d024:	ldrd	r2, [r3]
   2d028:	eor	r2, r2, r0
   2d02c:	eor	r3, r3, r1
   2d030:	mov	r0, r2
   2d034:	mov	r1, r3
   2d038:	ldrd	r2, [sp, #64]	; 0x40
   2d03c:	adds	r2, r2, r0
   2d040:	adc	r3, r3, r1
   2d044:	mov	r0, r2
   2d048:	mov	r1, r3
   2d04c:	ldrd	r2, [sp, #176]	; 0xb0
   2d050:	adds	r2, r2, r0
   2d054:	adc	r3, r3, r1
   2d058:	mov	r1, r3
   2d05c:	ldr	r3, [sp, #128]	; 0x80
   2d060:	mov	r0, r2
   2d064:	ldr	r2, [sp, #132]	; 0x84
   2d068:	lsr	r3, r3, #19
   2d06c:	orr	r3, r3, r2, lsl #13
   2d070:	add	r2, sp, #6464	; 0x1940
   2d074:	add	r2, r2, #24
   2d078:	str	r3, [r2]
   2d07c:	ldr	r3, [sp, #132]	; 0x84
   2d080:	ldr	r2, [sp, #128]	; 0x80
   2d084:	lsr	r3, r3, #19
   2d088:	orr	r3, r3, r2, lsl #13
   2d08c:	add	r2, sp, #6464	; 0x1940
   2d090:	add	r2, r2, #28
   2d094:	str	r3, [r2]
   2d098:	ldr	r3, [sp, #132]	; 0x84
   2d09c:	ldr	r2, [sp, #128]	; 0x80
   2d0a0:	lsl	r3, r3, #3
   2d0a4:	orr	r3, r3, r2, lsr #29
   2d0a8:	add	r2, sp, #6464	; 0x1940
   2d0ac:	add	r2, r2, #36	; 0x24
   2d0b0:	str	r3, [r2]
   2d0b4:	ldr	r3, [sp, #128]	; 0x80
   2d0b8:	ldr	r2, [sp, #132]	; 0x84
   2d0bc:	ldrd	r6, [sp, #40]	; 0x28
   2d0c0:	lsl	r3, r3, #3
   2d0c4:	orr	r3, r3, r2, lsr #29
   2d0c8:	add	r2, sp, #6464	; 0x1940
   2d0cc:	add	r2, r2, #32
   2d0d0:	str	r3, [r2]
   2d0d4:	add	r3, sp, #6464	; 0x1940
   2d0d8:	add	r3, r3, #24
   2d0dc:	ldrd	r4, [lr]
   2d0e0:	ldrd	r2, [r3]
   2d0e4:	ldr	lr, [sp, #128]	; 0x80
   2d0e8:	eor	r6, r6, r8
   2d0ec:	eor	r2, r2, r4
   2d0f0:	ldr	r4, [sp, #132]	; 0x84
   2d0f4:	lsr	lr, lr, #6
   2d0f8:	eor	r3, r3, r5
   2d0fc:	orr	lr, lr, r4, lsl #26
   2d100:	str	lr, [sp, #1104]	; 0x450
   2d104:	lsr	lr, r4, #6
   2d108:	str	lr, [sp, #1108]	; 0x454
   2d10c:	add	lr, sp, #1104	; 0x450
   2d110:	eor	r7, r7, r9
   2d114:	ldrd	r4, [lr]
   2d118:	add	lr, sp, #6528	; 0x1980
   2d11c:	add	lr, lr, #48	; 0x30
   2d120:	eor	r4, r4, r2
   2d124:	adds	r4, r0, r4
   2d128:	eor	r5, r5, r3
   2d12c:	adc	r5, r1, r5
   2d130:	add	r1, sp, #7168	; 0x1c00
   2d134:	mov	r2, r4
   2d138:	mov	r3, r5
   2d13c:	add	r1, r1, #16
   2d140:	strd	r2, [r1]
   2d144:	ldrd	r2, [sp, #48]	; 0x30
   2d148:	add	r1, pc, #928	; 0x3a0
   2d14c:	ldrd	r0, [r1]
   2d150:	strd	r4, [sp, #152]	; 0x98
   2d154:	and	r2, r2, r6
   2d158:	and	r3, r3, r7
   2d15c:	mov	r6, r2
   2d160:	mov	r7, r3
   2d164:	ldrd	r2, [sp, #40]	; 0x28
   2d168:	eor	r2, r2, r6
   2d16c:	eor	r3, r3, r7
   2d170:	mov	r6, r2
   2d174:	adds	r2, r4, r0
   2d178:	mov	r7, r3
   2d17c:	adc	r3, r5, r1
   2d180:	mov	r0, r2
   2d184:	mov	r1, r3
   2d188:	ldrd	r2, [sp, #32]
   2d18c:	adds	r2, r2, r0
   2d190:	adc	r3, r3, r1
   2d194:	adds	r6, r6, r2
   2d198:	adc	r7, r7, r3
   2d19c:	ldr	r3, [sp, #48]	; 0x30
   2d1a0:	ldr	r2, [sp, #52]	; 0x34
   2d1a4:	add	r1, sp, #6528	; 0x1980
   2d1a8:	lsr	r3, r3, #14
   2d1ac:	orr	r3, r3, r2, lsl #18
   2d1b0:	add	r2, sp, #6464	; 0x1940
   2d1b4:	add	r2, r2, #40	; 0x28
   2d1b8:	str	r3, [r2]
   2d1bc:	ldr	r3, [sp, #52]	; 0x34
   2d1c0:	ldr	r2, [sp, #48]	; 0x30
   2d1c4:	add	r1, r1, #8
   2d1c8:	lsr	r3, r3, #14
   2d1cc:	orr	r3, r3, r2, lsl #18
   2d1d0:	add	r2, sp, #6464	; 0x1940
   2d1d4:	add	r2, r2, #44	; 0x2c
   2d1d8:	str	r3, [r2]
   2d1dc:	ldr	r3, [sp, #48]	; 0x30
   2d1e0:	ldr	r2, [sp, #52]	; 0x34
   2d1e4:	lsr	r3, r3, #18
   2d1e8:	orr	r3, r3, r2, lsl #14
   2d1ec:	add	r2, sp, #6464	; 0x1940
   2d1f0:	add	r2, r2, #48	; 0x30
   2d1f4:	str	r3, [r2]
   2d1f8:	ldr	r3, [sp, #52]	; 0x34
   2d1fc:	ldr	r2, [sp, #48]	; 0x30
   2d200:	lsr	r3, r3, #18
   2d204:	orr	r3, r3, r2, lsl #14
   2d208:	add	r2, sp, #6464	; 0x1940
   2d20c:	add	r2, r2, #52	; 0x34
   2d210:	str	r3, [r2]
   2d214:	add	r3, sp, #6464	; 0x1940
   2d218:	add	r3, r3, #40	; 0x28
   2d21c:	ldrd	r4, [r3]
   2d220:	add	r3, sp, #6464	; 0x1940
   2d224:	add	r3, r3, #48	; 0x30
   2d228:	ldrd	r2, [r3]
   2d22c:	eor	r5, r5, r3
   2d230:	ldr	r3, [sp, #52]	; 0x34
   2d234:	eor	r4, r4, r2
   2d238:	ldr	r2, [sp, #48]	; 0x30
   2d23c:	lsl	r3, r3, #23
   2d240:	orr	r3, r3, r2, lsr #9
   2d244:	add	r2, sp, #6464	; 0x1940
   2d248:	add	r2, r2, #60	; 0x3c
   2d24c:	str	r3, [r2]
   2d250:	ldr	r3, [sp, #48]	; 0x30
   2d254:	ldr	r2, [sp, #52]	; 0x34
   2d258:	lsl	r3, r3, #23
   2d25c:	orr	r3, r3, r2, lsr #9
   2d260:	add	r2, sp, #6464	; 0x1940
   2d264:	add	r2, r2, #56	; 0x38
   2d268:	str	r3, [r2]
   2d26c:	ldrd	r2, [r2]
   2d270:	eor	r2, r2, r4
   2d274:	adds	r4, r2, r6
   2d278:	eor	r3, r3, r5
   2d27c:	adc	r5, r3, r7
   2d280:	adds	r2, sl, r4
   2d284:	adc	r3, fp, r5
   2d288:	ldrd	r6, [sp, #8]
   2d28c:	strd	r2, [sp, #56]	; 0x38
   2d290:	ldr	r3, [sp, #8]
   2d294:	ldr	r2, [sp, #12]
   2d298:	ldrd	sl, [sp, #8]
   2d29c:	lsr	r3, r3, #28
   2d2a0:	orr	r3, r3, r2, lsl #4
   2d2a4:	add	r2, sp, #6528	; 0x1980
   2d2a8:	str	r3, [r2]
   2d2ac:	ldr	r3, [sp, #12]
   2d2b0:	ldr	r2, [sp, #8]
   2d2b4:	lsr	r3, r3, #28
   2d2b8:	orr	r3, r3, r2, lsl #4
   2d2bc:	add	r2, sp, #6528	; 0x1980
   2d2c0:	add	r2, r2, #4
   2d2c4:	str	r3, [r2]
   2d2c8:	ldr	r3, [sp, #12]
   2d2cc:	ldr	r2, [sp, #8]
   2d2d0:	lsl	r3, r3, #30
   2d2d4:	orr	r3, r3, r2, lsr #2
   2d2d8:	add	r2, sp, #6528	; 0x1980
   2d2dc:	add	r2, r2, #12
   2d2e0:	str	r3, [r2]
   2d2e4:	ldr	r3, [sp, #8]
   2d2e8:	ldr	r2, [sp, #12]
   2d2ec:	lsl	r3, r3, #30
   2d2f0:	orr	r3, r3, r2, lsr #2
   2d2f4:	add	r2, sp, #6528	; 0x1980
   2d2f8:	add	r2, r2, #8
   2d2fc:	str	r3, [r2]
   2d300:	add	r3, sp, #6528	; 0x1980
   2d304:	ldrd	r0, [r1]
   2d308:	ldrd	r2, [r3]
   2d30c:	eor	r3, r3, r1
   2d310:	ldr	r1, [sp, #12]
   2d314:	eor	r2, r2, r0
   2d318:	ldr	r0, [sp, #8]
   2d31c:	lsl	r1, r1, #25
   2d320:	orr	r1, r1, r0, lsr #7
   2d324:	add	r0, sp, #6528	; 0x1980
   2d328:	add	r0, r0, #20
   2d32c:	str	r1, [r0]
   2d330:	ldr	r1, [sp, #8]
   2d334:	ldr	r0, [sp, #12]
   2d338:	lsl	r1, r1, #25
   2d33c:	orr	r1, r1, r0, lsr #7
   2d340:	add	r0, sp, #6528	; 0x1980
   2d344:	add	r0, r0, #16
   2d348:	str	r1, [r0]
   2d34c:	ldrd	r0, [r0]
   2d350:	eor	r0, r0, r2
   2d354:	eor	r1, r1, r3
   2d358:	mov	r2, r0
   2d35c:	mov	r3, r1
   2d360:	ldrd	r0, [sp, #24]
   2d364:	orr	r0, r0, r6
   2d368:	orr	r1, r1, r7
   2d36c:	ldrd	r6, [sp, #16]
   2d370:	and	r6, r6, r0
   2d374:	and	r7, r7, r1
   2d378:	mov	r0, r6
   2d37c:	mov	r1, r7
   2d380:	ldrd	r6, [sp, #24]
   2d384:	and	r6, r6, sl
   2d388:	and	r7, r7, fp
   2d38c:	orr	r0, r0, r6
   2d390:	adds	r0, r0, r2
   2d394:	orr	r1, r1, r7
   2d398:	adc	r1, r1, r3
   2d39c:	adds	r2, r0, r4
   2d3a0:	adc	r3, r1, r5
   2d3a4:	add	r1, sp, #6528	; 0x1980
   2d3a8:	strd	r2, [sp, #32]
   2d3ac:	ldr	r3, [sp, #80]	; 0x50
   2d3b0:	ldr	r2, [sp, #84]	; 0x54
   2d3b4:	add	r1, r1, #32
   2d3b8:	lsr	r3, r3, #1
   2d3bc:	orr	r3, r3, r2, lsl #31
   2d3c0:	add	r2, sp, #6528	; 0x1980
   2d3c4:	add	r2, r2, #24
   2d3c8:	str	r3, [r2]
   2d3cc:	ldr	r3, [sp, #84]	; 0x54
   2d3d0:	ldr	r2, [sp, #80]	; 0x50
   2d3d4:	lsr	r3, r3, #1
   2d3d8:	orr	r3, r3, r2, lsl #31
   2d3dc:	add	r2, sp, #6528	; 0x1980
   2d3e0:	add	r2, r2, #28
   2d3e4:	str	r3, [r2]
   2d3e8:	ldr	r3, [sp, #80]	; 0x50
   2d3ec:	ldr	r2, [sp, #84]	; 0x54
   2d3f0:	lsr	r3, r3, #8
   2d3f4:	orr	r3, r3, r2, lsl #24
   2d3f8:	add	r2, sp, #6528	; 0x1980
   2d3fc:	add	r2, r2, #32
   2d400:	str	r3, [r2]
   2d404:	ldr	r3, [sp, #84]	; 0x54
   2d408:	ldr	r2, [sp, #80]	; 0x50
   2d40c:	lsr	r3, r3, #8
   2d410:	orr	r3, r3, r2, lsl #24
   2d414:	add	r2, sp, #6528	; 0x1980
   2d418:	add	r2, r2, #36	; 0x24
   2d41c:	str	r3, [r2]
   2d420:	add	r3, sp, #6528	; 0x1980
   2d424:	add	r3, r3, #24
   2d428:	ldrd	r0, [r1]
   2d42c:	ldrd	r2, [r3]
   2d430:	eor	r3, r3, r1
   2d434:	ldr	r1, [sp, #80]	; 0x50
   2d438:	eor	r2, r2, r0
   2d43c:	ldr	r0, [sp, #84]	; 0x54
   2d440:	lsr	r1, r1, #7
   2d444:	orr	r1, r1, r0, lsl #25
   2d448:	str	r1, [sp, #1112]	; 0x458
   2d44c:	lsr	r1, r0, #7
   2d450:	str	r1, [sp, #1116]	; 0x45c
   2d454:	add	r1, sp, #1104	; 0x450
   2d458:	add	r1, r1, #8
   2d45c:	ldrd	r0, [r1]
   2d460:	eor	r0, r0, r2
   2d464:	eor	r1, r1, r3
   2d468:	mov	r2, r0
   2d46c:	mov	r3, r1
   2d470:	ldrd	r0, [sp, #72]	; 0x48
   2d474:	adds	r0, r0, r2
   2d478:	adc	r1, r1, r3
   2d47c:	mov	r2, r0
   2d480:	mov	r3, r1
   2d484:	ldrd	r0, [sp, #184]	; 0xb8
   2d488:	adds	r0, r0, r2
   2d48c:	adc	r1, r1, r3
   2d490:	mov	r3, r1
   2d494:	ldr	r1, [sp, #144]	; 0x90
   2d498:	mov	r2, r0
   2d49c:	ldr	r0, [sp, #148]	; 0x94
   2d4a0:	lsr	r1, r1, #19
   2d4a4:	orr	r1, r1, r0, lsl #13
   2d4a8:	add	r0, sp, #6528	; 0x1980
   2d4ac:	add	r0, r0, #40	; 0x28
   2d4b0:	str	r1, [r0]
   2d4b4:	ldr	r1, [sp, #148]	; 0x94
   2d4b8:	ldr	r0, [sp, #144]	; 0x90
   2d4bc:	lsr	r1, r1, #19
   2d4c0:	orr	r1, r1, r0, lsl #13
   2d4c4:	add	r0, sp, #6528	; 0x1980
   2d4c8:	add	r0, r0, #44	; 0x2c
   2d4cc:	str	r1, [r0]
   2d4d0:	ldr	r1, [sp, #148]	; 0x94
   2d4d4:	ldr	r0, [sp, #144]	; 0x90
   2d4d8:	lsl	r1, r1, #3
   2d4dc:	orr	r1, r1, r0, lsr #29
   2d4e0:	add	r0, sp, #6528	; 0x1980
   2d4e4:	add	r0, r0, #52	; 0x34
   2d4e8:	b	2d500 <putc_unlocked@plt+0x1c1b8>
   2d4ec:	nop			; (mov r0, r0)
   2d4f0:	movwcs	r7, #19844	; 0x4d84
   2d4f4:	ldmcs	fp, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
   2d4f8:	smullmi	r2, r7, r3, r4
   2d4fc:	sbccc	sl, sl, #125952	; 0x1ec00
   2d500:	str	r1, [r0]
   2d504:	ldr	r1, [sp, #144]	; 0x90
   2d508:	ldr	r0, [sp, #148]	; 0x94
   2d50c:	lsl	r1, r1, #3
   2d510:	orr	r1, r1, r0, lsr #29
   2d514:	add	r0, sp, #6528	; 0x1980
   2d518:	add	r0, r0, #48	; 0x30
   2d51c:	str	r1, [r0]
   2d520:	add	r1, sp, #6528	; 0x1980
   2d524:	add	r1, r1, #40	; 0x28
   2d528:	ldrd	r4, [lr]
   2d52c:	ldrd	r0, [r1]
   2d530:	ldr	lr, [sp, #144]	; 0x90
   2d534:	ldrd	sl, [sp, #40]	; 0x28
   2d538:	eor	r0, r0, r4
   2d53c:	ldr	r4, [sp, #148]	; 0x94
   2d540:	lsr	lr, lr, #6
   2d544:	eor	r1, r1, r5
   2d548:	orr	lr, lr, r4, lsl #26
   2d54c:	str	lr, [sp, #1120]	; 0x460
   2d550:	lsr	lr, r4, #6
   2d554:	str	lr, [sp, #1124]	; 0x464
   2d558:	add	lr, sp, #1120	; 0x460
   2d55c:	ldrd	r4, [lr]
   2d560:	add	lr, sp, #6656	; 0x1a00
   2d564:	eor	r4, r4, r0
   2d568:	adds	r6, r2, r4
   2d56c:	eor	r5, r5, r1
   2d570:	adc	r7, r3, r5
   2d574:	add	r3, sp, #7168	; 0x1c00
   2d578:	add	r3, r3, #24
   2d57c:	ldrd	r4, [sp, #48]	; 0x30
   2d580:	strd	r6, [r3]
   2d584:	ldrd	r2, [sp, #56]	; 0x38
   2d588:	eor	r5, r5, r9
   2d58c:	eor	r4, r4, r8
   2d590:	and	r3, r3, r5
   2d594:	and	r2, r2, r4
   2d598:	mov	r5, r3
   2d59c:	ldr	r3, [sp, #56]	; 0x38
   2d5a0:	mov	r4, r2
   2d5a4:	ldr	r2, [sp, #60]	; 0x3c
   2d5a8:	lsr	r3, r3, #14
   2d5ac:	sub	r1, pc, #188	; 0xbc
   2d5b0:	ldrd	r0, [r1]
   2d5b4:	orr	r3, r3, r2, lsl #18
   2d5b8:	add	r2, sp, #6528	; 0x1980
   2d5bc:	add	r2, r2, #56	; 0x38
   2d5c0:	str	r3, [r2]
   2d5c4:	ldr	r3, [sp, #60]	; 0x3c
   2d5c8:	ldr	r2, [sp, #56]	; 0x38
   2d5cc:	adds	r0, r0, r6
   2d5d0:	lsr	r3, r3, #14
   2d5d4:	orr	r3, r3, r2, lsl #18
   2d5d8:	add	r2, sp, #6528	; 0x1980
   2d5dc:	add	r2, r2, #60	; 0x3c
   2d5e0:	str	r3, [r2]
   2d5e4:	ldr	r3, [sp, #56]	; 0x38
   2d5e8:	ldr	r2, [sp, #60]	; 0x3c
   2d5ec:	adc	r1, r1, r7
   2d5f0:	lsr	r3, r3, #18
   2d5f4:	orr	r3, r3, r2, lsl #14
   2d5f8:	add	r2, sp, #6592	; 0x19c0
   2d5fc:	adds	sl, sl, r0
   2d600:	str	r3, [r2]
   2d604:	ldr	r3, [sp, #60]	; 0x3c
   2d608:	ldr	r2, [sp, #56]	; 0x38
   2d60c:	adc	fp, fp, r1
   2d610:	lsr	r3, r3, #18
   2d614:	orr	r3, r3, r2, lsl #14
   2d618:	add	r2, sp, #6592	; 0x19c0
   2d61c:	add	r2, r2, #4
   2d620:	str	r3, [r2]
   2d624:	add	r3, sp, #6528	; 0x1980
   2d628:	add	r3, r3, #56	; 0x38
   2d62c:	add	r1, sp, #6592	; 0x19c0
   2d630:	ldrd	r2, [r3]
   2d634:	ldrd	r0, [r1]
   2d638:	eor	r4, r4, r8
   2d63c:	eor	r5, r5, r9
   2d640:	eor	r3, r3, r1
   2d644:	ldr	r1, [sp, #60]	; 0x3c
   2d648:	eor	r2, r2, r0
   2d64c:	ldr	r0, [sp, #56]	; 0x38
   2d650:	lsl	r1, r1, #23
   2d654:	adds	sl, sl, r4
   2d658:	orr	r1, r1, r0, lsr #9
   2d65c:	add	r0, sp, #6592	; 0x19c0
   2d660:	add	r0, r0, #12
   2d664:	str	r1, [r0]
   2d668:	ldr	r1, [sp, #56]	; 0x38
   2d66c:	ldr	r0, [sp, #60]	; 0x3c
   2d670:	adc	fp, fp, r5
   2d674:	lsl	r1, r1, #23
   2d678:	orr	r1, r1, r0, lsr #9
   2d67c:	add	r0, sp, #6592	; 0x19c0
   2d680:	add	r0, r0, #8
   2d684:	str	r1, [r0]
   2d688:	ldrd	r0, [r0]
   2d68c:	eor	r0, r0, r2
   2d690:	eor	r1, r1, r3
   2d694:	ldrd	r2, [sp, #16]
   2d698:	adds	sl, sl, r0
   2d69c:	adc	fp, fp, r1
   2d6a0:	adds	r2, r2, sl
   2d6a4:	adc	r3, r3, fp
   2d6a8:	add	r1, sp, #6592	; 0x19c0
   2d6ac:	strd	r2, [sp, #40]	; 0x28
   2d6b0:	ldr	r3, [sp, #32]
   2d6b4:	ldr	r2, [sp, #36]	; 0x24
   2d6b8:	add	r1, r1, #24
   2d6bc:	lsr	r3, r3, #28
   2d6c0:	orr	r3, r3, r2, lsl #4
   2d6c4:	add	r2, sp, #6592	; 0x19c0
   2d6c8:	add	r2, r2, #16
   2d6cc:	str	r3, [r2]
   2d6d0:	ldr	r3, [sp, #36]	; 0x24
   2d6d4:	ldr	r2, [sp, #32]
   2d6d8:	ldrd	r4, [sp, #32]
   2d6dc:	lsr	r3, r3, #28
   2d6e0:	orr	r3, r3, r2, lsl #4
   2d6e4:	add	r2, sp, #6592	; 0x19c0
   2d6e8:	add	r2, r2, #20
   2d6ec:	str	r3, [r2]
   2d6f0:	ldr	r3, [sp, #36]	; 0x24
   2d6f4:	ldr	r2, [sp, #32]
   2d6f8:	lsl	r3, r3, #30
   2d6fc:	orr	r3, r3, r2, lsr #2
   2d700:	add	r2, sp, #6592	; 0x19c0
   2d704:	add	r2, r2, #28
   2d708:	str	r3, [r2]
   2d70c:	ldr	r3, [sp, #32]
   2d710:	ldr	r2, [sp, #36]	; 0x24
   2d714:	lsl	r3, r3, #30
   2d718:	orr	r3, r3, r2, lsr #2
   2d71c:	add	r2, sp, #6592	; 0x19c0
   2d720:	add	r2, r2, #24
   2d724:	str	r3, [r2]
   2d728:	add	r3, sp, #6592	; 0x19c0
   2d72c:	add	r3, r3, #16
   2d730:	ldrd	r0, [r1]
   2d734:	ldrd	r2, [r3]
   2d738:	eor	r3, r3, r1
   2d73c:	ldr	r1, [sp, #36]	; 0x24
   2d740:	eor	r2, r2, r0
   2d744:	ldr	r0, [sp, #32]
   2d748:	lsl	r1, r1, #25
   2d74c:	orr	r1, r1, r0, lsr #7
   2d750:	add	r0, sp, #6592	; 0x19c0
   2d754:	add	r0, r0, #36	; 0x24
   2d758:	str	r1, [r0]
   2d75c:	ldr	r1, [sp, #32]
   2d760:	ldr	r0, [sp, #36]	; 0x24
   2d764:	lsl	r1, r1, #25
   2d768:	orr	r1, r1, r0, lsr #7
   2d76c:	add	r0, sp, #6592	; 0x19c0
   2d770:	add	r0, r0, #32
   2d774:	str	r1, [r0]
   2d778:	ldrd	r0, [r0]
   2d77c:	eor	r0, r0, r2
   2d780:	eor	r1, r1, r3
   2d784:	ldrd	r2, [sp, #32]
   2d788:	strd	r0, [sp, #16]
   2d78c:	ldrd	r0, [sp, #8]
   2d790:	orr	r0, r0, r4
   2d794:	orr	r1, r1, r5
   2d798:	ldrd	r4, [sp, #24]
   2d79c:	and	r4, r4, r0
   2d7a0:	and	r5, r5, r1
   2d7a4:	mov	r0, r4
   2d7a8:	mov	r1, r5
   2d7ac:	ldrd	r4, [sp, #8]
   2d7b0:	and	r4, r4, r2
   2d7b4:	and	r5, r5, r3
   2d7b8:	ldrd	r2, [sp, #16]
   2d7bc:	orr	r0, r0, r4
   2d7c0:	orr	r1, r1, r5
   2d7c4:	adds	r2, r2, r0
   2d7c8:	adc	r3, r3, r1
   2d7cc:	adds	r2, r2, sl
   2d7d0:	adc	r3, r3, fp
   2d7d4:	add	r1, sp, #6592	; 0x19c0
   2d7d8:	strd	r2, [sp, #16]
   2d7dc:	ldr	r3, [sp, #88]	; 0x58
   2d7e0:	ldr	r2, [sp, #92]	; 0x5c
   2d7e4:	add	r1, r1, #48	; 0x30
   2d7e8:	lsr	r3, r3, #1
   2d7ec:	orr	r3, r3, r2, lsl #31
   2d7f0:	add	r2, sp, #6592	; 0x19c0
   2d7f4:	add	r2, r2, #40	; 0x28
   2d7f8:	str	r3, [r2]
   2d7fc:	ldr	r3, [sp, #92]	; 0x5c
   2d800:	ldr	r2, [sp, #88]	; 0x58
   2d804:	lsr	r3, r3, #1
   2d808:	orr	r3, r3, r2, lsl #31
   2d80c:	add	r2, sp, #6592	; 0x19c0
   2d810:	add	r2, r2, #44	; 0x2c
   2d814:	str	r3, [r2]
   2d818:	ldr	r3, [sp, #88]	; 0x58
   2d81c:	ldr	r2, [sp, #92]	; 0x5c
   2d820:	lsr	r3, r3, #8
   2d824:	orr	r3, r3, r2, lsl #24
   2d828:	add	r2, sp, #6592	; 0x19c0
   2d82c:	add	r2, r2, #48	; 0x30
   2d830:	str	r3, [r2]
   2d834:	ldr	r3, [sp, #92]	; 0x5c
   2d838:	ldr	r2, [sp, #88]	; 0x58
   2d83c:	lsr	r3, r3, #8
   2d840:	orr	r3, r3, r2, lsl #24
   2d844:	add	r2, sp, #6592	; 0x19c0
   2d848:	add	r2, r2, #52	; 0x34
   2d84c:	str	r3, [r2]
   2d850:	add	r3, sp, #6592	; 0x19c0
   2d854:	add	r3, r3, #40	; 0x28
   2d858:	ldrd	r0, [r1]
   2d85c:	ldrd	r2, [r3]
   2d860:	eor	r3, r3, r1
   2d864:	ldr	r1, [sp, #88]	; 0x58
   2d868:	eor	r2, r2, r0
   2d86c:	ldr	r0, [sp, #92]	; 0x5c
   2d870:	lsr	r1, r1, #7
   2d874:	orr	r1, r1, r0, lsl #25
   2d878:	str	r1, [sp, #1128]	; 0x468
   2d87c:	lsr	r1, r0, #7
   2d880:	str	r1, [sp, #1132]	; 0x46c
   2d884:	add	r1, sp, #1120	; 0x460
   2d888:	add	r1, r1, #8
   2d88c:	ldrd	r0, [r1]
   2d890:	eor	r0, r0, r2
   2d894:	eor	r1, r1, r3
   2d898:	mov	r2, r0
   2d89c:	mov	r3, r1
   2d8a0:	ldrd	r0, [sp, #80]	; 0x50
   2d8a4:	adds	r0, r0, r2
   2d8a8:	adc	r1, r1, r3
   2d8ac:	mov	r2, r0
   2d8b0:	mov	r3, r1
   2d8b4:	ldrd	r0, [sp, #192]	; 0xc0
   2d8b8:	adds	r0, r0, r2
   2d8bc:	adc	r1, r1, r3
   2d8c0:	mov	r3, r1
   2d8c4:	ldr	r1, [sp, #152]	; 0x98
   2d8c8:	mov	r2, r0
   2d8cc:	ldr	r0, [sp, #156]	; 0x9c
   2d8d0:	lsr	r1, r1, #19
   2d8d4:	orr	r1, r1, r0, lsl #13
   2d8d8:	add	r0, sp, #6592	; 0x19c0
   2d8dc:	add	r0, r0, #56	; 0x38
   2d8e0:	str	r1, [r0]
   2d8e4:	ldr	r1, [sp, #156]	; 0x9c
   2d8e8:	ldr	r0, [sp, #152]	; 0x98
   2d8ec:	lsr	r1, r1, #19
   2d8f0:	orr	r1, r1, r0, lsl #13
   2d8f4:	add	r0, sp, #6592	; 0x19c0
   2d8f8:	add	r0, r0, #60	; 0x3c
   2d8fc:	str	r1, [r0]
   2d900:	ldr	r1, [sp, #156]	; 0x9c
   2d904:	ldr	r0, [sp, #152]	; 0x98
   2d908:	lsl	r1, r1, #3
   2d90c:	orr	r1, r1, r0, lsr #29
   2d910:	add	r0, sp, #6656	; 0x1a00
   2d914:	add	r0, r0, #4
   2d918:	str	r1, [r0]
   2d91c:	ldr	r1, [sp, #152]	; 0x98
   2d920:	ldr	r0, [sp, #156]	; 0x9c
   2d924:	lsl	r1, r1, #3
   2d928:	orr	r1, r1, r0, lsr #29
   2d92c:	add	r0, sp, #6656	; 0x1a00
   2d930:	str	r1, [r0]
   2d934:	add	r1, sp, #6592	; 0x19c0
   2d938:	add	r1, r1, #56	; 0x38
   2d93c:	ldrd	r0, [r1]
   2d940:	ldrd	r4, [lr]
   2d944:	ldr	lr, [sp, #152]	; 0x98
   2d948:	eor	r0, r0, r4
   2d94c:	ldr	r4, [sp, #156]	; 0x9c
   2d950:	lsr	lr, lr, #6
   2d954:	eor	r1, r1, r5
   2d958:	orr	lr, lr, r4, lsl #26
   2d95c:	str	lr, [sp, #1136]	; 0x470
   2d960:	lsr	lr, r4, #6
   2d964:	str	lr, [sp, #1140]	; 0x474
   2d968:	add	lr, sp, #1136	; 0x470
   2d96c:	ldrd	r4, [lr]
   2d970:	add	lr, sp, #6720	; 0x1a40
   2d974:	add	lr, lr, #16
   2d978:	eor	r4, r4, r0
   2d97c:	adds	sl, r2, r4
   2d980:	eor	r5, r5, r1
   2d984:	adc	fp, r3, r5
   2d988:	add	r3, sp, #7168	; 0x1c00
   2d98c:	add	r3, r3, #32
   2d990:	ldrd	r0, [sp, #56]	; 0x38
   2d994:	strd	sl, [r3]
   2d998:	ldrd	r2, [sp, #48]	; 0x30
   2d99c:	add	r5, pc, #916	; 0x394
   2d9a0:	ldrd	r4, [r5]
   2d9a4:	eor	r2, r2, r0
   2d9a8:	eor	r3, r3, r1
   2d9ac:	ldrd	r0, [sp, #40]	; 0x28
   2d9b0:	adds	r4, r4, sl
   2d9b4:	adc	r5, r5, fp
   2d9b8:	and	r0, r0, r2
   2d9bc:	and	r1, r1, r3
   2d9c0:	mov	r2, r0
   2d9c4:	mov	r3, r1
   2d9c8:	ldrd	r0, [sp, #48]	; 0x30
   2d9cc:	adds	r8, r8, r4
   2d9d0:	adc	r9, r9, r5
   2d9d4:	eor	r1, r1, r3
   2d9d8:	ldr	r3, [sp, #40]	; 0x28
   2d9dc:	eor	r0, r0, r2
   2d9e0:	ldr	r2, [sp, #44]	; 0x2c
   2d9e4:	lsr	r3, r3, #14
   2d9e8:	adds	r8, r8, r0
   2d9ec:	orr	r3, r3, r2, lsl #18
   2d9f0:	add	r2, sp, #6656	; 0x1a00
   2d9f4:	add	r2, r2, #8
   2d9f8:	str	r3, [r2]
   2d9fc:	ldr	r3, [sp, #44]	; 0x2c
   2da00:	ldr	r2, [sp, #40]	; 0x28
   2da04:	adc	r9, r9, r1
   2da08:	lsr	r3, r3, #14
   2da0c:	orr	r3, r3, r2, lsl #18
   2da10:	add	r2, sp, #6656	; 0x1a00
   2da14:	add	r2, r2, #12
   2da18:	str	r3, [r2]
   2da1c:	ldr	r3, [sp, #40]	; 0x28
   2da20:	ldr	r2, [sp, #44]	; 0x2c
   2da24:	add	r1, sp, #6656	; 0x1a00
   2da28:	lsr	r3, r3, #18
   2da2c:	orr	r3, r3, r2, lsl #14
   2da30:	add	r2, sp, #6656	; 0x1a00
   2da34:	add	r2, r2, #16
   2da38:	str	r3, [r2]
   2da3c:	ldr	r3, [sp, #44]	; 0x2c
   2da40:	ldr	r2, [sp, #40]	; 0x28
   2da44:	add	r1, r1, #16
   2da48:	lsr	r3, r3, #18
   2da4c:	orr	r3, r3, r2, lsl #14
   2da50:	add	r2, sp, #6656	; 0x1a00
   2da54:	add	r2, r2, #20
   2da58:	str	r3, [r2]
   2da5c:	add	r3, sp, #6656	; 0x1a00
   2da60:	add	r3, r3, #8
   2da64:	ldrd	r0, [r1]
   2da68:	ldrd	r2, [r3]
   2da6c:	eor	r3, r3, r1
   2da70:	ldr	r1, [sp, #44]	; 0x2c
   2da74:	eor	r2, r2, r0
   2da78:	ldr	r0, [sp, #40]	; 0x28
   2da7c:	lsl	r1, r1, #23
   2da80:	orr	r1, r1, r0, lsr #9
   2da84:	add	r0, sp, #6656	; 0x1a00
   2da88:	add	r0, r0, #28
   2da8c:	str	r1, [r0]
   2da90:	ldr	r1, [sp, #40]	; 0x28
   2da94:	ldr	r0, [sp, #44]	; 0x2c
   2da98:	lsl	r1, r1, #23
   2da9c:	orr	r1, r1, r0, lsr #9
   2daa0:	add	r0, sp, #6656	; 0x1a00
   2daa4:	add	r0, r0, #24
   2daa8:	str	r1, [r0]
   2daac:	ldrd	r0, [r0]
   2dab0:	ldrd	r4, [sp, #16]
   2dab4:	eor	r0, r0, r2
   2dab8:	eor	r1, r1, r3
   2dabc:	ldrd	r2, [sp, #24]
   2dac0:	adds	r8, r8, r0
   2dac4:	adc	r9, r9, r1
   2dac8:	adds	r2, r2, r8
   2dacc:	adc	r3, r3, r9
   2dad0:	add	r1, sp, #6656	; 0x1a00
   2dad4:	strd	r2, [sp, #64]	; 0x40
   2dad8:	ldr	r3, [sp, #16]
   2dadc:	ldr	r2, [sp, #20]
   2dae0:	add	r1, r1, #40	; 0x28
   2dae4:	lsr	r3, r3, #28
   2dae8:	orr	r3, r3, r2, lsl #4
   2daec:	add	r2, sp, #6656	; 0x1a00
   2daf0:	add	r2, r2, #32
   2daf4:	str	r3, [r2]
   2daf8:	ldr	r3, [sp, #20]
   2dafc:	ldr	r2, [sp, #16]
   2db00:	lsr	r3, r3, #28
   2db04:	orr	r3, r3, r2, lsl #4
   2db08:	add	r2, sp, #6656	; 0x1a00
   2db0c:	add	r2, r2, #36	; 0x24
   2db10:	str	r3, [r2]
   2db14:	ldr	r3, [sp, #20]
   2db18:	ldr	r2, [sp, #16]
   2db1c:	lsl	r3, r3, #30
   2db20:	orr	r3, r3, r2, lsr #2
   2db24:	add	r2, sp, #6656	; 0x1a00
   2db28:	add	r2, r2, #44	; 0x2c
   2db2c:	str	r3, [r2]
   2db30:	ldr	r3, [sp, #16]
   2db34:	ldr	r2, [sp, #20]
   2db38:	lsl	r3, r3, #30
   2db3c:	orr	r3, r3, r2, lsr #2
   2db40:	add	r2, sp, #6656	; 0x1a00
   2db44:	add	r2, r2, #40	; 0x28
   2db48:	str	r3, [r2]
   2db4c:	add	r3, sp, #6656	; 0x1a00
   2db50:	add	r3, r3, #32
   2db54:	ldrd	r0, [r1]
   2db58:	ldrd	r2, [r3]
   2db5c:	eor	r3, r3, r1
   2db60:	ldr	r1, [sp, #20]
   2db64:	eor	r2, r2, r0
   2db68:	ldr	r0, [sp, #16]
   2db6c:	lsl	r1, r1, #25
   2db70:	orr	r1, r1, r0, lsr #7
   2db74:	add	r0, sp, #6656	; 0x1a00
   2db78:	add	r0, r0, #52	; 0x34
   2db7c:	str	r1, [r0]
   2db80:	ldr	r1, [sp, #16]
   2db84:	ldr	r0, [sp, #20]
   2db88:	lsl	r1, r1, #25
   2db8c:	orr	r1, r1, r0, lsr #7
   2db90:	add	r0, sp, #6656	; 0x1a00
   2db94:	add	r0, r0, #48	; 0x30
   2db98:	str	r1, [r0]
   2db9c:	ldrd	r0, [r0]
   2dba0:	eor	r0, r0, r2
   2dba4:	eor	r1, r1, r3
   2dba8:	ldrd	r2, [sp, #16]
   2dbac:	strd	r0, [sp, #24]
   2dbb0:	ldrd	r0, [sp, #32]
   2dbb4:	orr	r0, r0, r4
   2dbb8:	orr	r1, r1, r5
   2dbbc:	ldrd	r4, [sp, #8]
   2dbc0:	and	r4, r4, r0
   2dbc4:	and	r5, r5, r1
   2dbc8:	mov	r0, r4
   2dbcc:	mov	r1, r5
   2dbd0:	ldrd	r4, [sp, #32]
   2dbd4:	and	r4, r4, r2
   2dbd8:	and	r5, r5, r3
   2dbdc:	ldrd	r2, [sp, #24]
   2dbe0:	orr	r0, r0, r4
   2dbe4:	orr	r1, r1, r5
   2dbe8:	adds	r2, r2, r0
   2dbec:	adc	r3, r3, r1
   2dbf0:	adds	r2, r2, r8
   2dbf4:	adc	r3, r3, r9
   2dbf8:	add	r1, sp, #6720	; 0x1a40
   2dbfc:	strd	r2, [sp, #24]
   2dc00:	ldr	r3, [sp, #96]	; 0x60
   2dc04:	ldr	r2, [sp, #100]	; 0x64
   2dc08:	lsr	r3, r3, #1
   2dc0c:	orr	r3, r3, r2, lsl #31
   2dc10:	add	r2, sp, #6656	; 0x1a00
   2dc14:	add	r2, r2, #56	; 0x38
   2dc18:	str	r3, [r2]
   2dc1c:	ldr	r3, [sp, #100]	; 0x64
   2dc20:	ldr	r2, [sp, #96]	; 0x60
   2dc24:	lsr	r3, r3, #1
   2dc28:	orr	r3, r3, r2, lsl #31
   2dc2c:	add	r2, sp, #6656	; 0x1a00
   2dc30:	add	r2, r2, #60	; 0x3c
   2dc34:	str	r3, [r2]
   2dc38:	ldr	r3, [sp, #96]	; 0x60
   2dc3c:	ldr	r2, [sp, #100]	; 0x64
   2dc40:	lsr	r3, r3, #8
   2dc44:	orr	r3, r3, r2, lsl #24
   2dc48:	add	r2, sp, #6720	; 0x1a40
   2dc4c:	str	r3, [r2]
   2dc50:	ldr	r3, [sp, #100]	; 0x64
   2dc54:	ldr	r2, [sp, #96]	; 0x60
   2dc58:	lsr	r3, r3, #8
   2dc5c:	orr	r3, r3, r2, lsl #24
   2dc60:	add	r2, sp, #6720	; 0x1a40
   2dc64:	add	r2, r2, #4
   2dc68:	str	r3, [r2]
   2dc6c:	add	r3, sp, #6656	; 0x1a00
   2dc70:	add	r3, r3, #56	; 0x38
   2dc74:	ldrd	r0, [r1]
   2dc78:	ldrd	r2, [r3]
   2dc7c:	eor	r3, r3, r1
   2dc80:	ldr	r1, [sp, #96]	; 0x60
   2dc84:	eor	r2, r2, r0
   2dc88:	ldr	r0, [sp, #100]	; 0x64
   2dc8c:	lsr	r1, r1, #7
   2dc90:	orr	r1, r1, r0, lsl #25
   2dc94:	str	r1, [sp, #1144]	; 0x478
   2dc98:	lsr	r1, r0, #7
   2dc9c:	str	r1, [sp, #1148]	; 0x47c
   2dca0:	add	r1, sp, #1136	; 0x470
   2dca4:	add	r1, r1, #8
   2dca8:	ldrd	r0, [r1]
   2dcac:	eor	r0, r0, r2
   2dcb0:	eor	r1, r1, r3
   2dcb4:	mov	r2, r0
   2dcb8:	mov	r3, r1
   2dcbc:	ldrd	r0, [sp, #88]	; 0x58
   2dcc0:	adds	r0, r0, r2
   2dcc4:	adc	r1, r1, r3
   2dcc8:	mov	r2, r0
   2dccc:	mov	r3, r1
   2dcd0:	ldrd	r0, [sp, #160]	; 0xa0
   2dcd4:	adds	r0, r0, r2
   2dcd8:	adc	r1, r1, r3
   2dcdc:	mov	r2, r0
   2dce0:	add	r0, sp, #6720	; 0x1a40
   2dce4:	mov	r3, r1
   2dce8:	add	r0, r0, #8
   2dcec:	lsr	r1, r6, #19
   2dcf0:	orr	r1, r1, r7, lsl #13
   2dcf4:	str	r1, [r0]
   2dcf8:	add	r0, sp, #6720	; 0x1a40
   2dcfc:	lsr	r1, r7, #19
   2dd00:	add	r0, r0, #12
   2dd04:	orr	r1, r1, r6, lsl #13
   2dd08:	str	r1, [r0]
   2dd0c:	add	r0, sp, #6720	; 0x1a40
   2dd10:	lsl	r1, r7, #3
   2dd14:	add	r0, r0, #20
   2dd18:	orr	r1, r1, r6, lsr #29
   2dd1c:	str	r1, [r0]
   2dd20:	add	r0, sp, #6720	; 0x1a40
   2dd24:	lsl	r1, r6, #3
   2dd28:	add	r0, r0, #16
   2dd2c:	orr	r1, r1, r7, lsr #29
   2dd30:	str	r1, [r0]
   2dd34:	b	2dd48 <putc_unlocked@plt+0x1ca00>
   2dd38:	strbne	fp, [r9, #3772]	; 0xebc
   2dd3c:	ldccc	14, cr11, [lr], {10}
   2dd40:	ldcls	13, cr0, [r0], {76}	; 0x4c
   2dd44:	tstmi	sp, #196, 14	; 0x3100000
   2dd48:	add	r1, sp, #6720	; 0x1a40
   2dd4c:	ldrd	r4, [lr]
   2dd50:	add	r1, r1, #8
   2dd54:	lsr	lr, r6, #6
   2dd58:	orr	lr, lr, r7, lsl #26
   2dd5c:	ldrd	r0, [r1]
   2dd60:	str	lr, [sp, #1152]	; 0x480
   2dd64:	lsr	lr, r7, #6
   2dd68:	str	lr, [sp, #1156]	; 0x484
   2dd6c:	add	lr, sp, #1152	; 0x480
   2dd70:	eor	r0, r0, r4
   2dd74:	eor	r1, r1, r5
   2dd78:	ldrd	r4, [lr]
   2dd7c:	ldrd	r6, [sp, #40]	; 0x28
   2dd80:	add	lr, sp, #6784	; 0x1a80
   2dd84:	eor	r4, r4, r0
   2dd88:	adds	r8, r2, r4
   2dd8c:	eor	r5, r5, r1
   2dd90:	adc	r9, r3, r5
   2dd94:	add	r3, sp, #7168	; 0x1c00
   2dd98:	add	r3, r3, #40	; 0x28
   2dd9c:	strd	r8, [r3]
   2dda0:	ldrd	r2, [sp, #56]	; 0x38
   2dda4:	sub	r5, pc, #108	; 0x6c
   2dda8:	ldrd	r4, [r5]
   2ddac:	add	r1, sp, #6720	; 0x1a40
   2ddb0:	eor	r6, r6, r2
   2ddb4:	eor	r7, r7, r3
   2ddb8:	ldrd	r2, [sp, #64]	; 0x40
   2ddbc:	adds	r4, r4, r8
   2ddc0:	adc	r5, r5, r9
   2ddc4:	and	r2, r2, r6
   2ddc8:	and	r3, r3, r7
   2ddcc:	mov	r6, r2
   2ddd0:	mov	r7, r3
   2ddd4:	ldrd	r2, [sp, #56]	; 0x38
   2ddd8:	add	r1, r1, #32
   2dddc:	add	lr, lr, #32
   2dde0:	eor	r2, r2, r6
   2dde4:	eor	r3, r3, r7
   2dde8:	mov	r6, r2
   2ddec:	mov	r7, r3
   2ddf0:	ldrd	r2, [sp, #48]	; 0x30
   2ddf4:	adds	r2, r2, r4
   2ddf8:	adc	r3, r3, r5
   2ddfc:	adds	r4, r2, r6
   2de00:	adc	r5, r3, r7
   2de04:	ldr	r3, [sp, #64]	; 0x40
   2de08:	ldr	r2, [sp, #68]	; 0x44
   2de0c:	lsr	r3, r3, #14
   2de10:	orr	r3, r3, r2, lsl #18
   2de14:	add	r2, sp, #6720	; 0x1a40
   2de18:	add	r2, r2, #24
   2de1c:	str	r3, [r2]
   2de20:	ldr	r3, [sp, #68]	; 0x44
   2de24:	ldr	r2, [sp, #64]	; 0x40
   2de28:	lsr	r3, r3, #14
   2de2c:	orr	r3, r3, r2, lsl #18
   2de30:	add	r2, sp, #6720	; 0x1a40
   2de34:	add	r2, r2, #28
   2de38:	str	r3, [r2]
   2de3c:	ldr	r3, [sp, #64]	; 0x40
   2de40:	ldr	r2, [sp, #68]	; 0x44
   2de44:	lsr	r3, r3, #18
   2de48:	orr	r3, r3, r2, lsl #14
   2de4c:	add	r2, sp, #6720	; 0x1a40
   2de50:	add	r2, r2, #32
   2de54:	str	r3, [r2]
   2de58:	ldr	r3, [sp, #68]	; 0x44
   2de5c:	ldr	r2, [sp, #64]	; 0x40
   2de60:	lsr	r3, r3, #18
   2de64:	orr	r3, r3, r2, lsl #14
   2de68:	add	r2, sp, #6720	; 0x1a40
   2de6c:	add	r2, r2, #36	; 0x24
   2de70:	str	r3, [r2]
   2de74:	add	r3, sp, #6720	; 0x1a40
   2de78:	add	r3, r3, #24
   2de7c:	ldrd	r0, [r1]
   2de80:	ldrd	r2, [r3]
   2de84:	eor	r3, r3, r1
   2de88:	ldr	r1, [sp, #68]	; 0x44
   2de8c:	eor	r2, r2, r0
   2de90:	ldr	r0, [sp, #64]	; 0x40
   2de94:	lsl	r1, r1, #23
   2de98:	orr	r1, r1, r0, lsr #9
   2de9c:	add	r0, sp, #6720	; 0x1a40
   2dea0:	add	r0, r0, #44	; 0x2c
   2dea4:	str	r1, [r0]
   2dea8:	ldr	r1, [sp, #64]	; 0x40
   2deac:	ldr	r0, [sp, #68]	; 0x44
   2deb0:	lsl	r1, r1, #23
   2deb4:	orr	r1, r1, r0, lsr #9
   2deb8:	add	r0, sp, #6720	; 0x1a40
   2debc:	add	r0, r0, #40	; 0x28
   2dec0:	str	r1, [r0]
   2dec4:	ldrd	r0, [r0]
   2dec8:	eor	r0, r0, r2
   2decc:	eor	r1, r1, r3
   2ded0:	ldrd	r2, [sp, #8]
   2ded4:	adds	r4, r4, r0
   2ded8:	adc	r5, r5, r1
   2dedc:	adds	r2, r2, r4
   2dee0:	adc	r3, r3, r5
   2dee4:	add	r1, sp, #6720	; 0x1a40
   2dee8:	strd	r2, [sp, #48]	; 0x30
   2deec:	ldr	r3, [sp, #24]
   2def0:	ldr	r2, [sp, #28]
   2def4:	add	r1, r1, #56	; 0x38
   2def8:	lsr	r3, r3, #28
   2defc:	orr	r3, r3, r2, lsl #4
   2df00:	add	r2, sp, #6720	; 0x1a40
   2df04:	add	r2, r2, #48	; 0x30
   2df08:	str	r3, [r2]
   2df0c:	ldr	r3, [sp, #28]
   2df10:	ldr	r2, [sp, #24]
   2df14:	lsr	r3, r3, #28
   2df18:	orr	r3, r3, r2, lsl #4
   2df1c:	add	r2, sp, #6720	; 0x1a40
   2df20:	add	r2, r2, #52	; 0x34
   2df24:	str	r3, [r2]
   2df28:	ldr	r3, [sp, #28]
   2df2c:	ldr	r2, [sp, #24]
   2df30:	ldrd	r6, [sp, #24]
   2df34:	lsl	r3, r3, #30
   2df38:	orr	r3, r3, r2, lsr #2
   2df3c:	add	r2, sp, #6720	; 0x1a40
   2df40:	add	r2, r2, #60	; 0x3c
   2df44:	str	r3, [r2]
   2df48:	ldr	r3, [sp, #24]
   2df4c:	ldr	r2, [sp, #28]
   2df50:	lsl	r3, r3, #30
   2df54:	orr	r3, r3, r2, lsr #2
   2df58:	add	r2, sp, #6720	; 0x1a40
   2df5c:	add	r2, r2, #56	; 0x38
   2df60:	str	r3, [r2]
   2df64:	add	r3, sp, #6720	; 0x1a40
   2df68:	add	r3, r3, #48	; 0x30
   2df6c:	ldrd	r0, [r1]
   2df70:	ldrd	r2, [r3]
   2df74:	eor	r3, r3, r1
   2df78:	ldr	r1, [sp, #28]
   2df7c:	eor	r2, r2, r0
   2df80:	ldr	r0, [sp, #24]
   2df84:	lsl	r1, r1, #25
   2df88:	orr	r1, r1, r0, lsr #7
   2df8c:	add	r0, sp, #6784	; 0x1a80
   2df90:	add	r0, r0, #4
   2df94:	str	r1, [r0]
   2df98:	ldr	r1, [sp, #24]
   2df9c:	ldr	r0, [sp, #28]
   2dfa0:	lsl	r1, r1, #25
   2dfa4:	orr	r1, r1, r0, lsr #7
   2dfa8:	add	r0, sp, #6784	; 0x1a80
   2dfac:	str	r1, [r0]
   2dfb0:	ldrd	r0, [r0]
   2dfb4:	eor	r0, r0, r2
   2dfb8:	eor	r1, r1, r3
   2dfbc:	ldrd	r2, [sp, #24]
   2dfc0:	strd	r0, [sp, #8]
   2dfc4:	ldrd	r0, [sp, #16]
   2dfc8:	orr	r0, r0, r6
   2dfcc:	orr	r1, r1, r7
   2dfd0:	ldrd	r6, [sp, #32]
   2dfd4:	and	r6, r6, r0
   2dfd8:	and	r7, r7, r1
   2dfdc:	mov	r0, r6
   2dfe0:	mov	r1, r7
   2dfe4:	ldrd	r6, [sp, #16]
   2dfe8:	and	r6, r6, r2
   2dfec:	and	r7, r7, r3
   2dff0:	ldrd	r2, [sp, #8]
   2dff4:	orr	r0, r0, r6
   2dff8:	orr	r1, r1, r7
   2dffc:	adds	r2, r2, r0
   2e000:	adc	r3, r3, r1
   2e004:	adds	r2, r2, r4
   2e008:	adc	r3, r3, r5
   2e00c:	add	r1, sp, #6784	; 0x1a80
   2e010:	strd	r2, [sp, #8]
   2e014:	ldr	r3, [sp, #104]	; 0x68
   2e018:	ldr	r2, [sp, #108]	; 0x6c
   2e01c:	add	r1, r1, #16
   2e020:	lsr	r3, r3, #1
   2e024:	orr	r3, r3, r2, lsl #31
   2e028:	add	r2, sp, #6784	; 0x1a80
   2e02c:	add	r2, r2, #8
   2e030:	str	r3, [r2]
   2e034:	ldr	r3, [sp, #108]	; 0x6c
   2e038:	ldr	r2, [sp, #104]	; 0x68
   2e03c:	lsr	r3, r3, #1
   2e040:	orr	r3, r3, r2, lsl #31
   2e044:	add	r2, sp, #6784	; 0x1a80
   2e048:	add	r2, r2, #12
   2e04c:	str	r3, [r2]
   2e050:	ldr	r3, [sp, #104]	; 0x68
   2e054:	ldr	r2, [sp, #108]	; 0x6c
   2e058:	lsr	r3, r3, #8
   2e05c:	orr	r3, r3, r2, lsl #24
   2e060:	add	r2, sp, #6784	; 0x1a80
   2e064:	add	r2, r2, #16
   2e068:	str	r3, [r2]
   2e06c:	ldr	r3, [sp, #108]	; 0x6c
   2e070:	ldr	r2, [sp, #104]	; 0x68
   2e074:	lsr	r3, r3, #8
   2e078:	orr	r3, r3, r2, lsl #24
   2e07c:	add	r2, sp, #6784	; 0x1a80
   2e080:	add	r2, r2, #20
   2e084:	str	r3, [r2]
   2e088:	add	r3, sp, #6784	; 0x1a80
   2e08c:	add	r3, r3, #8
   2e090:	ldrd	r0, [r1]
   2e094:	ldrd	r2, [r3]
   2e098:	eor	r3, r3, r1
   2e09c:	ldr	r1, [sp, #104]	; 0x68
   2e0a0:	eor	r2, r2, r0
   2e0a4:	ldr	r0, [sp, #108]	; 0x6c
   2e0a8:	lsr	r1, r1, #7
   2e0ac:	orr	r1, r1, r0, lsl #25
   2e0b0:	str	r1, [sp, #1160]	; 0x488
   2e0b4:	lsr	r1, r0, #7
   2e0b8:	str	r1, [sp, #1164]	; 0x48c
   2e0bc:	add	r1, sp, #1152	; 0x480
   2e0c0:	add	r1, r1, #8
   2e0c4:	ldrd	r0, [r1]
   2e0c8:	eor	r0, r0, r2
   2e0cc:	eor	r1, r1, r3
   2e0d0:	mov	r2, r0
   2e0d4:	mov	r3, r1
   2e0d8:	ldrd	r0, [sp, #96]	; 0x60
   2e0dc:	adds	r0, r0, r2
   2e0e0:	adc	r1, r1, r3
   2e0e4:	mov	r2, r0
   2e0e8:	mov	r3, r1
   2e0ec:	ldrd	r0, [sp, #136]	; 0x88
   2e0f0:	adds	r0, r0, r2
   2e0f4:	adc	r1, r1, r3
   2e0f8:	mov	r2, r0
   2e0fc:	add	r0, sp, #6784	; 0x1a80
   2e100:	mov	r3, r1
   2e104:	add	r0, r0, #24
   2e108:	lsr	r1, sl, #19
   2e10c:	orr	r1, r1, fp, lsl #13
   2e110:	str	r1, [r0]
   2e114:	add	r0, sp, #6784	; 0x1a80
   2e118:	lsr	r1, fp, #19
   2e11c:	add	r0, r0, #28
   2e120:	orr	r1, r1, sl, lsl #13
   2e124:	str	r1, [r0]
   2e128:	add	r0, sp, #6784	; 0x1a80
   2e12c:	lsl	r1, fp, #3
   2e130:	add	r0, r0, #36	; 0x24
   2e134:	orr	r1, r1, sl, lsr #29
   2e138:	str	r1, [r0]
   2e13c:	add	r0, sp, #6784	; 0x1a80
   2e140:	lsl	r1, sl, #3
   2e144:	add	r0, r0, #32
   2e148:	orr	r1, r1, fp, lsr #29
   2e14c:	str	r1, [r0]
   2e150:	add	r1, sp, #6784	; 0x1a80
   2e154:	ldrd	r4, [lr]
   2e158:	add	r1, r1, #24
   2e15c:	lsr	lr, sl, #6
   2e160:	orr	lr, lr, fp, lsl #26
   2e164:	ldrd	r0, [r1]
   2e168:	str	lr, [sp, #1168]	; 0x490
   2e16c:	lsr	lr, fp, #6
   2e170:	str	lr, [sp, #1172]	; 0x494
   2e174:	add	lr, sp, #1168	; 0x490
   2e178:	eor	r0, r0, r4
   2e17c:	eor	r1, r1, r5
   2e180:	ldrd	r4, [lr]
   2e184:	add	lr, sp, #6848	; 0x1ac0
   2e188:	add	lr, lr, #48	; 0x30
   2e18c:	eor	r4, r4, r0
   2e190:	adds	r6, r2, r4
   2e194:	eor	r5, r5, r1
   2e198:	adc	r7, r3, r5
   2e19c:	add	r3, sp, #7168	; 0x1c00
   2e1a0:	add	r3, r3, #48	; 0x30
   2e1a4:	ldrd	r4, [sp, #40]	; 0x28
   2e1a8:	strd	r6, [r3]
   2e1ac:	ldrd	r2, [sp, #64]	; 0x40
   2e1b0:	add	r1, pc, #912	; 0x390
   2e1b4:	ldrd	r0, [r1]
   2e1b8:	eor	r4, r4, r2
   2e1bc:	eor	r5, r5, r3
   2e1c0:	ldrd	r2, [sp, #48]	; 0x30
   2e1c4:	adds	r0, r0, r6
   2e1c8:	adc	r1, r1, r7
   2e1cc:	and	r2, r2, r4
   2e1d0:	and	r3, r3, r5
   2e1d4:	mov	r4, r2
   2e1d8:	mov	r5, r3
   2e1dc:	ldrd	r2, [sp, #40]	; 0x28
   2e1e0:	eor	r2, r2, r4
   2e1e4:	eor	r3, r3, r5
   2e1e8:	mov	r4, r2
   2e1ec:	mov	r5, r3
   2e1f0:	ldrd	r2, [sp, #56]	; 0x38
   2e1f4:	adds	r2, r2, r0
   2e1f8:	adc	r3, r3, r1
   2e1fc:	adds	r4, r4, r2
   2e200:	adc	r5, r5, r3
   2e204:	ldr	r3, [sp, #48]	; 0x30
   2e208:	ldr	r2, [sp, #52]	; 0x34
   2e20c:	add	r1, sp, #6848	; 0x1ac0
   2e210:	lsr	r3, r3, #14
   2e214:	orr	r3, r3, r2, lsl #18
   2e218:	add	r2, sp, #6784	; 0x1a80
   2e21c:	add	r2, r2, #40	; 0x28
   2e220:	str	r3, [r2]
   2e224:	ldr	r3, [sp, #52]	; 0x34
   2e228:	ldr	r2, [sp, #48]	; 0x30
   2e22c:	add	r1, r1, #8
   2e230:	lsr	r3, r3, #14
   2e234:	orr	r3, r3, r2, lsl #18
   2e238:	add	r2, sp, #6784	; 0x1a80
   2e23c:	add	r2, r2, #44	; 0x2c
   2e240:	str	r3, [r2]
   2e244:	ldr	r3, [sp, #48]	; 0x30
   2e248:	ldr	r2, [sp, #52]	; 0x34
   2e24c:	lsr	r3, r3, #18
   2e250:	orr	r3, r3, r2, lsl #14
   2e254:	add	r2, sp, #6784	; 0x1a80
   2e258:	add	r2, r2, #48	; 0x30
   2e25c:	str	r3, [r2]
   2e260:	ldr	r3, [sp, #52]	; 0x34
   2e264:	ldr	r2, [sp, #48]	; 0x30
   2e268:	lsr	r3, r3, #18
   2e26c:	orr	r3, r3, r2, lsl #14
   2e270:	add	r2, sp, #6784	; 0x1a80
   2e274:	add	r2, r2, #52	; 0x34
   2e278:	str	r3, [r2]
   2e27c:	add	r3, sp, #6784	; 0x1a80
   2e280:	add	r3, r3, #40	; 0x28
   2e284:	ldrd	sl, [r3]
   2e288:	add	r3, sp, #6784	; 0x1a80
   2e28c:	add	r3, r3, #48	; 0x30
   2e290:	ldrd	r2, [r3]
   2e294:	eor	fp, fp, r3
   2e298:	ldr	r3, [sp, #52]	; 0x34
   2e29c:	eor	sl, sl, r2
   2e2a0:	ldr	r2, [sp, #48]	; 0x30
   2e2a4:	lsl	r3, r3, #23
   2e2a8:	orr	r3, r3, r2, lsr #9
   2e2ac:	add	r2, sp, #6784	; 0x1a80
   2e2b0:	add	r2, r2, #60	; 0x3c
   2e2b4:	str	r3, [r2]
   2e2b8:	ldr	r3, [sp, #48]	; 0x30
   2e2bc:	ldr	r2, [sp, #52]	; 0x34
   2e2c0:	lsl	r3, r3, #23
   2e2c4:	orr	r3, r3, r2, lsr #9
   2e2c8:	add	r2, sp, #6784	; 0x1a80
   2e2cc:	add	r2, r2, #56	; 0x38
   2e2d0:	str	r3, [r2]
   2e2d4:	ldrd	r2, [r2]
   2e2d8:	eor	r2, r2, sl
   2e2dc:	adds	sl, r2, r4
   2e2e0:	eor	r3, r3, fp
   2e2e4:	adc	fp, r3, r5
   2e2e8:	ldrd	r2, [sp, #32]
   2e2ec:	adds	r2, r2, sl
   2e2f0:	adc	r3, r3, fp
   2e2f4:	strd	r2, [sp, #56]	; 0x38
   2e2f8:	ldr	r3, [sp, #8]
   2e2fc:	ldr	r2, [sp, #12]
   2e300:	lsr	r3, r3, #28
   2e304:	orr	r3, r3, r2, lsl #4
   2e308:	add	r2, sp, #6848	; 0x1ac0
   2e30c:	str	r3, [r2]
   2e310:	ldr	r3, [sp, #12]
   2e314:	ldr	r2, [sp, #8]
   2e318:	lsr	r3, r3, #28
   2e31c:	orr	r3, r3, r2, lsl #4
   2e320:	add	r2, sp, #6848	; 0x1ac0
   2e324:	add	r2, r2, #4
   2e328:	str	r3, [r2]
   2e32c:	ldr	r3, [sp, #12]
   2e330:	ldr	r2, [sp, #8]
   2e334:	lsl	r3, r3, #30
   2e338:	orr	r3, r3, r2, lsr #2
   2e33c:	add	r2, sp, #6848	; 0x1ac0
   2e340:	add	r2, r2, #12
   2e344:	str	r3, [r2]
   2e348:	ldr	r3, [sp, #8]
   2e34c:	ldr	r2, [sp, #12]
   2e350:	lsl	r3, r3, #30
   2e354:	orr	r3, r3, r2, lsr #2
   2e358:	add	r2, sp, #6848	; 0x1ac0
   2e35c:	add	r2, r2, #8
   2e360:	str	r3, [r2]
   2e364:	add	r3, sp, #6848	; 0x1ac0
   2e368:	ldrd	r0, [r1]
   2e36c:	ldrd	r2, [r3]
   2e370:	eor	r3, r3, r1
   2e374:	ldr	r1, [sp, #12]
   2e378:	eor	r2, r2, r0
   2e37c:	ldr	r0, [sp, #8]
   2e380:	lsl	r1, r1, #25
   2e384:	ldrd	r4, [sp, #8]
   2e388:	orr	r1, r1, r0, lsr #7
   2e38c:	add	r0, sp, #6848	; 0x1ac0
   2e390:	add	r0, r0, #20
   2e394:	str	r1, [r0]
   2e398:	ldr	r1, [sp, #8]
   2e39c:	ldr	r0, [sp, #12]
   2e3a0:	lsl	r1, r1, #25
   2e3a4:	orr	r1, r1, r0, lsr #7
   2e3a8:	add	r0, sp, #6848	; 0x1ac0
   2e3ac:	add	r0, r0, #16
   2e3b0:	str	r1, [r0]
   2e3b4:	ldrd	r0, [r0]
   2e3b8:	eor	r0, r0, r2
   2e3bc:	eor	r1, r1, r3
   2e3c0:	ldrd	r2, [sp, #8]
   2e3c4:	strd	r0, [sp, #32]
   2e3c8:	ldrd	r0, [sp, #24]
   2e3cc:	orr	r0, r0, r4
   2e3d0:	orr	r1, r1, r5
   2e3d4:	ldrd	r4, [sp, #16]
   2e3d8:	and	r4, r4, r0
   2e3dc:	and	r5, r5, r1
   2e3e0:	mov	r0, r4
   2e3e4:	mov	r1, r5
   2e3e8:	ldrd	r4, [sp, #24]
   2e3ec:	and	r4, r4, r2
   2e3f0:	and	r5, r5, r3
   2e3f4:	ldrd	r2, [sp, #32]
   2e3f8:	orr	r0, r0, r4
   2e3fc:	orr	r1, r1, r5
   2e400:	adds	r2, r2, r0
   2e404:	adc	r3, r3, r1
   2e408:	adds	r2, r2, sl
   2e40c:	adc	r3, r3, fp
   2e410:	add	r1, sp, #6848	; 0x1ac0
   2e414:	strd	r2, [sp, #32]
   2e418:	ldr	r3, [sp, #112]	; 0x70
   2e41c:	ldr	r2, [sp, #116]	; 0x74
   2e420:	add	r1, r1, #32
   2e424:	lsr	r3, r3, #1
   2e428:	orr	r3, r3, r2, lsl #31
   2e42c:	add	r2, sp, #6848	; 0x1ac0
   2e430:	add	r2, r2, #24
   2e434:	str	r3, [r2]
   2e438:	ldr	r3, [sp, #116]	; 0x74
   2e43c:	ldr	r2, [sp, #112]	; 0x70
   2e440:	lsr	r3, r3, #1
   2e444:	orr	r3, r3, r2, lsl #31
   2e448:	add	r2, sp, #6848	; 0x1ac0
   2e44c:	add	r2, r2, #28
   2e450:	str	r3, [r2]
   2e454:	ldr	r3, [sp, #112]	; 0x70
   2e458:	ldr	r2, [sp, #116]	; 0x74
   2e45c:	lsr	r3, r3, #8
   2e460:	orr	r3, r3, r2, lsl #24
   2e464:	add	r2, sp, #6848	; 0x1ac0
   2e468:	add	r2, r2, #32
   2e46c:	str	r3, [r2]
   2e470:	ldr	r3, [sp, #116]	; 0x74
   2e474:	ldr	r2, [sp, #112]	; 0x70
   2e478:	lsr	r3, r3, #8
   2e47c:	orr	r3, r3, r2, lsl #24
   2e480:	add	r2, sp, #6848	; 0x1ac0
   2e484:	add	r2, r2, #36	; 0x24
   2e488:	str	r3, [r2]
   2e48c:	add	r3, sp, #6848	; 0x1ac0
   2e490:	add	r3, r3, #24
   2e494:	ldrd	r0, [r1]
   2e498:	ldrd	r2, [r3]
   2e49c:	eor	r3, r3, r1
   2e4a0:	ldr	r1, [sp, #112]	; 0x70
   2e4a4:	eor	r2, r2, r0
   2e4a8:	ldr	r0, [sp, #116]	; 0x74
   2e4ac:	lsr	r1, r1, #7
   2e4b0:	orr	r1, r1, r0, lsl #25
   2e4b4:	str	r1, [sp, #1176]	; 0x498
   2e4b8:	lsr	r1, r0, #7
   2e4bc:	str	r1, [sp, #1180]	; 0x49c
   2e4c0:	add	r1, sp, #1168	; 0x490
   2e4c4:	add	r1, r1, #8
   2e4c8:	ldrd	r0, [r1]
   2e4cc:	eor	r0, r0, r2
   2e4d0:	eor	r1, r1, r3
   2e4d4:	mov	r2, r0
   2e4d8:	mov	r3, r1
   2e4dc:	ldrd	r0, [sp, #104]	; 0x68
   2e4e0:	adds	r0, r0, r2
   2e4e4:	adc	r1, r1, r3
   2e4e8:	mov	r2, r0
   2e4ec:	mov	r3, r1
   2e4f0:	ldrd	r0, [sp, #128]	; 0x80
   2e4f4:	adds	r0, r0, r2
   2e4f8:	adc	r1, r1, r3
   2e4fc:	mov	r2, r0
   2e500:	add	r0, sp, #6848	; 0x1ac0
   2e504:	mov	r3, r1
   2e508:	add	r0, r0, #40	; 0x28
   2e50c:	lsr	r1, r8, #19
   2e510:	orr	r1, r1, r9, lsl #13
   2e514:	str	r1, [r0]
   2e518:	add	r0, sp, #6848	; 0x1ac0
   2e51c:	lsr	r1, r9, #19
   2e520:	add	r0, r0, #44	; 0x2c
   2e524:	orr	r1, r1, r8, lsl #13
   2e528:	str	r1, [r0]
   2e52c:	add	r0, sp, #6848	; 0x1ac0
   2e530:	lsl	r1, r9, #3
   2e534:	add	r0, r0, #52	; 0x34
   2e538:	orr	r1, r1, r8, lsr #29
   2e53c:	str	r1, [r0]
   2e540:	add	r0, sp, #6848	; 0x1ac0
   2e544:	b	2e558 <putc_unlocked@plt+0x1d210>
   2e548:	blgt	fbf028 <optarg@@GLIBC_2.4+0xf74e78>
   2e54c:	cfstrdmi	mvd13, [r5], {190}	; 0xbe
   2e550:	stc2l	14, cr7, [r5], #-168	; 0xffffff58
   2e554:	ldmdbpl	pc!, {r2, r3, r4, r7, r8, fp, sp}^	; <UNPREDICTABLE>
   2e558:	lsl	r1, r8, #3
   2e55c:	add	r0, r0, #48	; 0x30
   2e560:	orr	r1, r1, r9, lsr #29
   2e564:	str	r1, [r0]
   2e568:	add	r1, sp, #6848	; 0x1ac0
   2e56c:	ldrd	r4, [lr]
   2e570:	add	r1, r1, #40	; 0x28
   2e574:	lsr	lr, r8, #6
   2e578:	orr	lr, lr, r9, lsl #26
   2e57c:	ldrd	r0, [r1]
   2e580:	str	lr, [sp, #1184]	; 0x4a0
   2e584:	lsr	lr, r9, #6
   2e588:	str	lr, [sp, #1188]	; 0x4a4
   2e58c:	add	lr, sp, #1184	; 0x4a0
   2e590:	eor	r0, r0, r4
   2e594:	eor	r1, r1, r5
   2e598:	ldrd	r4, [lr]
   2e59c:	add	lr, sp, #6976	; 0x1b40
   2e5a0:	eor	r4, r4, r0
   2e5a4:	adds	r4, r2, r4
   2e5a8:	eor	r5, r5, r1
   2e5ac:	adc	r5, r3, r5
   2e5b0:	add	r1, sp, #7168	; 0x1c00
   2e5b4:	mov	r2, r4
   2e5b8:	mov	r3, r5
   2e5bc:	add	r1, r1, #56	; 0x38
   2e5c0:	strd	r2, [r1]
   2e5c4:	ldrd	r0, [sp, #64]	; 0x40
   2e5c8:	ldrd	r2, [sp, #48]	; 0x30
   2e5cc:	strd	r4, [sp, #72]	; 0x48
   2e5d0:	eor	r2, r2, r0
   2e5d4:	eor	r3, r3, r1
   2e5d8:	ldrd	r0, [sp, #56]	; 0x38
   2e5dc:	and	r0, r0, r2
   2e5e0:	and	r1, r1, r3
   2e5e4:	mov	r2, r0
   2e5e8:	mov	r3, r1
   2e5ec:	ldrd	r0, [sp, #64]	; 0x40
   2e5f0:	eor	r0, r0, r2
   2e5f4:	eor	r1, r1, r3
   2e5f8:	mov	r2, r0
   2e5fc:	mov	r3, r1
   2e600:	sub	r1, pc, #184	; 0xb8
   2e604:	ldrd	r0, [r1]
   2e608:	adds	r4, r4, r0
   2e60c:	adc	r5, r5, r1
   2e610:	mov	r0, r4
   2e614:	mov	r1, r5
   2e618:	ldrd	r4, [sp, #40]	; 0x28
   2e61c:	adds	r4, r4, r0
   2e620:	adc	r5, r5, r1
   2e624:	ldr	r1, [sp, #56]	; 0x38
   2e628:	ldr	r0, [sp, #60]	; 0x3c
   2e62c:	adds	r2, r2, r4
   2e630:	lsr	r1, r1, #14
   2e634:	orr	r1, r1, r0, lsl #18
   2e638:	add	r0, sp, #6848	; 0x1ac0
   2e63c:	add	r0, r0, #56	; 0x38
   2e640:	str	r1, [r0]
   2e644:	ldr	r1, [sp, #60]	; 0x3c
   2e648:	ldr	r0, [sp, #56]	; 0x38
   2e64c:	adc	r3, r3, r5
   2e650:	lsr	r1, r1, #14
   2e654:	orr	r1, r1, r0, lsl #18
   2e658:	add	r0, sp, #6848	; 0x1ac0
   2e65c:	add	r0, r0, #60	; 0x3c
   2e660:	str	r1, [r0]
   2e664:	ldr	r1, [sp, #56]	; 0x38
   2e668:	ldr	r0, [sp, #60]	; 0x3c
   2e66c:	lsr	r1, r1, #18
   2e670:	orr	r1, r1, r0, lsl #14
   2e674:	add	r0, sp, #6912	; 0x1b00
   2e678:	str	r1, [r0]
   2e67c:	ldr	r1, [sp, #60]	; 0x3c
   2e680:	ldr	r0, [sp, #56]	; 0x38
   2e684:	lsr	r1, r1, #18
   2e688:	orr	r1, r1, r0, lsl #14
   2e68c:	add	r0, sp, #6912	; 0x1b00
   2e690:	add	r0, r0, #4
   2e694:	str	r1, [r0]
   2e698:	add	r1, sp, #6848	; 0x1ac0
   2e69c:	add	r1, r1, #56	; 0x38
   2e6a0:	ldrd	sl, [r1]
   2e6a4:	add	r1, sp, #6912	; 0x1b00
   2e6a8:	ldrd	r0, [r1]
   2e6ac:	ldrd	r8, [sp, #16]
   2e6b0:	eor	fp, fp, r1
   2e6b4:	ldr	r1, [sp, #60]	; 0x3c
   2e6b8:	eor	sl, sl, r0
   2e6bc:	ldr	r0, [sp, #56]	; 0x38
   2e6c0:	lsl	r1, r1, #23
   2e6c4:	orr	r1, r1, r0, lsr #9
   2e6c8:	add	r0, sp, #6912	; 0x1b00
   2e6cc:	add	r0, r0, #12
   2e6d0:	str	r1, [r0]
   2e6d4:	ldr	r1, [sp, #56]	; 0x38
   2e6d8:	ldr	r0, [sp, #60]	; 0x3c
   2e6dc:	lsl	r1, r1, #23
   2e6e0:	orr	r1, r1, r0, lsr #9
   2e6e4:	add	r0, sp, #6912	; 0x1b00
   2e6e8:	add	r0, r0, #8
   2e6ec:	str	r1, [r0]
   2e6f0:	ldrd	r0, [r0]
   2e6f4:	eor	r0, r0, sl
   2e6f8:	adds	r4, r2, r0
   2e6fc:	eor	r1, r1, fp
   2e700:	adc	r5, r3, r1
   2e704:	ldr	r3, [sp, #32]
   2e708:	ldr	r2, [sp, #36]	; 0x24
   2e70c:	adds	r8, r8, r4
   2e710:	lsr	r3, r3, #28
   2e714:	orr	r3, r3, r2, lsl #4
   2e718:	add	r2, sp, #6912	; 0x1b00
   2e71c:	add	r2, r2, #16
   2e720:	str	r3, [r2]
   2e724:	ldr	r3, [sp, #36]	; 0x24
   2e728:	ldr	r2, [sp, #32]
   2e72c:	adc	r9, r9, r5
   2e730:	lsr	r3, r3, #28
   2e734:	orr	r3, r3, r2, lsl #4
   2e738:	add	r2, sp, #6912	; 0x1b00
   2e73c:	add	r2, r2, #20
   2e740:	str	r3, [r2]
   2e744:	ldr	r3, [sp, #36]	; 0x24
   2e748:	ldr	r2, [sp, #32]
   2e74c:	strd	r8, [sp, #16]
   2e750:	lsl	r3, r3, #30
   2e754:	orr	r3, r3, r2, lsr #2
   2e758:	add	r2, sp, #6912	; 0x1b00
   2e75c:	add	r2, r2, #28
   2e760:	str	r3, [r2]
   2e764:	ldr	r3, [sp, #32]
   2e768:	ldr	r2, [sp, #36]	; 0x24
   2e76c:	lsl	r3, r3, #30
   2e770:	orr	r3, r3, r2, lsr #2
   2e774:	add	r2, sp, #6912	; 0x1b00
   2e778:	add	r2, r2, #24
   2e77c:	str	r3, [r2]
   2e780:	add	r3, sp, #6912	; 0x1b00
   2e784:	add	r3, r3, #16
   2e788:	ldrd	sl, [r3]
   2e78c:	ldrd	r2, [r2]
   2e790:	eor	fp, fp, r3
   2e794:	ldr	r3, [sp, #36]	; 0x24
   2e798:	eor	sl, sl, r2
   2e79c:	ldr	r2, [sp, #32]
   2e7a0:	lsl	r3, r3, #25
   2e7a4:	orr	r3, r3, r2, lsr #7
   2e7a8:	add	r2, sp, #6912	; 0x1b00
   2e7ac:	add	r2, r2, #36	; 0x24
   2e7b0:	str	r3, [r2]
   2e7b4:	ldr	r3, [sp, #32]
   2e7b8:	ldr	r2, [sp, #36]	; 0x24
   2e7bc:	lsl	r3, r3, #25
   2e7c0:	orr	r3, r3, r2, lsr #7
   2e7c4:	add	r2, sp, #6912	; 0x1b00
   2e7c8:	add	r2, r2, #32
   2e7cc:	str	r3, [r2]
   2e7d0:	ldrd	r2, [r2]
   2e7d4:	eor	r2, r2, sl
   2e7d8:	eor	r3, r3, fp
   2e7dc:	mov	sl, r2
   2e7e0:	mov	fp, r3
   2e7e4:	ldrd	r2, [sp, #8]
   2e7e8:	ldrd	r0, [sp, #32]
   2e7ec:	ldrd	r8, [sp, #32]
   2e7f0:	orr	r2, r2, r0
   2e7f4:	orr	r3, r3, r1
   2e7f8:	ldrd	r0, [sp, #24]
   2e7fc:	and	r0, r0, r2
   2e800:	and	r1, r1, r3
   2e804:	mov	r2, r0
   2e808:	mov	r3, r1
   2e80c:	ldrd	r0, [sp, #8]
   2e810:	and	r0, r0, r8
   2e814:	and	r1, r1, r9
   2e818:	orr	r2, r2, r0
   2e81c:	orr	r3, r3, r1
   2e820:	adds	sl, sl, r2
   2e824:	adc	fp, fp, r3
   2e828:	ldr	r3, [sp, #120]	; 0x78
   2e82c:	ldr	r2, [sp, #124]	; 0x7c
   2e830:	adds	sl, sl, r4
   2e834:	lsr	r3, r3, #1
   2e838:	orr	r3, r3, r2, lsl #31
   2e83c:	add	r2, sp, #6912	; 0x1b00
   2e840:	add	r2, r2, #40	; 0x28
   2e844:	str	r3, [r2]
   2e848:	ldr	r3, [sp, #124]	; 0x7c
   2e84c:	ldr	r2, [sp, #120]	; 0x78
   2e850:	adc	fp, fp, r5
   2e854:	lsr	r3, r3, #1
   2e858:	orr	r3, r3, r2, lsl #31
   2e85c:	add	r2, sp, #6912	; 0x1b00
   2e860:	add	r2, r2, #44	; 0x2c
   2e864:	str	r3, [r2]
   2e868:	ldr	r3, [sp, #120]	; 0x78
   2e86c:	ldr	r2, [sp, #124]	; 0x7c
   2e870:	lsr	r3, r3, #8
   2e874:	orr	r3, r3, r2, lsl #24
   2e878:	add	r2, sp, #6912	; 0x1b00
   2e87c:	add	r2, r2, #48	; 0x30
   2e880:	str	r3, [r2]
   2e884:	ldr	r3, [sp, #124]	; 0x7c
   2e888:	ldr	r2, [sp, #120]	; 0x78
   2e88c:	lsr	r3, r3, #8
   2e890:	orr	r3, r3, r2, lsl #24
   2e894:	add	r2, sp, #6912	; 0x1b00
   2e898:	add	r2, r2, #52	; 0x34
   2e89c:	str	r3, [r2]
   2e8a0:	add	r3, sp, #6912	; 0x1b00
   2e8a4:	add	r3, r3, #40	; 0x28
   2e8a8:	ldrd	r0, [r3]
   2e8ac:	add	r3, sp, #6912	; 0x1b00
   2e8b0:	add	r3, r3, #48	; 0x30
   2e8b4:	ldrd	r2, [r3]
   2e8b8:	eor	r1, r1, r3
   2e8bc:	ldr	r3, [sp, #120]	; 0x78
   2e8c0:	eor	r0, r0, r2
   2e8c4:	ldr	r2, [sp, #124]	; 0x7c
   2e8c8:	lsr	r3, r3, #7
   2e8cc:	orr	r3, r3, r2, lsl #25
   2e8d0:	str	r3, [sp, #1192]	; 0x4a8
   2e8d4:	lsr	r3, r2, #7
   2e8d8:	str	r3, [sp, #1196]	; 0x4ac
   2e8dc:	add	r3, sp, #1184	; 0x4a0
   2e8e0:	add	r3, r3, #8
   2e8e4:	ldrd	r2, [r3]
   2e8e8:	eor	r2, r2, r0
   2e8ec:	eor	r3, r3, r1
   2e8f0:	mov	r0, r2
   2e8f4:	mov	r1, r3
   2e8f8:	ldrd	r2, [sp, #112]	; 0x70
   2e8fc:	adds	r2, r2, r0
   2e900:	adc	r3, r3, r1
   2e904:	mov	r0, r2
   2e908:	mov	r1, r3
   2e90c:	ldrd	r2, [sp, #144]	; 0x90
   2e910:	adds	r2, r2, r0
   2e914:	adc	r3, r3, r1
   2e918:	mov	r0, r2
   2e91c:	add	r2, sp, #6912	; 0x1b00
   2e920:	mov	r1, r3
   2e924:	add	r2, r2, #56	; 0x38
   2e928:	lsr	r3, r6, #19
   2e92c:	orr	r3, r3, r7, lsl #13
   2e930:	str	r3, [r2]
   2e934:	add	r2, sp, #6912	; 0x1b00
   2e938:	lsr	r3, r7, #19
   2e93c:	add	r2, r2, #60	; 0x3c
   2e940:	orr	r3, r3, r6, lsl #13
   2e944:	str	r3, [r2]
   2e948:	add	r2, sp, #6976	; 0x1b40
   2e94c:	lsl	r3, r7, #3
   2e950:	add	r2, r2, #4
   2e954:	orr	r3, r3, r6, lsr #29
   2e958:	str	r3, [r2]
   2e95c:	lsl	r3, r6, #3
   2e960:	add	r2, sp, #6976	; 0x1b40
   2e964:	orr	r3, r3, r7, lsr #29
   2e968:	str	r3, [r2]
   2e96c:	add	r3, sp, #6912	; 0x1b00
   2e970:	ldrd	r4, [lr]
   2e974:	add	r3, r3, #56	; 0x38
   2e978:	lsr	lr, r6, #6
   2e97c:	orr	lr, lr, r7, lsl #26
   2e980:	ldrd	r2, [r3]
   2e984:	str	lr, [sp, #1200]	; 0x4b0
   2e988:	lsr	lr, r7, #6
   2e98c:	str	lr, [sp, #1204]	; 0x4b4
   2e990:	add	lr, sp, #1200	; 0x4b0
   2e994:	eor	r2, r2, r4
   2e998:	eor	r3, r3, r5
   2e99c:	ldrd	r4, [lr]
   2e9a0:	add	r7, pc, #928	; 0x3a0
   2e9a4:	ldrd	r6, [r7]
   2e9a8:	add	lr, sp, #7040	; 0x1b80
   2e9ac:	eor	r4, r4, r2
   2e9b0:	adds	r0, r0, r4
   2e9b4:	eor	r5, r5, r3
   2e9b8:	adc	r1, r1, r5
   2e9bc:	add	r3, sp, #7232	; 0x1c40
   2e9c0:	ldrd	r4, [sp, #48]	; 0x30
   2e9c4:	strd	r0, [r3]
   2e9c8:	ldrd	r2, [sp, #56]	; 0x38
   2e9cc:	adds	r6, r6, r0
   2e9d0:	adc	r7, r7, r1
   2e9d4:	eor	r4, r4, r2
   2e9d8:	eor	r5, r5, r3
   2e9dc:	ldrd	r2, [sp, #16]
   2e9e0:	add	r1, sp, #6976	; 0x1b40
   2e9e4:	add	r1, r1, #16
   2e9e8:	and	r2, r2, r4
   2e9ec:	and	r3, r3, r5
   2e9f0:	mov	r4, r2
   2e9f4:	mov	r5, r3
   2e9f8:	ldrd	r2, [sp, #48]	; 0x30
   2e9fc:	eor	r2, r2, r4
   2ea00:	eor	r3, r3, r5
   2ea04:	mov	r4, r2
   2ea08:	mov	r5, r3
   2ea0c:	ldrd	r2, [sp, #64]	; 0x40
   2ea10:	adds	r2, r2, r6
   2ea14:	adc	r3, r3, r7
   2ea18:	adds	r4, r4, r2
   2ea1c:	adc	r5, r5, r3
   2ea20:	ldr	r3, [sp, #16]
   2ea24:	ldr	r2, [sp, #20]
   2ea28:	ldrd	r6, [sp, #24]
   2ea2c:	lsr	r3, r3, #14
   2ea30:	orr	r3, r3, r2, lsl #18
   2ea34:	add	r2, sp, #6976	; 0x1b40
   2ea38:	add	r2, r2, #8
   2ea3c:	str	r3, [r2]
   2ea40:	ldr	r3, [sp, #20]
   2ea44:	ldr	r2, [sp, #16]
   2ea48:	lsr	r3, r3, #14
   2ea4c:	orr	r3, r3, r2, lsl #18
   2ea50:	add	r2, sp, #6976	; 0x1b40
   2ea54:	add	r2, r2, #12
   2ea58:	str	r3, [r2]
   2ea5c:	ldr	r3, [sp, #16]
   2ea60:	ldr	r2, [sp, #20]
   2ea64:	lsr	r3, r3, #18
   2ea68:	orr	r3, r3, r2, lsl #14
   2ea6c:	add	r2, sp, #6976	; 0x1b40
   2ea70:	add	r2, r2, #16
   2ea74:	str	r3, [r2]
   2ea78:	ldr	r3, [sp, #20]
   2ea7c:	ldr	r2, [sp, #16]
   2ea80:	lsr	r3, r3, #18
   2ea84:	orr	r3, r3, r2, lsl #14
   2ea88:	add	r2, sp, #6976	; 0x1b40
   2ea8c:	add	r2, r2, #20
   2ea90:	str	r3, [r2]
   2ea94:	add	r3, sp, #6976	; 0x1b40
   2ea98:	add	r3, r3, #8
   2ea9c:	ldrd	r0, [r1]
   2eaa0:	ldrd	r2, [r3]
   2eaa4:	eor	r3, r3, r1
   2eaa8:	ldr	r1, [sp, #20]
   2eaac:	eor	r2, r2, r0
   2eab0:	ldr	r0, [sp, #16]
   2eab4:	lsl	r1, r1, #23
   2eab8:	orr	r1, r1, r0, lsr #9
   2eabc:	add	r0, sp, #6976	; 0x1b40
   2eac0:	add	r0, r0, #28
   2eac4:	str	r1, [r0]
   2eac8:	ldr	r1, [sp, #16]
   2eacc:	ldr	r0, [sp, #20]
   2ead0:	lsl	r1, r1, #23
   2ead4:	orr	r1, r1, r0, lsr #9
   2ead8:	add	r0, sp, #6976	; 0x1b40
   2eadc:	add	r0, r0, #24
   2eae0:	str	r1, [r0]
   2eae4:	ldrd	r0, [r0]
   2eae8:	eor	r0, r0, r2
   2eaec:	add	r2, sp, #6976	; 0x1b40
   2eaf0:	eor	r1, r1, r3
   2eaf4:	add	r2, r2, #32
   2eaf8:	lsr	r3, sl, #28
   2eafc:	orr	r3, r3, fp, lsl #4
   2eb00:	str	r3, [r2]
   2eb04:	add	r2, sp, #6976	; 0x1b40
   2eb08:	lsr	r3, fp, #28
   2eb0c:	add	r2, r2, #36	; 0x24
   2eb10:	orr	r3, r3, sl, lsl #4
   2eb14:	str	r3, [r2]
   2eb18:	add	r2, sp, #6976	; 0x1b40
   2eb1c:	lsl	r3, fp, #30
   2eb20:	add	r2, r2, #44	; 0x2c
   2eb24:	orr	r3, r3, sl, lsr #2
   2eb28:	str	r3, [r2]
   2eb2c:	add	r2, sp, #6976	; 0x1b40
   2eb30:	lsl	r3, sl, #30
   2eb34:	add	r2, r2, #40	; 0x28
   2eb38:	adds	r4, r4, r0
   2eb3c:	orr	r3, r3, fp, lsr #2
   2eb40:	str	r3, [r2]
   2eb44:	adc	r5, r5, r1
   2eb48:	add	r3, sp, #6976	; 0x1b40
   2eb4c:	add	r1, sp, #6976	; 0x1b40
   2eb50:	add	r3, r3, #32
   2eb54:	add	r1, r1, #40	; 0x28
   2eb58:	ldrd	r2, [r3]
   2eb5c:	ldrd	r0, [r1]
   2eb60:	adds	r6, r6, r4
   2eb64:	adc	r7, r7, r5
   2eb68:	eor	r2, r2, r0
   2eb6c:	add	r0, sp, #6976	; 0x1b40
   2eb70:	eor	r3, r3, r1
   2eb74:	add	r0, r0, #52	; 0x34
   2eb78:	lsl	r1, fp, #25
   2eb7c:	orr	r1, r1, sl, lsr #7
   2eb80:	str	r1, [r0]
   2eb84:	add	r0, sp, #6976	; 0x1b40
   2eb88:	lsl	r1, sl, #25
   2eb8c:	add	r0, r0, #48	; 0x30
   2eb90:	orr	r1, r1, fp, lsr #7
   2eb94:	str	r1, [r0]
   2eb98:	ldrd	r0, [r0]
   2eb9c:	eor	r0, r0, r2
   2eba0:	eor	r1, r1, r3
   2eba4:	mov	r2, r0
   2eba8:	mov	r3, r1
   2ebac:	orr	r0, r8, sl
   2ebb0:	orr	r1, r9, fp
   2ebb4:	ldrd	r8, [sp, #8]
   2ebb8:	and	r8, r8, r0
   2ebbc:	and	r9, r9, r1
   2ebc0:	mov	r0, r8
   2ebc4:	mov	r1, r9
   2ebc8:	ldrd	r8, [sp, #32]
   2ebcc:	and	r9, r9, fp
   2ebd0:	orr	r9, r9, r1
   2ebd4:	and	r8, r8, sl
   2ebd8:	ldr	r1, [sp]
   2ebdc:	orr	r8, r8, r0
   2ebe0:	ldr	r0, [sp, #4]
   2ebe4:	lsr	r1, r1, #1
   2ebe8:	adds	r2, r2, r8
   2ebec:	orr	r1, r1, r0, lsl #31
   2ebf0:	add	r0, sp, #6976	; 0x1b40
   2ebf4:	add	r0, r0, #56	; 0x38
   2ebf8:	str	r1, [r0]
   2ebfc:	ldr	r1, [sp, #4]
   2ec00:	ldr	r0, [sp]
   2ec04:	adc	r3, r3, r9
   2ec08:	lsr	r1, r1, #1
   2ec0c:	orr	r1, r1, r0, lsl #31
   2ec10:	add	r0, sp, #6976	; 0x1b40
   2ec14:	add	r0, r0, #60	; 0x3c
   2ec18:	str	r1, [r0]
   2ec1c:	ldr	r1, [sp]
   2ec20:	ldr	r0, [sp, #4]
   2ec24:	adds	r2, r2, r4
   2ec28:	lsr	r1, r1, #8
   2ec2c:	orr	r1, r1, r0, lsl #24
   2ec30:	add	r0, sp, #7040	; 0x1b80
   2ec34:	adc	r3, r3, r5
   2ec38:	str	r1, [r0]
   2ec3c:	ldr	r1, [sp, #4]
   2ec40:	ldr	r0, [sp]
   2ec44:	lsr	r1, r1, #8
   2ec48:	orr	r1, r1, r0, lsl #24
   2ec4c:	add	r0, sp, #7040	; 0x1b80
   2ec50:	add	r0, r0, #4
   2ec54:	str	r1, [r0]
   2ec58:	add	r1, sp, #6976	; 0x1b40
   2ec5c:	add	r1, r1, #56	; 0x38
   2ec60:	ldrd	r4, [lr]
   2ec64:	ldrd	r0, [r1]
   2ec68:	ldr	lr, [sp]
   2ec6c:	eor	r0, r0, r4
   2ec70:	ldr	r4, [sp, #4]
   2ec74:	lsr	lr, lr, #7
   2ec78:	eor	r1, r1, r5
   2ec7c:	orr	lr, lr, r4, lsl #25
   2ec80:	str	lr, [sp, #1208]	; 0x4b8
   2ec84:	lsr	lr, r4, #7
   2ec88:	str	lr, [sp, #1212]	; 0x4bc
   2ec8c:	add	lr, sp, #1200	; 0x4b0
   2ec90:	add	lr, lr, #8
   2ec94:	ldrd	r4, [lr]
   2ec98:	ldr	lr, [sp, #72]	; 0x48
   2ec9c:	eor	r4, r4, r0
   2eca0:	eor	r5, r5, r1
   2eca4:	mov	r0, r4
   2eca8:	mov	r1, r5
   2ecac:	ldrd	r4, [sp, #120]	; 0x78
   2ecb0:	lsr	lr, lr, #19
   2ecb4:	adds	r4, r4, r0
   2ecb8:	adc	r5, r5, r1
   2ecbc:	mov	r0, r4
   2ecc0:	mov	r1, r5
   2ecc4:	ldrd	r4, [sp, #152]	; 0x98
   2ecc8:	adds	r4, r4, r0
   2eccc:	mov	r0, r4
   2ecd0:	ldr	r4, [sp, #76]	; 0x4c
   2ecd4:	adc	r5, r5, r1
   2ecd8:	mov	r1, r5
   2ecdc:	orr	lr, lr, r4, lsl #13
   2ece0:	add	r4, sp, #7040	; 0x1b80
   2ece4:	add	r4, r4, #8
   2ece8:	str	lr, [r4]
   2ecec:	ldr	lr, [sp, #76]	; 0x4c
   2ecf0:	ldr	r4, [sp, #72]	; 0x48
   2ecf4:	lsr	lr, lr, #19
   2ecf8:	orr	lr, lr, r4, lsl #13
   2ecfc:	add	r4, sp, #7040	; 0x1b80
   2ed00:	add	r4, r4, #12
   2ed04:	str	lr, [r4]
   2ed08:	ldr	lr, [sp, #76]	; 0x4c
   2ed0c:	ldr	r4, [sp, #72]	; 0x48
   2ed10:	lsl	lr, lr, #3
   2ed14:	orr	lr, lr, r4, lsr #29
   2ed18:	add	r4, sp, #7040	; 0x1b80
   2ed1c:	add	r4, r4, #20
   2ed20:	str	lr, [r4]
   2ed24:	ldr	lr, [sp, #72]	; 0x48
   2ed28:	ldr	r4, [sp, #76]	; 0x4c
   2ed2c:	lsl	lr, lr, #3
   2ed30:	orr	lr, lr, r4, lsr #29
   2ed34:	add	r4, sp, #7040	; 0x1b80
   2ed38:	add	r4, r4, #16
   2ed3c:	str	lr, [r4]
   2ed40:	add	lr, sp, #7040	; 0x1b80
   2ed44:	b	2ed58 <putc_unlocked@plt+0x1da10>
   2ed48:	bcc	ff5ed900 <optarg@@GLIBC_2.4+0xff5a3750>
   2ed4c:	svcpl	0x00cb6fab
   2ed50:	bmi	1204db4 <optarg@@GLIBC_2.4+0x11bac04>
   2ed54:	mcrrvs	9, 8, r1, r4, cr12	; <UNPREDICTABLE>
   2ed58:	add	lr, lr, #8
   2ed5c:	ldrd	r4, [lr]
   2ed60:	add	lr, sp, #7040	; 0x1b80
   2ed64:	add	lr, lr, #16
   2ed68:	ldrd	r8, [lr]
   2ed6c:	ldr	lr, [sp, #72]	; 0x48
   2ed70:	eor	r4, r4, r8
   2ed74:	ldr	r8, [sp, #76]	; 0x4c
   2ed78:	lsr	lr, lr, #6
   2ed7c:	eor	r5, r5, r9
   2ed80:	orr	lr, lr, r8, lsl #26
   2ed84:	str	lr, [sp, #1216]	; 0x4c0
   2ed88:	lsr	lr, r8, #6
   2ed8c:	str	lr, [sp, #1220]	; 0x4c4
   2ed90:	add	lr, sp, #1216	; 0x4c0
   2ed94:	ldrd	r8, [lr]
   2ed98:	add	lr, sp, #7232	; 0x1c40
   2ed9c:	add	lr, lr, #8
   2eda0:	eor	r8, r8, r4
   2eda4:	adds	r0, r0, r8
   2eda8:	eor	r9, r9, r5
   2edac:	adc	r1, r1, r9
   2edb0:	ldrd	r4, [sp, #56]	; 0x38
   2edb4:	ldrd	r8, [sp, #16]
   2edb8:	strd	r0, [lr]
   2edbc:	add	lr, sp, #7040	; 0x1b80
   2edc0:	eor	r8, r8, r4
   2edc4:	eor	r9, r9, r5
   2edc8:	mov	r4, r8
   2edcc:	mov	r5, r9
   2edd0:	ldrd	r8, [sp, #56]	; 0x38
   2edd4:	and	r4, r4, r6
   2edd8:	and	r5, r5, r7
   2eddc:	eor	r8, r8, r4
   2ede0:	eor	r9, r9, r5
   2ede4:	mov	r4, r8
   2ede8:	mov	r5, r9
   2edec:	sub	r9, pc, #164	; 0xa4
   2edf0:	ldrd	r8, [r9]
   2edf4:	add	lr, lr, #32
   2edf8:	adds	r8, r8, r0
   2edfc:	adc	r9, r9, r1
   2ee00:	mov	r0, r8
   2ee04:	mov	r1, r9
   2ee08:	ldrd	r8, [sp, #48]	; 0x30
   2ee0c:	adds	r8, r8, r0
   2ee10:	add	r0, sp, #7040	; 0x1b80
   2ee14:	adc	r9, r9, r1
   2ee18:	add	r0, r0, #24
   2ee1c:	lsr	r1, r6, #14
   2ee20:	orr	r1, r1, r7, lsl #18
   2ee24:	str	r1, [r0]
   2ee28:	add	r0, sp, #7040	; 0x1b80
   2ee2c:	lsr	r1, r7, #14
   2ee30:	add	r0, r0, #28
   2ee34:	orr	r1, r1, r6, lsl #18
   2ee38:	str	r1, [r0]
   2ee3c:	add	r0, sp, #7040	; 0x1b80
   2ee40:	lsr	r1, r6, #18
   2ee44:	add	r0, r0, #32
   2ee48:	orr	r1, r1, r7, lsl #14
   2ee4c:	str	r1, [r0]
   2ee50:	add	r0, sp, #7040	; 0x1b80
   2ee54:	lsr	r1, r7, #18
   2ee58:	add	r0, r0, #36	; 0x24
   2ee5c:	orr	r1, r1, r6, lsl #14
   2ee60:	str	r1, [r0]
   2ee64:	add	r1, sp, #7040	; 0x1b80
   2ee68:	add	r1, r1, #24
   2ee6c:	adds	r4, r4, r8
   2ee70:	adc	r5, r5, r9
   2ee74:	ldrd	r0, [r1]
   2ee78:	ldrd	r8, [lr]
   2ee7c:	eor	r0, r0, r8
   2ee80:	mov	r8, r0
   2ee84:	eor	r1, r1, r9
   2ee88:	add	r0, sp, #7040	; 0x1b80
   2ee8c:	mov	r9, r1
   2ee90:	add	r0, r0, #44	; 0x2c
   2ee94:	lsl	r1, r7, #23
   2ee98:	orr	r1, r1, r6, lsr #9
   2ee9c:	str	r1, [r0]
   2eea0:	add	r0, sp, #7040	; 0x1b80
   2eea4:	lsl	r1, r6, #23
   2eea8:	add	r0, r0, #40	; 0x28
   2eeac:	orr	r1, r1, r7, lsr #9
   2eeb0:	str	r1, [r0]
   2eeb4:	ldrd	r0, [r0]
   2eeb8:	eor	r0, r0, r8
   2eebc:	adds	r8, r4, r0
   2eec0:	eor	r1, r1, r9
   2eec4:	add	r0, sp, #7040	; 0x1b80
   2eec8:	adc	r9, r5, r1
   2eecc:	add	r0, r0, #48	; 0x30
   2eed0:	lsr	r1, r2, #28
   2eed4:	orr	r1, r1, r3, lsl #4
   2eed8:	str	r1, [r0]
   2eedc:	add	r0, sp, #7040	; 0x1b80
   2eee0:	lsr	r1, r3, #28
   2eee4:	add	r0, r0, #52	; 0x34
   2eee8:	orr	r1, r1, r2, lsl #4
   2eeec:	str	r1, [r0]
   2eef0:	add	r0, sp, #7040	; 0x1b80
   2eef4:	lsl	r1, r3, #30
   2eef8:	add	r0, r0, #60	; 0x3c
   2eefc:	orr	r1, r1, r2, lsr #2
   2ef00:	strd	r8, [sp, #40]	; 0x28
   2ef04:	str	r1, [r0]
   2ef08:	add	r0, sp, #7040	; 0x1b80
   2ef0c:	lsl	r1, r2, #30
   2ef10:	add	r0, r0, #56	; 0x38
   2ef14:	orr	r1, r1, r3, lsr #2
   2ef18:	str	r1, [r0]
   2ef1c:	add	r1, sp, #7040	; 0x1b80
   2ef20:	add	r1, r1, #48	; 0x30
   2ef24:	ldrd	r4, [r1]
   2ef28:	ldrd	r0, [r0]
   2ef2c:	ldrd	r8, [sp, #32]
   2ef30:	eor	r4, r4, r0
   2ef34:	add	r0, sp, #7104	; 0x1bc0
   2ef38:	eor	r5, r5, r1
   2ef3c:	add	r0, r0, #4
   2ef40:	lsl	r1, r3, #25
   2ef44:	orr	r1, r1, r2, lsr #7
   2ef48:	str	r1, [r0]
   2ef4c:	lsl	r1, r2, #25
   2ef50:	add	r0, sp, #7104	; 0x1bc0
   2ef54:	orr	r1, r1, r3, lsr #7
   2ef58:	str	r1, [r0]
   2ef5c:	ldrd	r0, [r0]
   2ef60:	eor	r0, r0, r4
   2ef64:	eor	r1, r1, r5
   2ef68:	mov	r4, r0
   2ef6c:	mov	r5, r1
   2ef70:	orr	r0, sl, r2
   2ef74:	orr	r1, fp, r3
   2ef78:	and	r8, r8, r0
   2ef7c:	and	r9, r9, r1
   2ef80:	mov	r0, r8
   2ef84:	mov	r1, r9
   2ef88:	and	r8, sl, r2
   2ef8c:	and	r9, fp, r3
   2ef90:	orr	r8, r8, r0
   2ef94:	orr	r9, r9, r1
   2ef98:	ldrd	r0, [ip]
   2ef9c:	adds	r4, r4, r8
   2efa0:	adc	r5, r5, r9
   2efa4:	adds	r4, r4, r0
   2efa8:	adc	r5, r5, r1
   2efac:	ldrd	r0, [sp, #40]	; 0x28
   2efb0:	ldrd	r8, [sp, #16]
   2efb4:	adds	r0, r0, r4
   2efb8:	adc	r1, r1, r5
   2efbc:	strd	r0, [sp]
   2efc0:	strd	r0, [ip]
   2efc4:	ldrd	r0, [ip, #8]
   2efc8:	adds	r4, r2, r0
   2efcc:	adc	r5, r3, r1
   2efd0:	mov	r2, r4
   2efd4:	mov	r3, r5
   2efd8:	strd	r4, [sp, #24]
   2efdc:	strd	r2, [ip, #8]
   2efe0:	ldrd	r2, [ip, #16]
   2efe4:	ldrd	r4, [ip, #32]
   2efe8:	adds	r0, sl, r2
   2efec:	adc	r1, fp, r3
   2eff0:	mov	r2, r0
   2eff4:	mov	r3, r1
   2eff8:	ldrd	sl, [ip, #24]
   2effc:	strd	r2, [ip, #16]
   2f000:	ldrd	r2, [sp, #32]
   2f004:	strd	r0, [sp, #48]	; 0x30
   2f008:	adds	r2, r2, sl
   2f00c:	adc	r3, r3, fp
   2f010:	mov	sl, r2
   2f014:	mov	fp, r3
   2f018:	ldrd	r2, [sp, #8]
   2f01c:	strd	sl, [ip, #24]
   2f020:	adds	r2, r2, r4
   2f024:	adc	r3, r3, r5
   2f028:	mov	r4, r2
   2f02c:	mov	r5, r3
   2f030:	ldrd	r2, [sp, #40]	; 0x28
   2f034:	adds	r2, r2, r4
   2f038:	adc	r3, r3, r5
   2f03c:	strd	r2, [sp, #8]
   2f040:	strd	r2, [ip, #32]
   2f044:	ldrd	r2, [ip, #40]	; 0x28
   2f048:	adds	r0, r6, r2
   2f04c:	adc	r1, r7, r3
   2f050:	mov	r2, r0
   2f054:	mov	r3, r1
   2f058:	strd	r0, [sp, #40]	; 0x28
   2f05c:	strd	r2, [ip, #40]	; 0x28
   2f060:	ldrd	r2, [ip, #48]	; 0x30
   2f064:	adds	r8, r8, r2
   2f068:	adc	r9, r9, r3
   2f06c:	ldrd	r2, [ip, #56]	; 0x38
   2f070:	strd	r8, [ip, #48]	; 0x30
   2f074:	ldrd	r6, [sp, #56]	; 0x38
   2f078:	adds	r6, r6, r2
   2f07c:	adc	r7, r7, r3
   2f080:	strd	r6, [ip, #56]	; 0x38
   2f084:	b	1e070 <putc_unlocked@plt+0xcd28>
   2f088:	ldr	ip, [r0, #80]	; 0x50
   2f08c:	push	{r4, r5, r6, r7, lr}
   2f090:	mov	r4, r0
   2f094:	ldrd	r0, [r0, #64]	; 0x40
   2f098:	cmp	ip, #111	; 0x6f
   2f09c:	mov	r3, #0
   2f0a0:	movls	lr, #16
   2f0a4:	movhi	lr, #32
   2f0a8:	adds	r0, r0, ip
   2f0ac:	adc	r1, r1, r3
   2f0b0:	cmp	r3, r1
   2f0b4:	cmpeq	ip, r0
   2f0b8:	sub	sp, sp, #20
   2f0bc:	strd	r0, [r4, #64]	; 0x40
   2f0c0:	bls	2f0d4 <putc_unlocked@plt+0x1dd8c>
   2f0c4:	ldrd	r2, [r4, #72]	; 0x48
   2f0c8:	adds	r2, r2, #1
   2f0cc:	adc	r3, r3, #0
   2f0d0:	strd	r2, [r4, #72]	; 0x48
   2f0d4:	ldr	r6, [r4, #76]	; 0x4c
   2f0d8:	ldr	r0, [r4, #72]	; 0x48
   2f0dc:	mov	r7, #0
   2f0e0:	lsl	r3, r6, #3
   2f0e4:	orr	r3, r3, r0, lsr #29
   2f0e8:	orr	r3, r3, r7
   2f0ec:	lsr	r6, r1, #29
   2f0f0:	lsl	r2, r0, #3
   2f0f4:	rev	r3, r3
   2f0f8:	str	r3, [sp, #8]
   2f0fc:	add	lr, lr, #9
   2f100:	orr	r2, r2, r6
   2f104:	add	r3, sp, #8
   2f108:	rev	r2, r2
   2f10c:	lsl	r5, lr, #3
   2f110:	str	r2, [sp, #12]
   2f114:	ldm	r3!, {r0, r1}
   2f118:	add	r2, r4, r5
   2f11c:	add	r6, r4, #88	; 0x58
   2f120:	str	r0, [r4, lr, lsl #3]
   2f124:	str	r1, [r2, #4]
   2f128:	ldr	r3, [r4, #68]	; 0x44
   2f12c:	ldr	r2, [r4, #64]	; 0x40
   2f130:	lsl	r3, r3, #3
   2f134:	orr	r3, r3, r2, lsr #29
   2f138:	rev	r3, r3
   2f13c:	str	r3, [sp]
   2f140:	lsl	r2, r2, #3
   2f144:	mov	r3, sp
   2f148:	rev	r2, r2
   2f14c:	str	r2, [sp, #4]
   2f150:	ldm	r3!, {r0, r1}
   2f154:	add	r2, r5, #8
   2f158:	add	lr, r4, r2
   2f15c:	str	r0, [r4, r2]
   2f160:	sub	r2, r5, #88	; 0x58
   2f164:	str	r1, [lr, #4]
   2f168:	sub	r2, r2, ip
   2f16c:	ldr	r1, [pc, #28]	; 2f190 <putc_unlocked@plt+0x1de48>
   2f170:	add	r0, r6, ip
   2f174:	bl	11090 <memcpy@plt>
   2f178:	mov	r2, r4
   2f17c:	sub	r1, r5, #72	; 0x48
   2f180:	mov	r0, r6
   2f184:	add	sp, sp, #20
   2f188:	pop	{r4, r5, r6, r7, lr}
   2f18c:	b	1dfc0 <putc_unlocked@plt+0xcc78>
   2f190:	strdeq	r9, [r3], -r8
   2f194:	push	{r4, r5, r6, lr}
   2f198:	mov	r4, r0
   2f19c:	mov	r5, r1
   2f1a0:	bl	2f088 <putc_unlocked@plt+0x1dd40>
   2f1a4:	mov	r1, r5
   2f1a8:	mov	r0, r4
   2f1ac:	pop	{r4, r5, r6, lr}
   2f1b0:	b	1df18 <putc_unlocked@plt+0xcbd0>
   2f1b4:	push	{r4, r5, r6, lr}
   2f1b8:	mov	r4, r0
   2f1bc:	mov	r5, r1
   2f1c0:	bl	2f088 <putc_unlocked@plt+0x1dd40>
   2f1c4:	mov	r1, r5
   2f1c8:	mov	r0, r4
   2f1cc:	pop	{r4, r5, r6, lr}
   2f1d0:	b	1df6c <putc_unlocked@plt+0xcc24>
   2f1d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2f1d8:	mov	r6, r0
   2f1dc:	ldr	r8, [r2, #80]	; 0x50
   2f1e0:	mov	r4, r1
   2f1e4:	cmp	r8, #0
   2f1e8:	mov	r5, r2
   2f1ec:	beq	2f25c <putc_unlocked@plt+0x1df14>
   2f1f0:	rsb	r7, r8, #256	; 0x100
   2f1f4:	cmp	r7, r1
   2f1f8:	movcs	r7, r1
   2f1fc:	add	r9, r2, #88	; 0x58
   2f200:	mov	r1, r0
   2f204:	mov	r2, r7
   2f208:	add	r0, r9, r8
   2f20c:	bl	11090 <memcpy@plt>
   2f210:	ldr	r1, [r5, #80]	; 0x50
   2f214:	add	r1, r7, r1
   2f218:	cmp	r1, #128	; 0x80
   2f21c:	str	r1, [r5, #80]	; 0x50
   2f220:	bls	2f254 <putc_unlocked@plt+0x1df0c>
   2f224:	mov	r2, r5
   2f228:	bic	r1, r1, #127	; 0x7f
   2f22c:	mov	r0, r9
   2f230:	bl	1dfc0 <putc_unlocked@plt+0xcc78>
   2f234:	ldr	r2, [r5, #80]	; 0x50
   2f238:	add	r1, r8, r7
   2f23c:	and	r2, r2, #127	; 0x7f
   2f240:	bic	r1, r1, #127	; 0x7f
   2f244:	str	r2, [r5, #80]	; 0x50
   2f248:	add	r1, r9, r1
   2f24c:	mov	r0, r9
   2f250:	bl	11090 <memcpy@plt>
   2f254:	add	r6, r6, r7
   2f258:	sub	r4, r4, r7
   2f25c:	cmp	r4, #127	; 0x7f
   2f260:	bls	2f294 <putc_unlocked@plt+0x1df4c>
   2f264:	tst	r6, #7
   2f268:	movne	r7, r4
   2f26c:	addne	r9, r5, #88	; 0x58
   2f270:	movne	r8, #128	; 0x80
   2f274:	bne	2f2bc <putc_unlocked@plt+0x1df74>
   2f278:	bic	r7, r4, #127	; 0x7f
   2f27c:	mov	r0, r6
   2f280:	mov	r2, r5
   2f284:	mov	r1, r7
   2f288:	bl	1dfc0 <putc_unlocked@plt+0xcc78>
   2f28c:	add	r6, r6, r7
   2f290:	and	r4, r4, #127	; 0x7f
   2f294:	cmp	r4, #0
   2f298:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f29c:	b	2f2e0 <putc_unlocked@plt+0x1df98>
   2f2a0:	mov	r2, r8
   2f2a4:	mov	r0, r9
   2f2a8:	bl	11090 <memcpy@plt>
   2f2ac:	mov	r2, r5
   2f2b0:	mov	r1, r8
   2f2b4:	bl	1dfc0 <putc_unlocked@plt+0xcc78>
   2f2b8:	sub	r7, r7, #128	; 0x80
   2f2bc:	sub	r1, r4, r7
   2f2c0:	cmp	r7, #128	; 0x80
   2f2c4:	add	r1, r6, r1
   2f2c8:	bhi	2f2a0 <putc_unlocked@plt+0x1df58>
   2f2cc:	sub	r3, r4, #1
   2f2d0:	bic	r2, r3, #127	; 0x7f
   2f2d4:	lsr	r3, r3, #7
   2f2d8:	add	r6, r6, r2
   2f2dc:	sub	r4, r4, r3, lsl #7
   2f2e0:	ldr	r7, [r5, #80]	; 0x50
   2f2e4:	add	r8, r5, #88	; 0x58
   2f2e8:	mov	r2, r4
   2f2ec:	mov	r1, r6
   2f2f0:	add	r0, r8, r7
   2f2f4:	add	r4, r7, r4
   2f2f8:	bl	11090 <memcpy@plt>
   2f2fc:	cmp	r4, #127	; 0x7f
   2f300:	bls	2f328 <putc_unlocked@plt+0x1dfe0>
   2f304:	mov	r2, r5
   2f308:	mov	r1, #128	; 0x80
   2f30c:	mov	r0, r8
   2f310:	sub	r4, r4, #128	; 0x80
   2f314:	bl	1dfc0 <putc_unlocked@plt+0xcc78>
   2f318:	mov	r2, r4
   2f31c:	add	r1, r5, #216	; 0xd8
   2f320:	mov	r0, r8
   2f324:	bl	11090 <memcpy@plt>
   2f328:	str	r4, [r5, #80]	; 0x50
   2f32c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f330:	push	{r4, r5, lr}
   2f334:	sub	sp, sp, #348	; 0x15c
   2f338:	mov	r5, r0
   2f33c:	mov	r0, sp
   2f340:	mov	r4, r2
   2f344:	bl	1dd98 <putc_unlocked@plt+0xca50>
   2f348:	mov	r2, sp
   2f34c:	mov	r0, r5
   2f350:	bl	2f1d4 <putc_unlocked@plt+0x1de8c>
   2f354:	mov	r1, r4
   2f358:	mov	r0, sp
   2f35c:	bl	2f194 <putc_unlocked@plt+0x1de4c>
   2f360:	add	sp, sp, #348	; 0x15c
   2f364:	pop	{r4, r5, pc}
   2f368:	push	{r4, r5, lr}
   2f36c:	sub	sp, sp, #348	; 0x15c
   2f370:	mov	r5, r0
   2f374:	mov	r0, sp
   2f378:	mov	r4, r2
   2f37c:	bl	1de58 <putc_unlocked@plt+0xcb10>
   2f380:	mov	r2, sp
   2f384:	mov	r0, r5
   2f388:	bl	2f1d4 <putc_unlocked@plt+0x1de8c>
   2f38c:	mov	r1, r4
   2f390:	mov	r0, sp
   2f394:	bl	2f1b4 <putc_unlocked@plt+0x1de6c>
   2f398:	add	sp, sp, #348	; 0x15c
   2f39c:	pop	{r4, r5, pc}
   2f3a0:	push	{r4, r5, r6, r7, r8, r9, lr}
   2f3a4:	mov	r6, r0
   2f3a8:	sub	sp, sp, #180	; 0xb4
   2f3ac:	ldr	r0, [pc, #192]	; 2f474 <putc_unlocked@plt+0x1e12c>
   2f3b0:	mov	r7, r1
   2f3b4:	bl	3509c <putc_unlocked@plt+0x23d54>
   2f3b8:	subs	r5, r0, #0
   2f3bc:	beq	2f414 <putc_unlocked@plt+0x1e0cc>
   2f3c0:	add	r0, sp, #4
   2f3c4:	bl	2f478 <putc_unlocked@plt+0x1e130>
   2f3c8:	mov	r9, #1
   2f3cc:	mov	r8, #32768	; 0x8000
   2f3d0:	mov	r4, #0
   2f3d4:	rsb	r2, r4, #32768	; 0x8000
   2f3d8:	add	r0, r5, r4
   2f3dc:	mov	r3, r6
   2f3e0:	mov	r1, r9
   2f3e4:	bl	112d0 <fread_unlocked@plt>
   2f3e8:	add	r4, r4, r0
   2f3ec:	cmp	r4, #32768	; 0x8000
   2f3f0:	beq	2f460 <putc_unlocked@plt+0x1e118>
   2f3f4:	cmp	r0, #0
   2f3f8:	mov	r0, r6
   2f3fc:	bne	2f41c <putc_unlocked@plt+0x1e0d4>
   2f400:	bl	1112c <ferror_unlocked@plt>
   2f404:	cmp	r0, #0
   2f408:	beq	2f428 <putc_unlocked@plt+0x1e0e0>
   2f40c:	mov	r0, r5
   2f410:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   2f414:	mov	r0, #1
   2f418:	b	2f458 <putc_unlocked@plt+0x1e110>
   2f41c:	bl	1130c <feof_unlocked@plt>
   2f420:	cmp	r0, #0
   2f424:	beq	2f3d4 <putc_unlocked@plt+0x1e08c>
   2f428:	cmp	r4, #0
   2f42c:	beq	2f440 <putc_unlocked@plt+0x1e0f8>
   2f430:	add	r2, sp, #4
   2f434:	mov	r1, r4
   2f438:	mov	r0, r5
   2f43c:	bl	31c5c <putc_unlocked@plt+0x20914>
   2f440:	mov	r1, r7
   2f444:	add	r0, sp, #4
   2f448:	bl	31bc0 <putc_unlocked@plt+0x20878>
   2f44c:	mov	r0, r5
   2f450:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   2f454:	mov	r0, #0
   2f458:	add	sp, sp, #180	; 0xb4
   2f45c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2f460:	add	r2, sp, #4
   2f464:	mov	r1, r8
   2f468:	mov	r0, r5
   2f46c:	bl	2f504 <putc_unlocked@plt+0x1e1bc>
   2f470:	b	2f3d0 <putc_unlocked@plt+0x1e088>
   2f474:	andeq	r8, r0, r8, asr #32
   2f478:	ldr	r3, [pc, #64]	; 2f4c0 <putc_unlocked@plt+0x1e178>
   2f47c:	ldr	r1, [pc, #64]	; 2f4c4 <putc_unlocked@plt+0x1e17c>
   2f480:	ldr	r2, [pc, #64]	; 2f4c8 <putc_unlocked@plt+0x1e180>
   2f484:	ldr	ip, [pc, #64]	; 2f4cc <putc_unlocked@plt+0x1e184>
   2f488:	stm	r0, {r1, r2, r3, ip}
   2f48c:	ldr	r3, [pc, #60]	; 2f4d0 <putc_unlocked@plt+0x1e188>
   2f490:	str	r3, [r0, #16]
   2f494:	ldr	r3, [pc, #56]	; 2f4d4 <putc_unlocked@plt+0x1e18c>
   2f498:	str	r3, [r0, #20]
   2f49c:	ldr	r3, [pc, #52]	; 2f4d8 <putc_unlocked@plt+0x1e190>
   2f4a0:	str	r3, [r0, #24]
   2f4a4:	ldr	r3, [pc, #48]	; 2f4dc <putc_unlocked@plt+0x1e194>
   2f4a8:	str	r3, [r0, #28]
   2f4ac:	mov	r3, #0
   2f4b0:	str	r3, [r0, #36]	; 0x24
   2f4b4:	str	r3, [r0, #32]
   2f4b8:	str	r3, [r0, #40]	; 0x28
   2f4bc:	bx	lr
   2f4c0:			; <UNDEFINED> instruction: 0x172442d7
   2f4c4:	orrvc	r1, r0, #116391936	; 0x6f00000
   2f4c8:	ldmdbmi	r4, {r0, r3, r4, r5, r7, r9, ip, sp, pc}
   2f4cc:	ble	fe2b0cd4 <optarg@@GLIBC_2.4+0xfe266b24>
   2f4d0:	stmdbge	pc!, {r2, r3, r4, r5, r7, ip, sp}^	; <UNPREDICTABLE>
   2f4d4:	ldrtne	r3, [r1], -sl, lsr #17
   2f4d8:	orr	lr, sp, #1232	; 0x4d0
   2f4dc:	rscslt	r0, fp, lr, asr #28
   2f4e0:	mov	r3, #0
   2f4e4:	ldr	r2, [r0, r3]
   2f4e8:	rev	r2, r2
   2f4ec:	str	r2, [r1, r3]
   2f4f0:	add	r3, r3, #4
   2f4f4:	cmp	r3, #32
   2f4f8:	bne	2f4e4 <putc_unlocked@plt+0x1e19c>
   2f4fc:	mov	r0, r1
   2f500:	bx	lr
   2f504:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f508:	sub	sp, sp, #148	; 0x94
   2f50c:	bic	r3, r1, #3
   2f510:	str	r2, [sp, #4]
   2f514:	ldr	r6, [sp, #4]
   2f518:	add	r3, r0, r3
   2f51c:	ldr	r8, [sp, #4]
   2f520:	ldr	r6, [r6, #32]
   2f524:	ldr	r4, [sp, #4]
   2f528:	str	r3, [sp, #76]	; 0x4c
   2f52c:	mov	r3, r2
   2f530:	add	r6, r1, r6
   2f534:	ldm	r2, {r7, sl, ip}
   2f538:	ldr	r5, [r3, #16]
   2f53c:	ldr	lr, [r3, #20]
   2f540:	ldr	r2, [r2, #12]
   2f544:	ldr	r3, [r3, #24]
   2f548:	ldr	r4, [r4, #28]
   2f54c:	str	r6, [r8, #32]
   2f550:	ldr	r8, [r8, #36]	; 0x24
   2f554:	str	r0, [sp, #72]	; 0x48
   2f558:	cmp	r1, r6
   2f55c:	movls	r1, r8
   2f560:	addhi	r1, r8, #1
   2f564:	ldr	r6, [sp, #4]
   2f568:	str	r1, [r6, #36]	; 0x24
   2f56c:	ldr	r1, [sp, #72]	; 0x48
   2f570:	ldr	r0, [sp, #76]	; 0x4c
   2f574:	cmp	r1, r0
   2f578:	bcc	2f584 <putc_unlocked@plt+0x1e23c>
   2f57c:	add	sp, sp, #148	; 0x94
   2f580:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f584:	mov	r1, #0
   2f588:	ldr	r0, [sp, #72]	; 0x48
   2f58c:	add	r6, sp, #80	; 0x50
   2f590:	ldr	r0, [r0, r1, lsl #2]
   2f594:	rev	r0, r0
   2f598:	str	r0, [r6, r1, lsl #2]
   2f59c:	add	r1, r1, #1
   2f5a0:	cmp	r1, #16
   2f5a4:	bne	2f588 <putc_unlocked@plt+0x1e240>
   2f5a8:	ldr	r1, [sp, #72]	; 0x48
   2f5ac:	ror	r8, r7, #20
   2f5b0:	add	r1, r1, #64	; 0x40
   2f5b4:	str	r1, [sp, #72]	; 0x48
   2f5b8:	ldr	r1, [pc, #4088]	; 305b8 <putc_unlocked@plt+0x1f270>
   2f5bc:	ldr	r6, [sp, #96]	; 0x60
   2f5c0:	add	r1, r5, r1
   2f5c4:	ldr	r0, [sp, #80]	; 0x50
   2f5c8:	add	r1, r1, r8
   2f5cc:	eor	r9, r7, sl
   2f5d0:	eor	r0, r0, r6
   2f5d4:	ror	r1, r1, #25
   2f5d8:	eor	r9, r9, ip
   2f5dc:	add	r2, r0, r2
   2f5e0:	add	r2, r9, r2
   2f5e4:	eor	r6, r8, r1
   2f5e8:	add	r6, r6, r2
   2f5ec:	ldr	r2, [sp, #80]	; 0x50
   2f5f0:	eor	fp, r5, lr
   2f5f4:	add	r0, r4, r2
   2f5f8:	eor	fp, fp, r3
   2f5fc:	add	fp, fp, r0
   2f600:	add	fp, r1, fp
   2f604:	ldr	r4, [sp, #100]	; 0x64
   2f608:	ror	r2, fp, #15
   2f60c:	eor	r2, r2, fp, ror #23
   2f610:	ldr	r1, [sp, #84]	; 0x54
   2f614:	eor	fp, fp, r2
   2f618:	ror	r9, sl, #23
   2f61c:	ldr	r2, [pc, #3992]	; 305bc <putc_unlocked@plt+0x1f274>
   2f620:	ror	r0, r6, #20
   2f624:	ror	r8, lr, #13
   2f628:	eor	r1, r1, r4
   2f62c:	eor	lr, r7, r9
   2f630:	eor	lr, lr, r6
   2f634:	add	r2, r0, r2
   2f638:	add	ip, r1, ip
   2f63c:	ldr	r1, [sp, #84]	; 0x54
   2f640:	add	ip, lr, ip
   2f644:	add	r2, r2, fp
   2f648:	eor	lr, r5, r8
   2f64c:	add	r3, r3, r1
   2f650:	eor	lr, lr, fp
   2f654:	ror	r2, r2, #25
   2f658:	add	lr, lr, r3
   2f65c:	add	lr, r2, lr
   2f660:	eor	r4, r0, r2
   2f664:	ror	r3, lr, #15
   2f668:	add	r4, r4, ip
   2f66c:	ror	r1, r7, #23
   2f670:	eor	r3, r3, lr, ror #23
   2f674:	ldr	r7, [sp, #104]	; 0x68
   2f678:	ldr	r2, [sp, #88]	; 0x58
   2f67c:	eor	lr, lr, r3
   2f680:	ldr	r3, [pc, #3896]	; 305c0 <putc_unlocked@plt+0x1f278>
   2f684:	ror	r0, r4, #20
   2f688:	eor	ip, r6, r1
   2f68c:	eor	r2, r2, r7
   2f690:	eor	ip, ip, r4
   2f694:	ror	r5, r5, #13
   2f698:	add	r3, r0, r3
   2f69c:	add	r9, r2, r9
   2f6a0:	ldr	r2, [sp, #88]	; 0x58
   2f6a4:	add	r9, ip, r9
   2f6a8:	add	r3, r3, lr
   2f6ac:	eor	ip, fp, r5
   2f6b0:	add	r8, r8, r2
   2f6b4:	eor	ip, ip, lr
   2f6b8:	ror	r3, r3, #25
   2f6bc:	add	ip, ip, r8
   2f6c0:	add	ip, r3, ip
   2f6c4:	eor	sl, r0, r3
   2f6c8:	ror	r3, ip, #15
   2f6cc:	add	sl, sl, r9
   2f6d0:	ldr	r7, [sp, #108]	; 0x6c
   2f6d4:	eor	r3, r3, ip, ror #23
   2f6d8:	ldr	r2, [sp, #92]	; 0x5c
   2f6dc:	eor	ip, ip, r3
   2f6e0:	ror	r6, r6, #23
   2f6e4:	ldr	r3, [pc, #3800]	; 305c4 <putc_unlocked@plt+0x1f27c>
   2f6e8:	ror	r0, sl, #20
   2f6ec:	eor	r8, r4, r6
   2f6f0:	eor	r2, r2, r7
   2f6f4:	eor	r8, r8, sl
   2f6f8:	ror	fp, fp, #13
   2f6fc:	add	r3, r0, r3
   2f700:	add	r1, r2, r1
   2f704:	ldr	r2, [sp, #92]	; 0x5c
   2f708:	add	r1, r8, r1
   2f70c:	add	r3, r3, ip
   2f710:	eor	r8, lr, fp
   2f714:	add	r5, r5, r2
   2f718:	eor	r8, r8, ip
   2f71c:	ror	r3, r3, #25
   2f720:	add	r8, r8, r5
   2f724:	add	r8, r3, r8
   2f728:	eor	r7, r0, r3
   2f72c:	ror	r3, r8, #15
   2f730:	add	r7, r7, r1
   2f734:	ldr	r2, [sp, #96]	; 0x60
   2f738:	eor	r3, r3, r8, ror #23
   2f73c:	ldr	r1, [sp, #112]	; 0x70
   2f740:	eor	r8, r8, r3
   2f744:	ror	r4, r4, #23
   2f748:	ldr	r3, [pc, #3704]	; 305c8 <putc_unlocked@plt+0x1f280>
   2f74c:	ror	r0, r7, #20
   2f750:	eor	r5, sl, r4
   2f754:	eor	r1, r2, r1
   2f758:	eor	r5, r5, r7
   2f75c:	ror	lr, lr, #13
   2f760:	add	r3, r0, r3
   2f764:	add	r6, r1, r6
   2f768:	ldr	r1, [sp, #96]	; 0x60
   2f76c:	add	r6, r5, r6
   2f770:	add	r3, r3, r8
   2f774:	eor	r5, ip, lr
   2f778:	add	fp, r1, fp
   2f77c:	eor	r5, r5, r8
   2f780:	ror	r3, r3, #25
   2f784:	add	r5, r5, fp
   2f788:	eor	r2, r0, r3
   2f78c:	add	r5, r3, r5
   2f790:	add	r2, r2, r6
   2f794:	ror	r3, r5, #15
   2f798:	ldr	r1, [pc, #3628]	; 305cc <putc_unlocked@plt+0x1f284>
   2f79c:	ror	r6, r2, #20
   2f7a0:	eor	r3, r3, r5, ror #23
   2f7a4:	eor	r5, r5, r3
   2f7a8:	ldr	r0, [sp, #116]	; 0x74
   2f7ac:	add	r1, r6, r1
   2f7b0:	ldr	r3, [sp, #100]	; 0x64
   2f7b4:	ror	sl, sl, #23
   2f7b8:	add	r1, r1, r5
   2f7bc:	eor	r9, r7, sl
   2f7c0:	eor	r3, r3, r0
   2f7c4:	ror	r1, r1, #25
   2f7c8:	eor	r9, r9, r2
   2f7cc:	add	r4, r3, r4
   2f7d0:	add	r4, r9, r4
   2f7d4:	eor	r0, r6, r1
   2f7d8:	add	r0, r0, r4
   2f7dc:	ror	ip, ip, #13
   2f7e0:	ldr	r4, [sp, #100]	; 0x64
   2f7e4:	eor	r3, r8, ip
   2f7e8:	add	lr, r4, lr
   2f7ec:	eor	r3, r3, r5
   2f7f0:	add	r3, r3, lr
   2f7f4:	add	r3, r1, r3
   2f7f8:	ldr	r9, [sp, #120]	; 0x78
   2f7fc:	ror	r1, r3, #15
   2f800:	eor	r1, r1, r3, ror #23
   2f804:	ldr	lr, [sp, #104]	; 0x68
   2f808:	eor	r3, r3, r1
   2f80c:	ror	r7, r7, #23
   2f810:	ldr	r1, [pc, #3512]	; 305d0 <putc_unlocked@plt+0x1f288>
   2f814:	ror	r6, r0, #20
   2f818:	eor	r4, r2, r7
   2f81c:	eor	lr, lr, r9
   2f820:	eor	r4, r4, r0
   2f824:	ror	r8, r8, #13
   2f828:	add	r1, r6, r1
   2f82c:	add	sl, lr, sl
   2f830:	ldr	lr, [sp, #104]	; 0x68
   2f834:	add	sl, r4, sl
   2f838:	add	r1, r1, r3
   2f83c:	eor	r4, r5, r8
   2f840:	add	ip, lr, ip
   2f844:	eor	r4, r4, r3
   2f848:	ror	r1, r1, #25
   2f84c:	add	r4, r4, ip
   2f850:	eor	r9, r6, r1
   2f854:	add	r4, r1, r4
   2f858:	add	r9, r9, sl
   2f85c:	ror	r1, r4, #15
   2f860:	ldr	ip, [pc, #3436]	; 305d4 <putc_unlocked@plt+0x1f28c>
   2f864:	ror	r6, r9, #20
   2f868:	eor	r1, r1, r4, ror #23
   2f86c:	eor	r4, r4, r1
   2f870:	add	ip, r6, ip
   2f874:	add	ip, ip, r4
   2f878:	ldr	r1, [sp, #108]	; 0x6c
   2f87c:	ldr	lr, [sp, #124]	; 0x7c
   2f880:	ror	ip, ip, #25
   2f884:	eor	lr, r1, lr
   2f888:	ror	r5, r5, #13
   2f88c:	eor	r1, r6, ip
   2f890:	ldr	r6, [sp, #108]	; 0x6c
   2f894:	ror	r2, r2, #23
   2f898:	add	r7, lr, r7
   2f89c:	eor	lr, r3, r5
   2f8a0:	eor	sl, r0, r2
   2f8a4:	add	r8, r6, r8
   2f8a8:	eor	lr, lr, r4
   2f8ac:	eor	sl, sl, r9
   2f8b0:	add	lr, lr, r8
   2f8b4:	add	r7, sl, r7
   2f8b8:	add	lr, ip, lr
   2f8bc:	add	r1, r1, r7
   2f8c0:	ror	ip, lr, #15
   2f8c4:	ldr	r7, [pc, #3340]	; 305d8 <putc_unlocked@plt+0x1f290>
   2f8c8:	ror	r8, r1, #20
   2f8cc:	eor	ip, ip, lr, ror #23
   2f8d0:	eor	lr, lr, ip
   2f8d4:	ldr	r6, [sp, #128]	; 0x80
   2f8d8:	add	r7, r8, r7
   2f8dc:	ldr	ip, [sp, #112]	; 0x70
   2f8e0:	ror	r0, r0, #23
   2f8e4:	add	r7, r7, lr
   2f8e8:	eor	sl, r9, r0
   2f8ec:	eor	ip, ip, r6
   2f8f0:	ror	r7, r7, #25
   2f8f4:	eor	sl, sl, r1
   2f8f8:	add	r2, ip, r2
   2f8fc:	add	r2, sl, r2
   2f900:	eor	r6, r8, r7
   2f904:	add	r6, r6, r2
   2f908:	ror	r3, r3, #13
   2f90c:	ldr	r2, [sp, #112]	; 0x70
   2f910:	eor	ip, r4, r3
   2f914:	add	r5, r2, r5
   2f918:	eor	ip, ip, lr
   2f91c:	add	ip, ip, r5
   2f920:	add	ip, r7, ip
   2f924:	ldr	r7, [pc, #3248]	; 305dc <putc_unlocked@plt+0x1f294>
   2f928:	ror	r2, ip, #15
   2f92c:	ror	r5, r6, #20
   2f930:	eor	r2, r2, ip, ror #23
   2f934:	eor	ip, ip, r2
   2f938:	ldr	sl, [sp, #132]	; 0x84
   2f93c:	add	r7, r5, r7
   2f940:	ldr	r2, [sp, #116]	; 0x74
   2f944:	ror	r9, r9, #23
   2f948:	add	r7, r7, ip
   2f94c:	eor	r8, r1, r9
   2f950:	eor	r2, r2, sl
   2f954:	ror	r7, r7, #25
   2f958:	eor	r8, r8, r6
   2f95c:	add	r0, r2, r0
   2f960:	add	r0, r8, r0
   2f964:	eor	fp, r5, r7
   2f968:	add	fp, fp, r0
   2f96c:	ror	r4, r4, #13
   2f970:	ldr	r0, [sp, #116]	; 0x74
   2f974:	eor	r2, lr, r4
   2f978:	add	r3, r0, r3
   2f97c:	eor	r2, r2, ip
   2f980:	add	r2, r2, r3
   2f984:	add	r2, r7, r2
   2f988:	ldr	r0, [pc, #3152]	; 305e0 <putc_unlocked@plt+0x1f298>
   2f98c:	ror	r3, r2, #15
   2f990:	ror	r5, fp, #20
   2f994:	eor	r3, r3, r2, ror #23
   2f998:	eor	r2, r2, r3
   2f99c:	add	r0, r5, r0
   2f9a0:	add	r0, r0, r2
   2f9a4:	ldr	r3, [sp, #120]	; 0x78
   2f9a8:	ldr	r8, [sp, #136]	; 0x88
   2f9ac:	ror	r0, r0, #25
   2f9b0:	eor	r3, r3, r8
   2f9b4:	eor	sl, r5, r0
   2f9b8:	ror	lr, lr, #13
   2f9bc:	ldr	r5, [sp, #120]	; 0x78
   2f9c0:	ror	r1, r1, #23
   2f9c4:	add	r9, r3, r9
   2f9c8:	eor	r3, ip, lr
   2f9cc:	eor	r7, r6, r1
   2f9d0:	add	r4, r5, r4
   2f9d4:	eor	r3, r3, r2
   2f9d8:	eor	r7, r7, fp
   2f9dc:	add	r3, r3, r4
   2f9e0:	add	r9, r7, r9
   2f9e4:	add	r3, r0, r3
   2f9e8:	add	sl, sl, r9
   2f9ec:	ror	r0, r3, #15
   2f9f0:	ldr	r5, [pc, #3052]	; 305e4 <putc_unlocked@plt+0x1f29c>
   2f9f4:	ror	r4, sl, #20
   2f9f8:	eor	r0, r0, r3, ror #23
   2f9fc:	eor	r3, r3, r0
   2fa00:	ldr	r7, [sp, #140]	; 0x8c
   2fa04:	add	r5, r4, r5
   2fa08:	ldr	r0, [sp, #124]	; 0x7c
   2fa0c:	ror	r6, r6, #23
   2fa10:	add	r5, r5, r3
   2fa14:	eor	r8, fp, r6
   2fa18:	eor	r0, r0, r7
   2fa1c:	eor	r8, r8, sl
   2fa20:	ror	r5, r5, #25
   2fa24:	add	r1, r0, r1
   2fa28:	add	r1, r8, r1
   2fa2c:	eor	r7, r4, r5
   2fa30:	add	r7, r7, r1
   2fa34:	ror	ip, ip, #13
   2fa38:	ldr	r1, [sp, #124]	; 0x7c
   2fa3c:	eor	r0, r2, ip
   2fa40:	add	lr, r1, lr
   2fa44:	eor	r0, r0, r3
   2fa48:	add	r0, r0, lr
   2fa4c:	ldr	r1, [sp, #80]	; 0x50
   2fa50:	ldr	lr, [sp, #108]	; 0x6c
   2fa54:	add	r5, r5, r0
   2fa58:	eor	lr, r1, lr
   2fa5c:	ldr	r1, [sp, #132]	; 0x84
   2fa60:	ldr	r8, [sp, #92]	; 0x5c
   2fa64:	ror	r0, r5, #15
   2fa68:	eor	r1, lr, r1, ror #17
   2fa6c:	ldr	lr, [sp, #120]	; 0x78
   2fa70:	eor	r0, r0, r5, ror #23
   2fa74:	ldr	r4, [pc, #2924]	; 305e8 <putc_unlocked@plt+0x1f2a0>
   2fa78:	eor	r0, r0, r5
   2fa7c:	eor	lr, lr, r8, ror #25
   2fa80:	ror	r5, r7, #20
   2fa84:	add	r4, r5, r4
   2fa88:	eor	lr, lr, r1
   2fa8c:	add	r4, r4, r0
   2fa90:	eor	lr, lr, r1, ror #17
   2fa94:	eor	lr, lr, r1, ror #9
   2fa98:	ldr	r1, [sp, #128]	; 0x80
   2fa9c:	ror	r4, r4, #25
   2faa0:	eor	r1, r1, lr
   2faa4:	eor	r8, r5, r4
   2faa8:	ror	r2, r2, #13
   2faac:	ldr	r5, [sp, #128]	; 0x80
   2fab0:	add	r6, r1, r6
   2fab4:	eor	r1, r3, r2
   2fab8:	add	ip, r5, ip
   2fabc:	eor	r1, r1, r0
   2fac0:	add	r1, r1, ip
   2fac4:	ldr	r5, [sp, #112]	; 0x70
   2fac8:	ldr	ip, [sp, #84]	; 0x54
   2facc:	ror	fp, fp, #23
   2fad0:	eor	r9, sl, fp
   2fad4:	eor	ip, ip, r5
   2fad8:	ldr	r5, [sp, #136]	; 0x88
   2fadc:	eor	r9, r9, r7
   2fae0:	add	r4, r4, r1
   2fae4:	add	r6, r9, r6
   2fae8:	ldr	r9, [sp, #96]	; 0x60
   2faec:	eor	ip, ip, r5, ror #17
   2faf0:	ldr	r5, [sp, #124]	; 0x7c
   2faf4:	ror	r1, r4, #15
   2faf8:	add	r8, r8, r6
   2fafc:	eor	r1, r1, r4, ror #23
   2fb00:	eor	r5, r5, r9, ror #25
   2fb04:	eor	r1, r1, r4
   2fb08:	eor	r5, r5, ip
   2fb0c:	ldr	r4, [pc, #2776]	; 305ec <putc_unlocked@plt+0x1f2a4>
   2fb10:	ror	r6, r8, #20
   2fb14:	eor	r5, r5, ip, ror #17
   2fb18:	eor	ip, r5, ip, ror #9
   2fb1c:	add	r4, r6, r4
   2fb20:	str	ip, [sp, #8]
   2fb24:	add	r4, r4, r1
   2fb28:	ldr	r5, [sp, #8]
   2fb2c:	ldr	ip, [sp, #132]	; 0x84
   2fb30:	ror	r4, r4, #25
   2fb34:	eor	ip, ip, r5
   2fb38:	ror	sl, sl, #23
   2fb3c:	eor	r5, r6, r4
   2fb40:	ror	r3, r3, #13
   2fb44:	ldr	r6, [sp, #132]	; 0x84
   2fb48:	eor	r9, r7, sl
   2fb4c:	add	fp, ip, fp
   2fb50:	eor	ip, r0, r3
   2fb54:	eor	r9, r9, r8
   2fb58:	add	r2, r6, r2
   2fb5c:	eor	ip, ip, r1
   2fb60:	add	fp, r9, fp
   2fb64:	add	ip, ip, r2
   2fb68:	ldr	r9, [sp, #116]	; 0x74
   2fb6c:	ldr	r2, [sp, #88]	; 0x58
   2fb70:	add	r5, r5, fp
   2fb74:	eor	r2, r2, r9
   2fb78:	ldr	r9, [sp, #140]	; 0x8c
   2fb7c:	add	r4, r4, ip
   2fb80:	ldr	fp, [sp, #100]	; 0x64
   2fb84:	eor	r2, r2, r9, ror #17
   2fb88:	ldr	r9, [sp, #128]	; 0x80
   2fb8c:	ror	ip, r4, #15
   2fb90:	eor	ip, ip, r4, ror #23
   2fb94:	eor	r9, r9, fp, ror #25
   2fb98:	eor	ip, ip, r4
   2fb9c:	eor	r9, r9, r2
   2fba0:	ldr	r4, [pc, #2632]	; 305f0 <putc_unlocked@plt+0x1f2a8>
   2fba4:	ror	r6, r5, #20
   2fba8:	eor	r9, r9, r2, ror #17
   2fbac:	eor	r2, r9, r2, ror #9
   2fbb0:	add	r4, r6, r4
   2fbb4:	str	r2, [sp, #12]
   2fbb8:	add	r4, r4, ip
   2fbbc:	ldr	r9, [sp, #12]
   2fbc0:	ldr	r2, [sp, #136]	; 0x88
   2fbc4:	ror	r4, r4, #25
   2fbc8:	eor	r2, r2, r9
   2fbcc:	ror	r0, r0, #13
   2fbd0:	eor	r9, r6, r4
   2fbd4:	ldr	r6, [sp, #136]	; 0x88
   2fbd8:	add	sl, r2, sl
   2fbdc:	eor	r2, r1, r0
   2fbe0:	eor	r2, r2, ip
   2fbe4:	add	r3, r6, r3
   2fbe8:	add	r3, r2, r3
   2fbec:	add	r4, r4, r3
   2fbf0:	ldr	r2, [sp, #92]	; 0x5c
   2fbf4:	ror	r3, r4, #15
   2fbf8:	eor	r3, r3, r4, ror #23
   2fbfc:	eor	r3, r3, r4
   2fc00:	ldr	r4, [sp, #120]	; 0x78
   2fc04:	ror	r7, r7, #23
   2fc08:	eor	r6, r2, r4
   2fc0c:	ldr	r4, [sp, #104]	; 0x68
   2fc10:	ldr	r2, [sp, #132]	; 0x84
   2fc14:	eor	r6, r6, lr, ror #17
   2fc18:	eor	r2, r2, r4, ror #25
   2fc1c:	eor	r2, r2, r6
   2fc20:	eor	r2, r2, r6, ror #17
   2fc24:	eor	fp, r8, r7
   2fc28:	eor	r2, r2, r6, ror #9
   2fc2c:	str	r2, [sp, #16]
   2fc30:	eor	fp, fp, r5
   2fc34:	add	sl, fp, sl
   2fc38:	ldr	r4, [sp, #16]
   2fc3c:	ldr	r2, [sp, #140]	; 0x8c
   2fc40:	add	r9, r9, sl
   2fc44:	ror	r8, r8, #23
   2fc48:	eor	r6, r5, r8
   2fc4c:	eor	r2, r2, r4
   2fc50:	ldr	sl, [pc, #2460]	; 305f4 <putc_unlocked@plt+0x1f2ac>
   2fc54:	ror	fp, r9, #20
   2fc58:	eor	r6, r6, r9
   2fc5c:	add	r7, r2, r7
   2fc60:	add	r7, r6, r7
   2fc64:	ror	r1, r1, #13
   2fc68:	ldr	r6, [sp, #140]	; 0x8c
   2fc6c:	add	sl, fp, sl
   2fc70:	eor	r2, ip, r1
   2fc74:	add	sl, sl, r3
   2fc78:	add	r0, r6, r0
   2fc7c:	eor	r2, r2, r3
   2fc80:	ror	sl, sl, #25
   2fc84:	add	r2, r2, r0
   2fc88:	add	r2, sl, r2
   2fc8c:	ldr	r6, [sp, #124]	; 0x7c
   2fc90:	ror	r0, r2, #15
   2fc94:	eor	r0, r0, r2, ror #23
   2fc98:	eor	r2, r2, r0
   2fc9c:	ldr	r0, [sp, #96]	; 0x60
   2fca0:	eor	r4, fp, sl
   2fca4:	eor	r0, r0, r6
   2fca8:	ldr	r6, [sp, #8]
   2fcac:	add	r4, r4, r7
   2fcb0:	ldr	fp, [sp, #108]	; 0x6c
   2fcb4:	eor	r0, r0, r6, ror #17
   2fcb8:	ldr	r7, [pc, #2452]	; 30654 <putc_unlocked@plt+0x1f30c>
   2fcbc:	ldr	r6, [sp, #136]	; 0x88
   2fcc0:	ror	sl, r4, #20
   2fcc4:	add	r7, sl, r7
   2fcc8:	eor	r6, r6, fp, ror #25
   2fccc:	ror	r5, r5, #23
   2fcd0:	add	r7, r7, r2
   2fcd4:	eor	r6, r6, r0
   2fcd8:	orr	fp, r9, r5
   2fcdc:	eor	r6, r6, r0, ror #17
   2fce0:	ror	ip, ip, #13
   2fce4:	eor	r0, r6, r0, ror #9
   2fce8:	add	r1, lr, r1
   2fcec:	and	r6, fp, r4
   2fcf0:	ror	r7, r7, #25
   2fcf4:	and	fp, r9, r5
   2fcf8:	orr	fp, r6, fp
   2fcfc:	eor	r6, sl, r7
   2fd00:	add	r7, r1, r7
   2fd04:	eor	r1, r3, ip
   2fd08:	and	r1, r1, r2
   2fd0c:	eor	r1, r1, ip
   2fd10:	add	r1, r1, r7
   2fd14:	str	r0, [sp, #20]
   2fd18:	eor	r0, lr, r0
   2fd1c:	add	r8, r0, r8
   2fd20:	ror	r0, r1, #15
   2fd24:	eor	r0, r0, r1, ror #23
   2fd28:	eor	r1, r1, r0
   2fd2c:	ldr	r7, [sp, #128]	; 0x80
   2fd30:	ldr	r0, [sp, #100]	; 0x64
   2fd34:	add	r8, fp, r8
   2fd38:	eor	r0, r0, r7
   2fd3c:	ldr	r7, [sp, #12]
   2fd40:	ldr	fp, [sp, #112]	; 0x70
   2fd44:	ror	r9, r9, #23
   2fd48:	eor	r0, r0, r7, ror #17
   2fd4c:	ldr	r7, [sp, #140]	; 0x8c
   2fd50:	add	r6, r6, r8
   2fd54:	eor	r7, r7, fp, ror #25
   2fd58:	eor	r7, r7, r0
   2fd5c:	eor	r7, r7, r0, ror #17
   2fd60:	orr	fp, r4, r9
   2fd64:	eor	r0, r7, r0, ror #9
   2fd68:	str	r0, [sp, #24]
   2fd6c:	and	r7, fp, r6
   2fd70:	and	fp, r4, r9
   2fd74:	orr	fp, r7, fp
   2fd78:	ldr	r0, [sp, #8]
   2fd7c:	ldr	r7, [sp, #24]
   2fd80:	ldr	r8, [pc, #2256]	; 30658 <putc_unlocked@plt+0x1f310>
   2fd84:	ror	sl, r6, #20
   2fd88:	eor	r0, r0, r7
   2fd8c:	add	r8, sl, r8
   2fd90:	add	r8, r8, r1
   2fd94:	add	r5, r0, r5
   2fd98:	ldr	r0, [sp, #8]
   2fd9c:	ror	r3, r3, #13
   2fda0:	add	ip, r0, ip
   2fda4:	ror	r8, r8, #25
   2fda8:	eor	r7, sl, r8
   2fdac:	add	r8, ip, r8
   2fdb0:	eor	ip, r2, r3
   2fdb4:	and	ip, ip, r1
   2fdb8:	eor	ip, ip, r3
   2fdbc:	add	ip, ip, r8
   2fdc0:	ldr	r8, [sp, #132]	; 0x84
   2fdc4:	ror	r0, ip, #15
   2fdc8:	eor	r0, r0, ip, ror #23
   2fdcc:	eor	ip, ip, r0
   2fdd0:	ldr	r0, [sp, #104]	; 0x68
   2fdd4:	add	r5, fp, r5
   2fdd8:	eor	r8, r0, r8
   2fddc:	ldr	r0, [sp, #16]
   2fde0:	ror	r4, r4, #23
   2fde4:	add	r7, r7, r5
   2fde8:	eor	r8, r8, r0, ror #17
   2fdec:	ldr	r0, [sp, #116]	; 0x74
   2fdf0:	orr	fp, r6, r4
   2fdf4:	ldr	r5, [pc, #2144]	; 3065c <putc_unlocked@plt+0x1f314>
   2fdf8:	eor	r0, lr, r0, ror #25
   2fdfc:	eor	r0, r0, r8
   2fe00:	eor	r0, r0, r8, ror #17
   2fe04:	eor	r0, r0, r8, ror #9
   2fe08:	str	r0, [sp, #28]
   2fe0c:	and	r0, fp, r7
   2fe10:	and	fp, r6, r4
   2fe14:	orr	fp, r0, fp
   2fe18:	ldr	r8, [sp, #28]
   2fe1c:	ldr	r0, [sp, #12]
   2fe20:	ror	sl, r7, #20
   2fe24:	eor	r8, r0, r8
   2fe28:	add	r5, sl, r5
   2fe2c:	add	r5, r5, ip
   2fe30:	add	r9, r8, r9
   2fe34:	ldr	r8, [sp, #12]
   2fe38:	ror	r2, r2, #13
   2fe3c:	ror	r5, r5, #25
   2fe40:	add	r3, r8, r3
   2fe44:	eor	r0, sl, r5
   2fe48:	add	r3, r3, r5
   2fe4c:	eor	r5, r1, r2
   2fe50:	and	r5, r5, ip
   2fe54:	eor	r5, r5, r2
   2fe58:	add	r5, r5, r3
   2fe5c:	ldr	sl, [sp, #136]	; 0x88
   2fe60:	ror	r3, r5, #15
   2fe64:	eor	r3, r3, r5, ror #23
   2fe68:	eor	r5, r5, r3
   2fe6c:	ldr	r3, [sp, #108]	; 0x6c
   2fe70:	add	r9, fp, r9
   2fe74:	eor	r3, r3, sl
   2fe78:	ldr	sl, [sp, #20]
   2fe7c:	ldr	fp, [sp, #120]	; 0x78
   2fe80:	ror	r6, r6, #23
   2fe84:	eor	r3, r3, sl, ror #17
   2fe88:	ldr	sl, [sp, #8]
   2fe8c:	add	r0, r0, r9
   2fe90:	eor	sl, sl, fp, ror #25
   2fe94:	eor	sl, sl, r3
   2fe98:	eor	sl, sl, r3, ror #17
   2fe9c:	eor	r3, sl, r3, ror #9
   2fea0:	orr	sl, r7, r6
   2fea4:	str	r3, [sp, #32]
   2fea8:	and	r3, sl, r0
   2feac:	and	sl, r7, r6
   2feb0:	orr	sl, r3, sl
   2feb4:	ldr	fp, [sp, #32]
   2feb8:	ldr	r3, [sp, #16]
   2febc:	ldr	r8, [pc, #1948]	; 30660 <putc_unlocked@plt+0x1f318>
   2fec0:	ror	r9, r0, #20
   2fec4:	eor	r3, r3, fp
   2fec8:	add	r8, r9, r8
   2fecc:	add	r8, r8, r5
   2fed0:	add	r4, r3, r4
   2fed4:	ldr	r3, [sp, #16]
   2fed8:	ror	r1, r1, #13
   2fedc:	add	r2, r3, r2
   2fee0:	ror	r8, r8, #25
   2fee4:	eor	r9, r9, r8
   2fee8:	add	r8, r2, r8
   2feec:	eor	r2, ip, r1
   2fef0:	and	r2, r2, r5
   2fef4:	eor	r2, r2, r1
   2fef8:	add	r2, r2, r8
   2fefc:	ldr	r8, [sp, #140]	; 0x8c
   2ff00:	ror	r3, r2, #15
   2ff04:	eor	r3, r3, r2, ror #23
   2ff08:	eor	r2, r2, r3
   2ff0c:	ldr	r3, [sp, #112]	; 0x70
   2ff10:	add	r4, sl, r4
   2ff14:	add	r4, r9, r4
   2ff18:	eor	r9, r3, r8
   2ff1c:	ldr	r3, [sp, #24]
   2ff20:	ldr	r8, [sp, #124]	; 0x7c
   2ff24:	ror	r7, r7, #23
   2ff28:	eor	r9, r9, r3, ror #17
   2ff2c:	ldr	r3, [sp, #12]
   2ff30:	ldr	sl, [pc, #1836]	; 30664 <putc_unlocked@plt+0x1f31c>
   2ff34:	eor	r3, r3, r8, ror #25
   2ff38:	eor	r3, r3, r9
   2ff3c:	eor	r3, r3, r9, ror #17
   2ff40:	eor	r3, r3, r9, ror #9
   2ff44:	orr	r9, r0, r7
   2ff48:	and	r8, r9, r4
   2ff4c:	str	r3, [sp, #36]	; 0x24
   2ff50:	and	r9, r0, r7
   2ff54:	orr	r9, r8, r9
   2ff58:	ldr	r3, [sp, #20]
   2ff5c:	ldr	r8, [sp, #36]	; 0x24
   2ff60:	ror	fp, r4, #20
   2ff64:	eor	r3, r3, r8
   2ff68:	add	sl, fp, sl
   2ff6c:	add	r6, r3, r6
   2ff70:	ldr	r3, [sp, #20]
   2ff74:	ror	ip, ip, #13
   2ff78:	add	sl, sl, r2
   2ff7c:	add	r1, r3, r1
   2ff80:	eor	r3, r5, ip
   2ff84:	ror	sl, sl, #25
   2ff88:	and	r3, r3, r2
   2ff8c:	eor	r8, fp, sl
   2ff90:	eor	r3, r3, ip
   2ff94:	add	sl, r1, sl
   2ff98:	add	r3, r3, sl
   2ff9c:	ldr	sl, [sp, #28]
   2ffa0:	ror	r1, r3, #15
   2ffa4:	eor	r1, r1, r3, ror #23
   2ffa8:	eor	r3, r3, r1
   2ffac:	ldr	r1, [sp, #116]	; 0x74
   2ffb0:	ldr	fp, [sp, #128]	; 0x80
   2ffb4:	eor	r1, r1, lr
   2ffb8:	eor	r1, r1, sl, ror #17
   2ffbc:	ldr	sl, [sp, #16]
   2ffc0:	add	r6, r9, r6
   2ffc4:	eor	sl, sl, fp, ror #25
   2ffc8:	eor	sl, sl, r1
   2ffcc:	ror	r0, r0, #23
   2ffd0:	eor	sl, sl, r1, ror #17
   2ffd4:	add	r8, r8, r6
   2ffd8:	eor	r1, sl, r1, ror #9
   2ffdc:	orr	sl, r4, r0
   2ffe0:	str	r1, [sp, #40]	; 0x28
   2ffe4:	and	r1, sl, r8
   2ffe8:	and	sl, r4, r0
   2ffec:	orr	sl, r1, sl
   2fff0:	ldr	fp, [sp, #40]	; 0x28
   2fff4:	ldr	r1, [sp, #24]
   2fff8:	ldr	r6, [pc, #1640]	; 30668 <putc_unlocked@plt+0x1f320>
   2fffc:	eor	r1, r1, fp
   30000:	add	r7, r1, r7
   30004:	ldr	r1, [sp, #24]
   30008:	ror	r9, r8, #20
   3000c:	add	r6, r9, r6
   30010:	add	r7, sl, r7
   30014:	add	ip, r1, ip
   30018:	ldr	sl, [sp, #8]
   3001c:	ldr	r1, [sp, #120]	; 0x78
   30020:	add	r6, r6, r3
   30024:	eor	r1, r1, sl
   30028:	ldr	sl, [sp, #32]
   3002c:	ror	r5, r5, #13
   30030:	ror	r6, r6, #25
   30034:	eor	r9, r9, r6
   30038:	add	ip, ip, r6
   3003c:	ldr	fp, [sp, #132]	; 0x84
   30040:	eor	r6, r2, r5
   30044:	eor	r1, r1, sl, ror #17
   30048:	and	r6, r6, r3
   3004c:	ldr	sl, [sp, #20]
   30050:	eor	r6, r6, r5
   30054:	add	r6, r6, ip
   30058:	eor	sl, sl, fp, ror #25
   3005c:	eor	sl, sl, r1
   30060:	ror	r4, r4, #23
   30064:	ror	ip, r6, #15
   30068:	eor	sl, sl, r1, ror #17
   3006c:	add	r7, r9, r7
   30070:	orr	fp, r8, r4
   30074:	eor	r1, sl, r1, ror #9
   30078:	eor	ip, ip, r6, ror #23
   3007c:	eor	r6, r6, ip
   30080:	and	sl, fp, r7
   30084:	str	r1, [sp, #44]	; 0x2c
   30088:	and	fp, r8, r4
   3008c:	ldr	ip, [pc, #1496]	; 3066c <putc_unlocked@plt+0x1f324>
   30090:	ror	r9, r7, #20
   30094:	orr	fp, sl, fp
   30098:	ldr	r1, [sp, #28]
   3009c:	ldr	sl, [sp, #44]	; 0x2c
   300a0:	add	ip, r9, ip
   300a4:	eor	r1, r1, sl
   300a8:	add	ip, ip, r6
   300ac:	add	r0, r1, r0
   300b0:	ldr	r1, [sp, #28]
   300b4:	ror	ip, ip, #25
   300b8:	eor	sl, r9, ip
   300bc:	add	r5, r1, r5
   300c0:	ldr	r9, [sp, #12]
   300c4:	ldr	r1, [sp, #124]	; 0x7c
   300c8:	add	r0, fp, r0
   300cc:	eor	r1, r1, r9
   300d0:	ldr	r9, [sp, #36]	; 0x24
   300d4:	ldr	fp, [sp, #136]	; 0x88
   300d8:	ror	r2, r2, #13
   300dc:	eor	r1, r1, r9, ror #17
   300e0:	ldr	r9, [sp, #24]
   300e4:	add	ip, r5, ip
   300e8:	eor	r5, r3, r2
   300ec:	and	r5, r5, r6
   300f0:	eor	r9, r9, fp, ror #25
   300f4:	eor	r5, r5, r2
   300f8:	eor	r9, r9, r1
   300fc:	add	ip, r5, ip
   30100:	ror	r8, r8, #23
   30104:	eor	r9, r9, r1, ror #17
   30108:	add	sl, sl, r0
   3010c:	orr	fp, r7, r8
   30110:	eor	r1, r9, r1, ror #9
   30114:	str	r1, [sp, #48]	; 0x30
   30118:	and	r9, fp, sl
   3011c:	ror	r5, ip, #15
   30120:	and	fp, r7, r8
   30124:	orr	fp, r9, fp
   30128:	eor	r5, r5, ip, ror #23
   3012c:	ldr	r9, [sp, #48]	; 0x30
   30130:	ldr	r1, [sp, #32]
   30134:	ldr	r0, [pc, #1332]	; 30670 <putc_unlocked@plt+0x1f328>
   30138:	eor	ip, ip, r5
   3013c:	ror	r5, sl, #20
   30140:	eor	r1, r1, r9
   30144:	add	r0, r5, r0
   30148:	add	r0, r0, ip
   3014c:	add	r4, r1, r4
   30150:	ldr	r1, [sp, #32]
   30154:	ror	r3, r3, #13
   30158:	ror	r0, r0, #25
   3015c:	add	r2, r1, r2
   30160:	eor	r9, r5, r0
   30164:	add	r2, r2, r0
   30168:	eor	r0, r6, r3
   3016c:	and	r0, r0, ip
   30170:	eor	r0, r0, r3
   30174:	add	r0, r0, r2
   30178:	ldr	r1, [sp, #16]
   3017c:	ror	r2, r0, #15
   30180:	eor	r2, r2, r0, ror #23
   30184:	eor	r0, r0, r2
   30188:	ldr	r2, [sp, #128]	; 0x80
   3018c:	add	r4, fp, r4
   30190:	eor	r2, r2, r1
   30194:	ldr	r1, [sp, #40]	; 0x28
   30198:	ldr	fp, [sp, #140]	; 0x8c
   3019c:	ror	r7, r7, #23
   301a0:	eor	r2, r2, r1, ror #17
   301a4:	ldr	r1, [sp, #28]
   301a8:	add	r9, r9, r4
   301ac:	eor	r1, r1, fp, ror #25
   301b0:	eor	r1, r1, r2
   301b4:	eor	r1, r1, r2, ror #17
   301b8:	eor	r2, r1, r2, ror #9
   301bc:	orr	r1, sl, r7
   301c0:	str	r2, [sp, #52]	; 0x34
   301c4:	and	r2, r1, r9
   301c8:	and	r1, sl, r7
   301cc:	orr	r1, r2, r1
   301d0:	ldr	fp, [sp, #52]	; 0x34
   301d4:	ldr	r2, [sp, #36]	; 0x24
   301d8:	ldr	r4, [pc, #1172]	; 30674 <putc_unlocked@plt+0x1f32c>
   301dc:	ror	r5, r9, #20
   301e0:	eor	r2, r2, fp
   301e4:	add	r4, r5, r4
   301e8:	ror	r6, r6, #13
   301ec:	add	r4, r4, r0
   301f0:	add	r8, r2, r8
   301f4:	ldr	r2, [sp, #36]	; 0x24
   301f8:	add	r8, r1, r8
   301fc:	eor	r1, ip, r6
   30200:	add	r3, r2, r3
   30204:	ror	r4, r4, #25
   30208:	and	r1, r1, r0
   3020c:	eor	r5, r5, r4
   30210:	eor	r1, r1, r6
   30214:	add	r4, r3, r4
   30218:	add	r1, r1, r4
   3021c:	ldr	r2, [sp, #20]
   30220:	ror	r3, r1, #15
   30224:	eor	r3, r3, r1, ror #23
   30228:	eor	r1, r1, r3
   3022c:	ldr	r3, [sp, #132]	; 0x84
   30230:	ror	sl, sl, #23
   30234:	eor	r3, r3, r2
   30238:	ldr	r2, [sp, #44]	; 0x2c
   3023c:	add	r8, r5, r8
   30240:	ldr	r4, [pc, #944]	; 305f8 <putc_unlocked@plt+0x1f2b0>
   30244:	eor	r3, r3, r2, ror #17
   30248:	ldr	r2, [sp, #32]
   3024c:	ror	r5, r8, #20
   30250:	eor	r2, r2, lr, ror #25
   30254:	eor	r2, r2, r3
   30258:	eor	r2, r2, r3, ror #17
   3025c:	eor	r3, r2, r3, ror #9
   30260:	orr	r2, r9, sl
   30264:	str	r3, [sp, #56]	; 0x38
   30268:	and	r3, r2, r8
   3026c:	and	r2, r9, sl
   30270:	orr	r2, r3, r2
   30274:	ldr	fp, [sp, #56]	; 0x38
   30278:	ldr	r3, [sp, #40]	; 0x28
   3027c:	add	r4, r5, r4
   30280:	eor	r3, r3, fp
   30284:	ror	ip, ip, #13
   30288:	add	r4, r4, r1
   3028c:	add	r7, r3, r7
   30290:	ldr	r3, [sp, #40]	; 0x28
   30294:	add	r7, r2, r7
   30298:	eor	r2, r0, ip
   3029c:	add	r6, r3, r6
   302a0:	ror	r4, r4, #25
   302a4:	and	r2, r2, r1
   302a8:	eor	r5, r5, r4
   302ac:	eor	r2, r2, ip
   302b0:	add	r4, r6, r4
   302b4:	add	r2, r2, r4
   302b8:	ldr	r4, [sp, #24]
   302bc:	ror	r3, r2, #15
   302c0:	eor	r3, r3, r2, ror #23
   302c4:	eor	r2, r2, r3
   302c8:	ldr	r3, [sp, #136]	; 0x88
   302cc:	add	r7, r5, r7
   302d0:	eor	r5, r3, r4
   302d4:	ldr	r3, [sp, #48]	; 0x30
   302d8:	ldr	r4, [sp, #8]
   302dc:	ror	r9, r9, #23
   302e0:	eor	r5, r5, r3, ror #17
   302e4:	ldr	r3, [sp, #36]	; 0x24
   302e8:	ldr	r6, [pc, #780]	; 305fc <putc_unlocked@plt+0x1f2b4>
   302ec:	eor	r3, r3, r4, ror #25
   302f0:	eor	r3, r3, r5
   302f4:	eor	r3, r3, r5, ror #17
   302f8:	eor	r3, r3, r5, ror #9
   302fc:	orr	r5, r8, r9
   30300:	ror	fp, r7, #20
   30304:	and	r4, r5, r7
   30308:	and	r5, r8, r9
   3030c:	str	r3, [sp, #60]	; 0x3c
   30310:	orr	r5, r4, r5
   30314:	add	r6, fp, r6
   30318:	ldr	r4, [sp, #60]	; 0x3c
   3031c:	ldr	r3, [sp, #44]	; 0x2c
   30320:	add	r6, r6, r2
   30324:	eor	r3, r3, r4
   30328:	ror	r6, r6, #25
   3032c:	add	sl, r3, sl
   30330:	add	sl, r5, sl
   30334:	eor	r4, fp, r6
   30338:	add	r4, r4, sl
   3033c:	ldr	r5, [sp, #140]	; 0x8c
   30340:	ldr	sl, [sp, #28]
   30344:	ldr	r3, [sp, #44]	; 0x2c
   30348:	eor	r5, r5, sl
   3034c:	ldr	sl, [sp, #52]	; 0x34
   30350:	ror	r0, r0, #13
   30354:	add	r3, r3, ip
   30358:	add	r6, r3, r6
   3035c:	ldr	fp, [sp, #12]
   30360:	eor	r3, r1, r0
   30364:	eor	r5, r5, sl, ror #17
   30368:	and	r3, r3, r2
   3036c:	ldr	sl, [sp, #40]	; 0x28
   30370:	eor	r3, r3, r0
   30374:	add	r3, r3, r6
   30378:	eor	sl, sl, fp, ror #25
   3037c:	eor	sl, sl, r5
   30380:	ror	r8, r8, #23
   30384:	ror	ip, r3, #15
   30388:	eor	sl, sl, r5, ror #17
   3038c:	eor	r5, sl, r5, ror #9
   30390:	eor	ip, ip, r3, ror #23
   30394:	orr	sl, r7, r8
   30398:	ldr	r6, [pc, #608]	; 30600 <putc_unlocked@plt+0x1f2b8>
   3039c:	eor	r3, r3, ip
   303a0:	str	r5, [sp, #64]	; 0x40
   303a4:	ror	ip, r4, #20
   303a8:	and	r5, sl, r4
   303ac:	and	sl, r7, r8
   303b0:	orr	sl, r5, sl
   303b4:	ldr	fp, [sp, #64]	; 0x40
   303b8:	add	r6, ip, r6
   303bc:	ldr	r5, [sp, #48]	; 0x30
   303c0:	add	r6, r6, r3
   303c4:	eor	r5, r5, fp
   303c8:	ror	r6, r6, #25
   303cc:	add	r9, r5, r9
   303d0:	add	r9, sl, r9
   303d4:	eor	ip, ip, r6
   303d8:	add	ip, ip, r9
   303dc:	ldr	r9, [sp, #32]
   303e0:	ldr	sl, [sp, #16]
   303e4:	eor	lr, lr, r9
   303e8:	ldr	r9, [sp, #56]	; 0x38
   303ec:	ldr	r5, [sp, #48]	; 0x30
   303f0:	ror	r7, r7, #23
   303f4:	eor	lr, lr, r9, ror #17
   303f8:	ldr	r9, [sp, #44]	; 0x2c
   303fc:	ror	r1, r1, #13
   30400:	eor	r9, r9, sl, ror #25
   30404:	eor	r9, r9, lr
   30408:	eor	r9, r9, lr, ror #17
   3040c:	eor	lr, r9, lr, ror #9
   30410:	add	r0, r5, r0
   30414:	orr	r9, r4, r7
   30418:	add	r0, r0, r6
   3041c:	str	lr, [sp, #68]	; 0x44
   30420:	eor	r6, r2, r1
   30424:	and	lr, r9, ip
   30428:	and	r9, r4, r7
   3042c:	orr	r9, lr, r9
   30430:	ldr	sl, [sp, #68]	; 0x44
   30434:	and	r6, r6, r3
   30438:	ldr	lr, [sp, #52]	; 0x34
   3043c:	eor	r6, r6, r1
   30440:	add	r6, r6, r0
   30444:	eor	lr, lr, sl
   30448:	add	r8, lr, r8
   3044c:	ldr	lr, [sp, #52]	; 0x34
   30450:	ror	r0, r6, #15
   30454:	add	r8, r9, r8
   30458:	add	r1, lr, r1
   3045c:	ldr	r9, [sp, #36]	; 0x24
   30460:	ldr	lr, [sp, #8]
   30464:	eor	r0, r0, r6, ror #23
   30468:	ldr	r5, [pc, #404]	; 30604 <putc_unlocked@plt+0x1f2bc>
   3046c:	eor	r6, r6, r0
   30470:	ror	r0, ip, #20
   30474:	add	r5, r0, r5
   30478:	eor	lr, lr, r9
   3047c:	ldr	r9, [sp, #60]	; 0x3c
   30480:	add	r5, r5, r6
   30484:	ldr	sl, [sp, #20]
   30488:	eor	lr, lr, r9, ror #17
   3048c:	ror	r2, r2, #13
   30490:	ror	r5, r5, #25
   30494:	ldr	r9, [sp, #48]	; 0x30
   30498:	eor	r0, r0, r5
   3049c:	add	r5, r1, r5
   304a0:	eor	r1, r3, r2
   304a4:	and	r1, r1, r6
   304a8:	eor	r9, r9, sl, ror #25
   304ac:	eor	r1, r1, r2
   304b0:	eor	r9, r9, lr
   304b4:	add	r1, r1, r5
   304b8:	ror	r4, r4, #23
   304bc:	eor	r9, r9, lr, ror #17
   304c0:	add	r0, r0, r8
   304c4:	eor	lr, r9, lr, ror #9
   304c8:	orr	r9, ip, r4
   304cc:	str	lr, [sp, #8]
   304d0:	ror	r5, r1, #15
   304d4:	and	lr, r9, r0
   304d8:	and	r9, ip, r4
   304dc:	orr	r9, lr, r9
   304e0:	ldr	sl, [sp, #8]
   304e4:	eor	r5, r5, r1, ror #23
   304e8:	ldr	lr, [sp, #56]	; 0x38
   304ec:	ldr	r8, [pc, #276]	; 30608 <putc_unlocked@plt+0x1f2c0>
   304f0:	eor	r1, r1, r5
   304f4:	ror	r5, r0, #20
   304f8:	eor	lr, lr, sl
   304fc:	add	r8, r5, r8
   30500:	add	r8, r8, r1
   30504:	add	r7, lr, r7
   30508:	ldr	lr, [sp, #56]	; 0x38
   3050c:	ror	r3, r3, #13
   30510:	add	r2, lr, r2
   30514:	ror	r8, r8, #25
   30518:	ror	lr, r6, #13
   3051c:	eor	r5, r5, r8
   30520:	eor	fp, r6, r3
   30524:	add	r8, r2, r8
   30528:	ldr	r6, [sp, #40]	; 0x28
   3052c:	ldr	r2, [sp, #12]
   30530:	add	r7, r9, r7
   30534:	eor	r9, r2, r6
   30538:	ldr	r2, [sp, #64]	; 0x40
   3053c:	and	fp, fp, r1
   30540:	eor	fp, fp, r3
   30544:	eor	r9, r9, r2, ror #17
   30548:	ldr	r2, [sp, #52]	; 0x34
   3054c:	ldr	r6, [sp, #24]
   30550:	add	fp, fp, r8
   30554:	ror	ip, ip, #23
   30558:	eor	r2, r2, r6, ror #25
   3055c:	eor	r2, r2, r9
   30560:	eor	r2, r2, r9, ror #17
   30564:	add	r7, r5, r7
   30568:	orr	r6, r0, ip
   3056c:	eor	r2, r2, r9, ror #9
   30570:	str	r2, [sp, #12]
   30574:	ror	r8, fp, #15
   30578:	and	r2, r6, r7
   3057c:	and	r6, r0, ip
   30580:	orr	r6, r2, r6
   30584:	ldr	r9, [sp, #12]
   30588:	eor	r8, r8, fp, ror #23
   3058c:	ldr	r2, [sp, #60]	; 0x3c
   30590:	ldr	r5, [pc, #116]	; 3060c <putc_unlocked@plt+0x1f2c4>
   30594:	eor	fp, fp, r8
   30598:	ror	r8, r7, #20
   3059c:	eor	r2, r2, r9
   305a0:	add	r5, r8, r5
   305a4:	add	r5, r5, fp
   305a8:	add	r4, r2, r4
   305ac:	ldr	r2, [sp, #60]	; 0x3c
   305b0:	ror	r5, r5, #25
   305b4:	b	30678 <putc_unlocked@plt+0x1f330>
   305b8:	stmibvc	ip, {r0, r3, r4, r8, sl, lr}^
   305bc:	vshll.u16	q4, d18, #8
   305c0:	ldr	r1, [r1, -r5, ror #8]!
   305c4:	cdpgt	8, 6, cr2, cr2, cr11, {6}
   305c8:	stflse	f5, [r4], {151}	; 0x97
   305cc:	stmibcc	r8, {r0, r1, r2, r3, r5, r8, r9, sp, pc}
   305d0:	tstvc	r1, #98566144	; 0x5e00000
   305d4:			; <UNDEFINED> instruction: 0xe6228cbc
   305d8:	mcrrgt	9, 7, r1, r5, cr9	; <UNPREDICTABLE>
   305dc:	stmls	sl, {r0, r1, r4, r5, r6, r7, r9, ip, sp}
   305e0:	tstcc	r4, r7, ror #11
   305e4:	eorvs	ip, r8, #210944	; 0x33800
   305e8:	ldrbgt	r9, [r1], #-1948	; 0xfffff864
   305ec:	stmiahi	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, sp}
   305f0:	hvcne	26083	; 0x65e3
   305f4:	addcs	fp, ip, #58880	; 0xe600
   305f8:	ldrbtne	r0, [r5], #3899	; 0xf3b
   305fc:	stmibcs	sl!, {r1, r2, r4, r5, r6, r9, sl, fp, ip}^
   30600:	bicspl	r3, r4, #236, 24	; 0xec00
   30604:	sbfxge	r7, r8, #19, #9
   30608:	svcmi	0x0050f3b1
   3060c:	cdpls	7, 10, cr14, cr1, cr2, {3}
   30610:	stclcc	14, cr12, [r3, #-788]	; 0xfffffcec
   30614:	bvc	fe217c44 <optarg@@GLIBC_2.4+0xfe1cda94>
   30618:			; <UNDEFINED> instruction: 0xf50f3b14
   3061c:	b	7cdec8 <optarg@@GLIBC_2.4+0x783d18>
   30620:	ldrtle	lr, [ip], #-3155	; 0xfffff3ad
   30624:	ldmdage	r9!, {r0, r1, r2, r5, r7, fp, ip, lr, pc}^
   30628:	rscspl	fp, r3, pc, asr #2
   3062c:			; <UNDEFINED> instruction: 0xa1e7629e
   30630:	bicmi	ip, lr, #255852544	; 0xf400000
   30634:			; <UNDEFINED> instruction: 0x879d8a7a
   30638:	svceq	0x003b14f5
   3063c:	vsubne.f16	s5, s13, s21	; <UNPREDICTABLE>
   30640:	stclcc	3, cr5, [ip], #848	; 0x350
   30644:	ldmibvc	r8, {r3, r5, r7, r8, r9, sl, sp, pc}^
   30648:	vcvt.u32.f32	q2, q0, #15
   3064c:	strb	r9, [r2, -r1, lsr #29]!
   30650:	cdpgt	13, 12, cr3, cr5, cr3, {2}
   30654:	vstrls	s14, [sl, #540]	; 0x21c
   30658:	blcc	56da9c <optarg@@GLIBC_2.4+0x5238ec>
   3065c:			; <UNDEFINED> instruction: 0x7629ea1e
   30660:	cfldrd	mvd13, [r3], {60}	; 0x3c
   30664:	stmiale	r7!, {r0, r3, r4, r5, r6, fp, sp, pc}
   30668:	strdlt	r5, [pc, #-3]	; 3066d <putc_unlocked@plt+0x1f325>
   3066c:	addsvs	sl, lr, #-1073741767	; 0xc0000039
   30670:	ldrgt	r4, [sp, #-974]!	; 0xfffffc32
   30674:	bhi	1ed24f0 <optarg@@GLIBC_2.4+0x1e88340>
   30678:	add	r3, r2, r3
   3067c:	eor	r8, r8, r5
   30680:	add	r5, r3, r5
   30684:	eor	r3, r1, lr
   30688:	and	r3, r3, fp
   3068c:	eor	r3, r3, lr
   30690:	add	r3, r3, r5
   30694:	ldr	r2, [sp, #16]
   30698:	ror	r5, r3, #15
   3069c:	eor	r5, r5, r3, ror #23
   306a0:	eor	r3, r3, r5
   306a4:	ldr	r5, [sp, #44]	; 0x2c
   306a8:	add	r4, r6, r4
   306ac:	eor	r2, r2, r5
   306b0:	ldr	r5, [sp, #68]	; 0x44
   306b4:	ldr	r6, [sp, #28]
   306b8:	add	r8, r8, r4
   306bc:	eor	r2, r2, r5, ror #17
   306c0:	ldr	r5, [sp, #56]	; 0x38
   306c4:	ror	r9, r0, #23
   306c8:	eor	r5, r5, r6, ror #25
   306cc:	eor	r5, r5, r2
   306d0:	eor	r5, r5, r2, ror #17
   306d4:	eor	r2, r5, r2, ror #9
   306d8:	ldr	r0, [pc, #-208]	; 30610 <putc_unlocked@plt+0x1f2c8>
   306dc:	ror	r4, r8, #20
   306e0:	str	r2, [sp, #16]
   306e4:	ldr	r5, [sp, #64]	; 0x40
   306e8:	orr	r2, r7, r9
   306ec:	ldr	r6, [sp, #16]
   306f0:	add	r0, r4, r0
   306f4:	and	sl, r2, r8
   306f8:	add	r0, r0, r3
   306fc:	and	r2, r7, r9
   30700:	orr	r2, sl, r2
   30704:	eor	sl, r5, r6
   30708:	ror	r1, r1, #13
   3070c:	ror	r0, r0, #25
   30710:	add	ip, sl, ip
   30714:	add	sl, r5, lr
   30718:	add	ip, r2, ip
   3071c:	eor	r2, r4, r0
   30720:	add	r0, sl, r0
   30724:	eor	sl, fp, r1
   30728:	and	sl, sl, r3
   3072c:	eor	sl, sl, r1
   30730:	add	sl, sl, r0
   30734:	ldr	lr, [sp, #48]	; 0x30
   30738:	ror	r0, sl, #15
   3073c:	eor	r0, r0, sl, ror #23
   30740:	eor	sl, sl, r0
   30744:	ldr	r0, [sp, #20]
   30748:	add	r2, r2, ip
   3074c:	eor	r6, r0, lr
   30750:	ldr	r0, [sp, #8]
   30754:	ldr	lr, [sp, #32]
   30758:	ror	r5, r7, #23
   3075c:	eor	r6, r6, r0, ror #17
   30760:	ldr	r0, [sp, #60]	; 0x3c
   30764:	ldr	r4, [pc, #-344]	; 30614 <putc_unlocked@plt+0x1f2cc>
   30768:	eor	r0, r0, lr, ror #25
   3076c:	eor	r0, r0, r6
   30770:	eor	r0, r0, r6, ror #17
   30774:	orr	lr, r8, r5
   30778:	eor	r0, r0, r6, ror #9
   3077c:	ror	ip, r2, #20
   30780:	str	r0, [sp, #20]
   30784:	and	r0, lr, r2
   30788:	and	lr, r8, r5
   3078c:	orr	lr, r0, lr
   30790:	ldr	r6, [sp, #20]
   30794:	add	r4, ip, r4
   30798:	ldr	r0, [sp, #68]	; 0x44
   3079c:	add	r4, r4, sl
   307a0:	eor	r0, r0, r6
   307a4:	ror	r4, r4, #25
   307a8:	add	r0, r0, r9
   307ac:	add	r0, lr, r0
   307b0:	eor	ip, ip, r4
   307b4:	add	ip, ip, r0
   307b8:	ldr	r0, [sp, #68]	; 0x44
   307bc:	ror	fp, fp, #13
   307c0:	add	r1, r0, r1
   307c4:	add	r4, r1, r4
   307c8:	eor	r1, r3, fp
   307cc:	and	r1, r1, sl
   307d0:	eor	r1, r1, fp
   307d4:	add	r1, r1, r4
   307d8:	ldr	r0, [sp, #24]
   307dc:	ror	r4, r1, #15
   307e0:	eor	r4, r4, r1, ror #23
   307e4:	eor	r1, r1, r4
   307e8:	ldr	r4, [sp, #52]	; 0x34
   307ec:	ror	r6, r8, #23
   307f0:	eor	r7, r0, r4
   307f4:	ldr	r0, [sp, #12]
   307f8:	ldr	r4, [sp, #36]	; 0x24
   307fc:	ldr	r9, [pc, #-492]	; 30618 <putc_unlocked@plt+0x1f2d0>
   30800:	eor	r7, r7, r0, ror #17
   30804:	ldr	r0, [sp, #64]	; 0x40
   30808:	ror	lr, ip, #20
   3080c:	eor	r0, r0, r4, ror #25
   30810:	eor	r0, r0, r7
   30814:	eor	r0, r0, r7, ror #17
   30818:	eor	r0, r0, r7, ror #9
   3081c:	str	r0, [sp, #24]
   30820:	orr	r0, r2, r6
   30824:	and	r7, r0, ip
   30828:	and	r0, r2, r6
   3082c:	ldr	r4, [sp, #8]
   30830:	orr	r0, r7, r0
   30834:	ldr	r7, [sp, #24]
   30838:	add	r9, lr, r9
   3083c:	eor	r7, r4, r7
   30840:	add	r7, r7, r5
   30844:	add	r7, r0, r7
   30848:	ldr	r0, [sp, #28]
   3084c:	ldr	r5, [sp, #56]	; 0x38
   30850:	add	r9, r9, r1
   30854:	eor	r0, r0, r5
   30858:	ldr	r5, [sp, #16]
   3085c:	ldr	r8, [sp, #40]	; 0x28
   30860:	ror	r3, r3, #13
   30864:	add	fp, r4, fp
   30868:	ror	r9, r9, #25
   3086c:	eor	r0, r0, r5, ror #17
   30870:	eor	lr, lr, r9
   30874:	ldr	r5, [sp, #68]	; 0x44
   30878:	add	r9, fp, r9
   3087c:	eor	fp, sl, r3
   30880:	and	fp, fp, r1
   30884:	eor	fp, fp, r3
   30888:	eor	r5, r5, r8, ror #25
   3088c:	add	fp, fp, r9
   30890:	eor	r5, r5, r0
   30894:	eor	r5, r5, r0, ror #17
   30898:	add	r7, lr, r7
   3089c:	ror	r2, r2, #23
   308a0:	eor	r0, r5, r0, ror #9
   308a4:	ror	r9, fp, #15
   308a8:	str	r0, [sp, #28]
   308ac:	eor	r9, r9, fp, ror #23
   308b0:	orr	r0, ip, r2
   308b4:	ldr	lr, [pc, #-672]	; 3061c <putc_unlocked@plt+0x1f2d4>
   308b8:	eor	fp, fp, r9
   308bc:	and	r8, r0, r7
   308c0:	ror	r9, r7, #20
   308c4:	and	r0, ip, r2
   308c8:	ldr	r5, [sp, #12]
   308cc:	orr	r0, r8, r0
   308d0:	add	lr, r9, lr
   308d4:	ldr	r8, [sp, #28]
   308d8:	add	lr, lr, fp
   308dc:	eor	r8, r5, r8
   308e0:	add	r3, r5, r3
   308e4:	ror	lr, lr, #25
   308e8:	add	r8, r8, r6
   308ec:	eor	r9, r9, lr
   308f0:	add	r8, r0, r8
   308f4:	add	lr, r3, lr
   308f8:	ldr	r0, [sp, #60]	; 0x3c
   308fc:	ldr	r3, [sp, #32]
   30900:	ror	r4, sl, #13
   30904:	eor	sl, r3, r0
   30908:	ldr	r3, [sp, #20]
   3090c:	ldr	r0, [sp, #44]	; 0x2c
   30910:	eor	r6, r1, r4
   30914:	eor	sl, sl, r3, ror #17
   30918:	ldr	r3, [sp, #8]
   3091c:	and	r6, r6, fp
   30920:	eor	r6, r6, r4
   30924:	eor	r3, r3, r0, ror #25
   30928:	add	r6, r6, lr
   3092c:	eor	r3, r3, sl
   30930:	ror	ip, ip, #23
   30934:	eor	r3, r3, sl, ror #17
   30938:	add	r8, r9, r8
   3093c:	orr	r0, r7, ip
   30940:	eor	r3, r3, sl, ror #9
   30944:	ror	lr, r6, #15
   30948:	str	r3, [sp, #32]
   3094c:	eor	lr, lr, r6, ror #23
   30950:	and	r3, r0, r8
   30954:	and	r0, r7, ip
   30958:	eor	r6, r6, lr
   3095c:	orr	r0, r3, r0
   30960:	ldr	lr, [sp, #32]
   30964:	ldr	r3, [sp, #16]
   30968:	ldr	r9, [pc, #-848]	; 30620 <putc_unlocked@plt+0x1f2d8>
   3096c:	eor	r3, r3, lr
   30970:	add	r2, r3, r2
   30974:	ldr	r3, [sp, #16]
   30978:	add	r2, r0, r2
   3097c:	add	r4, r3, r4
   30980:	ldr	r0, [sp, #64]	; 0x40
   30984:	ldr	r3, [sp, #36]	; 0x24
   30988:	ror	r5, r8, #20
   3098c:	add	r9, r5, r9
   30990:	eor	r3, r3, r0
   30994:	ldr	r0, [sp, #24]
   30998:	add	r9, r9, r6
   3099c:	ldr	lr, [sp, #48]	; 0x30
   309a0:	eor	r3, r3, r0, ror #17
   309a4:	ror	r1, r1, #13
   309a8:	ror	r9, r9, #25
   309ac:	ldr	r0, [sp, #12]
   309b0:	eor	r5, r5, r9
   309b4:	add	r9, r4, r9
   309b8:	eor	r4, fp, r1
   309bc:	and	r4, r4, r6
   309c0:	eor	r0, r0, lr, ror #25
   309c4:	eor	r4, r4, r1
   309c8:	eor	r0, r0, r3
   309cc:	add	r4, r4, r9
   309d0:	eor	r0, r0, r3, ror #17
   309d4:	add	r5, r5, r2
   309d8:	ror	r7, r7, #23
   309dc:	eor	r3, r0, r3, ror #9
   309e0:	str	r3, [sp, #36]	; 0x24
   309e4:	ror	r9, r4, #15
   309e8:	orr	r3, r8, r7
   309ec:	ldr	r2, [pc, #-976]	; 30624 <putc_unlocked@plt+0x1f2dc>
   309f0:	and	lr, r3, r5
   309f4:	ror	sl, r5, #20
   309f8:	and	r3, r8, r7
   309fc:	eor	r9, r9, r4, ror #23
   30a00:	eor	r4, r4, r9
   30a04:	ldr	r0, [sp, #20]
   30a08:	orr	r3, lr, r3
   30a0c:	add	r2, sl, r2
   30a10:	ldr	lr, [sp, #36]	; 0x24
   30a14:	add	r2, r2, r4
   30a18:	eor	lr, r0, lr
   30a1c:	ror	r2, r2, #25
   30a20:	add	ip, lr, ip
   30a24:	ror	fp, fp, #13
   30a28:	add	ip, r3, ip
   30a2c:	eor	sl, sl, r2
   30a30:	add	lr, sl, ip
   30a34:	eor	ip, r6, fp
   30a38:	add	r1, r0, r1
   30a3c:	and	ip, ip, r4
   30a40:	add	r2, r1, r2
   30a44:	eor	ip, ip, fp
   30a48:	add	ip, ip, r2
   30a4c:	ldr	r1, [sp, #68]	; 0x44
   30a50:	ror	r2, ip, #15
   30a54:	eor	r2, r2, ip, ror #23
   30a58:	eor	ip, ip, r2
   30a5c:	ldr	r2, [sp, #40]	; 0x28
   30a60:	ror	r8, r8, #23
   30a64:	eor	sl, r2, r1
   30a68:	ldr	r2, [sp, #28]
   30a6c:	ldr	r1, [sp, #52]	; 0x34
   30a70:	ldr	r9, [pc, #-1104]	; 30628 <putc_unlocked@plt+0x1f2e0>
   30a74:	eor	sl, sl, r2, ror #17
   30a78:	ldr	r2, [sp, #16]
   30a7c:	ror	r3, lr, #20
   30a80:	eor	r2, r2, r1, ror #25
   30a84:	eor	r2, r2, sl
   30a88:	eor	r2, r2, sl, ror #17
   30a8c:	eor	r2, r2, sl, ror #9
   30a90:	str	r2, [sp, #40]	; 0x28
   30a94:	orr	r2, r5, r8
   30a98:	and	r0, r2, lr
   30a9c:	and	r2, r5, r8
   30aa0:	orr	r2, r0, r2
   30aa4:	ldr	r1, [sp, #24]
   30aa8:	add	r9, r3, r9
   30aac:	ldr	r0, [sp, #40]	; 0x28
   30ab0:	add	r9, r9, ip
   30ab4:	eor	r0, r1, r0
   30ab8:	ror	r6, r6, #13
   30abc:	add	fp, r1, fp
   30ac0:	ror	r9, r9, #25
   30ac4:	add	r7, r0, r7
   30ac8:	add	r7, r2, r7
   30acc:	eor	r2, r3, r9
   30ad0:	add	r9, fp, r9
   30ad4:	eor	fp, r4, r6
   30ad8:	and	fp, fp, ip
   30adc:	eor	fp, fp, r6
   30ae0:	ldr	r1, [sp, #44]	; 0x2c
   30ae4:	add	fp, fp, r9
   30ae8:	ldr	r0, [sp, #8]
   30aec:	ror	r9, fp, #15
   30af0:	eor	r1, r1, r0
   30af4:	ldr	r0, [sp, #32]
   30af8:	eor	r9, r9, fp, ror #23
   30afc:	eor	fp, fp, r9
   30b00:	ldr	r9, [sp, #56]	; 0x38
   30b04:	eor	r1, r1, r0, ror #17
   30b08:	ldr	r0, [sp, #20]
   30b0c:	ror	r5, r5, #23
   30b10:	eor	sl, r0, r9, ror #25
   30b14:	eor	sl, sl, r1
   30b18:	eor	sl, sl, r1, ror #17
   30b1c:	eor	r1, sl, r1, ror #9
   30b20:	add	r2, r2, r7
   30b24:	str	r1, [sp, #44]	; 0x2c
   30b28:	orr	r1, lr, r5
   30b2c:	and	r0, r1, r2
   30b30:	and	r1, lr, r5
   30b34:	orr	r1, r0, r1
   30b38:	ldr	r9, [sp, #44]	; 0x2c
   30b3c:	ldr	r0, [sp, #28]
   30b40:	ldr	r3, [pc, #-1308]	; 3062c <putc_unlocked@plt+0x1f2e4>
   30b44:	ror	r7, r2, #20
   30b48:	eor	r0, r0, r9
   30b4c:	add	r3, r7, r3
   30b50:	add	r8, r0, r8
   30b54:	add	r8, r1, r8
   30b58:	add	r3, r3, fp
   30b5c:	ldr	r1, [sp, #28]
   30b60:	ror	r4, r4, #13
   30b64:	add	r6, r1, r6
   30b68:	ror	r3, r3, #25
   30b6c:	eor	r7, r7, r3
   30b70:	add	r3, r6, r3
   30b74:	eor	r6, ip, r4
   30b78:	and	r6, r6, fp
   30b7c:	eor	r6, r6, r4
   30b80:	add	r6, r6, r3
   30b84:	ldr	r1, [sp, #12]
   30b88:	ror	r3, r6, #15
   30b8c:	eor	r3, r3, r6, ror #23
   30b90:	eor	r6, r6, r3
   30b94:	ldr	r3, [sp, #48]	; 0x30
   30b98:	ldr	r9, [sp, #60]	; 0x3c
   30b9c:	eor	r1, r3, r1
   30ba0:	ldr	r3, [sp, #36]	; 0x24
   30ba4:	ror	lr, lr, #23
   30ba8:	add	r7, r7, r8
   30bac:	eor	r1, r1, r3, ror #17
   30bb0:	ldr	r3, [sp, #24]
   30bb4:	ldr	r0, [pc, #-1420]	; 30630 <putc_unlocked@plt+0x1f2e8>
   30bb8:	eor	r9, r3, r9, ror #25
   30bbc:	eor	r9, r9, r1
   30bc0:	eor	r9, r9, r1, ror #17
   30bc4:	eor	r3, r9, r1, ror #9
   30bc8:	orr	r1, r2, lr
   30bcc:	str	r3, [sp, #48]	; 0x30
   30bd0:	and	r3, r1, r7
   30bd4:	and	r1, r2, lr
   30bd8:	orr	r1, r3, r1
   30bdc:	ldr	r9, [sp, #48]	; 0x30
   30be0:	ldr	r3, [sp, #32]
   30be4:	ror	r8, r7, #20
   30be8:	eor	r3, r3, r9
   30bec:	add	r5, r3, r5
   30bf0:	ldr	r3, [sp, #32]
   30bf4:	ror	r9, r2, #23
   30bf8:	add	r4, r3, r4
   30bfc:	ldr	r2, [sp, #16]
   30c00:	ldr	r3, [sp, #52]	; 0x34
   30c04:	add	r5, r1, r5
   30c08:	eor	r1, r3, r2
   30c0c:	ldr	r3, [sp, #40]	; 0x28
   30c10:	add	r0, r8, r0
   30c14:	ldr	r2, [sp, #64]	; 0x40
   30c18:	eor	r1, r1, r3, ror #17
   30c1c:	add	r0, r0, r6
   30c20:	ldr	r3, [sp, #28]
   30c24:	ror	ip, ip, #13
   30c28:	ror	r0, r0, #25
   30c2c:	eor	r2, r3, r2, ror #25
   30c30:	eor	r8, r8, r0
   30c34:	eor	r2, r2, r1
   30c38:	add	r0, r4, r0
   30c3c:	eor	r4, fp, ip
   30c40:	eor	r2, r2, r1, ror #17
   30c44:	and	r4, r4, r6
   30c48:	add	r8, r8, r5
   30c4c:	eor	r3, r2, r1, ror #9
   30c50:	eor	r4, r4, ip
   30c54:	orr	r2, r7, r9
   30c58:	add	r4, r4, r0
   30c5c:	str	r3, [sp, #52]	; 0x34
   30c60:	and	r3, r2, r8
   30c64:	and	r2, r7, r9
   30c68:	orr	r2, r3, r2
   30c6c:	ldr	r1, [sp, #52]	; 0x34
   30c70:	ldr	r3, [sp, #36]	; 0x24
   30c74:	ror	r0, r4, #15
   30c78:	ldr	r5, [pc, #-1612]	; 30634 <putc_unlocked@plt+0x1f2ec>
   30c7c:	ror	sl, r8, #20
   30c80:	eor	r3, r3, r1
   30c84:	eor	r0, r0, r4, ror #23
   30c88:	eor	r4, r4, r0
   30c8c:	add	r5, sl, r5
   30c90:	add	lr, r3, lr
   30c94:	ldr	r3, [sp, #36]	; 0x24
   30c98:	add	r5, r5, r4
   30c9c:	add	lr, r2, lr
   30ca0:	add	ip, r3, ip
   30ca4:	ldr	r2, [sp, #20]
   30ca8:	ldr	r3, [sp, #56]	; 0x38
   30cac:	ror	fp, fp, #13
   30cb0:	ror	r5, r5, #25
   30cb4:	eor	sl, sl, r5
   30cb8:	eor	r2, r3, r2
   30cbc:	add	r5, ip, r5
   30cc0:	ldr	r3, [sp, #44]	; 0x2c
   30cc4:	eor	ip, r6, fp
   30cc8:	and	ip, ip, r4
   30ccc:	ldr	r1, [sp, #68]	; 0x44
   30cd0:	eor	ip, ip, fp
   30cd4:	eor	r2, r2, r3, ror #17
   30cd8:	add	ip, ip, r5
   30cdc:	ldr	r3, [sp, #32]
   30ce0:	add	sl, sl, lr
   30ce4:	ror	r5, ip, #15
   30ce8:	eor	r3, r3, r1, ror #25
   30cec:	eor	r5, r5, ip, ror #23
   30cf0:	eor	r3, r3, r2
   30cf4:	ldr	lr, [pc, #-1732]	; 30638 <putc_unlocked@plt+0x1f2f0>
   30cf8:	eor	ip, ip, r5
   30cfc:	eor	r3, r3, r2, ror #17
   30d00:	ror	r5, sl, #20
   30d04:	eor	r3, r3, r2, ror #9
   30d08:	add	lr, r5, lr
   30d0c:	str	r3, [sp, #56]	; 0x38
   30d10:	add	lr, lr, ip
   30d14:	ldr	r3, [sp, #40]	; 0x28
   30d18:	ror	r7, r7, #23
   30d1c:	orr	r1, r8, r7
   30d20:	ror	r6, r6, #13
   30d24:	add	fp, r3, fp
   30d28:	ror	lr, lr, #25
   30d2c:	and	r2, r1, sl
   30d30:	eor	r5, r5, lr
   30d34:	and	r1, r8, r7
   30d38:	add	lr, fp, lr
   30d3c:	eor	fp, r4, r6
   30d40:	orr	r1, r2, r1
   30d44:	and	fp, fp, ip
   30d48:	ldr	r2, [sp, #56]	; 0x38
   30d4c:	eor	fp, fp, r6
   30d50:	add	fp, fp, lr
   30d54:	eor	r2, r3, r2
   30d58:	add	r2, r2, r9
   30d5c:	ldr	r3, [sp, #60]	; 0x3c
   30d60:	add	r2, r1, r2
   30d64:	ror	lr, fp, #15
   30d68:	ldr	r1, [sp, #24]
   30d6c:	eor	lr, lr, fp, ror #23
   30d70:	eor	fp, fp, lr
   30d74:	eor	lr, r3, r1
   30d78:	ldr	r3, [sp, #48]	; 0x30
   30d7c:	ldr	r1, [sp, #8]
   30d80:	ror	r8, r8, #23
   30d84:	eor	lr, lr, r3, ror #17
   30d88:	ldr	r3, [sp, #36]	; 0x24
   30d8c:	add	r0, r5, r2
   30d90:	eor	r3, r3, r1, ror #25
   30d94:	eor	r3, r3, lr
   30d98:	eor	r3, r3, lr, ror #17
   30d9c:	eor	r3, r3, lr, ror #9
   30da0:	str	r3, [sp, #60]	; 0x3c
   30da4:	orr	r3, sl, r8
   30da8:	and	r1, r3, r0
   30dac:	and	r3, sl, r8
   30db0:	orr	r3, r1, r3
   30db4:	ldr	lr, [sp, #60]	; 0x3c
   30db8:	ldr	r1, [sp, #44]	; 0x2c
   30dbc:	ldr	r2, [pc, #-1928]	; 3063c <putc_unlocked@plt+0x1f2f4>
   30dc0:	ror	r9, r0, #20
   30dc4:	eor	r1, r1, lr
   30dc8:	add	r2, r9, r2
   30dcc:	add	r2, r2, fp
   30dd0:	add	r7, r1, r7
   30dd4:	ldr	r1, [sp, #44]	; 0x2c
   30dd8:	ror	r4, r4, #13
   30ddc:	add	r6, r1, r6
   30de0:	ror	r2, r2, #25
   30de4:	add	r7, r3, r7
   30de8:	eor	r3, r9, r2
   30dec:	add	r2, r6, r2
   30df0:	eor	r6, ip, r4
   30df4:	and	r6, r6, fp
   30df8:	eor	r6, r6, r4
   30dfc:	add	r6, r6, r2
   30e00:	ldr	lr, [sp, #28]
   30e04:	ror	r1, r6, #15
   30e08:	eor	r1, r1, r6, ror #23
   30e0c:	eor	r6, r6, r1
   30e10:	ldr	r1, [sp, #64]	; 0x40
   30e14:	ror	r2, sl, #23
   30e18:	eor	r5, r1, lr
   30e1c:	ldr	r1, [sp, #52]	; 0x34
   30e20:	ldr	lr, [sp, #40]	; 0x28
   30e24:	add	r3, r3, r7
   30e28:	eor	r1, r5, r1, ror #17
   30e2c:	ldr	r5, [sp, #12]
   30e30:	ldr	r9, [pc, #-2040]	; 30640 <putc_unlocked@plt+0x1f2f8>
   30e34:	ror	r7, r3, #20
   30e38:	eor	sl, lr, r5, ror #25
   30e3c:	eor	sl, sl, r1
   30e40:	eor	sl, sl, r1, ror #17
   30e44:	orr	lr, r0, r2
   30e48:	eor	r1, sl, r1, ror #9
   30e4c:	str	r1, [sp, #64]	; 0x40
   30e50:	and	r1, lr, r3
   30e54:	and	lr, r0, r2
   30e58:	orr	lr, r1, lr
   30e5c:	ldr	r5, [sp, #64]	; 0x40
   30e60:	ldr	r1, [sp, #48]	; 0x30
   30e64:	add	r9, r7, r9
   30e68:	eor	r1, r1, r5
   30e6c:	ror	ip, ip, #13
   30e70:	add	r9, r9, r6
   30e74:	add	r8, r1, r8
   30e78:	ldr	r1, [sp, #48]	; 0x30
   30e7c:	add	r8, lr, r8
   30e80:	eor	lr, fp, ip
   30e84:	add	r4, r1, r4
   30e88:	ror	r9, r9, #25
   30e8c:	and	lr, lr, r6
   30e90:	eor	r7, r7, r9
   30e94:	eor	lr, lr, ip
   30e98:	add	r9, r4, r9
   30e9c:	add	lr, lr, r9
   30ea0:	add	r7, r7, r8
   30ea4:	ror	r8, lr, #15
   30ea8:	eor	r8, r8, lr, ror #23
   30eac:	eor	r8, r8, lr
   30eb0:	ldr	r1, [sp, #68]	; 0x44
   30eb4:	ldr	lr, [sp, #32]
   30eb8:	ldr	r4, [pc, #-2172]	; 30644 <putc_unlocked@plt+0x1f2fc>
   30ebc:	eor	r9, r1, lr
   30ec0:	ldr	r1, [sp, #56]	; 0x38
   30ec4:	ldr	lr, [sp, #16]
   30ec8:	ror	r5, r7, #20
   30ecc:	eor	r9, r9, r1, ror #17
   30ed0:	ldr	r1, [sp, #44]	; 0x2c
   30ed4:	add	r4, r5, r4
   30ed8:	add	r4, r4, r8
   30edc:	eor	r1, r1, lr, ror #25
   30ee0:	ldr	lr, [sp, #52]	; 0x34
   30ee4:	ror	fp, fp, #13
   30ee8:	ror	r4, r4, #25
   30eec:	add	ip, lr, ip
   30ef0:	eor	r5, r5, r4
   30ef4:	add	ip, ip, r4
   30ef8:	eor	r4, r6, fp
   30efc:	eor	r1, r1, r9
   30f00:	and	r4, r4, r8
   30f04:	eor	r1, r1, r9, ror #17
   30f08:	eor	r4, r4, fp
   30f0c:	eor	r1, r1, r9, ror #9
   30f10:	add	r4, r4, ip
   30f14:	ror	r0, r0, #23
   30f18:	str	r1, [sp, #68]	; 0x44
   30f1c:	ldr	r9, [sp, #68]	; 0x44
   30f20:	orr	r1, r3, r0
   30f24:	ror	ip, r4, #15
   30f28:	and	sl, r1, r7
   30f2c:	eor	ip, ip, r4, ror #23
   30f30:	and	r1, r3, r0
   30f34:	eor	r4, r4, ip
   30f38:	orr	r1, sl, r1
   30f3c:	ldr	ip, [sp, #8]
   30f40:	eor	sl, lr, r9
   30f44:	ldr	lr, [sp, #36]	; 0x24
   30f48:	add	sl, sl, r2
   30f4c:	eor	r9, ip, lr
   30f50:	ldr	ip, [sp, #60]	; 0x3c
   30f54:	add	sl, r1, sl
   30f58:	add	sl, r5, sl
   30f5c:	eor	r9, r9, ip, ror #17
   30f60:	ldr	ip, [sp, #48]	; 0x30
   30f64:	ldr	lr, [sp, #20]
   30f68:	ror	r3, r3, #23
   30f6c:	ldr	r2, [pc, #-2348]	; 30648 <putc_unlocked@plt+0x1f300>
   30f70:	eor	ip, ip, lr, ror #25
   30f74:	eor	ip, ip, r9
   30f78:	eor	ip, ip, r9, ror #17
   30f7c:	orr	lr, r7, r3
   30f80:	eor	ip, ip, r9, ror #9
   30f84:	ror	r5, sl, #20
   30f88:	str	ip, [sp, #8]
   30f8c:	and	ip, lr, sl
   30f90:	and	lr, r7, r3
   30f94:	ror	r1, r6, #13
   30f98:	orr	lr, ip, lr
   30f9c:	ldr	r6, [sp, #8]
   30fa0:	add	r2, r5, r2
   30fa4:	ldr	ip, [sp, #56]	; 0x38
   30fa8:	add	r2, r2, r4
   30fac:	eor	ip, ip, r6
   30fb0:	ror	r2, r2, #25
   30fb4:	add	r0, ip, r0
   30fb8:	eor	r6, r5, r2
   30fbc:	add	r0, lr, r0
   30fc0:	add	ip, r6, r0
   30fc4:	ldr	r0, [sp, #56]	; 0x38
   30fc8:	eor	r5, r8, r1
   30fcc:	add	fp, r0, fp
   30fd0:	and	r5, r5, r4
   30fd4:	add	r2, fp, r2
   30fd8:	eor	r5, r5, r1
   30fdc:	add	r5, r5, r2
   30fe0:	ldr	r6, [sp, #40]	; 0x28
   30fe4:	ror	r2, r5, #15
   30fe8:	eor	r2, r2, r5, ror #23
   30fec:	eor	r5, r5, r2
   30ff0:	ldr	r2, [sp, #12]
   30ff4:	ror	lr, r8, #13
   30ff8:	eor	r2, r2, r6
   30ffc:	ldr	r6, [sp, #64]	; 0x40
   31000:	ldr	r8, [sp, #24]
   31004:	ror	r7, r7, #23
   31008:	eor	r2, r2, r6, ror #17
   3100c:	ldr	r6, [sp, #52]	; 0x34
   31010:	ldr	r0, [pc, #-2508]	; 3064c <putc_unlocked@plt+0x1f304>
   31014:	eor	r6, r6, r8, ror #25
   31018:	eor	r6, r6, r2
   3101c:	eor	r6, r6, r2, ror #17
   31020:	eor	r2, r6, r2, ror #9
   31024:	ror	fp, ip, #20
   31028:	str	r2, [sp, #12]
   3102c:	orr	r2, sl, r7
   31030:	and	r8, r2, ip
   31034:	add	r0, fp, r0
   31038:	and	r2, sl, r7
   3103c:	ldr	r6, [sp, #60]	; 0x3c
   31040:	orr	r2, r8, r2
   31044:	add	r0, r0, r5
   31048:	ldr	r8, [sp, #12]
   3104c:	add	r1, r6, r1
   31050:	eor	r8, r6, r8
   31054:	ror	r0, r0, #25
   31058:	add	r3, r8, r3
   3105c:	eor	r8, fp, r0
   31060:	add	r0, r1, r0
   31064:	eor	r1, r4, lr
   31068:	and	r1, r1, r5
   3106c:	eor	r1, r1, lr
   31070:	add	r1, r1, r0
   31074:	add	r3, r2, r3
   31078:	ror	r9, r1, #15
   3107c:	eor	r9, r9, r1, ror #23
   31080:	eor	r9, r9, r1
   31084:	ldr	r2, [sp, #16]
   31088:	ldr	r1, [sp, #44]	; 0x2c
   3108c:	ldr	r0, [sp, #28]
   31090:	eor	r2, r2, r1
   31094:	ldr	r1, [sp, #68]	; 0x44
   31098:	ror	fp, sl, #23
   3109c:	add	r8, r8, r3
   310a0:	eor	r2, r2, r1, ror #17
   310a4:	ldr	r1, [sp, #56]	; 0x38
   310a8:	ldr	r3, [pc, #-2656]	; 30650 <putc_unlocked@plt+0x1f308>
   310ac:	eor	r1, r1, r0, ror #25
   310b0:	eor	r1, r1, r2
   310b4:	eor	r1, r1, r2, ror #17
   310b8:	eor	r2, r1, r2, ror #9
   310bc:	orr	r1, ip, fp
   310c0:	and	r0, r1, r8
   310c4:	str	r2, [sp, #16]
   310c8:	and	r1, ip, fp
   310cc:	orr	r1, r0, r1
   310d0:	ldr	r2, [sp, #64]	; 0x40
   310d4:	ldr	r0, [sp, #16]
   310d8:	ror	r6, r8, #20
   310dc:	eor	r2, r2, r0
   310e0:	add	r3, r6, r3
   310e4:	add	r3, r3, r9
   310e8:	add	r7, r2, r7
   310ec:	ldr	r2, [sp, #64]	; 0x40
   310f0:	ror	r4, r4, #13
   310f4:	add	sl, r2, lr
   310f8:	ror	r3, r3, #25
   310fc:	eor	r0, r6, r3
   31100:	add	r3, sl, r3
   31104:	eor	sl, r5, r4
   31108:	and	sl, sl, r9
   3110c:	eor	sl, sl, r4
   31110:	add	sl, sl, r3
   31114:	ldr	r2, [sp, #48]	; 0x30
   31118:	ror	r3, sl, #15
   3111c:	eor	r3, r3, sl, ror #23
   31120:	eor	sl, sl, r3
   31124:	ldr	r3, [sp, #20]
   31128:	add	r7, r1, r7
   3112c:	eor	r1, r3, r2
   31130:	ldr	r3, [sp, #8]
   31134:	ldr	r2, [sp, #32]
   31138:	add	r0, r0, r7
   3113c:	eor	r1, r1, r3, ror #17
   31140:	ldr	r3, [sp, #60]	; 0x3c
   31144:	ror	r6, ip, #23
   31148:	eor	r3, r3, r2, ror #25
   3114c:	eor	r3, r3, r1
   31150:	eor	r3, r3, r1, ror #17
   31154:	eor	r3, r3, r1, ror #9
   31158:	str	r3, [sp, #20]
   3115c:	ldr	r2, [sp, #20]
   31160:	str	r3, [sp, #96]	; 0x60
   31164:	ldr	r3, [sp, #68]	; 0x44
   31168:	ldr	ip, [pc, #-2844]	; 30654 <putc_unlocked@plt+0x1f30c>
   3116c:	ror	r7, r0, #20
   31170:	eor	r3, r3, r2
   31174:	add	ip, r7, ip
   31178:	add	fp, r3, fp
   3117c:	ldr	r3, [sp, #68]	; 0x44
   31180:	ror	r5, r5, #13
   31184:	add	ip, ip, sl
   31188:	add	r4, r3, r4
   3118c:	eor	r3, r9, r5
   31190:	orr	r1, r8, r6
   31194:	ror	ip, ip, #25
   31198:	and	r3, r3, sl
   3119c:	and	lr, r1, r0
   311a0:	eor	r2, r7, ip
   311a4:	and	r1, r8, r6
   311a8:	add	ip, r4, ip
   311ac:	eor	r3, r3, r5
   311b0:	add	r3, r3, ip
   311b4:	orr	r1, lr, r1
   311b8:	add	fp, r1, fp
   311bc:	add	lr, r2, fp
   311c0:	ror	r2, r3, #15
   311c4:	eor	r2, r2, r3, ror #23
   311c8:	eor	r3, r3, r2
   311cc:	ldr	r2, [sp, #24]
   311d0:	ldr	ip, [sp, #52]	; 0x34
   311d4:	ldr	r4, [sp, #36]	; 0x24
   311d8:	eor	r2, r2, ip
   311dc:	ldr	ip, [sp, #12]
   311e0:	ror	r8, r8, #23
   311e4:	ldr	r7, [pc, #-2964]	; 30658 <putc_unlocked@plt+0x1f310>
   311e8:	eor	r2, r2, ip, ror #17
   311ec:	ldr	ip, [sp, #64]	; 0x40
   311f0:	ror	r1, r9, #13
   311f4:	eor	ip, ip, r4, ror #25
   311f8:	eor	ip, ip, r2
   311fc:	eor	ip, ip, r2, ror #17
   31200:	eor	r2, ip, r2, ror #9
   31204:	orr	r4, r0, r8
   31208:	and	ip, r4, lr
   3120c:	str	r2, [sp, #24]
   31210:	and	r4, r0, r8
   31214:	orr	r4, ip, r4
   31218:	str	r2, [sp, #100]	; 0x64
   3121c:	ldr	ip, [sp, #24]
   31220:	ldr	r2, [sp, #8]
   31224:	ror	r9, lr, #20
   31228:	eor	r2, r2, ip
   3122c:	add	r7, r9, r7
   31230:	add	r7, r7, r3
   31234:	add	r6, r2, r6
   31238:	ldr	r2, [sp, #8]
   3123c:	add	r6, r4, r6
   31240:	ror	r7, r7, #25
   31244:	add	r4, r2, r5
   31248:	eor	ip, r9, r7
   3124c:	add	r7, r4, r7
   31250:	eor	r4, sl, r1
   31254:	and	r4, r4, r3
   31258:	eor	r4, r4, r1
   3125c:	add	r4, r4, r7
   31260:	ldr	r5, [sp, #28]
   31264:	ldr	r7, [sp, #56]	; 0x38
   31268:	ldr	r9, [sp, #40]	; 0x28
   3126c:	eor	r5, r5, r7
   31270:	ldr	r7, [sp, #16]
   31274:	ror	r2, r4, #15
   31278:	add	ip, ip, r6
   3127c:	eor	r5, r5, r7, ror #17
   31280:	ldr	r7, [sp, #68]	; 0x44
   31284:	eor	r2, r2, r4, ror #23
   31288:	eor	r7, r7, r9, ror #25
   3128c:	eor	r7, r7, r5
   31290:	eor	r7, r7, r5, ror #17
   31294:	eor	r5, r7, r5, ror #9
   31298:	str	r5, [sp, #28]
   3129c:	eor	r4, r4, r2
   312a0:	ldr	r9, [sp, #28]
   312a4:	str	r5, [sp, #104]	; 0x68
   312a8:	ldr	r2, [pc, #-3156]	; 3065c <putc_unlocked@plt+0x1f314>
   312ac:	ldr	r5, [sp, #12]
   312b0:	ror	r6, ip, #20
   312b4:	eor	r5, r5, r9
   312b8:	add	r2, r6, r2
   312bc:	ror	r0, r0, #23
   312c0:	add	r2, r2, r4
   312c4:	add	r8, r5, r8
   312c8:	ldr	r5, [sp, #12]
   312cc:	orr	r7, lr, r0
   312d0:	ror	sl, sl, #13
   312d4:	and	fp, r7, ip
   312d8:	add	r9, r5, r1
   312dc:	and	r7, lr, r0
   312e0:	ror	r2, r2, #25
   312e4:	orr	r7, fp, r7
   312e8:	eor	fp, r6, r2
   312ec:	add	r2, r9, r2
   312f0:	eor	r9, r3, sl
   312f4:	and	r9, r9, r4
   312f8:	eor	r9, r9, sl
   312fc:	add	r9, r9, r2
   31300:	ldr	r5, [sp, #60]	; 0x3c
   31304:	ror	r1, r9, #15
   31308:	eor	r1, r1, r9, ror #23
   3130c:	eor	r9, r9, r1
   31310:	ldr	r1, [sp, #32]
   31314:	add	r8, r7, r8
   31318:	eor	r1, r1, r5
   3131c:	ldr	r5, [sp, #20]
   31320:	ldr	r7, [sp, #44]	; 0x2c
   31324:	ror	r2, lr, #23
   31328:	eor	r1, r1, r5, ror #17
   3132c:	ldr	r5, [sp, #8]
   31330:	add	fp, fp, r8
   31334:	eor	r5, r5, r7, ror #25
   31338:	eor	r5, r5, r1
   3133c:	eor	r5, r5, r1, ror #17
   31340:	eor	r1, r5, r1, ror #9
   31344:	orr	r5, ip, r2
   31348:	and	r7, r5, fp
   3134c:	str	r1, [sp, #32]
   31350:	and	r5, ip, r2
   31354:	orr	r5, r7, r5
   31358:	str	r1, [sp, #108]	; 0x6c
   3135c:	ldr	r7, [sp, #32]
   31360:	ldr	r1, [sp, #16]
   31364:	ldr	lr, [pc, #-3340]	; 30660 <putc_unlocked@plt+0x1f318>
   31368:	ror	r6, fp, #20
   3136c:	eor	r1, r1, r7
   31370:	add	lr, r6, lr
   31374:	add	lr, lr, r9
   31378:	add	r0, r1, r0
   3137c:	ldr	r1, [sp, #16]
   31380:	ror	r3, r3, #13
   31384:	add	r0, r5, r0
   31388:	ror	lr, lr, #25
   3138c:	add	r5, r1, sl
   31390:	eor	r7, r6, lr
   31394:	add	lr, r5, lr
   31398:	eor	r5, r4, r3
   3139c:	and	r5, r5, r9
   313a0:	eor	r5, r5, r3
   313a4:	add	r5, r5, lr
   313a8:	ldr	lr, [sp, #64]	; 0x40
   313ac:	ror	r1, r5, #15
   313b0:	eor	r1, r1, r5, ror #23
   313b4:	eor	r5, r5, r1
   313b8:	ldr	r1, [sp, #36]	; 0x24
   313bc:	add	r7, r7, r0
   313c0:	eor	r1, r1, lr
   313c4:	ldr	lr, [sp, #24]
   313c8:	ldr	r8, [sp, #48]	; 0x30
   313cc:	ror	ip, ip, #23
   313d0:	eor	r1, r1, lr, ror #17
   313d4:	ldr	lr, [sp, #12]
   313d8:	ldr	r0, [pc, #-3452]	; 30664 <putc_unlocked@plt+0x1f31c>
   313dc:	eor	sl, lr, r8, ror #25
   313e0:	eor	sl, sl, r1
   313e4:	eor	sl, sl, r1, ror #17
   313e8:	eor	r1, sl, r1, ror #9
   313ec:	orr	r8, fp, ip
   313f0:	ror	r6, r7, #20
   313f4:	str	r1, [sp, #36]	; 0x24
   313f8:	and	lr, r8, r7
   313fc:	and	r8, fp, ip
   31400:	orr	r8, lr, r8
   31404:	add	r0, r6, r0
   31408:	ldr	lr, [sp, #36]	; 0x24
   3140c:	str	r1, [sp, #112]	; 0x70
   31410:	ldr	r1, [sp, #20]
   31414:	add	r0, r0, r5
   31418:	eor	r1, r1, lr
   3141c:	ror	r0, r0, #25
   31420:	add	r2, r1, r2
   31424:	add	r2, r8, r2
   31428:	eor	lr, r6, r0
   3142c:	add	lr, lr, r2
   31430:	ldr	r2, [sp, #20]
   31434:	ror	r4, r4, #13
   31438:	add	r3, r2, r3
   3143c:	add	r0, r3, r0
   31440:	eor	r3, r9, r4
   31444:	and	r3, r3, r5
   31448:	eor	r3, r3, r4
   3144c:	add	r3, r3, r0
   31450:	ldr	r1, [sp, #68]	; 0x44
   31454:	ror	r2, r3, #15
   31458:	eor	r2, r2, r3, ror #23
   3145c:	eor	r3, r3, r2
   31460:	ldr	r2, [sp, #40]	; 0x28
   31464:	ldr	r6, [sp, #52]	; 0x34
   31468:	eor	r2, r2, r1
   3146c:	ldr	r1, [sp, #28]
   31470:	ldr	r0, [pc, #-3600]	; 30668 <putc_unlocked@plt+0x1f320>
   31474:	ror	r8, lr, #20
   31478:	eor	r2, r2, r1, ror #17
   3147c:	ldr	r1, [sp, #16]
   31480:	ror	fp, fp, #23
   31484:	eor	sl, r1, r6, ror #25
   31488:	eor	sl, sl, r2
   3148c:	eor	sl, sl, r2, ror #17
   31490:	eor	r2, sl, r2, ror #9
   31494:	str	r2, [sp, #40]	; 0x28
   31498:	ldr	r1, [sp, #40]	; 0x28
   3149c:	add	r0, r8, r0
   314a0:	str	r2, [sp, #116]	; 0x74
   314a4:	ldr	r2, [sp, #24]
   314a8:	orr	sl, r7, fp
   314ac:	add	r0, r0, r3
   314b0:	and	r6, sl, lr
   314b4:	eor	r2, r2, r1
   314b8:	and	sl, r7, fp
   314bc:	orr	sl, r6, sl
   314c0:	ror	r0, r0, #25
   314c4:	add	ip, r2, ip
   314c8:	ldr	r2, [sp, #24]
   314cc:	eor	r1, r8, r0
   314d0:	add	ip, sl, ip
   314d4:	add	r6, r1, ip
   314d8:	ror	r9, r9, #13
   314dc:	add	ip, r2, r4
   314e0:	add	r0, ip, r0
   314e4:	eor	ip, r5, r9
   314e8:	and	ip, ip, r3
   314ec:	eor	ip, ip, r9
   314f0:	add	ip, ip, r0
   314f4:	ldr	r1, [sp, #8]
   314f8:	ror	r2, ip, #15
   314fc:	eor	r2, r2, ip, ror #23
   31500:	eor	ip, ip, r2
   31504:	ldr	r2, [sp, #44]	; 0x2c
   31508:	ldr	r4, [sp, #56]	; 0x38
   3150c:	eor	r1, r2, r1
   31510:	ldr	r2, [sp, #32]
   31514:	ldr	r0, [pc, #-3760]	; 3066c <putc_unlocked@plt+0x1f324>
   31518:	ror	sl, r6, #20
   3151c:	eor	r1, r1, r2, ror #17
   31520:	ldr	r2, [sp, #20]
   31524:	ror	r7, r7, #23
   31528:	eor	r2, r2, r4, ror #25
   3152c:	eor	r2, r2, r1
   31530:	eor	r2, r2, r1, ror #17
   31534:	eor	r2, r2, r1, ror #9
   31538:	str	r2, [sp, #44]	; 0x2c
   3153c:	add	r0, sl, r0
   31540:	str	r2, [sp, #120]	; 0x78
   31544:	ldr	r1, [sp, #44]	; 0x2c
   31548:	ldr	r2, [sp, #28]
   3154c:	orr	r4, lr, r7
   31550:	add	r0, r0, ip
   31554:	and	r8, r4, r6
   31558:	eor	r1, r2, r1
   3155c:	and	r4, lr, r7
   31560:	orr	r4, r8, r4
   31564:	ror	r0, r0, #25
   31568:	add	fp, r1, fp
   3156c:	eor	r2, sl, r0
   31570:	add	fp, r4, fp
   31574:	add	r8, r2, fp
   31578:	ldr	r2, [sp, #28]
   3157c:	ror	r5, r5, #13
   31580:	add	r4, r2, r9
   31584:	add	r0, r4, r0
   31588:	eor	r4, r3, r5
   3158c:	and	r4, r4, ip
   31590:	eor	r4, r4, r5
   31594:	add	r4, r4, r0
   31598:	ldr	r1, [sp, #48]	; 0x30
   3159c:	ldr	r0, [sp, #12]
   315a0:	ror	lr, lr, #23
   315a4:	eor	r1, r1, r0
   315a8:	ldr	r0, [sp, #36]	; 0x24
   315ac:	ror	r2, r4, #15
   315b0:	eor	r2, r2, r4, ror #23
   315b4:	eor	r1, r1, r0, ror #17
   315b8:	ldr	r0, [sp, #24]
   315bc:	ldr	sl, [sp, #60]	; 0x3c
   315c0:	eor	r4, r4, r2
   315c4:	ldr	r2, [pc, #-3932]	; 30670 <putc_unlocked@plt+0x1f328>
   315c8:	eor	r0, r0, sl, ror #25
   315cc:	eor	r0, r0, r1
   315d0:	eor	r0, r0, r1, ror #17
   315d4:	eor	r1, r0, r1, ror #9
   315d8:	orr	sl, r6, lr
   315dc:	str	r1, [sp, #48]	; 0x30
   315e0:	and	r0, sl, r8
   315e4:	and	sl, r6, lr
   315e8:	orr	sl, r0, sl
   315ec:	str	r1, [sp, #124]	; 0x7c
   315f0:	ldr	r0, [sp, #48]	; 0x30
   315f4:	ldr	r1, [sp, #32]
   315f8:	ror	r9, r8, #20
   315fc:	eor	r1, r1, r0
   31600:	add	r2, r9, r2
   31604:	add	r2, r2, r4
   31608:	add	r7, r1, r7
   3160c:	ldr	r1, [sp, #32]
   31610:	ror	r3, r3, #13
   31614:	add	fp, r1, r5
   31618:	ror	r2, r2, #25
   3161c:	eor	r0, r9, r2
   31620:	add	r2, fp, r2
   31624:	eor	fp, ip, r3
   31628:	and	fp, fp, r4
   3162c:	eor	fp, fp, r3
   31630:	add	fp, fp, r2
   31634:	add	r7, sl, r7
   31638:	ror	r2, fp, #15
   3163c:	eor	r2, r2, fp, ror #23
   31640:	add	r0, r0, r7
   31644:	eor	fp, fp, r2
   31648:	ldr	r7, [sp, #16]
   3164c:	ldr	r2, [sp, #52]	; 0x34
   31650:	ldr	r9, [sp, #64]	; 0x40
   31654:	eor	r2, r2, r7
   31658:	ldr	r7, [sp, #40]	; 0x28
   3165c:	ror	r1, r6, #23
   31660:	ldr	r6, [pc, #-4084]	; 30674 <putc_unlocked@plt+0x1f32c>
   31664:	eor	r2, r2, r7, ror #17
   31668:	ldr	r7, [sp, #28]
   3166c:	ror	r5, r0, #20
   31670:	eor	r7, r7, r9, ror #25
   31674:	eor	r7, r7, r2
   31678:	eor	r7, r7, r2, ror #17
   3167c:	eor	r2, r7, r2, ror #9
   31680:	str	r2, [sp, #52]	; 0x34
   31684:	ldr	r9, [sp, #52]	; 0x34
   31688:	str	r2, [sp, #128]	; 0x80
   3168c:	ldr	r2, [sp, #36]	; 0x24
   31690:	add	r6, r5, r6
   31694:	eor	r2, r2, r9
   31698:	add	r6, r6, fp
   3169c:	add	lr, r2, lr
   316a0:	ldr	r2, [sp, #36]	; 0x24
   316a4:	orr	r7, r8, r1
   316a8:	ror	ip, ip, #13
   316ac:	and	sl, r7, r0
   316b0:	add	r9, r2, r3
   316b4:	and	r7, r8, r1
   316b8:	ror	r6, r6, #25
   316bc:	orr	r7, sl, r7
   316c0:	eor	sl, r5, r6
   316c4:	add	r6, r9, r6
   316c8:	eor	r9, r4, ip
   316cc:	and	r9, r9, fp
   316d0:	eor	r9, r9, ip
   316d4:	add	r9, r9, r6
   316d8:	ldr	r6, [sp, #20]
   316dc:	ror	r3, r9, #15
   316e0:	eor	r3, r3, r9, ror #23
   316e4:	eor	r9, r9, r3
   316e8:	ldr	r3, [sp, #56]	; 0x38
   316ec:	add	lr, r7, lr
   316f0:	eor	r3, r3, r6
   316f4:	ldr	r6, [sp, #44]	; 0x2c
   316f8:	ldr	r7, [sp, #68]	; 0x44
   316fc:	ror	r2, r8, #23
   31700:	eor	r3, r3, r6, ror #17
   31704:	ldr	r6, [sp, #32]
   31708:	add	sl, sl, lr
   3170c:	eor	r6, r6, r7, ror #25
   31710:	eor	r6, r6, r3
   31714:	eor	r6, r6, r3, ror #17
   31718:	eor	r3, r6, r3, ror #9
   3171c:	orr	r7, r0, r2
   31720:	and	r6, r7, sl
   31724:	str	r3, [sp, #56]	; 0x38
   31728:	and	r7, r0, r2
   3172c:	orr	r7, r6, r7
   31730:	str	r3, [sp, #132]	; 0x84
   31734:	ldr	r6, [sp, #56]	; 0x38
   31738:	ldr	r3, [sp, #40]	; 0x28
   3173c:	ldr	lr, [pc, #1120]	; 31ba4 <putc_unlocked@plt+0x2085c>
   31740:	ror	r5, sl, #20
   31744:	eor	r3, r3, r6
   31748:	add	lr, r5, lr
   3174c:	add	lr, lr, r9
   31750:	add	r1, r3, r1
   31754:	ldr	r3, [sp, #40]	; 0x28
   31758:	ror	r4, r4, #13
   3175c:	add	r3, r3, ip
   31760:	ror	lr, lr, #25
   31764:	eor	r6, r5, lr
   31768:	add	lr, r3, lr
   3176c:	eor	r3, fp, r4
   31770:	and	r3, r3, r9
   31774:	eor	r3, r3, r4
   31778:	add	r3, r3, lr
   3177c:	add	r1, r7, r1
   31780:	add	r6, r6, r1
   31784:	ror	r1, r3, #15
   31788:	eor	r1, r1, r3, ror #23
   3178c:	eor	r3, r3, r1
   31790:	ldr	lr, [sp, #24]
   31794:	ldr	r1, [sp, #60]	; 0x3c
   31798:	ldr	r7, [sp, #8]
   3179c:	eor	lr, r1, lr
   317a0:	ldr	r1, [sp, #48]	; 0x30
   317a4:	ldr	ip, [pc, #1020]	; 31ba8 <putc_unlocked@plt+0x20860>
   317a8:	ror	r5, r6, #20
   317ac:	eor	lr, lr, r1, ror #17
   317b0:	ldr	r1, [sp, #36]	; 0x24
   317b4:	ror	r0, r0, #23
   317b8:	eor	r1, r1, r7, ror #25
   317bc:	eor	r1, r1, lr
   317c0:	eor	r1, r1, lr, ror #17
   317c4:	eor	r1, r1, lr, ror #9
   317c8:	add	ip, r5, ip
   317cc:	str	r1, [sp, #60]	; 0x3c
   317d0:	str	r1, [sp, #136]	; 0x88
   317d4:	ldr	r7, [sp, #60]	; 0x3c
   317d8:	ldr	r1, [sp, #44]	; 0x2c
   317dc:	orr	lr, sl, r0
   317e0:	add	ip, ip, r3
   317e4:	and	r8, lr, r6
   317e8:	eor	r1, r1, r7
   317ec:	and	lr, sl, r0
   317f0:	orr	lr, r8, lr
   317f4:	ror	ip, ip, #25
   317f8:	add	r2, r1, r2
   317fc:	add	r2, lr, r2
   31800:	eor	r8, r5, ip
   31804:	add	r8, r8, r2
   31808:	ldr	r2, [sp, #44]	; 0x2c
   3180c:	ror	fp, fp, #13
   31810:	add	lr, r2, r4
   31814:	add	ip, lr, ip
   31818:	eor	lr, r9, fp
   3181c:	and	lr, lr, r3
   31820:	eor	lr, lr, fp
   31824:	add	lr, lr, ip
   31828:	ldr	r1, [sp, #64]	; 0x40
   3182c:	ldr	ip, [sp, #28]
   31830:	ror	r2, lr, #15
   31834:	eor	r4, r1, ip
   31838:	ldr	r1, [sp, #52]	; 0x34
   3183c:	ldr	ip, [sp, #40]	; 0x28
   31840:	eor	r2, r2, lr, ror #23
   31844:	eor	r1, r4, r1, ror #17
   31848:	ldr	r4, [sp, #12]
   3184c:	eor	lr, lr, r2
   31850:	ldr	r2, [pc, #852]	; 31bac <putc_unlocked@plt+0x20864>
   31854:	eor	r4, ip, r4, ror #25
   31858:	eor	r4, r4, r1
   3185c:	ror	r5, r8, #20
   31860:	eor	r4, r4, r1, ror #17
   31864:	eor	r4, r4, r1, ror #9
   31868:	ror	sl, sl, #23
   3186c:	add	r2, r5, r2
   31870:	ldr	r1, [sp, #48]	; 0x30
   31874:	orr	ip, r6, sl
   31878:	add	r2, r2, lr
   3187c:	and	r7, ip, r8
   31880:	eor	r1, r1, r4
   31884:	and	ip, r6, sl
   31888:	orr	ip, r7, ip
   3188c:	ror	r2, r2, #25
   31890:	add	r0, r1, r0
   31894:	ldr	r1, [sp, #48]	; 0x30
   31898:	add	r0, ip, r0
   3189c:	eor	r7, r5, r2
   318a0:	add	r7, r7, r0
   318a4:	add	ip, r1, fp
   318a8:	ldr	r0, [sp, #32]
   318ac:	ldr	r1, [sp, #68]	; 0x44
   318b0:	ror	r9, r9, #13
   318b4:	eor	r1, r1, r0
   318b8:	ldr	r0, [sp, #56]	; 0x38
   318bc:	add	r2, ip, r2
   318c0:	eor	ip, r3, r9
   318c4:	ldr	r5, [sp, #16]
   318c8:	and	ip, ip, lr
   318cc:	eor	r1, r1, r0, ror #17
   318d0:	eor	ip, ip, r9
   318d4:	ldr	r0, [sp, #44]	; 0x2c
   318d8:	add	ip, ip, r2
   318dc:	eor	r0, r0, r5, ror #25
   318e0:	ror	r2, ip, #15
   318e4:	eor	r0, r0, r1
   318e8:	ror	r6, r6, #23
   318ec:	eor	r2, r2, ip, ror #23
   318f0:	eor	r0, r0, r1, ror #17
   318f4:	eor	ip, ip, r2
   318f8:	eor	r1, r0, r1, ror #9
   318fc:	ldr	r2, [pc, #684]	; 31bb0 <putc_unlocked@plt+0x20868>
   31900:	orr	r0, r8, r6
   31904:	ror	fp, r7, #20
   31908:	and	r5, r0, r7
   3190c:	str	r1, [sp, #32]
   31910:	and	r0, r8, r6
   31914:	orr	r0, r5, r0
   31918:	add	r2, fp, r2
   3191c:	ldr	r5, [sp, #32]
   31920:	str	r1, [sp, #80]	; 0x50
   31924:	ldr	r1, [sp, #52]	; 0x34
   31928:	add	r2, r2, ip
   3192c:	eor	r1, r1, r5
   31930:	ror	r2, r2, #25
   31934:	add	sl, r1, sl
   31938:	ldr	r1, [sp, #52]	; 0x34
   3193c:	add	sl, r0, sl
   31940:	eor	r5, fp, r2
   31944:	add	r5, r5, sl
   31948:	add	r0, r1, r9
   3194c:	ror	r3, r3, #13
   31950:	ldr	sl, [sp, #36]	; 0x24
   31954:	ldr	r1, [sp, #8]
   31958:	add	r2, r0, r2
   3195c:	eor	r0, lr, r3
   31960:	eor	r1, r1, sl
   31964:	and	r0, r0, ip
   31968:	ldr	sl, [sp, #60]	; 0x3c
   3196c:	eor	r0, r0, r3
   31970:	add	r0, r0, r2
   31974:	ldr	fp, [sp, #20]
   31978:	eor	sl, r1, sl, ror #17
   3197c:	ldr	r1, [sp, #48]	; 0x30
   31980:	ror	r2, r0, #15
   31984:	eor	r2, r2, r0, ror #23
   31988:	eor	r1, r1, fp, ror #25
   3198c:	eor	r0, r0, r2
   31990:	ror	r8, r8, #23
   31994:	eor	r1, r1, sl
   31998:	ldr	r2, [pc, #532]	; 31bb4 <putc_unlocked@plt+0x2086c>
   3199c:	ror	r9, r5, #20
   319a0:	orr	fp, r7, r8
   319a4:	eor	r1, r1, sl, ror #17
   319a8:	eor	r1, r1, sl, ror #9
   319ac:	and	fp, fp, r5
   319b0:	and	sl, r7, r8
   319b4:	add	r2, r9, r2
   319b8:	add	r2, r2, r0
   319bc:	orr	sl, fp, sl
   319c0:	ldr	fp, [sp, #56]	; 0x38
   319c4:	ror	lr, lr, #13
   319c8:	add	r3, fp, r3
   319cc:	ror	r2, r2, #25
   319d0:	str	r1, [sp, #84]	; 0x54
   319d4:	eor	r1, r1, fp
   319d8:	add	r1, r1, r6
   319dc:	eor	r6, r9, r2
   319e0:	add	r2, r3, r2
   319e4:	eor	r3, ip, lr
   319e8:	and	r3, r3, r0
   319ec:	eor	r3, r3, lr
   319f0:	add	r3, r3, r2
   319f4:	add	sl, sl, r1
   319f8:	ror	r2, r3, #15
   319fc:	eor	r2, r2, r3, ror #23
   31a00:	add	r6, r6, sl
   31a04:	eor	r3, r3, r2
   31a08:	ldr	sl, [sp, #40]	; 0x28
   31a0c:	ldr	r2, [sp, #12]
   31a10:	ldr	fp, [sp, #24]
   31a14:	eor	r2, r2, sl
   31a18:	eor	sl, r2, r4, ror #17
   31a1c:	ldr	r2, [sp, #52]	; 0x34
   31a20:	ror	r7, r7, #23
   31a24:	eor	r2, r2, fp, ror #25
   31a28:	eor	r2, r2, sl
   31a2c:	ldr	r1, [pc, #388]	; 31bb8 <putc_unlocked@plt+0x20870>
   31a30:	orr	fp, r5, r7
   31a34:	ror	r9, r6, #20
   31a38:	eor	r2, r2, sl, ror #17
   31a3c:	eor	r2, r2, sl, ror #9
   31a40:	add	r1, r9, r1
   31a44:	and	sl, r5, r7
   31a48:	and	fp, fp, r6
   31a4c:	str	r4, [sp, #140]	; 0x8c
   31a50:	add	r1, r1, r3
   31a54:	str	r2, [sp, #88]	; 0x58
   31a58:	orr	sl, fp, sl
   31a5c:	ldr	fp, [sp, #60]	; 0x3c
   31a60:	ror	ip, ip, #13
   31a64:	add	lr, fp, lr
   31a68:	ror	r1, r1, #25
   31a6c:	eor	r9, r9, r1
   31a70:	add	r1, lr, r1
   31a74:	eor	lr, r0, ip
   31a78:	and	lr, lr, r3
   31a7c:	eor	lr, lr, ip
   31a80:	add	lr, lr, r1
   31a84:	eor	r2, r2, fp
   31a88:	ror	r1, lr, #15
   31a8c:	add	r2, r2, r8
   31a90:	eor	r1, r1, lr, ror #23
   31a94:	eor	lr, lr, r1
   31a98:	add	sl, sl, r2
   31a9c:	ldr	r1, [sp, #44]	; 0x2c
   31aa0:	ldr	r2, [sp, #16]
   31aa4:	ldr	fp, [sp, #28]
   31aa8:	eor	r1, r2, r1
   31aac:	ldr	r2, [sp, #32]
   31ab0:	add	sl, r9, sl
   31ab4:	ldr	r9, [pc, #256]	; 31bbc <putc_unlocked@plt+0x20874>
   31ab8:	eor	r1, r1, r2, ror #17
   31abc:	ldr	r2, [sp, #56]	; 0x38
   31ac0:	ror	r8, sl, #20
   31ac4:	eor	r2, r2, fp, ror #25
   31ac8:	eor	r2, r2, r1
   31acc:	eor	r2, r2, r1, ror #17
   31ad0:	eor	r1, r2, r1, ror #9
   31ad4:	ror	r5, r5, #23
   31ad8:	add	r9, r8, r9
   31adc:	str	r1, [sp, #92]	; 0x5c
   31ae0:	eor	r1, r1, r4
   31ae4:	add	r7, r1, r7
   31ae8:	add	r9, r9, lr
   31aec:	orr	fp, r6, r5
   31af0:	ldr	r1, [sp, #4]
   31af4:	and	fp, fp, sl
   31af8:	and	r2, r6, r5
   31afc:	ror	r9, r9, #25
   31b00:	orr	r2, fp, r2
   31b04:	ldr	r1, [r1]
   31b08:	eor	r8, r8, r9
   31b0c:	add	r2, r2, r7
   31b10:	ror	r0, r0, #13
   31b14:	add	r2, r8, r2
   31b18:	eor	r7, r2, r1
   31b1c:	add	ip, r4, ip
   31b20:	ldr	r2, [sp, #4]
   31b24:	eor	r4, r3, r0
   31b28:	and	r4, r4, lr
   31b2c:	add	ip, ip, r9
   31b30:	eor	r4, r4, r0
   31b34:	ldr	r9, [r2, #4]
   31b38:	add	r4, r4, ip
   31b3c:	ldr	ip, [r2, #8]
   31b40:	ldr	r1, [sp, #4]
   31b44:	eor	sl, sl, r9
   31b48:	eor	ip, ip, r6, ror #23
   31b4c:	str	r7, [r2]
   31b50:	str	sl, [r2, #4]
   31b54:	str	ip, [r2, #8]
   31b58:	ldr	r2, [r2, #12]
   31b5c:	ldr	r8, [r1, #20]
   31b60:	eor	r2, r2, r5
   31b64:	ldr	r5, [r1, #16]
   31b68:	eor	lr, lr, r8
   31b6c:	eor	r5, r5, r4
   31b70:	eor	r5, r5, r4, ror #23
   31b74:	eor	r5, r5, r4, ror #15
   31b78:	str	r2, [r1, #12]
   31b7c:	str	r5, [r1, #16]
   31b80:	str	lr, [r1, #20]
   31b84:	ldr	r1, [r1, #24]
   31b88:	eor	r3, r1, r3, ror #13
   31b8c:	ldr	r1, [sp, #4]
   31b90:	ldr	r4, [r1, #28]
   31b94:	str	r3, [r1, #24]
   31b98:	eor	r4, r4, r0
   31b9c:	str	r4, [r1, #28]
   31ba0:	b	2f56c <putc_unlocked@plt+0x1e224>
   31ba4:	ldrbtne	r0, [r5], #3899	; 0xf3b
   31ba8:	stmibcs	sl!, {r1, r2, r4, r5, r6, r9, sl, fp, ip}^
   31bac:	bicspl	r3, r4, #236, 24	; 0xec00
   31bb0:	sbfxge	r7, r8, #19, #9
   31bb4:	svcmi	0x0050f3b1
   31bb8:	cdpls	7, 10, cr14, cr1, cr2, {3}
   31bbc:	stclcc	14, cr12, [r3, #-788]	; 0xfffffcec
   31bc0:	push	{r4, r5, r6, r7, r8, lr}
   31bc4:	mov	r4, r0
   31bc8:	ldr	r0, [r0, #40]	; 0x28
   31bcc:	ldr	r3, [r4, #32]
   31bd0:	cmp	r0, #55	; 0x37
   31bd4:	add	r3, r0, r3
   31bd8:	movls	r5, #16
   31bdc:	movhi	r5, #32
   31be0:	cmp	r0, r3
   31be4:	mov	r6, r1
   31be8:	ldrhi	r2, [r4, #36]	; 0x24
   31bec:	str	r3, [r4, #32]
   31bf0:	addhi	r2, r2, #1
   31bf4:	strhi	r2, [r4, #36]	; 0x24
   31bf8:	ldr	r1, [r4, #36]	; 0x24
   31bfc:	lsr	r2, r3, #29
   31c00:	lsl	r3, r3, #3
   31c04:	orr	r2, r2, r1, lsl #3
   31c08:	add	r1, r4, r5, lsl #2
   31c0c:	sub	r5, r5, #-1073741822	; 0xc0000002
   31c10:	rev	r3, r3
   31c14:	add	r7, r4, #44	; 0x2c
   31c18:	lsl	r5, r5, #2
   31c1c:	rev	r2, r2
   31c20:	str	r2, [r1, #36]	; 0x24
   31c24:	str	r3, [r1, #40]	; 0x28
   31c28:	sub	r2, r5, r0
   31c2c:	ldr	r1, [pc, #36]	; 31c58 <putc_unlocked@plt+0x20910>
   31c30:	add	r0, r7, r0
   31c34:	bl	11090 <memcpy@plt>
   31c38:	add	r1, r5, #8
   31c3c:	mov	r0, r7
   31c40:	mov	r2, r4
   31c44:	bl	2f504 <putc_unlocked@plt+0x1e1bc>
   31c48:	mov	r1, r6
   31c4c:	mov	r0, r4
   31c50:	pop	{r4, r5, r6, r7, r8, lr}
   31c54:	b	2f4e0 <putc_unlocked@plt+0x1e198>
   31c58:	andeq	r9, r3, r8, ror r2
   31c5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   31c60:	mov	r6, r0
   31c64:	ldr	r8, [r2, #40]	; 0x28
   31c68:	mov	r4, r1
   31c6c:	cmp	r8, #0
   31c70:	mov	r5, r2
   31c74:	beq	31ce4 <putc_unlocked@plt+0x2099c>
   31c78:	rsb	r7, r8, #128	; 0x80
   31c7c:	cmp	r7, r1
   31c80:	movcs	r7, r1
   31c84:	add	r9, r2, #44	; 0x2c
   31c88:	mov	r1, r0
   31c8c:	mov	r2, r7
   31c90:	add	r0, r9, r8
   31c94:	bl	11090 <memcpy@plt>
   31c98:	ldr	r1, [r5, #40]	; 0x28
   31c9c:	add	r1, r7, r1
   31ca0:	cmp	r1, #64	; 0x40
   31ca4:	str	r1, [r5, #40]	; 0x28
   31ca8:	bls	31cdc <putc_unlocked@plt+0x20994>
   31cac:	mov	r2, r5
   31cb0:	bic	r1, r1, #63	; 0x3f
   31cb4:	mov	r0, r9
   31cb8:	bl	2f504 <putc_unlocked@plt+0x1e1bc>
   31cbc:	ldr	r2, [r5, #40]	; 0x28
   31cc0:	add	r1, r8, r7
   31cc4:	and	r2, r2, #63	; 0x3f
   31cc8:	bic	r1, r1, #63	; 0x3f
   31ccc:	str	r2, [r5, #40]	; 0x28
   31cd0:	add	r1, r9, r1
   31cd4:	mov	r0, r9
   31cd8:	bl	11090 <memcpy@plt>
   31cdc:	add	r6, r6, r7
   31ce0:	sub	r4, r4, r7
   31ce4:	cmp	r4, #63	; 0x3f
   31ce8:	bls	31d1c <putc_unlocked@plt+0x209d4>
   31cec:	tst	r6, #3
   31cf0:	movne	r7, r4
   31cf4:	addne	r8, r5, #44	; 0x2c
   31cf8:	movne	r9, #64	; 0x40
   31cfc:	bne	31d54 <putc_unlocked@plt+0x20a0c>
   31d00:	bic	r7, r4, #63	; 0x3f
   31d04:	mov	r0, r6
   31d08:	mov	r2, r5
   31d0c:	mov	r1, r7
   31d10:	bl	2f504 <putc_unlocked@plt+0x1e1bc>
   31d14:	add	r6, r6, r7
   31d18:	and	r4, r4, #63	; 0x3f
   31d1c:	cmp	r4, #0
   31d20:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   31d24:	b	31d78 <putc_unlocked@plt+0x20a30>
   31d28:	mov	r2, r8
   31d2c:	add	r1, r3, #64	; 0x40
   31d30:	ldr	r0, [r3], #4
   31d34:	cmp	r3, r1
   31d38:	str	r0, [r2], #4
   31d3c:	bne	31d30 <putc_unlocked@plt+0x209e8>
   31d40:	mov	r2, r5
   31d44:	mov	r1, r9
   31d48:	mov	r0, r8
   31d4c:	bl	2f504 <putc_unlocked@plt+0x1e1bc>
   31d50:	sub	r7, r7, #64	; 0x40
   31d54:	sub	r3, r4, r7
   31d58:	cmp	r7, #64	; 0x40
   31d5c:	add	r3, r6, r3
   31d60:	bhi	31d28 <putc_unlocked@plt+0x209e0>
   31d64:	sub	r3, r4, #1
   31d68:	bic	r2, r3, #63	; 0x3f
   31d6c:	lsr	r3, r3, #6
   31d70:	add	r6, r6, r2
   31d74:	sub	r4, r4, r3, lsl #6
   31d78:	ldr	r7, [r5, #40]	; 0x28
   31d7c:	add	r8, r5, #44	; 0x2c
   31d80:	mov	r2, r4
   31d84:	mov	r1, r6
   31d88:	add	r0, r8, r7
   31d8c:	add	r4, r7, r4
   31d90:	bl	11090 <memcpy@plt>
   31d94:	cmp	r4, #63	; 0x3f
   31d98:	bls	31dc0 <putc_unlocked@plt+0x20a78>
   31d9c:	mov	r2, r5
   31da0:	mov	r1, #64	; 0x40
   31da4:	mov	r0, r8
   31da8:	sub	r4, r4, #64	; 0x40
   31dac:	bl	2f504 <putc_unlocked@plt+0x1e1bc>
   31db0:	mov	r2, r4
   31db4:	add	r1, r5, #108	; 0x6c
   31db8:	mov	r0, r8
   31dbc:	bl	11090 <memcpy@plt>
   31dc0:	str	r4, [r5, #40]	; 0x28
   31dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31dc8:	push	{r4, r5, r6, lr}
   31dcc:	sub	sp, sp, #176	; 0xb0
   31dd0:	mov	r5, r0
   31dd4:	mov	r6, r1
   31dd8:	add	r0, sp, #4
   31ddc:	mov	r4, r2
   31de0:	bl	2f478 <putc_unlocked@plt+0x1e130>
   31de4:	add	r2, sp, #4
   31de8:	mov	r1, r6
   31dec:	mov	r0, r5
   31df0:	bl	31c5c <putc_unlocked@plt+0x20914>
   31df4:	mov	r1, r4
   31df8:	add	r0, sp, #4
   31dfc:	bl	31bc0 <putc_unlocked@plt+0x20878>
   31e00:	add	sp, sp, #176	; 0xb0
   31e04:	pop	{r4, r5, r6, pc}
   31e08:	push	{r4, r5}
   31e0c:	pop	{r4, r5}
   31e10:	b	11048 <posix_fadvise64@plt>
   31e14:	cmp	r0, #0
   31e18:	bxeq	lr
   31e1c:	push	{r0, r1, r2, r3, r4, lr}
   31e20:	mov	r4, r1
   31e24:	bl	11228 <fileno@plt>
   31e28:	mov	r2, #0
   31e2c:	mov	r3, #0
   31e30:	str	r4, [sp, #8]
   31e34:	strd	r2, [sp]
   31e38:	bl	11048 <posix_fadvise64@plt>
   31e3c:	add	sp, sp, #16
   31e40:	pop	{r4, pc}
   31e44:	push	{r0, r1, r2, r4, r5, lr}
   31e48:	mov	r4, r0
   31e4c:	bl	11228 <fileno@plt>
   31e50:	cmp	r0, #0
   31e54:	mov	r0, r4
   31e58:	bge	31e68 <putc_unlocked@plt+0x20b20>
   31e5c:	add	sp, sp, #12
   31e60:	pop	{r4, r5, lr}
   31e64:	b	1124c <fclose@plt>
   31e68:	bl	11174 <__freading@plt>
   31e6c:	cmp	r0, #0
   31e70:	bne	31eac <putc_unlocked@plt+0x20b64>
   31e74:	mov	r0, r4
   31e78:	bl	31eec <putc_unlocked@plt+0x20ba4>
   31e7c:	cmp	r0, #0
   31e80:	bne	31ee0 <putc_unlocked@plt+0x20b98>
   31e84:	mov	r5, #0
   31e88:	mov	r0, r4
   31e8c:	bl	1124c <fclose@plt>
   31e90:	cmp	r5, #0
   31e94:	beq	31ea4 <putc_unlocked@plt+0x20b5c>
   31e98:	bl	111e0 <__errno_location@plt>
   31e9c:	str	r5, [r0]
   31ea0:	mvn	r0, #0
   31ea4:	add	sp, sp, #12
   31ea8:	pop	{r4, r5, pc}
   31eac:	mov	r0, r4
   31eb0:	bl	11228 <fileno@plt>
   31eb4:	mov	r3, #1
   31eb8:	str	r3, [sp]
   31ebc:	mov	r2, #0
   31ec0:	mov	r3, #0
   31ec4:	bl	110fc <lseek64@plt>
   31ec8:	mvn	r3, #0
   31ecc:	mvn	r2, #0
   31ed0:	cmp	r1, r3
   31ed4:	cmpeq	r0, r2
   31ed8:	bne	31e74 <putc_unlocked@plt+0x20b2c>
   31edc:	b	31e84 <putc_unlocked@plt+0x20b3c>
   31ee0:	bl	111e0 <__errno_location@plt>
   31ee4:	ldr	r5, [r0]
   31ee8:	b	31e88 <putc_unlocked@plt+0x20b40>
   31eec:	push	{r0, r1, r4, lr}
   31ef0:	subs	r4, r0, #0
   31ef4:	bne	31f08 <putc_unlocked@plt+0x20bc0>
   31ef8:	mov	r0, r4
   31efc:	add	sp, sp, #8
   31f00:	pop	{r4, lr}
   31f04:	b	11054 <fflush@plt>
   31f08:	bl	11174 <__freading@plt>
   31f0c:	cmp	r0, #0
   31f10:	beq	31ef8 <putc_unlocked@plt+0x20bb0>
   31f14:	ldr	r3, [r4]
   31f18:	tst	r3, #256	; 0x100
   31f1c:	beq	31ef8 <putc_unlocked@plt+0x20bb0>
   31f20:	mov	r3, #1
   31f24:	str	r3, [sp]
   31f28:	mov	r2, #0
   31f2c:	mov	r3, #0
   31f30:	mov	r0, r4
   31f34:	bl	32024 <putc_unlocked@plt+0x20cdc>
   31f38:	b	31ef8 <putc_unlocked@plt+0x20bb0>
   31f3c:	push	{r4, r5, r6, lr}
   31f40:	mov	r6, r1
   31f44:	bl	112b8 <fopen64@plt>
   31f48:	subs	r4, r0, #0
   31f4c:	beq	31f84 <putc_unlocked@plt+0x20c3c>
   31f50:	bl	11228 <fileno@plt>
   31f54:	cmp	r0, #2
   31f58:	bhi	31f84 <putc_unlocked@plt+0x20c3c>
   31f5c:	bl	34130 <putc_unlocked@plt+0x22de8>
   31f60:	subs	r5, r0, #0
   31f64:	bge	31f8c <putc_unlocked@plt+0x20c44>
   31f68:	bl	111e0 <__errno_location@plt>
   31f6c:	ldr	r6, [r0]
   31f70:	mov	r5, r0
   31f74:	mov	r0, r4
   31f78:	bl	31e44 <putc_unlocked@plt+0x20afc>
   31f7c:	str	r6, [r5]
   31f80:	mov	r4, #0
   31f84:	mov	r0, r4
   31f88:	pop	{r4, r5, r6, pc}
   31f8c:	mov	r0, r4
   31f90:	bl	31e44 <putc_unlocked@plt+0x20afc>
   31f94:	cmp	r0, #0
   31f98:	beq	31fb8 <putc_unlocked@plt+0x20c70>
   31f9c:	bl	111e0 <__errno_location@plt>
   31fa0:	ldr	r6, [r0]
   31fa4:	mov	r4, r0
   31fa8:	mov	r0, r5
   31fac:	bl	11318 <close@plt>
   31fb0:	str	r6, [r4]
   31fb4:	b	31f80 <putc_unlocked@plt+0x20c38>
   31fb8:	mov	r1, r6
   31fbc:	mov	r0, r5
   31fc0:	bl	1100c <fdopen@plt>
   31fc4:	subs	r4, r0, #0
   31fc8:	bne	31f84 <putc_unlocked@plt+0x20c3c>
   31fcc:	b	31f9c <putc_unlocked@plt+0x20c54>
   31fd0:	push	{r0, r1, r2, r4, r5, lr}
   31fd4:	mov	r5, r0
   31fd8:	bl	111e0 <__errno_location@plt>
   31fdc:	ldr	r3, [r0]
   31fe0:	mov	r4, r0
   31fe4:	str	r3, [sp]
   31fe8:	str	r3, [sp, #4]
   31fec:	mov	r3, #0
   31ff0:	str	r3, [r0]
   31ff4:	mov	r0, r5
   31ff8:	bl	1106c <free@plt>
   31ffc:	ldr	r3, [r4]
   32000:	add	r2, sp, #8
   32004:	cmp	r3, #0
   32008:	moveq	r3, #4
   3200c:	movne	r3, #0
   32010:	add	r3, r2, r3
   32014:	ldr	r3, [r3, #-8]
   32018:	str	r3, [r4]
   3201c:	add	sp, sp, #12
   32020:	pop	{r4, r5, pc}
   32024:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   32028:	mov	r4, r0
   3202c:	ldmib	r0, {ip, lr}
   32030:	ldr	r8, [sp, #32]
   32034:	cmp	lr, ip
   32038:	bne	320a4 <putc_unlocked@plt+0x20d5c>
   3203c:	ldr	lr, [r0, #20]
   32040:	ldr	ip, [r0, #16]
   32044:	cmp	lr, ip
   32048:	bne	320a4 <putc_unlocked@plt+0x20d5c>
   3204c:	ldr	r5, [r0, #36]	; 0x24
   32050:	cmp	r5, #0
   32054:	bne	320a4 <putc_unlocked@plt+0x20d5c>
   32058:	mov	r6, r2
   3205c:	mov	r7, r3
   32060:	bl	11228 <fileno@plt>
   32064:	mov	r2, r6
   32068:	mov	r3, r7
   3206c:	str	r8, [sp]
   32070:	bl	110fc <lseek64@plt>
   32074:	mvn	r3, #0
   32078:	mvn	r2, #0
   3207c:	cmp	r1, r3
   32080:	cmpeq	r0, r2
   32084:	mvneq	r0, #0
   32088:	ldrne	r3, [r4]
   3208c:	strdne	r0, [r4, #80]	; 0x50
   32090:	movne	r0, r5
   32094:	bicne	r3, r3, #16
   32098:	strne	r3, [r4]
   3209c:	add	sp, sp, #8
   320a0:	pop	{r4, r5, r6, r7, r8, pc}
   320a4:	str	r8, [sp, #32]
   320a8:	mov	r0, r4
   320ac:	add	sp, sp, #8
   320b0:	pop	{r4, r5, r6, r7, r8, lr}
   320b4:	b	11258 <fseeko64@plt>
   320b8:	cmp	r0, #1
   320bc:	push	{r4, r6, r7, lr}
   320c0:	vpush	{d8}
   320c4:	vmov.f64	d8, d0
   320c8:	beq	3212c <putc_unlocked@plt+0x20de4>
   320cc:	vldr	d7, [pc, #100]	; 32138 <putc_unlocked@plt+0x20df0>
   320d0:	vcmpe.f64	d0, d7
   320d4:	vmrs	APSR_nzcv, fpscr
   320d8:	bpl	3212c <putc_unlocked@plt+0x20de4>
   320dc:	mov	r4, r0
   320e0:	vmov	r0, r1, d0
   320e4:	bl	35d70 <putc_unlocked@plt+0x24a28>
   320e8:	cmp	r4, #0
   320ec:	mov	r6, r0
   320f0:	mov	r7, r1
   320f4:	movne	r0, #0
   320f8:	bne	32114 <putc_unlocked@plt+0x20dcc>
   320fc:	bl	35cac <putc_unlocked@plt+0x24964>
   32100:	vmov	d7, r0, r1
   32104:	vcmp.f64	d7, d8
   32108:	vmrs	APSR_nzcv, fpscr
   3210c:	movne	r0, #1
   32110:	moveq	r0, #0
   32114:	adds	r2, r6, r0
   32118:	adc	r3, r7, r0, asr #31
   3211c:	mov	r1, r3
   32120:	mov	r0, r2
   32124:	bl	35cac <putc_unlocked@plt+0x24964>
   32128:	vmov	d8, r0, r1
   3212c:	vmov.f64	d0, d8
   32130:	vpop	{d8}
   32134:	pop	{r4, r6, r7, pc}
   32138:	andeq	r0, r0, r0
   3213c:	mvnsmi	r0, #0
   32140:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32144:	vpush	{d8-d9}
   32148:	mov	r9, r3
   3214c:	and	r3, r3, #3
   32150:	mov	fp, r2
   32154:	sub	sp, sp, #108	; 0x6c
   32158:	add	sl, fp, #644	; 0x284
   3215c:	str	r3, [sp, #28]
   32160:	ands	r3, r9, #32
   32164:	str	r3, [sp, #32]
   32168:	movne	r3, #1024	; 0x400
   3216c:	moveq	r3, #1000	; 0x3e8
   32170:	strd	r0, [sp, #16]
   32174:	ldrd	r4, [sp, #160]	; 0xa0
   32178:	str	r3, [sp, #24]
   3217c:	bl	112a0 <localeconv@plt>
   32180:	add	sl, sl, #3
   32184:	ldr	r7, [r0]
   32188:	mov	r6, r0
   3218c:	mov	r0, r7
   32190:	bl	111c8 <strlen@plt>
   32194:	sub	r3, r0, #1
   32198:	cmp	r3, #15
   3219c:	ldr	r3, [pc, #1868]	; 328f0 <putc_unlocked@plt+0x215a8>
   321a0:	movls	r3, r7
   321a4:	str	r3, [sp, #48]	; 0x30
   321a8:	ldr	r3, [r6, #8]
   321ac:	ldr	r6, [r6, #4]
   321b0:	mov	r8, r0
   321b4:	movls	r8, r0
   321b8:	mov	r0, r6
   321bc:	movhi	r8, #1
   321c0:	str	r3, [sp, #36]	; 0x24
   321c4:	bl	111c8 <strlen@plt>
   321c8:	ldr	r3, [pc, #1828]	; 328f4 <putc_unlocked@plt+0x215ac>
   321cc:	cmp	r0, #16
   321d0:	movhi	r6, r3
   321d4:	ldrd	r2, [sp, #168]	; 0xa8
   321d8:	str	r6, [sp, #52]	; 0x34
   321dc:	cmp	r3, r5
   321e0:	cmpeq	r2, r4
   321e4:	bhi	3225c <putc_unlocked@plt+0x20f14>
   321e8:	mov	r0, r4
   321ec:	mov	r1, r5
   321f0:	bl	35d20 <putc_unlocked@plt+0x249d8>
   321f4:	orrs	r3, r2, r3
   321f8:	bne	323f4 <putc_unlocked@plt+0x210ac>
   321fc:	ldrd	r2, [sp, #168]	; 0xa8
   32200:	mov	r0, r4
   32204:	mov	r1, r5
   32208:	bl	35d20 <putc_unlocked@plt+0x249d8>
   3220c:	mov	r3, r1
   32210:	ldr	r1, [sp, #20]
   32214:	mov	r2, r0
   32218:	mul	r0, r2, r1
   3221c:	ldr	r1, [sp, #16]
   32220:	umull	r6, r7, r2, r1
   32224:	mla	r0, r1, r3, r0
   32228:	strd	r6, [sp, #8]
   3222c:	ldr	r1, [sp, #12]
   32230:	add	r1, r0, r1
   32234:	str	r1, [sp, #12]
   32238:	ldrd	r0, [sp, #8]
   3223c:	bl	35d20 <putc_unlocked@plt+0x249d8>
   32240:	ldrd	r2, [sp, #16]
   32244:	cmp	r3, r1
   32248:	cmpeq	r2, r0
   3224c:	bne	323f4 <putc_unlocked@plt+0x210ac>
   32250:	mov	r7, #0
   32254:	mov	r6, r7
   32258:	b	32320 <putc_unlocked@plt+0x20fd8>
   3225c:	orrs	r3, r4, r5
   32260:	beq	323f4 <putc_unlocked@plt+0x210ac>
   32264:	mov	r2, r4
   32268:	mov	r3, r5
   3226c:	ldrd	r0, [sp, #168]	; 0xa8
   32270:	bl	35d20 <putc_unlocked@plt+0x249d8>
   32274:	orrs	r3, r2, r3
   32278:	bne	323f4 <putc_unlocked@plt+0x210ac>
   3227c:	mov	r2, r4
   32280:	mov	r3, r5
   32284:	ldrd	r0, [sp, #168]	; 0xa8
   32288:	bl	35d20 <putc_unlocked@plt+0x249d8>
   3228c:	mov	r4, r0
   32290:	mov	r5, r1
   32294:	mov	r2, r0
   32298:	mov	r3, r1
   3229c:	ldrd	r0, [sp, #16]
   322a0:	bl	35d20 <putc_unlocked@plt+0x249d8>
   322a4:	mov	r1, #10
   322a8:	umull	r6, r7, r2, r1
   322ac:	mla	r7, r1, r3, r7
   322b0:	mov	r0, r6
   322b4:	mov	r2, r4
   322b8:	mov	r3, r5
   322bc:	mov	r1, r7
   322c0:	bl	35d20 <putc_unlocked@plt+0x249d8>
   322c4:	lsls	r0, r2, #1
   322c8:	adc	r1, r3, r3
   322cc:	mov	r2, r4
   322d0:	strd	r0, [sp, #40]	; 0x28
   322d4:	mov	r3, r5
   322d8:	ldrd	r0, [sp, #16]
   322dc:	bl	35d20 <putc_unlocked@plt+0x249d8>
   322e0:	mov	r2, r4
   322e4:	mov	r3, r5
   322e8:	strd	r0, [sp, #8]
   322ec:	mov	r0, r6
   322f0:	mov	r1, r7
   322f4:	bl	35d20 <putc_unlocked@plt+0x249d8>
   322f8:	ldrd	r2, [sp, #40]	; 0x28
   322fc:	cmp	r5, r3
   32300:	cmpeq	r4, r2
   32304:	mov	r6, r0
   32308:	bls	323e8 <putc_unlocked@plt+0x210a0>
   3230c:	ldr	r3, [sp, #40]	; 0x28
   32310:	ldr	r2, [sp, #44]	; 0x2c
   32314:	orrs	r3, r3, r2
   32318:	movne	r7, #1
   3231c:	moveq	r7, #0
   32320:	ands	r3, r9, #16
   32324:	str	r3, [sp, #40]	; 0x28
   32328:	moveq	r4, sl
   3232c:	mvneq	r5, #0
   32330:	beq	326ac <putc_unlocked@plt+0x21364>
   32334:	ldr	r2, [sp, #24]
   32338:	mov	r3, #0
   3233c:	strd	r2, [sp, #16]
   32340:	ldrd	r0, [sp, #16]
   32344:	ldrd	r2, [sp, #8]
   32348:	cmp	r3, r1
   3234c:	cmpeq	r2, r0
   32350:	movcc	r4, sl
   32354:	movcc	r5, #0
   32358:	bcc	326ac <putc_unlocked@plt+0x21364>
   3235c:	mov	r5, #0
   32360:	ldrd	r0, [sp, #8]
   32364:	ldrd	r2, [sp, #16]
   32368:	bl	35d20 <putc_unlocked@plt+0x249d8>
   3236c:	mov	r3, #10
   32370:	ldr	r1, [sp, #24]
   32374:	asr	r4, r7, #1
   32378:	mla	r6, r3, r2, r6
   3237c:	mov	r0, r6
   32380:	bl	35708 <putc_unlocked@plt+0x243c0>
   32384:	ldrd	r2, [sp, #16]
   32388:	add	r4, r4, r1, lsl #1
   3238c:	ldrd	r0, [sp, #8]
   32390:	bl	35d20 <putc_unlocked@plt+0x249d8>
   32394:	add	r7, r7, r4
   32398:	strd	r0, [sp, #8]
   3239c:	mov	r0, r6
   323a0:	ldr	r1, [sp, #24]
   323a4:	bl	3551c <putc_unlocked@plt+0x241d4>
   323a8:	ldr	r3, [sp, #24]
   323ac:	cmp	r3, r4
   323b0:	mov	r6, r0
   323b4:	bls	325f8 <putc_unlocked@plt+0x212b0>
   323b8:	adds	r7, r7, #0
   323bc:	movne	r7, #1
   323c0:	ldrd	r2, [sp, #16]
   323c4:	ldrd	r0, [sp, #8]
   323c8:	add	r5, r5, #1
   323cc:	cmp	r3, r1
   323d0:	cmpeq	r2, r0
   323d4:	bhi	3260c <putc_unlocked@plt+0x212c4>
   323d8:	cmp	r5, #8
   323dc:	bne	32360 <putc_unlocked@plt+0x21018>
   323e0:	mov	r4, sl
   323e4:	b	326ac <putc_unlocked@plt+0x21364>
   323e8:	movcs	r7, #2
   323ec:	movcc	r7, #3
   323f0:	b	32320 <putc_unlocked@plt+0x20fd8>
   323f4:	mov	r0, r4
   323f8:	mov	r1, r5
   323fc:	bl	35cac <putc_unlocked@plt+0x24964>
   32400:	vmov	d9, r0, r1
   32404:	ldrd	r0, [sp, #168]	; 0xa8
   32408:	bl	35cac <putc_unlocked@plt+0x24964>
   3240c:	vmov	d7, r0, r1
   32410:	ldrd	r0, [sp, #16]
   32414:	vdiv.f64	d8, d9, d7
   32418:	bl	35cac <putc_unlocked@plt+0x24964>
   3241c:	ands	r4, r9, #16
   32420:	vmov	d7, r0, r1
   32424:	vmul.f64	d0, d8, d7
   32428:	bne	3251c <putc_unlocked@plt+0x211d4>
   3242c:	and	r0, r9, #3
   32430:	bl	320b8 <putc_unlocked@plt+0x20d70>
   32434:	ldr	r3, [pc, #1212]	; 328f8 <putc_unlocked@plt+0x215b0>
   32438:	mvn	r2, #0
   3243c:	mov	r1, #1
   32440:	mov	r0, fp
   32444:	mvn	r5, #0
   32448:	vstr	d0, [sp]
   3244c:	bl	111ec <__sprintf_chk@plt>
   32450:	mov	r0, fp
   32454:	bl	111c8 <strlen@plt>
   32458:	mov	r6, r0
   3245c:	sub	r8, sl, r6
   32460:	mov	r2, r6
   32464:	mov	r1, fp
   32468:	mov	r0, r8
   3246c:	bl	11060 <memmove@plt>
   32470:	sub	r4, r6, r4
   32474:	add	r4, r8, r4
   32478:	tst	r9, #4
   3247c:	beq	32800 <putc_unlocked@plt+0x214b8>
   32480:	ldr	r0, [sp, #52]	; 0x34
   32484:	bl	111c8 <strlen@plt>
   32488:	sub	r6, r4, r8
   3248c:	add	r7, sp, #60	; 0x3c
   32490:	mov	r1, r8
   32494:	mov	r3, #41	; 0x29
   32498:	mov	r2, r6
   3249c:	mov	r8, r4
   324a0:	mvn	r4, #0
   324a4:	str	r0, [sp, #8]
   324a8:	mov	r0, r7
   324ac:	bl	110f0 <__memcpy_chk@plt>
   324b0:	ldr	r3, [sp, #36]	; 0x24
   324b4:	ldrb	r3, [r3]
   324b8:	cmp	r3, #0
   324bc:	beq	324d8 <putc_unlocked@plt+0x21190>
   324c0:	cmp	r3, #255	; 0xff
   324c4:	movne	r4, r3
   324c8:	ldr	r3, [sp, #36]	; 0x24
   324cc:	moveq	r4, r6
   324d0:	add	r3, r3, #1
   324d4:	str	r3, [sp, #36]	; 0x24
   324d8:	cmp	r4, r6
   324dc:	movcs	r4, r6
   324e0:	sub	r6, r6, r4
   324e4:	sub	r8, r8, r4
   324e8:	mov	r2, r4
   324ec:	add	r1, r7, r6
   324f0:	mov	r0, r8
   324f4:	bl	11090 <memcpy@plt>
   324f8:	cmp	r6, #0
   324fc:	beq	32800 <putc_unlocked@plt+0x214b8>
   32500:	ldr	r3, [sp, #8]
   32504:	ldr	r1, [sp, #52]	; 0x34
   32508:	sub	r8, r8, r3
   3250c:	mov	r2, r3
   32510:	mov	r0, r8
   32514:	bl	11090 <memcpy@plt>
   32518:	b	324b0 <putc_unlocked@plt+0x21168>
   3251c:	vldr	s13, [sp, #24]
   32520:	vldr	d7, [pc, #952]	; 328e0 <putc_unlocked@plt+0x21598>
   32524:	mov	r5, #0
   32528:	vcvt.f64.s32	d6, s13
   3252c:	vmul.f64	d7, d7, d6
   32530:	add	r5, r5, #1
   32534:	vmul.f64	d5, d6, d7
   32538:	vcmpe.f64	d0, d5
   3253c:	vmrs	APSR_nzcv, fpscr
   32540:	blt	3254c <putc_unlocked@plt+0x21204>
   32544:	cmp	r5, #8
   32548:	bne	3252c <putc_unlocked@plt+0x211e4>
   3254c:	vdiv.f64	d9, d0, d7
   32550:	ldr	r0, [sp, #28]
   32554:	add	r4, r8, #1
   32558:	vmov.f64	d0, d9
   3255c:	bl	320b8 <putc_unlocked@plt+0x20d70>
   32560:	ldr	r3, [pc, #916]	; 328fc <putc_unlocked@plt+0x215b4>
   32564:	mvn	r2, #0
   32568:	mov	r1, #1
   3256c:	mov	r0, fp
   32570:	vstr	d0, [sp]
   32574:	bl	111ec <__sprintf_chk@plt>
   32578:	mov	r0, fp
   3257c:	bl	111c8 <strlen@plt>
   32580:	ldr	r3, [sp, #32]
   32584:	cmp	r3, #0
   32588:	movne	r3, #1
   3258c:	moveq	r3, #2
   32590:	add	r3, r3, r4
   32594:	cmp	r0, r3
   32598:	mov	r6, r0
   3259c:	bhi	325b8 <putc_unlocked@plt+0x21270>
   325a0:	tst	r9, #8
   325a4:	beq	3245c <putc_unlocked@plt+0x21114>
   325a8:	add	r3, fp, r0
   325ac:	ldrb	r3, [r3, #-1]
   325b0:	cmp	r3, #48	; 0x30
   325b4:	bne	3245c <putc_unlocked@plt+0x21114>
   325b8:	vldr	d8, [pc, #808]	; 328e8 <putc_unlocked@plt+0x215a0>
   325bc:	ldr	r0, [sp, #28]
   325c0:	mov	r4, #0
   325c4:	vmul.f64	d0, d9, d8
   325c8:	bl	320b8 <putc_unlocked@plt+0x20d70>
   325cc:	ldr	r3, [pc, #804]	; 328f8 <putc_unlocked@plt+0x215b0>
   325d0:	mvn	r2, #0
   325d4:	mov	r1, #1
   325d8:	mov	r0, fp
   325dc:	vdiv.f64	d0, d0, d8
   325e0:	vstr	d0, [sp]
   325e4:	bl	111ec <__sprintf_chk@plt>
   325e8:	mov	r0, fp
   325ec:	bl	111c8 <strlen@plt>
   325f0:	mov	r6, r0
   325f4:	b	3245c <putc_unlocked@plt+0x21114>
   325f8:	ldr	r3, [sp, #24]
   325fc:	cmp	r3, r7
   32600:	movcc	r7, #3
   32604:	movcs	r7, #2
   32608:	b	323c0 <putc_unlocked@plt+0x21078>
   3260c:	ldrd	r2, [sp, #8]
   32610:	cmp	r3, #0
   32614:	cmpeq	r2, #9
   32618:	bhi	323e0 <putc_unlocked@plt+0x21098>
   3261c:	ldr	r3, [sp, #28]
   32620:	cmp	r3, #1
   32624:	bne	32774 <putc_unlocked@plt+0x2142c>
   32628:	and	r3, r6, #1
   3262c:	add	r3, r3, r7
   32630:	cmp	r3, #2
   32634:	movle	r3, #0
   32638:	movgt	r3, #1
   3263c:	cmp	r3, #0
   32640:	beq	32904 <putc_unlocked@plt+0x215bc>
   32644:	add	r6, r6, #1
   32648:	cmp	r6, #10
   3264c:	bne	32680 <putc_unlocked@plt+0x21338>
   32650:	ldrd	r2, [sp, #8]
   32654:	adds	r2, r2, #1
   32658:	adc	r3, r3, #0
   3265c:	cmp	r3, #0
   32660:	cmpeq	r2, #10
   32664:	strd	r2, [sp, #8]
   32668:	moveq	r4, sl
   3266c:	moveq	r7, #0
   32670:	beq	32790 <putc_unlocked@plt+0x21448>
   32674:	mov	r7, #0
   32678:	ands	r6, r9, #8
   3267c:	bne	3278c <putc_unlocked@plt+0x21444>
   32680:	add	r4, fp, #644	; 0x284
   32684:	add	r4, r4, #2
   32688:	add	r6, r6, #48	; 0x30
   3268c:	sub	r4, r4, r8
   32690:	strb	r6, [fp, #646]	; 0x286
   32694:	mov	r2, r8
   32698:	ldr	r1, [sp, #48]	; 0x30
   3269c:	mov	r0, r4
   326a0:	bl	11090 <memcpy@plt>
   326a4:	mov	r6, #0
   326a8:	mov	r7, r6
   326ac:	ldr	r3, [sp, #28]
   326b0:	cmp	r3, #1
   326b4:	bne	32798 <putc_unlocked@plt+0x21450>
   326b8:	ldrd	r2, [sp, #8]
   326bc:	mov	r3, #0
   326c0:	and	r2, r2, #1
   326c4:	adds	r2, r2, r7
   326c8:	adc	r3, r3, r7, asr #31
   326cc:	orr	r2, r2, r3
   326d0:	cmp	r2, #0
   326d4:	addne	r6, r6, #1
   326d8:	cmp	r6, #5
   326dc:	movle	r6, #0
   326e0:	movgt	r6, #1
   326e4:	cmp	r6, #0
   326e8:	beq	327b4 <putc_unlocked@plt+0x2146c>
   326ec:	ldrd	r2, [sp, #8]
   326f0:	adds	r2, r2, #1
   326f4:	adc	r3, r3, #0
   326f8:	strd	r2, [sp, #8]
   326fc:	ldr	r3, [sp, #40]	; 0x28
   32700:	cmp	r3, #0
   32704:	beq	327b4 <putc_unlocked@plt+0x2146c>
   32708:	ldrd	r0, [sp, #8]
   3270c:	mov	r3, #0
   32710:	ldr	r2, [sp, #24]
   32714:	cmp	r3, r1
   32718:	cmpeq	r2, r0
   3271c:	moveq	r3, #1
   32720:	movne	r3, #0
   32724:	cmp	r5, #7
   32728:	movgt	r3, #0
   3272c:	andle	r3, r3, #1
   32730:	cmp	r3, #0
   32734:	beq	327b4 <putc_unlocked@plt+0x2146c>
   32738:	tst	r9, #8
   3273c:	add	r5, r5, #1
   32740:	bne	32764 <putc_unlocked@plt+0x2141c>
   32744:	mov	r3, #48	; 0x30
   32748:	strb	r3, [r4, #-1]
   3274c:	mvn	r3, r8
   32750:	add	r4, r4, r3
   32754:	mov	r2, r8
   32758:	ldr	r1, [sp, #48]	; 0x30
   3275c:	mov	r0, r4
   32760:	bl	11090 <memcpy@plt>
   32764:	mov	r3, #49	; 0x31
   32768:	sub	r8, r4, #1
   3276c:	strb	r3, [r4, #-1]
   32770:	b	32478 <putc_unlocked@plt+0x21130>
   32774:	cmp	r7, #0
   32778:	ldr	r3, [sp, #28]
   3277c:	clz	r3, r3
   32780:	lsr	r3, r3, #5
   32784:	moveq	r3, #0
   32788:	b	3263c <putc_unlocked@plt+0x212f4>
   3278c:	mov	r4, sl
   32790:	mov	r6, #0
   32794:	b	326ac <putc_unlocked@plt+0x21364>
   32798:	ldr	r3, [sp, #28]
   3279c:	cmp	r3, #0
   327a0:	movne	r6, #0
   327a4:	bne	326e4 <putc_unlocked@plt+0x2139c>
   327a8:	add	r6, r6, r7
   327ac:	cmp	r6, #0
   327b0:	b	326dc <putc_unlocked@plt+0x21394>
   327b4:	mov	r8, r4
   327b8:	mov	r6, #10
   327bc:	mov	r7, #0
   327c0:	ldrd	r0, [sp, #8]
   327c4:	mov	r2, r6
   327c8:	mov	r3, r7
   327cc:	bl	35d20 <putc_unlocked@plt+0x249d8>
   327d0:	mov	r3, r7
   327d4:	ldrd	r0, [sp, #8]
   327d8:	add	r2, r2, #48	; 0x30
   327dc:	strb	r2, [r8, #-1]!
   327e0:	mov	r2, r6
   327e4:	bl	35d20 <putc_unlocked@plt+0x249d8>
   327e8:	mov	r2, r0
   327ec:	mov	r3, r1
   327f0:	orrs	r3, r2, r3
   327f4:	strd	r0, [sp, #8]
   327f8:	bne	327c0 <putc_unlocked@plt+0x21478>
   327fc:	b	32478 <putc_unlocked@plt+0x21130>
   32800:	tst	r9, #128	; 0x80
   32804:	beq	32890 <putc_unlocked@plt+0x21548>
   32808:	cmn	r5, #1
   3280c:	moveq	r2, #1
   32810:	moveq	r3, #0
   32814:	moveq	r5, #0
   32818:	beq	328c8 <putc_unlocked@plt+0x21580>
   3281c:	and	r2, r9, #256	; 0x100
   32820:	orrs	r3, r5, r2
   32824:	beq	32890 <putc_unlocked@plt+0x21548>
   32828:	tst	r9, #64	; 0x40
   3282c:	movne	r1, #32
   32830:	addne	r3, fp, #648	; 0x288
   32834:	strbne	r1, [fp, #647]	; 0x287
   32838:	moveq	r3, sl
   3283c:	cmp	r5, #0
   32840:	beq	32910 <putc_unlocked@plt+0x215c8>
   32844:	ldr	r1, [sp, #32]
   32848:	add	sl, r3, #1
   3284c:	cmp	r5, #1
   32850:	cmpeq	r1, #0
   32854:	moveq	r1, #107	; 0x6b
   32858:	ldrne	r1, [pc, #160]	; 32900 <putc_unlocked@plt+0x215b8>
   3285c:	ldrbne	r1, [r1, r5]
   32860:	cmp	r2, #0
   32864:	strb	r1, [r3]
   32868:	beq	32890 <putc_unlocked@plt+0x21548>
   3286c:	ldr	r2, [sp, #32]
   32870:	cmp	r5, #0
   32874:	cmpne	r2, #0
   32878:	addne	sl, r3, #2
   3287c:	movne	r2, #105	; 0x69
   32880:	strbne	r2, [r3, #1]
   32884:	mov	r3, #66	; 0x42
   32888:	strb	r3, [sl]
   3288c:	add	sl, sl, #1
   32890:	mov	r3, #0
   32894:	mov	r0, r8
   32898:	strb	r3, [sl]
   3289c:	add	sp, sp, #108	; 0x6c
   328a0:	vpop	{d8-d9}
   328a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   328a8:	add	r5, r5, #1
   328ac:	cmp	r5, #8
   328b0:	beq	3281c <putc_unlocked@plt+0x214d4>
   328b4:	ldr	r1, [sp, #24]
   328b8:	ldr	r0, [sp, #24]
   328bc:	mul	r1, r1, r3
   328c0:	umull	r2, r3, r2, r0
   328c4:	add	r3, r1, r3
   328c8:	ldrd	r0, [sp, #168]	; 0xa8
   328cc:	cmp	r3, r1
   328d0:	cmpeq	r2, r0
   328d4:	bcc	328a8 <putc_unlocked@plt+0x21560>
   328d8:	b	3281c <putc_unlocked@plt+0x214d4>
   328dc:	nop			; (mov r0, r0)
   328e0:	andeq	r0, r0, r0
   328e4:	svccc	0x00f00000	; IMB
   328e8:	andeq	r0, r0, r0
   328ec:	eormi	r0, r4, r0
   328f0:	ldrdeq	r9, [r3], -r8
   328f4:	andeq	r6, r3, r0, asr r9
   328f8:	ldrdeq	r9, [r3], -sl
   328fc:	andeq	r9, r3, r0, ror #5
   32900:			; <UNDEFINED> instruction: 0x000392b8
   32904:	cmp	r6, #0
   32908:	beq	32678 <putc_unlocked@plt+0x21330>
   3290c:	b	32680 <putc_unlocked@plt+0x21338>
   32910:	cmp	r2, #0
   32914:	mov	sl, r3
   32918:	bne	32884 <putc_unlocked@plt+0x2153c>
   3291c:	b	32890 <putc_unlocked@plt+0x21548>
   32920:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   32924:	subs	r5, r0, #0
   32928:	mov	r8, r1
   3292c:	mov	r6, r2
   32930:	bne	329b0 <putc_unlocked@plt+0x21668>
   32934:	ldr	r0, [pc, #316]	; 32a78 <putc_unlocked@plt+0x21730>
   32938:	bl	11150 <getenv@plt>
   3293c:	subs	r5, r0, #0
   32940:	bne	329b0 <putc_unlocked@plt+0x21668>
   32944:	ldr	r0, [pc, #304]	; 32a7c <putc_unlocked@plt+0x21734>
   32948:	bl	11150 <getenv@plt>
   3294c:	subs	r5, r0, #0
   32950:	bne	329b0 <putc_unlocked@plt+0x21668>
   32954:	ldr	r0, [pc, #292]	; 32a80 <putc_unlocked@plt+0x21738>
   32958:	bl	11150 <getenv@plt>
   3295c:	mov	r4, #0
   32960:	mov	r3, #0
   32964:	cmp	r0, #0
   32968:	moveq	r2, #1024	; 0x400
   3296c:	movne	r2, #512	; 0x200
   32970:	strd	r2, [r6]
   32974:	mov	r0, #0
   32978:	str	r4, [r8]
   3297c:	ldrd	r2, [r6]
   32980:	orrs	r3, r2, r3
   32984:	bne	329a8 <putc_unlocked@plt+0x21660>
   32988:	ldr	r0, [pc, #240]	; 32a80 <putc_unlocked@plt+0x21738>
   3298c:	bl	11150 <getenv@plt>
   32990:	mov	r3, #0
   32994:	cmp	r0, #0
   32998:	moveq	r2, #1024	; 0x400
   3299c:	movne	r2, #512	; 0x200
   329a0:	mov	r0, #4
   329a4:	strd	r2, [r6]
   329a8:	add	sp, sp, #16
   329ac:	pop	{r4, r5, r6, r7, r8, pc}
   329b0:	ldrb	r3, [r5]
   329b4:	ldr	r7, [pc, #200]	; 32a84 <putc_unlocked@plt+0x2173c>
   329b8:	cmp	r3, #39	; 0x27
   329bc:	addeq	r5, r5, #1
   329c0:	mov	r3, #4
   329c4:	add	r2, r7, #12
   329c8:	add	r1, r7, #20
   329cc:	mov	r0, r5
   329d0:	moveq	r4, #4
   329d4:	movne	r4, #0
   329d8:	bl	189d0 <putc_unlocked@plt+0x7688>
   329dc:	cmp	r0, #0
   329e0:	blt	32a00 <putc_unlocked@plt+0x216b8>
   329e4:	add	r7, r7, r0, lsl #2
   329e8:	mov	r2, #1
   329ec:	ldr	r3, [r7, #12]
   329f0:	orr	r4, r4, r3
   329f4:	mov	r3, #0
   329f8:	strd	r2, [r6]
   329fc:	b	32974 <putc_unlocked@plt+0x2162c>
   32a00:	ldr	r3, [pc, #128]	; 32a88 <putc_unlocked@plt+0x21740>
   32a04:	mov	r2, #0
   32a08:	str	r3, [sp]
   32a0c:	add	r1, sp, #12
   32a10:	mov	r3, r6
   32a14:	mov	r0, r5
   32a18:	bl	34d28 <putc_unlocked@plt+0x239e0>
   32a1c:	cmp	r0, #0
   32a20:	movne	r3, #0
   32a24:	ldreq	r2, [sp, #12]
   32a28:	strne	r3, [r8]
   32a2c:	bne	3297c <putc_unlocked@plt+0x21634>
   32a30:	ldrb	r3, [r5]
   32a34:	sub	r3, r3, #48	; 0x30
   32a38:	cmp	r3, #9
   32a3c:	bls	32974 <putc_unlocked@plt+0x2162c>
   32a40:	cmp	r2, r5
   32a44:	bne	32a70 <putc_unlocked@plt+0x21728>
   32a48:	ldrb	r3, [r2, #-1]
   32a4c:	cmp	r3, #66	; 0x42
   32a50:	orrne	r4, r4, #128	; 0x80
   32a54:	bne	32a68 <putc_unlocked@plt+0x21720>
   32a58:	ldrb	r3, [r2, #-2]
   32a5c:	orr	r4, r4, #384	; 0x180
   32a60:	cmp	r3, #105	; 0x69
   32a64:	bne	32974 <putc_unlocked@plt+0x2162c>
   32a68:	orr	r4, r4, #32
   32a6c:	b	32974 <putc_unlocked@plt+0x2162c>
   32a70:	add	r5, r5, #1
   32a74:	b	32a30 <putc_unlocked@plt+0x216e8>
   32a78:	andeq	r9, r3, r6, ror #5
   32a7c:	strdeq	r9, [r3], -r1
   32a80:	strdeq	r9, [r3], -fp
   32a84:			; <UNDEFINED> instruction: 0x000392b8
   32a88:	andeq	r9, r3, fp, lsl #6
   32a8c:	push	{r4, r5, r6, r8, r9, lr}
   32a90:	mov	r4, r0
   32a94:	mov	r5, r1
   32a98:	add	r6, r2, #20
   32a9c:	mov	r8, #10
   32aa0:	mov	r9, #0
   32aa4:	mov	r3, #0
   32aa8:	strb	r3, [r2, #20]
   32aac:	mov	r0, r4
   32ab0:	mov	r1, r5
   32ab4:	mov	r2, r8
   32ab8:	mov	r3, r9
   32abc:	bl	35d20 <putc_unlocked@plt+0x249d8>
   32ac0:	mov	r3, r9
   32ac4:	mov	r0, r4
   32ac8:	mov	r1, r5
   32acc:	add	r2, r2, #48	; 0x30
   32ad0:	strb	r2, [r6, #-1]!
   32ad4:	mov	r2, r8
   32ad8:	bl	35d20 <putc_unlocked@plt+0x249d8>
   32adc:	mov	r4, r0
   32ae0:	mov	r5, r1
   32ae4:	orrs	r3, r4, r5
   32ae8:	bne	32aac <putc_unlocked@plt+0x21764>
   32aec:	mov	r0, r6
   32af0:	pop	{r4, r5, r6, r8, r9, pc}
   32af4:	push	{r4, r5, r6, lr}
   32af8:	subs	r5, r0, #0
   32afc:	bne	32b14 <putc_unlocked@plt+0x217cc>
   32b00:	ldr	r3, [pc, #124]	; 32b84 <putc_unlocked@plt+0x2183c>
   32b04:	ldr	r0, [pc, #124]	; 32b88 <putc_unlocked@plt+0x21840>
   32b08:	ldr	r1, [r3]
   32b0c:	bl	112e8 <fputs@plt>
   32b10:	bl	11300 <abort@plt>
   32b14:	mov	r1, #47	; 0x2f
   32b18:	bl	1127c <strrchr@plt>
   32b1c:	cmp	r0, #0
   32b20:	addne	r4, r0, #1
   32b24:	moveq	r4, r5
   32b28:	sub	r3, r4, r5
   32b2c:	cmp	r3, #6
   32b30:	ble	32b70 <putc_unlocked@plt+0x21828>
   32b34:	mov	r2, #7
   32b38:	ldr	r1, [pc, #76]	; 32b8c <putc_unlocked@plt+0x21844>
   32b3c:	sub	r0, r4, #7
   32b40:	bl	112f4 <strncmp@plt>
   32b44:	cmp	r0, #0
   32b48:	bne	32b70 <putc_unlocked@plt+0x21828>
   32b4c:	mov	r2, #3
   32b50:	ldr	r1, [pc, #56]	; 32b90 <putc_unlocked@plt+0x21848>
   32b54:	mov	r0, r4
   32b58:	bl	112f4 <strncmp@plt>
   32b5c:	cmp	r0, #0
   32b60:	movne	r5, r4
   32b64:	ldreq	r3, [pc, #40]	; 32b94 <putc_unlocked@plt+0x2184c>
   32b68:	addeq	r5, r4, #3
   32b6c:	streq	r5, [r3]
   32b70:	ldr	r3, [pc, #32]	; 32b98 <putc_unlocked@plt+0x21850>
   32b74:	str	r5, [r3]
   32b78:	ldr	r3, [pc, #28]	; 32b9c <putc_unlocked@plt+0x21854>
   32b7c:	str	r5, [r3]
   32b80:	pop	{r4, r5, r6, pc}
   32b84:	andeq	sl, r4, r0, lsr #3
   32b88:	andeq	r9, r3, pc, lsr #6
   32b8c:	andeq	r9, r3, r7, ror #6
   32b90:	andeq	r9, r3, pc, ror #6
   32b94:	muleq	r4, r0, r1
   32b98:	andeq	sl, r4, r4, ror #3
   32b9c:	muleq	r4, r4, r1
   32ba0:	push	{r4, r5, r6, lr}
   32ba4:	mov	r2, #48	; 0x30
   32ba8:	mov	r5, r1
   32bac:	mov	r1, #0
   32bb0:	mov	r4, r0
   32bb4:	bl	11210 <memset@plt>
   32bb8:	cmp	r5, #10
   32bbc:	bne	32bc4 <putc_unlocked@plt+0x2187c>
   32bc0:	bl	11300 <abort@plt>
   32bc4:	str	r5, [r4]
   32bc8:	mov	r0, r4
   32bcc:	pop	{r4, r5, r6, pc}
   32bd0:	push	{r4, r5, r6, lr}
   32bd4:	mov	r4, r0
   32bd8:	mov	r5, r1
   32bdc:	bl	3536c <putc_unlocked@plt+0x24024>
   32be0:	ldrb	r3, [r0]
   32be4:	bic	r3, r3, #32
   32be8:	cmp	r3, #85	; 0x55
   32bec:	bne	32c5c <putc_unlocked@plt+0x21914>
   32bf0:	ldrb	r3, [r0, #1]
   32bf4:	bic	r3, r3, #32
   32bf8:	cmp	r3, #84	; 0x54
   32bfc:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32c00:	ldrb	r3, [r0, #2]
   32c04:	bic	r3, r3, #32
   32c08:	cmp	r3, #70	; 0x46
   32c0c:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32c10:	ldrb	r3, [r0, #3]
   32c14:	cmp	r3, #45	; 0x2d
   32c18:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32c1c:	ldrb	r3, [r0, #4]
   32c20:	cmp	r3, #56	; 0x38
   32c24:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32c28:	ldrb	r3, [r0, #5]
   32c2c:	cmp	r3, #0
   32c30:	beq	32c48 <putc_unlocked@plt+0x21900>
   32c34:	ldr	r1, [pc, #144]	; 32ccc <putc_unlocked@plt+0x21984>
   32c38:	ldr	r0, [pc, #144]	; 32cd0 <putc_unlocked@plt+0x21988>
   32c3c:	cmp	r5, #9
   32c40:	movne	r0, r1
   32c44:	pop	{r4, r5, r6, pc}
   32c48:	ldrb	r3, [r4]
   32c4c:	ldr	r1, [pc, #128]	; 32cd4 <putc_unlocked@plt+0x2198c>
   32c50:	ldr	r0, [pc, #128]	; 32cd8 <putc_unlocked@plt+0x21990>
   32c54:	cmp	r3, #96	; 0x60
   32c58:	b	32c40 <putc_unlocked@plt+0x218f8>
   32c5c:	cmp	r3, #71	; 0x47
   32c60:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32c64:	ldrb	r3, [r0, #1]
   32c68:	bic	r3, r3, #32
   32c6c:	cmp	r3, #66	; 0x42
   32c70:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32c74:	ldrb	r3, [r0, #2]
   32c78:	cmp	r3, #49	; 0x31
   32c7c:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32c80:	ldrb	r3, [r0, #3]
   32c84:	cmp	r3, #56	; 0x38
   32c88:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32c8c:	ldrb	r3, [r0, #4]
   32c90:	cmp	r3, #48	; 0x30
   32c94:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32c98:	ldrb	r3, [r0, #5]
   32c9c:	cmp	r3, #51	; 0x33
   32ca0:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32ca4:	ldrb	r3, [r0, #6]
   32ca8:	cmp	r3, #48	; 0x30
   32cac:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32cb0:	ldrb	r3, [r0, #7]
   32cb4:	cmp	r3, #0
   32cb8:	bne	32c34 <putc_unlocked@plt+0x218ec>
   32cbc:	ldrb	r3, [r4]
   32cc0:	ldr	r1, [pc, #20]	; 32cdc <putc_unlocked@plt+0x21994>
   32cc4:	ldr	r0, [pc, #20]	; 32ce0 <putc_unlocked@plt+0x21998>
   32cc8:	b	32c54 <putc_unlocked@plt+0x2190c>
   32ccc:	ldrdeq	r9, [r3], -r9	; <UNPREDICTABLE>
   32cd0:	ldrdeq	r9, [r3], -r7
   32cd4:	andeq	r9, r3, ip, asr #7
   32cd8:	andeq	r9, r3, r8, asr #7
   32cdc:	ldrdeq	r9, [r3], -r4
   32ce0:	ldrdeq	r9, [r3], -r0
   32ce4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32ce8:	sub	sp, sp, #108	; 0x6c
   32cec:	mov	r8, r0
   32cf0:	str	r3, [sp, #36]	; 0x24
   32cf4:	mov	r5, r1
   32cf8:	str	r2, [sp, #44]	; 0x2c
   32cfc:	ldr	sl, [sp, #144]	; 0x90
   32d00:	bl	11108 <__ctype_get_mb_cur_max@plt>
   32d04:	ldr	r3, [sp, #148]	; 0x94
   32d08:	mov	r7, #0
   32d0c:	str	r7, [sp, #48]	; 0x30
   32d10:	lsr	r6, r3, #1
   32d14:	and	r6, r6, #1
   32d18:	mov	r3, #1
   32d1c:	str	r3, [sp, #72]	; 0x48
   32d20:	str	r7, [sp, #24]
   32d24:	str	r7, [sp, #32]
   32d28:	str	r7, [sp, #40]	; 0x28
   32d2c:	str	r7, [sp, #60]	; 0x3c
   32d30:	str	r0, [sp, #76]	; 0x4c
   32d34:	cmp	sl, #10
   32d38:	ldrls	pc, [pc, sl, lsl #2]
   32d3c:	b	32f78 <putc_unlocked@plt+0x21c30>
   32d40:	andeq	r2, r3, ip, ror #26
   32d44:	andeq	r3, r3, r0, lsl #20
   32d48:	andeq	r2, r3, r4, asr #30
   32d4c:	muleq	r3, r0, pc	; <UNPREDICTABLE>
   32d50:	andeq	r2, r3, r0, lsr #30
   32d54:	andeq	r2, r3, r8, ror sp
   32d58:	andeq	r3, r3, r0, ror #19
   32d5c:	andeq	r2, r3, ip, ror pc
   32d60:	andeq	r2, r3, r0, ror lr
   32d64:	andeq	r2, r3, r0, ror lr
   32d68:	andeq	r2, r3, r0, ror lr
   32d6c:	mov	r6, #0
   32d70:	mov	r4, #0
   32d74:	b	32da4 <putc_unlocked@plt+0x21a5c>
   32d78:	cmp	r6, #0
   32d7c:	bne	32fa0 <putc_unlocked@plt+0x21c58>
   32d80:	cmp	r5, #0
   32d84:	movne	r3, #34	; 0x22
   32d88:	strbne	r3, [r8]
   32d8c:	mov	r3, #1
   32d90:	str	r3, [sp, #24]
   32d94:	str	r3, [sp, #32]
   32d98:	mov	r4, #1
   32d9c:	ldr	r3, [pc, #3172]	; 33a08 <putc_unlocked@plt+0x226c0>
   32da0:	str	r3, [sp, #40]	; 0x28
   32da4:	mov	r9, r5
   32da8:	mov	r3, #0
   32dac:	str	r7, [sp, #68]	; 0x44
   32db0:	str	r3, [sp, #28]
   32db4:	ldr	r3, [sp, #36]	; 0x24
   32db8:	cmn	r3, #1
   32dbc:	bne	3394c <putc_unlocked@plt+0x22604>
   32dc0:	ldr	r3, [sp, #44]	; 0x2c
   32dc4:	ldr	r2, [sp, #28]
   32dc8:	ldrb	r3, [r3, r2]
   32dcc:	adds	r3, r3, #0
   32dd0:	movne	r3, #1
   32dd4:	str	r3, [sp, #52]	; 0x34
   32dd8:	ldr	r3, [sp, #52]	; 0x34
   32ddc:	cmp	r3, #0
   32de0:	bne	32fc8 <putc_unlocked@plt+0x21c80>
   32de4:	sub	r2, sl, #2
   32de8:	clz	r2, r2
   32dec:	lsr	r2, r2, #5
   32df0:	and	r3, r6, r2
   32df4:	cmp	r4, #0
   32df8:	movne	r3, #0
   32dfc:	andeq	r3, r3, #1
   32e00:	cmp	r3, #0
   32e04:	bne	33190 <putc_unlocked@plt+0x21e48>
   32e08:	eor	r3, r6, #1
   32e0c:	ands	r2, r2, r3
   32e10:	beq	33984 <putc_unlocked@plt+0x2263c>
   32e14:	ldr	r3, [sp, #68]	; 0x44
   32e18:	cmp	r3, #0
   32e1c:	beq	339bc <putc_unlocked@plt+0x22674>
   32e20:	ldr	r3, [sp, #72]	; 0x48
   32e24:	cmp	r3, #0
   32e28:	beq	33960 <putc_unlocked@plt+0x22618>
   32e2c:	ldr	r3, [sp, #160]	; 0xa0
   32e30:	ldr	r2, [sp, #44]	; 0x2c
   32e34:	str	r3, [sp, #16]
   32e38:	ldr	r3, [sp, #156]	; 0x9c
   32e3c:	ldr	r1, [sp, #60]	; 0x3c
   32e40:	str	r3, [sp, #12]
   32e44:	ldr	r3, [sp, #152]	; 0x98
   32e48:	str	r3, [sp, #8]
   32e4c:	ldr	r3, [sp, #148]	; 0x94
   32e50:	str	r3, [sp, #4]
   32e54:	mov	r3, #5
   32e58:	str	r3, [sp]
   32e5c:	ldr	r3, [sp, #36]	; 0x24
   32e60:	mov	r0, r8
   32e64:	bl	32ce4 <putc_unlocked@plt+0x2199c>
   32e68:	mov	r4, r0
   32e6c:	b	339b0 <putc_unlocked@plt+0x22668>
   32e70:	cmp	sl, #10
   32e74:	beq	32ed0 <putc_unlocked@plt+0x21b88>
   32e78:	ldr	r4, [pc, #2956]	; 33a0c <putc_unlocked@plt+0x226c4>
   32e7c:	mov	r2, #5
   32e80:	mov	r1, r4
   32e84:	mov	r0, #0
   32e88:	bl	110c0 <dcgettext@plt>
   32e8c:	cmp	r0, r4
   32e90:	str	r0, [sp, #156]	; 0x9c
   32e94:	bne	32ea4 <putc_unlocked@plt+0x21b5c>
   32e98:	mov	r1, sl
   32e9c:	bl	32bd0 <putc_unlocked@plt+0x21888>
   32ea0:	str	r0, [sp, #156]	; 0x9c
   32ea4:	ldr	r4, [pc, #2916]	; 33a10 <putc_unlocked@plt+0x226c8>
   32ea8:	mov	r2, #5
   32eac:	mov	r1, r4
   32eb0:	mov	r0, #0
   32eb4:	bl	110c0 <dcgettext@plt>
   32eb8:	cmp	r0, r4
   32ebc:	str	r0, [sp, #160]	; 0xa0
   32ec0:	bne	32ed0 <putc_unlocked@plt+0x21b88>
   32ec4:	mov	r1, sl
   32ec8:	bl	32bd0 <putc_unlocked@plt+0x21888>
   32ecc:	str	r0, [sp, #160]	; 0xa0
   32ed0:	cmp	r6, #0
   32ed4:	moveq	r4, r6
   32ed8:	beq	32ef0 <putc_unlocked@plt+0x21ba8>
   32edc:	mov	r4, #0
   32ee0:	b	32f00 <putc_unlocked@plt+0x21bb8>
   32ee4:	cmp	r5, r4
   32ee8:	strbhi	r3, [r8, r4]
   32eec:	add	r4, r4, #1
   32ef0:	ldr	r3, [sp, #156]	; 0x9c
   32ef4:	ldrb	r3, [r3, r4]
   32ef8:	cmp	r3, #0
   32efc:	bne	32ee4 <putc_unlocked@plt+0x21b9c>
   32f00:	ldr	r0, [sp, #160]	; 0xa0
   32f04:	bl	111c8 <strlen@plt>
   32f08:	ldr	r3, [sp, #160]	; 0xa0
   32f0c:	str	r3, [sp, #40]	; 0x28
   32f10:	mov	r3, #1
   32f14:	str	r3, [sp, #24]
   32f18:	str	r0, [sp, #32]
   32f1c:	b	32da4 <putc_unlocked@plt+0x21a5c>
   32f20:	mov	r3, #1
   32f24:	cmp	r6, #0
   32f28:	streq	r3, [sp, #24]
   32f2c:	beq	32f4c <putc_unlocked@plt+0x21c04>
   32f30:	str	r3, [sp, #32]
   32f34:	ldr	r3, [pc, #2772]	; 33a10 <putc_unlocked@plt+0x226c8>
   32f38:	mov	r4, #0
   32f3c:	str	r3, [sp, #40]	; 0x28
   32f40:	b	32f70 <putc_unlocked@plt+0x21c28>
   32f44:	cmp	r6, #0
   32f48:	bne	32fb8 <putc_unlocked@plt+0x21c70>
   32f4c:	cmp	r5, #0
   32f50:	movne	r3, #39	; 0x27
   32f54:	strbne	r3, [r8]
   32f58:	mov	r3, #1
   32f5c:	str	r3, [sp, #32]
   32f60:	mov	r6, #0
   32f64:	ldr	r3, [pc, #2724]	; 33a10 <putc_unlocked@plt+0x226c8>
   32f68:	mov	r4, #1
   32f6c:	str	r3, [sp, #40]	; 0x28
   32f70:	mov	sl, #2
   32f74:	b	32da4 <putc_unlocked@plt+0x21a5c>
   32f78:	bl	11300 <abort@plt>
   32f7c:	mov	r6, #0
   32f80:	mov	r3, #1
   32f84:	str	r3, [sp, #24]
   32f88:	mov	r4, r6
   32f8c:	b	32da4 <putc_unlocked@plt+0x21a5c>
   32f90:	mov	r6, #1
   32f94:	str	r6, [sp, #24]
   32f98:	str	r6, [sp, #32]
   32f9c:	b	32f34 <putc_unlocked@plt+0x21bec>
   32fa0:	mov	r3, #1
   32fa4:	str	r3, [sp, #32]
   32fa8:	ldr	r3, [pc, #2648]	; 33a08 <putc_unlocked@plt+0x226c0>
   32fac:	str	r6, [sp, #24]
   32fb0:	str	r3, [sp, #40]	; 0x28
   32fb4:	b	32d70 <putc_unlocked@plt+0x21a28>
   32fb8:	mov	r3, #1
   32fbc:	str	r3, [sp, #32]
   32fc0:	ldr	r3, [pc, #2632]	; 33a10 <putc_unlocked@plt+0x226c8>
   32fc4:	b	32fb0 <putc_unlocked@plt+0x21c68>
   32fc8:	ldr	r3, [sp, #32]
   32fcc:	ldr	fp, [sp, #24]
   32fd0:	cmp	sl, #2
   32fd4:	moveq	fp, #0
   32fd8:	andne	fp, fp, #1
   32fdc:	adds	r5, r3, #0
   32fe0:	movne	r5, #1
   32fe4:	ands	r3, r5, fp
   32fe8:	str	r3, [sp, #64]	; 0x40
   32fec:	beq	330bc <putc_unlocked@plt+0x21d74>
   32ff0:	ldr	r2, [sp, #32]
   32ff4:	ldr	r3, [sp, #28]
   32ff8:	add	r7, r3, r2
   32ffc:	mov	r3, r2
   33000:	ldr	r2, [sp, #36]	; 0x24
   33004:	cmp	r3, #1
   33008:	movls	r3, #0
   3300c:	movhi	r3, #1
   33010:	cmn	r2, #1
   33014:	movne	r3, #0
   33018:	cmp	r3, #0
   3301c:	beq	3302c <putc_unlocked@plt+0x21ce4>
   33020:	ldr	r0, [sp, #44]	; 0x2c
   33024:	bl	111c8 <strlen@plt>
   33028:	str	r0, [sp, #36]	; 0x24
   3302c:	ldr	r3, [sp, #36]	; 0x24
   33030:	cmp	r3, r7
   33034:	bcc	330b4 <putc_unlocked@plt+0x21d6c>
   33038:	ldr	r3, [sp, #44]	; 0x2c
   3303c:	ldr	r0, [sp, #28]
   33040:	ldr	r2, [sp, #32]
   33044:	ldr	r1, [sp, #40]	; 0x28
   33048:	add	r0, r3, r0
   3304c:	bl	110a8 <memcmp@plt>
   33050:	cmp	r0, #0
   33054:	bne	330b4 <putc_unlocked@plt+0x21d6c>
   33058:	cmp	r6, #0
   3305c:	beq	330bc <putc_unlocked@plt+0x21d74>
   33060:	str	r6, [sp, #24]
   33064:	ldr	r3, [sp, #24]
   33068:	ldr	r2, [sp, #44]	; 0x2c
   3306c:	cmp	sl, #2
   33070:	movne	r3, #0
   33074:	andeq	r3, r3, #1
   33078:	cmp	r3, #0
   3307c:	ldr	r3, [sp, #160]	; 0xa0
   33080:	movne	sl, #4
   33084:	str	r3, [sp, #16]
   33088:	ldr	r3, [sp, #156]	; 0x9c
   3308c:	str	sl, [sp]
   33090:	str	r3, [sp, #12]
   33094:	mov	r3, #0
   33098:	str	r3, [sp, #8]
   3309c:	ldr	r3, [sp, #148]	; 0x94
   330a0:	mov	r1, r9
   330a4:	bic	r3, r3, #2
   330a8:	str	r3, [sp, #4]
   330ac:	ldr	r3, [sp, #36]	; 0x24
   330b0:	b	32e60 <putc_unlocked@plt+0x21b18>
   330b4:	mov	r3, #0
   330b8:	str	r3, [sp, #64]	; 0x40
   330bc:	ldr	r2, [sp, #28]
   330c0:	ldr	r3, [sp, #44]	; 0x2c
   330c4:	add	r3, r3, r2
   330c8:	str	r3, [sp, #80]	; 0x50
   330cc:	ldr	r3, [sp, #44]	; 0x2c
   330d0:	ldrb	r7, [r3, r2]
   330d4:	cmp	r7, #58	; 0x3a
   330d8:	bhi	33240 <putc_unlocked@plt+0x21ef8>
   330dc:	cmp	r7, #43	; 0x2b
   330e0:	bcs	33294 <putc_unlocked@plt+0x21f4c>
   330e4:	cmp	r7, #32
   330e8:	beq	332ec <putc_unlocked@plt+0x21fa4>
   330ec:	bhi	33198 <putc_unlocked@plt+0x21e50>
   330f0:	cmp	r7, #9
   330f4:	beq	335a0 <putc_unlocked@plt+0x22258>
   330f8:	bhi	3315c <putc_unlocked@plt+0x21e14>
   330fc:	cmp	r7, #7
   33100:	beq	3364c <putc_unlocked@plt+0x22304>
   33104:	bhi	33308 <putc_unlocked@plt+0x21fc0>
   33108:	cmp	r7, #0
   3310c:	beq	33324 <putc_unlocked@plt+0x21fdc>
   33110:	ldr	r3, [sp, #76]	; 0x4c
   33114:	cmp	r3, #1
   33118:	bne	33690 <putc_unlocked@plt+0x22348>
   3311c:	bl	111a4 <__ctype_b_loc@plt>
   33120:	sxth	r3, r7
   33124:	lsl	r3, r3, #1
   33128:	ldr	r2, [r0]
   3312c:	ldrh	r5, [r2, r3]
   33130:	ldr	r3, [sp, #76]	; 0x4c
   33134:	str	r3, [sp, #56]	; 0x38
   33138:	lsr	r5, r5, #14
   3313c:	and	r5, r5, #1
   33140:	ldr	r3, [sp, #24]
   33144:	eor	fp, r5, #1
   33148:	and	fp, fp, r3
   3314c:	ands	fp, fp, #255	; 0xff
   33150:	beq	334d8 <putc_unlocked@plt+0x22190>
   33154:	mov	r5, #0
   33158:	b	3373c <putc_unlocked@plt+0x223f4>
   3315c:	cmp	r7, #11
   33160:	beq	335a8 <putc_unlocked@plt+0x22260>
   33164:	bcc	33644 <putc_unlocked@plt+0x222fc>
   33168:	cmp	r7, #12
   3316c:	beq	33654 <putc_unlocked@plt+0x2230c>
   33170:	cmp	r7, #13
   33174:	moveq	r3, #114	; 0x72
   33178:	bne	33110 <putc_unlocked@plt+0x21dc8>
   3317c:	cmp	sl, #2
   33180:	movne	r2, #0
   33184:	andeq	r2, r6, #1
   33188:	cmp	r2, #0
   3318c:	beq	3330c <putc_unlocked@plt+0x21fc4>
   33190:	mov	sl, #2
   33194:	b	33064 <putc_unlocked@plt+0x21d1c>
   33198:	cmp	r7, #37	; 0x25
   3319c:	beq	33294 <putc_unlocked@plt+0x21f4c>
   331a0:	bhi	331b4 <putc_unlocked@plt+0x21e6c>
   331a4:	cmp	r7, #35	; 0x23
   331a8:	beq	332e0 <putc_unlocked@plt+0x21f98>
   331ac:	mov	r5, #0
   331b0:	b	332f0 <putc_unlocked@plt+0x21fa8>
   331b4:	cmp	r7, #39	; 0x27
   331b8:	bne	331ac <putc_unlocked@plt+0x21e64>
   331bc:	cmp	sl, #2
   331c0:	ldrne	r5, [sp, #52]	; 0x34
   331c4:	movne	r3, r5
   331c8:	strne	r3, [sp, #68]	; 0x44
   331cc:	bne	33298 <putc_unlocked@plt+0x21f50>
   331d0:	cmp	r6, #0
   331d4:	bne	33064 <putc_unlocked@plt+0x21d1c>
   331d8:	ldr	r2, [sp, #60]	; 0x3c
   331dc:	adds	r3, r9, #0
   331e0:	movne	r3, #1
   331e4:	cmp	r2, #0
   331e8:	movne	r3, #0
   331ec:	cmp	r3, #0
   331f0:	strne	r9, [sp, #60]	; 0x3c
   331f4:	movne	r9, #0
   331f8:	bne	33208 <putc_unlocked@plt+0x21ec0>
   331fc:	cmp	r9, r4
   33200:	movhi	r3, #39	; 0x27
   33204:	strbhi	r3, [r8, r4]
   33208:	add	r3, r4, #1
   3320c:	cmp	r3, r9
   33210:	movcc	r2, #92	; 0x5c
   33214:	strbcc	r2, [r8, r3]
   33218:	add	r3, r4, #2
   3321c:	cmp	r3, r9
   33220:	ldr	r5, [sp, #52]	; 0x34
   33224:	movcc	r2, #39	; 0x27
   33228:	strbcc	r2, [r8, r3]
   3322c:	add	r4, r4, #3
   33230:	mov	fp, r6
   33234:	str	r5, [sp, #68]	; 0x44
   33238:	str	r6, [sp, #48]	; 0x30
   3323c:	b	334d8 <putc_unlocked@plt+0x22190>
   33240:	cmp	r7, #94	; 0x5e
   33244:	beq	331ac <putc_unlocked@plt+0x21e64>
   33248:	bhi	332a0 <putc_unlocked@plt+0x21f58>
   3324c:	cmp	r7, #90	; 0x5a
   33250:	bhi	33288 <putc_unlocked@plt+0x21f40>
   33254:	cmp	r7, #65	; 0x41
   33258:	bcs	33294 <putc_unlocked@plt+0x21f4c>
   3325c:	cmp	r7, #62	; 0x3e
   33260:	bls	331ac <putc_unlocked@plt+0x21e64>
   33264:	cmp	r7, #63	; 0x3f
   33268:	bne	33110 <putc_unlocked@plt+0x21dc8>
   3326c:	cmp	sl, #2
   33270:	beq	33414 <putc_unlocked@plt+0x220cc>
   33274:	cmp	sl, #5
   33278:	beq	33424 <putc_unlocked@plt+0x220dc>
   3327c:	mov	fp, #0
   33280:	mov	r5, fp
   33284:	b	334d8 <putc_unlocked@plt+0x22190>
   33288:	cmp	r7, #92	; 0x5c
   3328c:	beq	335b0 <putc_unlocked@plt+0x22268>
   33290:	bls	331ac <putc_unlocked@plt+0x21e64>
   33294:	ldr	r5, [sp, #52]	; 0x34
   33298:	mov	fp, #0
   3329c:	b	334d8 <putc_unlocked@plt+0x22190>
   332a0:	cmp	r7, #122	; 0x7a
   332a4:	bhi	332c4 <putc_unlocked@plt+0x21f7c>
   332a8:	cmp	r7, #97	; 0x61
   332ac:	bcs	33294 <putc_unlocked@plt+0x21f4c>
   332b0:	cmp	r7, #95	; 0x5f
   332b4:	beq	33294 <putc_unlocked@plt+0x21f4c>
   332b8:	cmp	r7, #96	; 0x60
   332bc:	bne	33110 <putc_unlocked@plt+0x21dc8>
   332c0:	b	331ac <putc_unlocked@plt+0x21e64>
   332c4:	cmp	r7, #124	; 0x7c
   332c8:	beq	331ac <putc_unlocked@plt+0x21e64>
   332cc:	bcc	3365c <putc_unlocked@plt+0x22314>
   332d0:	cmp	r7, #125	; 0x7d
   332d4:	beq	3365c <putc_unlocked@plt+0x22314>
   332d8:	cmp	r7, #126	; 0x7e
   332dc:	bne	33110 <putc_unlocked@plt+0x21dc8>
   332e0:	ldr	r3, [sp, #28]
   332e4:	cmp	r3, #0
   332e8:	bne	3341c <putc_unlocked@plt+0x220d4>
   332ec:	ldr	r5, [sp, #52]	; 0x34
   332f0:	cmp	sl, #2
   332f4:	movne	fp, #0
   332f8:	andeq	fp, r6, #1
   332fc:	cmp	fp, #0
   33300:	beq	334d8 <putc_unlocked@plt+0x22190>
   33304:	b	33190 <putc_unlocked@plt+0x21e48>
   33308:	mov	r3, #98	; 0x62
   3330c:	ldr	r2, [sp, #24]
   33310:	cmp	r2, #0
   33314:	beq	3341c <putc_unlocked@plt+0x220d4>
   33318:	mov	r7, r3
   3331c:	mov	r5, #0
   33320:	b	33530 <putc_unlocked@plt+0x221e8>
   33324:	ldr	r3, [sp, #24]
   33328:	cmp	r3, #0
   3332c:	beq	333f8 <putc_unlocked@plt+0x220b0>
   33330:	cmp	r6, #0
   33334:	bne	33060 <putc_unlocked@plt+0x21d18>
   33338:	ldr	r3, [sp, #48]	; 0x30
   3333c:	eor	r2, r3, #1
   33340:	cmp	sl, #2
   33344:	movne	r2, #0
   33348:	andeq	r2, r2, #1
   3334c:	cmp	r2, #0
   33350:	moveq	r3, r4
   33354:	beq	3338c <putc_unlocked@plt+0x22044>
   33358:	cmp	r9, r4
   3335c:	movhi	r3, #39	; 0x27
   33360:	strbhi	r3, [r8, r4]
   33364:	add	r3, r4, #1
   33368:	cmp	r9, r3
   3336c:	movhi	r1, #36	; 0x24
   33370:	strbhi	r1, [r8, r3]
   33374:	add	r3, r4, #2
   33378:	cmp	r9, r3
   3337c:	movhi	r1, #39	; 0x27
   33380:	strbhi	r1, [r8, r3]
   33384:	add	r3, r4, #3
   33388:	str	r2, [sp, #48]	; 0x30
   3338c:	cmp	r9, r3
   33390:	movhi	r2, #92	; 0x5c
   33394:	strbhi	r2, [r8, r3]
   33398:	cmp	fp, #0
   3339c:	add	r4, r3, #1
   333a0:	beq	33930 <putc_unlocked@plt+0x225e8>
   333a4:	ldr	r2, [sp, #28]
   333a8:	ldr	r1, [sp, #36]	; 0x24
   333ac:	add	r2, r2, #1
   333b0:	cmp	r1, r2
   333b4:	bls	333f0 <putc_unlocked@plt+0x220a8>
   333b8:	ldr	r1, [sp, #44]	; 0x2c
   333bc:	mov	r7, #48	; 0x30
   333c0:	ldrb	r2, [r1, r2]
   333c4:	sub	r2, r2, #48	; 0x30
   333c8:	cmp	r2, #9
   333cc:	movhi	r5, r6
   333d0:	bhi	334d8 <putc_unlocked@plt+0x22190>
   333d4:	cmp	r9, r4
   333d8:	add	r2, r3, #2
   333dc:	strbhi	r7, [r8, r4]
   333e0:	cmp	r9, r2
   333e4:	add	r4, r3, #3
   333e8:	movhi	r1, #48	; 0x30
   333ec:	strbhi	r1, [r8, r2]
   333f0:	mov	r5, r6
   333f4:	b	33938 <putc_unlocked@plt+0x225f0>
   333f8:	ldr	r3, [sp, #148]	; 0x94
   333fc:	tst	r3, #1
   33400:	ldreq	r5, [sp, #24]
   33404:	beq	33944 <putc_unlocked@plt+0x225fc>
   33408:	ldr	r3, [sp, #28]
   3340c:	add	r3, r3, #1
   33410:	b	32db0 <putc_unlocked@plt+0x21a68>
   33414:	cmp	r6, #0
   33418:	bne	33064 <putc_unlocked@plt+0x21d1c>
   3341c:	mov	r5, #0
   33420:	b	33298 <putc_unlocked@plt+0x21f50>
   33424:	ldr	r3, [sp, #148]	; 0x94
   33428:	tst	r3, #4
   3342c:	beq	3341c <putc_unlocked@plt+0x220d4>
   33430:	ldr	r3, [sp, #28]
   33434:	add	r2, r3, #2
   33438:	ldr	r3, [sp, #36]	; 0x24
   3343c:	cmp	r3, r2
   33440:	bls	3341c <putc_unlocked@plt+0x220d4>
   33444:	ldr	r3, [sp, #44]	; 0x2c
   33448:	ldr	r1, [sp, #28]
   3344c:	add	r3, r3, r1
   33450:	ldrb	r0, [r3, #1]
   33454:	cmp	r0, #63	; 0x3f
   33458:	bne	3341c <putc_unlocked@plt+0x220d4>
   3345c:	ldr	r3, [sp, #44]	; 0x2c
   33460:	ldrb	r1, [r3, r2]
   33464:	sub	r3, r1, #33	; 0x21
   33468:	uxtb	r3, r3
   3346c:	cmp	r3, #29
   33470:	bhi	33940 <putc_unlocked@plt+0x225f8>
   33474:	mov	ip, #1
   33478:	ldr	r5, [pc, #1428]	; 33a14 <putc_unlocked@plt+0x226cc>
   3347c:	ands	r5, r5, ip, lsl r3
   33480:	beq	33298 <putc_unlocked@plt+0x21f50>
   33484:	cmp	r6, #0
   33488:	bne	33064 <putc_unlocked@plt+0x21d1c>
   3348c:	add	r3, r4, #1
   33490:	cmp	r9, r4
   33494:	strbhi	r0, [r8, r4]
   33498:	cmp	r9, r3
   3349c:	movhi	r0, #34	; 0x22
   334a0:	strbhi	r0, [r8, r3]
   334a4:	add	r3, r4, #2
   334a8:	cmp	r9, r3
   334ac:	movhi	r0, #34	; 0x22
   334b0:	strbhi	r0, [r8, r3]
   334b4:	add	r3, r4, #3
   334b8:	cmp	r9, r3
   334bc:	add	r4, r4, #4
   334c0:	mov	r5, r6
   334c4:	mov	fp, r6
   334c8:	mov	r7, r1
   334cc:	movhi	r0, #63	; 0x3f
   334d0:	strbhi	r0, [r8, r3]
   334d4:	str	r2, [sp, #28]
   334d8:	ldr	r3, [sp, #24]
   334dc:	eor	r3, r3, #1
   334e0:	cmp	sl, #2
   334e4:	orreq	r3, r3, #1
   334e8:	eor	r3, r3, #1
   334ec:	orr	r3, r6, r3
   334f0:	tst	r3, #255	; 0xff
   334f4:	beq	33524 <putc_unlocked@plt+0x221dc>
   334f8:	ldr	r3, [sp, #152]	; 0x98
   334fc:	cmp	r3, #0
   33500:	beq	33524 <putc_unlocked@plt+0x221dc>
   33504:	lsr	r2, r7, #5
   33508:	ldr	r1, [sp, #152]	; 0x98
   3350c:	uxtb	r2, r2
   33510:	and	r3, r7, #31
   33514:	ldr	r2, [r1, r2, lsl #2]
   33518:	lsr	r3, r2, r3
   3351c:	tst	r3, #1
   33520:	bne	33530 <putc_unlocked@plt+0x221e8>
   33524:	ldr	r3, [sp, #64]	; 0x40
   33528:	cmp	r3, #0
   3352c:	beq	335c8 <putc_unlocked@plt+0x22280>
   33530:	cmp	r6, #0
   33534:	bne	33064 <putc_unlocked@plt+0x21d1c>
   33538:	ldr	r3, [sp, #48]	; 0x30
   3353c:	eor	r3, r3, #1
   33540:	cmp	sl, #2
   33544:	movne	r3, #0
   33548:	andeq	r3, r3, #1
   3354c:	cmp	r3, #0
   33550:	beq	33588 <putc_unlocked@plt+0x22240>
   33554:	cmp	r9, r4
   33558:	movhi	r2, #39	; 0x27
   3355c:	strbhi	r2, [r8, r4]
   33560:	add	r2, r4, #1
   33564:	cmp	r9, r2
   33568:	movhi	r1, #36	; 0x24
   3356c:	strbhi	r1, [r8, r2]
   33570:	add	r2, r4, #2
   33574:	cmp	r9, r2
   33578:	add	r4, r4, #3
   3357c:	movhi	r1, #39	; 0x27
   33580:	strbhi	r1, [r8, r2]
   33584:	str	r3, [sp, #48]	; 0x30
   33588:	cmp	r9, r4
   3358c:	movhi	r3, #92	; 0x5c
   33590:	strbhi	r3, [r8, r4]
   33594:	ldr	fp, [sp, #52]	; 0x34
   33598:	add	r4, r4, #1
   3359c:	b	335c8 <putc_unlocked@plt+0x22280>
   335a0:	mov	r3, #116	; 0x74
   335a4:	b	3317c <putc_unlocked@plt+0x21e34>
   335a8:	mov	r3, #118	; 0x76
   335ac:	b	3330c <putc_unlocked@plt+0x21fc4>
   335b0:	cmp	sl, #2
   335b4:	bne	33624 <putc_unlocked@plt+0x222dc>
   335b8:	cmp	r6, #0
   335bc:	bne	33064 <putc_unlocked@plt+0x21d1c>
   335c0:	mov	r5, r6
   335c4:	mov	fp, r6
   335c8:	ldr	r3, [sp, #48]	; 0x30
   335cc:	eor	fp, fp, #1
   335d0:	and	fp, fp, r3
   335d4:	tst	fp, #255	; 0xff
   335d8:	beq	33604 <putc_unlocked@plt+0x222bc>
   335dc:	cmp	r9, r4
   335e0:	movhi	r3, #39	; 0x27
   335e4:	strbhi	r3, [r8, r4]
   335e8:	add	r3, r4, #1
   335ec:	cmp	r9, r3
   335f0:	movhi	r2, #39	; 0x27
   335f4:	add	r4, r4, #2
   335f8:	strbhi	r2, [r8, r3]
   335fc:	mov	r3, #0
   33600:	str	r3, [sp, #48]	; 0x30
   33604:	cmp	r9, r4
   33608:	strbhi	r7, [r8, r4]
   3360c:	ldr	r3, [sp, #72]	; 0x48
   33610:	cmp	r5, #0
   33614:	moveq	r3, #0
   33618:	add	r4, r4, #1
   3361c:	str	r3, [sp, #72]	; 0x48
   33620:	b	33408 <putc_unlocked@plt+0x220c0>
   33624:	ldr	r3, [sp, #24]
   33628:	and	r3, r3, r6
   3362c:	tst	r5, r3
   33630:	moveq	r3, r7
   33634:	beq	3317c <putc_unlocked@plt+0x21e34>
   33638:	mov	fp, #0
   3363c:	mov	r5, fp
   33640:	b	335c8 <putc_unlocked@plt+0x22280>
   33644:	mov	r3, #110	; 0x6e
   33648:	b	3317c <putc_unlocked@plt+0x21e34>
   3364c:	mov	r3, #97	; 0x61
   33650:	b	3330c <putc_unlocked@plt+0x21fc4>
   33654:	mov	r3, #102	; 0x66
   33658:	b	3330c <putc_unlocked@plt+0x21fc4>
   3365c:	ldr	r3, [sp, #36]	; 0x24
   33660:	cmn	r3, #1
   33664:	bne	33684 <putc_unlocked@plt+0x2233c>
   33668:	ldr	r3, [sp, #44]	; 0x2c
   3366c:	ldrb	r3, [r3, #1]
   33670:	adds	r3, r3, #0
   33674:	movne	r3, #1
   33678:	cmp	r3, #0
   3367c:	bne	3341c <putc_unlocked@plt+0x220d4>
   33680:	b	332e0 <putc_unlocked@plt+0x21f98>
   33684:	ldr	r3, [sp, #36]	; 0x24
   33688:	subs	r3, r3, #1
   3368c:	b	33674 <putc_unlocked@plt+0x2232c>
   33690:	mov	r3, #0
   33694:	str	r3, [sp, #96]	; 0x60
   33698:	str	r3, [sp, #100]	; 0x64
   3369c:	ldr	r3, [sp, #36]	; 0x24
   336a0:	cmn	r3, #1
   336a4:	bne	336b4 <putc_unlocked@plt+0x2236c>
   336a8:	ldr	r0, [sp, #44]	; 0x2c
   336ac:	bl	111c8 <strlen@plt>
   336b0:	str	r0, [sp, #36]	; 0x24
   336b4:	ldr	r5, [sp, #52]	; 0x34
   336b8:	mov	r3, #0
   336bc:	str	r3, [sp, #56]	; 0x38
   336c0:	ldr	r3, [sp, #28]
   336c4:	ldr	r2, [sp, #56]	; 0x38
   336c8:	ldr	r1, [sp, #36]	; 0x24
   336cc:	add	r2, r3, r2
   336d0:	ldr	r3, [sp, #44]	; 0x2c
   336d4:	add	r0, sp, #92	; 0x5c
   336d8:	add	fp, r3, r2
   336dc:	sub	r2, r1, r2
   336e0:	add	r3, sp, #96	; 0x60
   336e4:	mov	r1, fp
   336e8:	bl	353a0 <putc_unlocked@plt+0x24058>
   336ec:	subs	r2, r0, #0
   336f0:	beq	33730 <putc_unlocked@plt+0x223e8>
   336f4:	cmn	r2, #1
   336f8:	beq	33908 <putc_unlocked@plt+0x225c0>
   336fc:	cmn	r2, #2
   33700:	bne	33878 <putc_unlocked@plt+0x22530>
   33704:	ldr	r2, [sp, #56]	; 0x38
   33708:	ldr	r3, [sp, #28]
   3370c:	add	r3, r3, r2
   33710:	ldr	r2, [sp, #36]	; 0x24
   33714:	cmp	r2, r3
   33718:	bls	33908 <putc_unlocked@plt+0x225c0>
   3371c:	ldr	r3, [sp, #80]	; 0x50
   33720:	ldr	r2, [sp, #56]	; 0x38
   33724:	ldrb	r5, [r3, r2]
   33728:	cmp	r5, #0
   3372c:	bne	33868 <putc_unlocked@plt+0x22520>
   33730:	ldr	r3, [sp, #56]	; 0x38
   33734:	cmp	r3, #1
   33738:	bls	33140 <putc_unlocked@plt+0x21df8>
   3373c:	ldr	r2, [sp, #56]	; 0x38
   33740:	ldr	r3, [sp, #28]
   33744:	mov	fp, #0
   33748:	add	r3, r3, r2
   3374c:	ldr	r2, [sp, #24]
   33750:	str	r3, [sp, #52]	; 0x34
   33754:	eor	r3, r5, #1
   33758:	and	r3, r3, r2
   3375c:	mov	ip, #92	; 0x5c
   33760:	uxtb	r3, r3
   33764:	mov	r2, #39	; 0x27
   33768:	cmp	r3, #0
   3376c:	beq	33910 <putc_unlocked@plt+0x225c8>
   33770:	cmp	r6, #0
   33774:	bne	33060 <putc_unlocked@plt+0x21d18>
   33778:	ldr	r1, [sp, #48]	; 0x30
   3377c:	eor	r1, r1, #1
   33780:	cmp	sl, #2
   33784:	movne	r1, #0
   33788:	andeq	r1, r1, #1
   3378c:	cmp	r1, #0
   33790:	beq	337c0 <putc_unlocked@plt+0x22478>
   33794:	add	r0, r4, #1
   33798:	cmp	r9, r4
   3379c:	strbhi	r2, [r8, r4]
   337a0:	cmp	r9, r0
   337a4:	movhi	lr, #36	; 0x24
   337a8:	strbhi	lr, [r8, r0]
   337ac:	add	r0, r4, #2
   337b0:	add	r4, r4, #3
   337b4:	cmp	r9, r0
   337b8:	strbhi	r2, [r8, r0]
   337bc:	str	r1, [sp, #48]	; 0x30
   337c0:	add	r0, r4, #1
   337c4:	cmp	r9, r4
   337c8:	strbhi	ip, [r8, r4]
   337cc:	cmp	r9, r0
   337d0:	lsrhi	r1, r7, #6
   337d4:	addhi	r1, r1, #48	; 0x30
   337d8:	strbhi	r1, [r8, r0]
   337dc:	add	r0, r4, #2
   337e0:	cmp	r9, r0
   337e4:	lsrhi	r1, r7, #3
   337e8:	and	r7, r7, #7
   337ec:	andhi	r1, r1, #7
   337f0:	add	r4, r4, #3
   337f4:	add	r7, r7, #48	; 0x30
   337f8:	mov	fp, r3
   337fc:	addhi	r1, r1, #48	; 0x30
   33800:	strbhi	r1, [r8, r0]
   33804:	ldr	r1, [sp, #28]
   33808:	ldr	r0, [sp, #52]	; 0x34
   3380c:	add	r1, r1, #1
   33810:	cmp	r0, r1
   33814:	bls	335c8 <putc_unlocked@plt+0x22280>
   33818:	ldr	lr, [sp, #48]	; 0x30
   3381c:	eor	r0, fp, #1
   33820:	and	r0, r0, lr
   33824:	tst	r0, #255	; 0xff
   33828:	beq	3384c <putc_unlocked@plt+0x22504>
   3382c:	add	r0, r4, #1
   33830:	cmp	r9, r4
   33834:	strbhi	r2, [r8, r4]
   33838:	cmp	r9, r0
   3383c:	add	r4, r4, #2
   33840:	strbhi	r2, [r8, r0]
   33844:	mov	r0, #0
   33848:	str	r0, [sp, #48]	; 0x30
   3384c:	ldr	r0, [sp, #44]	; 0x2c
   33850:	cmp	r9, r4
   33854:	strbhi	r7, [r8, r4]
   33858:	str	r1, [sp, #28]
   3385c:	add	r4, r4, #1
   33860:	ldrb	r7, [r0, r1]
   33864:	b	33768 <putc_unlocked@plt+0x22420>
   33868:	ldr	r3, [sp, #56]	; 0x38
   3386c:	add	r3, r3, #1
   33870:	str	r3, [sp, #56]	; 0x38
   33874:	b	33704 <putc_unlocked@plt+0x223bc>
   33878:	cmp	sl, #2
   3387c:	movne	r3, #0
   33880:	andeq	r3, r6, #1
   33884:	cmp	r3, #0
   33888:	movne	r1, #1
   3388c:	bne	338e8 <putc_unlocked@plt+0x225a0>
   33890:	ldr	r0, [sp, #92]	; 0x5c
   33894:	str	r2, [sp, #84]	; 0x54
   33898:	bl	110e4 <iswprint@plt>
   3389c:	ldr	r3, [sp, #56]	; 0x38
   338a0:	ldr	r2, [sp, #84]	; 0x54
   338a4:	add	r3, r3, r2
   338a8:	str	r3, [sp, #56]	; 0x38
   338ac:	cmp	r0, #0
   338b0:	add	r0, sp, #96	; 0x60
   338b4:	moveq	r5, #0
   338b8:	bl	1109c <mbsinit@plt>
   338bc:	cmp	r0, #0
   338c0:	beq	336c0 <putc_unlocked@plt+0x22378>
   338c4:	b	33730 <putc_unlocked@plt+0x223e8>
   338c8:	ldrb	r3, [fp, r1]
   338cc:	cmp	r3, #94	; 0x5e
   338d0:	beq	33190 <putc_unlocked@plt+0x21e48>
   338d4:	bhi	338f4 <putc_unlocked@plt+0x225ac>
   338d8:	sub	r3, r3, #91	; 0x5b
   338dc:	cmp	r3, #1
   338e0:	bls	33190 <putc_unlocked@plt+0x21e48>
   338e4:	add	r1, r1, #1
   338e8:	cmp	r1, r2
   338ec:	bne	338c8 <putc_unlocked@plt+0x22580>
   338f0:	b	33890 <putc_unlocked@plt+0x22548>
   338f4:	cmp	r3, #96	; 0x60
   338f8:	beq	33190 <putc_unlocked@plt+0x21e48>
   338fc:	cmp	r3, #124	; 0x7c
   33900:	bne	338e4 <putc_unlocked@plt+0x2259c>
   33904:	b	33190 <putc_unlocked@plt+0x21e48>
   33908:	mov	r5, #0
   3390c:	b	33730 <putc_unlocked@plt+0x223e8>
   33910:	ldr	r1, [sp, #64]	; 0x40
   33914:	cmp	r1, #0
   33918:	beq	33804 <putc_unlocked@plt+0x224bc>
   3391c:	cmp	r9, r4
   33920:	strbhi	ip, [r8, r4]
   33924:	str	r3, [sp, #64]	; 0x40
   33928:	add	r4, r4, #1
   3392c:	b	33804 <putc_unlocked@plt+0x224bc>
   33930:	mov	r5, fp
   33934:	ldr	fp, [sp, #24]
   33938:	mov	r7, #48	; 0x30
   3393c:	b	334d8 <putc_unlocked@plt+0x22190>
   33940:	mov	r5, #0
   33944:	mov	fp, r5
   33948:	b	334d8 <putc_unlocked@plt+0x22190>
   3394c:	ldr	r3, [sp, #36]	; 0x24
   33950:	ldr	r2, [sp, #28]
   33954:	subs	r3, r3, r2
   33958:	movne	r3, #1
   3395c:	b	32dd4 <putc_unlocked@plt+0x21a8c>
   33960:	ldr	r3, [sp, #60]	; 0x3c
   33964:	clz	r7, r9
   33968:	cmp	r3, #0
   3396c:	lsr	r7, r7, #5
   33970:	moveq	r7, #0
   33974:	cmp	r7, #0
   33978:	mov	r5, r3
   3397c:	bne	32d34 <putc_unlocked@plt+0x219ec>
   33980:	ldr	r3, [sp, #68]	; 0x44
   33984:	ldr	r2, [sp, #40]	; 0x28
   33988:	cmp	r2, #0
   3398c:	moveq	r3, #0
   33990:	andne	r3, r3, #1
   33994:	cmp	r3, #0
   33998:	movne	r3, r2
   3399c:	subne	r2, r3, #1
   339a0:	bne	339d0 <putc_unlocked@plt+0x22688>
   339a4:	cmp	r9, r4
   339a8:	movhi	r3, #0
   339ac:	strbhi	r3, [r8, r4]
   339b0:	mov	r0, r4
   339b4:	add	sp, sp, #108	; 0x6c
   339b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   339bc:	mov	r3, r2
   339c0:	b	33984 <putc_unlocked@plt+0x2263c>
   339c4:	cmp	r9, r4
   339c8:	strbhi	r3, [r8, r4]
   339cc:	add	r4, r4, #1
   339d0:	ldrb	r3, [r2, #1]!
   339d4:	cmp	r3, #0
   339d8:	bne	339c4 <putc_unlocked@plt+0x2267c>
   339dc:	b	339a4 <putc_unlocked@plt+0x2265c>
   339e0:	ldr	r3, [pc, #32]	; 33a08 <putc_unlocked@plt+0x226c0>
   339e4:	mov	r6, #1
   339e8:	str	r6, [sp, #24]
   339ec:	str	r6, [sp, #32]
   339f0:	str	r3, [sp, #40]	; 0x28
   339f4:	mov	r4, #0
   339f8:	mov	sl, #5
   339fc:	b	32da4 <putc_unlocked@plt+0x21a5c>
   33a00:	mov	r6, #1
   33a04:	b	32f98 <putc_unlocked@plt+0x21c50>
   33a08:	ldrdeq	r9, [r3], -r7
   33a0c:	ldrdeq	r9, [r3], -fp
   33a10:	ldrdeq	r9, [r3], -r9	; <UNPREDICTABLE>
   33a14:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   33a18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33a1c:	sub	sp, sp, #52	; 0x34
   33a20:	mov	r6, r0
   33a24:	mov	r5, r3
   33a28:	mov	r8, r1
   33a2c:	mov	r9, r2
   33a30:	bl	111e0 <__errno_location@plt>
   33a34:	ldr	r7, [pc, #380]	; 33bb8 <putc_unlocked@plt+0x22870>
   33a38:	cmn	r6, #-2147483647	; 0x80000001
   33a3c:	ldr	r4, [r7]
   33a40:	ldr	r3, [r0]
   33a44:	str	r0, [sp, #24]
   33a48:	str	r3, [sp, #32]
   33a4c:	movne	r3, #0
   33a50:	moveq	r3, #1
   33a54:	orrs	r3, r3, r6, lsr #31
   33a58:	beq	33a60 <putc_unlocked@plt+0x22718>
   33a5c:	bl	11300 <abort@plt>
   33a60:	ldr	r2, [r7, #4]
   33a64:	cmp	r6, r2
   33a68:	blt	33ad8 <putc_unlocked@plt+0x22790>
   33a6c:	add	r1, sp, #48	; 0x30
   33a70:	add	sl, r7, #8
   33a74:	str	r2, [r1, #-4]!
   33a78:	cmp	r4, sl
   33a7c:	mov	r3, #8
   33a80:	sub	r2, r6, r2
   33a84:	movne	r0, r4
   33a88:	str	r3, [sp]
   33a8c:	add	r2, r2, #1
   33a90:	mvn	r3, #-2147483648	; 0x80000000
   33a94:	moveq	r0, #0
   33a98:	bl	347b8 <putc_unlocked@plt+0x23470>
   33a9c:	cmp	r4, sl
   33aa0:	ldr	r2, [sp, #44]	; 0x2c
   33aa4:	mov	fp, r0
   33aa8:	str	r0, [r7]
   33aac:	ldmeq	r4, {r0, r1}
   33ab0:	mov	r4, fp
   33ab4:	stmeq	fp, {r0, r1}
   33ab8:	ldr	r0, [r7, #4]
   33abc:	mov	r1, #0
   33ac0:	sub	r2, r2, r0
   33ac4:	add	r0, fp, r0, lsl #3
   33ac8:	lsl	r2, r2, #3
   33acc:	bl	11210 <memset@plt>
   33ad0:	ldr	r3, [sp, #44]	; 0x2c
   33ad4:	str	r3, [r7, #4]
   33ad8:	ldr	r3, [r5, #4]
   33adc:	add	sl, r4, r6, lsl #3
   33ae0:	orr	r3, r3, #1
   33ae4:	str	r3, [sp, #28]
   33ae8:	add	r3, r5, #8
   33aec:	str	r3, [sp, #36]	; 0x24
   33af0:	ldr	r3, [r5, #44]	; 0x2c
   33af4:	ldr	fp, [r4, r6, lsl #3]
   33af8:	ldr	r7, [sl, #4]
   33afc:	str	r3, [sp, #16]
   33b00:	ldr	r3, [r5, #40]	; 0x28
   33b04:	mov	r2, r8
   33b08:	str	r3, [sp, #12]
   33b0c:	add	r3, r5, #8
   33b10:	str	r3, [sp, #8]
   33b14:	ldr	r3, [sp, #28]
   33b18:	mov	r1, fp
   33b1c:	str	r3, [sp, #4]
   33b20:	ldr	r3, [r5]
   33b24:	mov	r0, r7
   33b28:	str	r3, [sp]
   33b2c:	mov	r3, r9
   33b30:	bl	32ce4 <putc_unlocked@plt+0x2199c>
   33b34:	cmp	fp, r0
   33b38:	bhi	33ba0 <putc_unlocked@plt+0x22858>
   33b3c:	ldr	r3, [pc, #120]	; 33bbc <putc_unlocked@plt+0x22874>
   33b40:	add	fp, r0, #1
   33b44:	cmp	r7, r3
   33b48:	str	fp, [r4, r6, lsl #3]
   33b4c:	beq	33b58 <putc_unlocked@plt+0x22810>
   33b50:	mov	r0, r7
   33b54:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   33b58:	mov	r0, fp
   33b5c:	bl	34670 <putc_unlocked@plt+0x23328>
   33b60:	ldr	r3, [r5, #44]	; 0x2c
   33b64:	mov	r2, r8
   33b68:	mov	r1, fp
   33b6c:	str	r0, [sl, #4]
   33b70:	str	r3, [sp, #16]
   33b74:	ldr	r3, [r5, #40]	; 0x28
   33b78:	mov	r7, r0
   33b7c:	str	r3, [sp, #12]
   33b80:	add	r3, r5, #8
   33b84:	str	r3, [sp, #8]
   33b88:	ldr	r3, [sp, #28]
   33b8c:	str	r3, [sp, #4]
   33b90:	ldr	r3, [r5]
   33b94:	str	r3, [sp]
   33b98:	mov	r3, r9
   33b9c:	bl	32ce4 <putc_unlocked@plt+0x2199c>
   33ba0:	ldr	r3, [sp, #24]
   33ba4:	ldr	r2, [sp, #32]
   33ba8:	mov	r0, r7
   33bac:	str	r2, [r3]
   33bb0:	add	sp, sp, #52	; 0x34
   33bb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33bb8:	andeq	sl, r4, ip, asr #2
   33bbc:	andeq	sl, r4, r8, ror #3
   33bc0:	push	{r4, r5, r6, lr}
   33bc4:	mov	r5, r0
   33bc8:	bl	111e0 <__errno_location@plt>
   33bcc:	cmp	r5, #0
   33bd0:	mov	r1, #48	; 0x30
   33bd4:	ldr	r6, [r0]
   33bd8:	mov	r4, r0
   33bdc:	ldr	r0, [pc, #12]	; 33bf0 <putc_unlocked@plt+0x228a8>
   33be0:	movne	r0, r5
   33be4:	bl	34a4c <putc_unlocked@plt+0x23704>
   33be8:	str	r6, [r4]
   33bec:	pop	{r4, r5, r6, pc}
   33bf0:	andeq	sl, r4, r8, ror #5
   33bf4:	ldr	r3, [pc, #12]	; 33c08 <putc_unlocked@plt+0x228c0>
   33bf8:	cmp	r0, #0
   33bfc:	moveq	r0, r3
   33c00:	ldr	r0, [r0]
   33c04:	bx	lr
   33c08:	andeq	sl, r4, r8, ror #5
   33c0c:	ldr	r3, [pc, #12]	; 33c20 <putc_unlocked@plt+0x228d8>
   33c10:	cmp	r0, #0
   33c14:	moveq	r0, r3
   33c18:	str	r1, [r0]
   33c1c:	bx	lr
   33c20:	andeq	sl, r4, r8, ror #5
   33c24:	ldr	r3, [pc, #52]	; 33c60 <putc_unlocked@plt+0x22918>
   33c28:	cmp	r0, #0
   33c2c:	moveq	r0, r3
   33c30:	add	r3, r0, #8
   33c34:	push	{lr}		; (str lr, [sp, #-4]!)
   33c38:	lsr	lr, r1, #5
   33c3c:	and	r1, r1, #31
   33c40:	ldr	ip, [r3, lr, lsl #2]
   33c44:	lsr	r0, ip, r1
   33c48:	eor	r2, r2, r0
   33c4c:	and	r2, r2, #1
   33c50:	and	r0, r0, #1
   33c54:	eor	r1, ip, r2, lsl r1
   33c58:	str	r1, [r3, lr, lsl #2]
   33c5c:	pop	{pc}		; (ldr pc, [sp], #4)
   33c60:	andeq	sl, r4, r8, ror #5
   33c64:	ldr	r3, [pc, #16]	; 33c7c <putc_unlocked@plt+0x22934>
   33c68:	cmp	r0, #0
   33c6c:	movne	r3, r0
   33c70:	ldr	r0, [r3, #4]
   33c74:	str	r1, [r3, #4]
   33c78:	bx	lr
   33c7c:	andeq	sl, r4, r8, ror #5
   33c80:	ldr	r3, [pc, #44]	; 33cb4 <putc_unlocked@plt+0x2296c>
   33c84:	cmp	r0, #0
   33c88:	moveq	r0, r3
   33c8c:	mov	r3, #10
   33c90:	cmp	r2, #0
   33c94:	cmpne	r1, #0
   33c98:	str	r3, [r0]
   33c9c:	bne	33ca8 <putc_unlocked@plt+0x22960>
   33ca0:	push	{r4, lr}
   33ca4:	bl	11300 <abort@plt>
   33ca8:	str	r1, [r0, #40]	; 0x28
   33cac:	str	r2, [r0, #44]	; 0x2c
   33cb0:	bx	lr
   33cb4:	andeq	sl, r4, r8, ror #5
   33cb8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   33cbc:	sub	sp, sp, #24
   33cc0:	mov	sl, r3
   33cc4:	ldr	r4, [sp, #56]	; 0x38
   33cc8:	ldr	r3, [pc, #100]	; 33d34 <putc_unlocked@plt+0x229ec>
   33ccc:	cmp	r4, #0
   33cd0:	moveq	r4, r3
   33cd4:	mov	r7, r0
   33cd8:	mov	r8, r1
   33cdc:	mov	r9, r2
   33ce0:	bl	111e0 <__errno_location@plt>
   33ce4:	ldr	r3, [r4, #44]	; 0x2c
   33ce8:	mov	r2, r9
   33cec:	mov	r1, r8
   33cf0:	ldr	r6, [r0]
   33cf4:	str	r3, [sp, #16]
   33cf8:	ldr	r3, [r4, #40]	; 0x28
   33cfc:	mov	r5, r0
   33d00:	str	r3, [sp, #12]
   33d04:	add	r3, r4, #8
   33d08:	str	r3, [sp, #8]
   33d0c:	ldr	r3, [r4, #4]
   33d10:	mov	r0, r7
   33d14:	str	r3, [sp, #4]
   33d18:	ldr	r3, [r4]
   33d1c:	str	r3, [sp]
   33d20:	mov	r3, sl
   33d24:	bl	32ce4 <putc_unlocked@plt+0x2199c>
   33d28:	str	r6, [r5]
   33d2c:	add	sp, sp, #24
   33d30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   33d34:	andeq	sl, r4, r8, ror #5
   33d38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33d3c:	cmp	r3, #0
   33d40:	sub	sp, sp, #44	; 0x2c
   33d44:	ldr	r4, [pc, #188]	; 33e08 <putc_unlocked@plt+0x22ac0>
   33d48:	mov	r6, r2
   33d4c:	movne	r4, r3
   33d50:	mov	sl, r1
   33d54:	mov	r9, r0
   33d58:	bl	111e0 <__errno_location@plt>
   33d5c:	ldr	r5, [r4, #4]
   33d60:	add	fp, r4, #8
   33d64:	cmp	r6, #0
   33d68:	orreq	r5, r5, #1
   33d6c:	mov	r1, #0
   33d70:	mov	r2, r9
   33d74:	ldr	r3, [r0]
   33d78:	mov	r8, r0
   33d7c:	str	r3, [sp, #28]
   33d80:	ldr	r3, [r4, #44]	; 0x2c
   33d84:	mov	r0, r1
   33d88:	str	r3, [sp, #16]
   33d8c:	ldr	r3, [r4, #40]	; 0x28
   33d90:	stmib	sp, {r5, fp}
   33d94:	str	r3, [sp, #12]
   33d98:	ldr	r3, [r4]
   33d9c:	str	r3, [sp]
   33da0:	mov	r3, sl
   33da4:	bl	32ce4 <putc_unlocked@plt+0x2199c>
   33da8:	add	r1, r0, #1
   33dac:	mov	r7, r0
   33db0:	mov	r0, r1
   33db4:	str	r1, [sp, #36]	; 0x24
   33db8:	bl	34670 <putc_unlocked@plt+0x23328>
   33dbc:	ldr	r3, [r4, #44]	; 0x2c
   33dc0:	mov	r2, r9
   33dc4:	str	r3, [sp, #16]
   33dc8:	ldr	r3, [r4, #40]	; 0x28
   33dcc:	stmib	sp, {r5, fp}
   33dd0:	str	r3, [sp, #12]
   33dd4:	ldr	r3, [r4]
   33dd8:	ldr	r1, [sp, #36]	; 0x24
   33ddc:	str	r3, [sp]
   33de0:	mov	r3, sl
   33de4:	str	r0, [sp, #32]
   33de8:	bl	32ce4 <putc_unlocked@plt+0x2199c>
   33dec:	ldr	r3, [sp, #28]
   33df0:	cmp	r6, #0
   33df4:	str	r3, [r8]
   33df8:	ldr	r0, [sp, #32]
   33dfc:	strne	r7, [r6]
   33e00:	add	sp, sp, #44	; 0x2c
   33e04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33e08:	andeq	sl, r4, r8, ror #5
   33e0c:	mov	r3, r2
   33e10:	mov	r2, #0
   33e14:	b	33d38 <putc_unlocked@plt+0x229f0>
   33e18:	push	{r4, r5, r6, r7, r8, lr}
   33e1c:	mov	r6, #1
   33e20:	ldr	r4, [pc, #104]	; 33e90 <putc_unlocked@plt+0x22b48>
   33e24:	ldr	r5, [r4]
   33e28:	add	r7, r5, #12
   33e2c:	ldr	r3, [r4, #4]
   33e30:	add	r7, r7, #8
   33e34:	cmp	r6, r3
   33e38:	blt	33e80 <putc_unlocked@plt+0x22b38>
   33e3c:	ldr	r0, [r5, #4]
   33e40:	ldr	r6, [pc, #76]	; 33e94 <putc_unlocked@plt+0x22b4c>
   33e44:	cmp	r0, r6
   33e48:	beq	33e5c <putc_unlocked@plt+0x22b14>
   33e4c:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   33e50:	mov	r3, #256	; 0x100
   33e54:	str	r3, [r4, #8]
   33e58:	str	r6, [r4, #12]
   33e5c:	ldr	r6, [pc, #52]	; 33e98 <putc_unlocked@plt+0x22b50>
   33e60:	cmp	r5, r6
   33e64:	beq	33e74 <putc_unlocked@plt+0x22b2c>
   33e68:	mov	r0, r5
   33e6c:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   33e70:	str	r6, [r4]
   33e74:	mov	r3, #1
   33e78:	str	r3, [r4, #4]
   33e7c:	pop	{r4, r5, r6, r7, r8, pc}
   33e80:	ldr	r0, [r7, #-8]
   33e84:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   33e88:	add	r6, r6, #1
   33e8c:	b	33e2c <putc_unlocked@plt+0x22ae4>
   33e90:	andeq	sl, r4, ip, asr #2
   33e94:	andeq	sl, r4, r8, ror #3
   33e98:	andeq	sl, r4, r4, asr r1
   33e9c:	ldr	r3, [pc, #4]	; 33ea8 <putc_unlocked@plt+0x22b60>
   33ea0:	mvn	r2, #0
   33ea4:	b	33a18 <putc_unlocked@plt+0x226d0>
   33ea8:	andeq	sl, r4, r8, ror #5
   33eac:	ldr	r3, [pc]	; 33eb4 <putc_unlocked@plt+0x22b6c>
   33eb0:	b	33a18 <putc_unlocked@plt+0x226d0>
   33eb4:	andeq	sl, r4, r8, ror #5
   33eb8:	mov	r1, r0
   33ebc:	mov	r0, #0
   33ec0:	b	33e9c <putc_unlocked@plt+0x22b54>
   33ec4:	mov	r2, r1
   33ec8:	mov	r1, r0
   33ecc:	mov	r0, #0
   33ed0:	b	33eac <putc_unlocked@plt+0x22b64>
   33ed4:	push	{r4, r5, lr}
   33ed8:	sub	sp, sp, #52	; 0x34
   33edc:	mov	r5, r2
   33ee0:	mov	r4, r0
   33ee4:	mov	r0, sp
   33ee8:	bl	32ba0 <putc_unlocked@plt+0x21858>
   33eec:	mov	r3, sp
   33ef0:	mvn	r2, #0
   33ef4:	mov	r1, r5
   33ef8:	mov	r0, r4
   33efc:	bl	33a18 <putc_unlocked@plt+0x226d0>
   33f00:	add	sp, sp, #52	; 0x34
   33f04:	pop	{r4, r5, pc}
   33f08:	push	{r4, r5, r6, lr}
   33f0c:	sub	sp, sp, #48	; 0x30
   33f10:	mov	r5, r2
   33f14:	mov	r6, r3
   33f18:	mov	r4, r0
   33f1c:	mov	r0, sp
   33f20:	bl	32ba0 <putc_unlocked@plt+0x21858>
   33f24:	mov	r3, sp
   33f28:	mov	r2, r6
   33f2c:	mov	r1, r5
   33f30:	mov	r0, r4
   33f34:	bl	33a18 <putc_unlocked@plt+0x226d0>
   33f38:	add	sp, sp, #48	; 0x30
   33f3c:	pop	{r4, r5, r6, pc}
   33f40:	mov	r2, r1
   33f44:	mov	r1, r0
   33f48:	mov	r0, #0
   33f4c:	b	33ed4 <putc_unlocked@plt+0x22b8c>
   33f50:	mov	r3, r2
   33f54:	mov	r2, r1
   33f58:	mov	r1, r0
   33f5c:	mov	r0, #0
   33f60:	b	33f08 <putc_unlocked@plt+0x22bc0>
   33f64:	push	{r4, r5, r6, lr}
   33f68:	mov	r4, r0
   33f6c:	ldr	lr, [pc, #80]	; 33fc4 <putc_unlocked@plt+0x22c7c>
   33f70:	mov	r5, r1
   33f74:	mov	r6, r2
   33f78:	ldm	lr!, {r0, r1, r2, r3}
   33f7c:	sub	sp, sp, #48	; 0x30
   33f80:	mov	ip, sp
   33f84:	stmia	ip!, {r0, r1, r2, r3}
   33f88:	ldm	lr!, {r0, r1, r2, r3}
   33f8c:	stmia	ip!, {r0, r1, r2, r3}
   33f90:	ldm	lr, {r0, r1, r2, r3}
   33f94:	stm	ip, {r0, r1, r2, r3}
   33f98:	mov	r1, r6
   33f9c:	mov	r2, #1
   33fa0:	mov	r0, sp
   33fa4:	bl	33c24 <putc_unlocked@plt+0x228dc>
   33fa8:	mov	r3, sp
   33fac:	mov	r2, r5
   33fb0:	mov	r1, r4
   33fb4:	mov	r0, #0
   33fb8:	bl	33a18 <putc_unlocked@plt+0x226d0>
   33fbc:	add	sp, sp, #48	; 0x30
   33fc0:	pop	{r4, r5, r6, pc}
   33fc4:	andeq	sl, r4, r8, ror #5
   33fc8:	mov	r2, r1
   33fcc:	mvn	r1, #0
   33fd0:	b	33f64 <putc_unlocked@plt+0x22c1c>
   33fd4:	mov	r1, #58	; 0x3a
   33fd8:	b	33fc8 <putc_unlocked@plt+0x22c80>
   33fdc:	mov	r2, #58	; 0x3a
   33fe0:	b	33f64 <putc_unlocked@plt+0x22c1c>
   33fe4:	push	{r4, r5, lr}
   33fe8:	sub	sp, sp, #100	; 0x64
   33fec:	mov	r4, r0
   33ff0:	mov	r0, sp
   33ff4:	mov	r5, r2
   33ff8:	bl	32ba0 <putc_unlocked@plt+0x21858>
   33ffc:	mov	ip, sp
   34000:	add	lr, sp, #48	; 0x30
   34004:	ldm	ip!, {r0, r1, r2, r3}
   34008:	stmia	lr!, {r0, r1, r2, r3}
   3400c:	ldm	ip!, {r0, r1, r2, r3}
   34010:	stmia	lr!, {r0, r1, r2, r3}
   34014:	ldm	ip, {r0, r1, r2, r3}
   34018:	stm	lr, {r0, r1, r2, r3}
   3401c:	mov	r2, #1
   34020:	mov	r1, #58	; 0x3a
   34024:	add	r0, sp, #48	; 0x30
   34028:	bl	33c24 <putc_unlocked@plt+0x228dc>
   3402c:	add	r3, sp, #48	; 0x30
   34030:	mvn	r2, #0
   34034:	mov	r1, r5
   34038:	mov	r0, r4
   3403c:	bl	33a18 <putc_unlocked@plt+0x226d0>
   34040:	add	sp, sp, #100	; 0x64
   34044:	pop	{r4, r5, pc}
   34048:	push	{r4, r5, r6, r7, lr}
   3404c:	mov	r4, r0
   34050:	ldr	lr, [pc, #84]	; 340ac <putc_unlocked@plt+0x22d64>
   34054:	mov	r6, r1
   34058:	mov	r7, r2
   3405c:	mov	r5, r3
   34060:	ldm	lr!, {r0, r1, r2, r3}
   34064:	sub	sp, sp, #52	; 0x34
   34068:	mov	ip, sp
   3406c:	stmia	ip!, {r0, r1, r2, r3}
   34070:	ldm	lr!, {r0, r1, r2, r3}
   34074:	stmia	ip!, {r0, r1, r2, r3}
   34078:	ldm	lr, {r0, r1, r2, r3}
   3407c:	stm	ip, {r0, r1, r2, r3}
   34080:	mov	r2, r7
   34084:	mov	r1, r6
   34088:	mov	r0, sp
   3408c:	bl	33c80 <putc_unlocked@plt+0x22938>
   34090:	mov	r3, sp
   34094:	ldr	r2, [sp, #72]	; 0x48
   34098:	mov	r1, r5
   3409c:	mov	r0, r4
   340a0:	bl	33a18 <putc_unlocked@plt+0x226d0>
   340a4:	add	sp, sp, #52	; 0x34
   340a8:	pop	{r4, r5, r6, r7, pc}
   340ac:	andeq	sl, r4, r8, ror #5
   340b0:	mvn	ip, #0
   340b4:	push	{r0, r1, r2, lr}
   340b8:	str	ip, [sp]
   340bc:	bl	34048 <putc_unlocked@plt+0x22d00>
   340c0:	add	sp, sp, #12
   340c4:	pop	{pc}		; (ldr pc, [sp], #4)
   340c8:	mov	r3, r2
   340cc:	mov	r2, r1
   340d0:	mov	r1, r0
   340d4:	mov	r0, #0
   340d8:	b	340b0 <putc_unlocked@plt+0x22d68>
   340dc:	push	{r0, r1, r2, lr}
   340e0:	str	r3, [sp]
   340e4:	mov	r3, r2
   340e8:	mov	r2, r1
   340ec:	mov	r1, r0
   340f0:	mov	r0, #0
   340f4:	bl	34048 <putc_unlocked@plt+0x22d00>
   340f8:	add	sp, sp, #12
   340fc:	pop	{pc}		; (ldr pc, [sp], #4)
   34100:	ldr	r3, [pc]	; 34108 <putc_unlocked@plt+0x22dc0>
   34104:	b	33a18 <putc_unlocked@plt+0x226d0>
   34108:	andeq	sl, r4, ip, asr r1
   3410c:	mov	r2, r1
   34110:	mov	r1, r0
   34114:	mov	r0, #0
   34118:	b	34100 <putc_unlocked@plt+0x22db8>
   3411c:	mvn	r2, #0
   34120:	b	34100 <putc_unlocked@plt+0x22db8>
   34124:	mov	r1, r0
   34128:	mov	r0, #0
   3412c:	b	3411c <putc_unlocked@plt+0x22dd4>
   34130:	mov	r2, #3
   34134:	mov	r1, #0
   34138:	b	351a8 <putc_unlocked@plt+0x23e60>
   3413c:	push	{r4, r5, r6, lr}
   34140:	sub	sp, sp, #32
   34144:	cmp	r1, #0
   34148:	mov	r5, r0
   3414c:	ldr	r4, [sp, #48]	; 0x30
   34150:	ldr	r6, [sp, #52]	; 0x34
   34154:	beq	34208 <putc_unlocked@plt+0x22ec0>
   34158:	stm	sp, {r2, r3}
   3415c:	mov	r3, r1
   34160:	ldr	r2, [pc, #860]	; 344c4 <putc_unlocked@plt+0x2317c>
   34164:	mov	r1, #1
   34168:	bl	11240 <__fprintf_chk@plt>
   3416c:	mov	r2, #5
   34170:	ldr	r1, [pc, #848]	; 344c8 <putc_unlocked@plt+0x23180>
   34174:	mov	r0, #0
   34178:	bl	110c0 <dcgettext@plt>
   3417c:	ldr	r3, [pc, #840]	; 344cc <putc_unlocked@plt+0x23184>
   34180:	ldr	r2, [pc, #840]	; 344d0 <putc_unlocked@plt+0x23188>
   34184:	str	r3, [sp]
   34188:	mov	r1, #1
   3418c:	mov	r3, r0
   34190:	mov	r0, r5
   34194:	bl	11240 <__fprintf_chk@plt>
   34198:	mov	r1, r5
   3419c:	mov	r0, #10
   341a0:	bl	110b4 <fputc_unlocked@plt>
   341a4:	mov	r2, #5
   341a8:	ldr	r1, [pc, #804]	; 344d4 <putc_unlocked@plt+0x2318c>
   341ac:	mov	r0, #0
   341b0:	bl	110c0 <dcgettext@plt>
   341b4:	mov	r1, #1
   341b8:	ldr	r3, [pc, #792]	; 344d8 <putc_unlocked@plt+0x23190>
   341bc:	mov	r2, r0
   341c0:	mov	r0, r5
   341c4:	bl	11240 <__fprintf_chk@plt>
   341c8:	mov	r1, r5
   341cc:	mov	r0, #10
   341d0:	bl	110b4 <fputc_unlocked@plt>
   341d4:	cmp	r6, #9
   341d8:	ldrls	pc, [pc, r6, lsl #2]
   341dc:	b	344b8 <putc_unlocked@plt+0x23170>
   341e0:	strdeq	r4, [r3], -r8
   341e4:	andeq	r4, r3, r0, lsr #4
   341e8:	andeq	r4, r3, ip, asr #4
   341ec:	andeq	r4, r3, r0, lsl #5
   341f0:			; <UNDEFINED> instruction: 0x000342bc
   341f4:	andeq	r4, r3, r0, lsl #6
   341f8:	andeq	r4, r3, r8, asr #6
   341fc:	muleq	r3, r8, r3
   34200:	strdeq	r4, [r3], -r0
   34204:	andeq	r4, r3, r0, asr r4
   34208:	str	r3, [sp]
   3420c:	mov	r1, #1
   34210:	mov	r3, r2
   34214:	ldr	r2, [pc, #704]	; 344dc <putc_unlocked@plt+0x23194>
   34218:	bl	11240 <__fprintf_chk@plt>
   3421c:	b	3416c <putc_unlocked@plt+0x22e24>
   34220:	mov	r2, #5
   34224:	ldr	r1, [pc, #692]	; 344e0 <putc_unlocked@plt+0x23198>
   34228:	mov	r0, #0
   3422c:	bl	110c0 <dcgettext@plt>
   34230:	ldr	r3, [r4]
   34234:	mov	r1, #1
   34238:	mov	r2, r0
   3423c:	mov	r0, r5
   34240:	add	sp, sp, #32
   34244:	pop	{r4, r5, r6, lr}
   34248:	b	11240 <__fprintf_chk@plt>
   3424c:	mov	r2, #5
   34250:	ldr	r1, [pc, #652]	; 344e4 <putc_unlocked@plt+0x2319c>
   34254:	mov	r0, #0
   34258:	bl	110c0 <dcgettext@plt>
   3425c:	ldr	r3, [r4, #4]
   34260:	mov	r1, #1
   34264:	str	r3, [sp, #48]	; 0x30
   34268:	ldr	r3, [r4]
   3426c:	mov	r2, r0
   34270:	mov	r0, r5
   34274:	add	sp, sp, #32
   34278:	pop	{r4, r5, r6, lr}
   3427c:	b	11240 <__fprintf_chk@plt>
   34280:	mov	r2, #5
   34284:	ldr	r1, [pc, #604]	; 344e8 <putc_unlocked@plt+0x231a0>
   34288:	mov	r0, #0
   3428c:	bl	110c0 <dcgettext@plt>
   34290:	ldr	r3, [r4, #8]
   34294:	mov	r1, #1
   34298:	str	r3, [sp, #52]	; 0x34
   3429c:	ldr	r3, [r4, #4]
   342a0:	str	r3, [sp, #48]	; 0x30
   342a4:	ldr	r3, [r4]
   342a8:	mov	r2, r0
   342ac:	mov	r0, r5
   342b0:	add	sp, sp, #32
   342b4:	pop	{r4, r5, r6, lr}
   342b8:	b	11240 <__fprintf_chk@plt>
   342bc:	mov	r2, #5
   342c0:	ldr	r1, [pc, #548]	; 344ec <putc_unlocked@plt+0x231a4>
   342c4:	mov	r0, #0
   342c8:	bl	110c0 <dcgettext@plt>
   342cc:	ldr	r3, [r4, #12]
   342d0:	mov	r1, #1
   342d4:	str	r3, [sp, #8]
   342d8:	ldr	r3, [r4, #8]
   342dc:	str	r3, [sp, #4]
   342e0:	ldr	r3, [r4, #4]
   342e4:	str	r3, [sp]
   342e8:	ldr	r3, [r4]
   342ec:	mov	r2, r0
   342f0:	mov	r0, r5
   342f4:	bl	11240 <__fprintf_chk@plt>
   342f8:	add	sp, sp, #32
   342fc:	pop	{r4, r5, r6, pc}
   34300:	mov	r2, #5
   34304:	ldr	r1, [pc, #484]	; 344f0 <putc_unlocked@plt+0x231a8>
   34308:	mov	r0, #0
   3430c:	bl	110c0 <dcgettext@plt>
   34310:	ldr	r3, [r4, #16]
   34314:	mov	r1, #1
   34318:	str	r3, [sp, #12]
   3431c:	ldr	r3, [r4, #12]
   34320:	str	r3, [sp, #8]
   34324:	ldr	r3, [r4, #8]
   34328:	str	r3, [sp, #4]
   3432c:	ldr	r3, [r4, #4]
   34330:	str	r3, [sp]
   34334:	ldr	r3, [r4]
   34338:	mov	r2, r0
   3433c:	mov	r0, r5
   34340:	bl	11240 <__fprintf_chk@plt>
   34344:	b	342f8 <putc_unlocked@plt+0x22fb0>
   34348:	mov	r2, #5
   3434c:	ldr	r1, [pc, #416]	; 344f4 <putc_unlocked@plt+0x231ac>
   34350:	mov	r0, #0
   34354:	bl	110c0 <dcgettext@plt>
   34358:	ldr	r3, [r4, #20]
   3435c:	mov	r1, #1
   34360:	str	r3, [sp, #16]
   34364:	ldr	r3, [r4, #16]
   34368:	str	r3, [sp, #12]
   3436c:	ldr	r3, [r4, #12]
   34370:	str	r3, [sp, #8]
   34374:	ldr	r3, [r4, #8]
   34378:	str	r3, [sp, #4]
   3437c:	ldr	r3, [r4, #4]
   34380:	str	r3, [sp]
   34384:	ldr	r3, [r4]
   34388:	mov	r2, r0
   3438c:	mov	r0, r5
   34390:	bl	11240 <__fprintf_chk@plt>
   34394:	b	342f8 <putc_unlocked@plt+0x22fb0>
   34398:	mov	r2, #5
   3439c:	ldr	r1, [pc, #340]	; 344f8 <putc_unlocked@plt+0x231b0>
   343a0:	mov	r0, #0
   343a4:	bl	110c0 <dcgettext@plt>
   343a8:	ldr	r3, [r4, #24]
   343ac:	mov	r1, #1
   343b0:	str	r3, [sp, #20]
   343b4:	ldr	r3, [r4, #20]
   343b8:	str	r3, [sp, #16]
   343bc:	ldr	r3, [r4, #16]
   343c0:	str	r3, [sp, #12]
   343c4:	ldr	r3, [r4, #12]
   343c8:	str	r3, [sp, #8]
   343cc:	ldr	r3, [r4, #8]
   343d0:	str	r3, [sp, #4]
   343d4:	ldr	r3, [r4, #4]
   343d8:	str	r3, [sp]
   343dc:	ldr	r3, [r4]
   343e0:	mov	r2, r0
   343e4:	mov	r0, r5
   343e8:	bl	11240 <__fprintf_chk@plt>
   343ec:	b	342f8 <putc_unlocked@plt+0x22fb0>
   343f0:	mov	r2, #5
   343f4:	ldr	r1, [pc, #256]	; 344fc <putc_unlocked@plt+0x231b4>
   343f8:	mov	r0, #0
   343fc:	bl	110c0 <dcgettext@plt>
   34400:	ldr	r3, [r4, #28]
   34404:	mov	r1, #1
   34408:	str	r3, [sp, #24]
   3440c:	ldr	r3, [r4, #24]
   34410:	str	r3, [sp, #20]
   34414:	ldr	r3, [r4, #20]
   34418:	str	r3, [sp, #16]
   3441c:	ldr	r3, [r4, #16]
   34420:	str	r3, [sp, #12]
   34424:	ldr	r3, [r4, #12]
   34428:	str	r3, [sp, #8]
   3442c:	ldr	r3, [r4, #8]
   34430:	str	r3, [sp, #4]
   34434:	ldr	r3, [r4, #4]
   34438:	str	r3, [sp]
   3443c:	ldr	r3, [r4]
   34440:	mov	r2, r0
   34444:	mov	r0, r5
   34448:	bl	11240 <__fprintf_chk@plt>
   3444c:	b	342f8 <putc_unlocked@plt+0x22fb0>
   34450:	ldr	r1, [pc, #168]	; 34500 <putc_unlocked@plt+0x231b8>
   34454:	mov	r2, #5
   34458:	mov	r0, #0
   3445c:	bl	110c0 <dcgettext@plt>
   34460:	ldr	r3, [r4, #32]
   34464:	mov	r1, #1
   34468:	str	r3, [sp, #28]
   3446c:	ldr	r3, [r4, #28]
   34470:	str	r3, [sp, #24]
   34474:	ldr	r3, [r4, #24]
   34478:	str	r3, [sp, #20]
   3447c:	ldr	r3, [r4, #20]
   34480:	str	r3, [sp, #16]
   34484:	ldr	r3, [r4, #16]
   34488:	str	r3, [sp, #12]
   3448c:	ldr	r3, [r4, #12]
   34490:	str	r3, [sp, #8]
   34494:	ldr	r3, [r4, #8]
   34498:	str	r3, [sp, #4]
   3449c:	ldr	r3, [r4, #4]
   344a0:	str	r3, [sp]
   344a4:	ldr	r3, [r4]
   344a8:	mov	r2, r0
   344ac:	mov	r0, r5
   344b0:	bl	11240 <__fprintf_chk@plt>
   344b4:	b	342f8 <putc_unlocked@plt+0x22fb0>
   344b8:	mov	r2, #5
   344bc:	ldr	r1, [pc, #64]	; 34504 <putc_unlocked@plt+0x231bc>
   344c0:	b	34458 <putc_unlocked@plt+0x23110>
   344c4:	andeq	r9, r3, r9, lsr #8
   344c8:	andeq	r9, r3, ip, lsr r4
   344cc:	andeq	r0, r0, r6, ror #15
   344d0:	andeq	r9, r3, sl, lsl #14
   344d4:	andeq	r9, r3, r0, asr #8
   344d8:	andeq	r9, r3, fp, ror #9
   344dc:	andeq	r9, r3, r5, lsr r4
   344e0:	andeq	r9, r3, sp, lsl #10
   344e4:	andeq	r9, r3, sp, lsl r5
   344e8:	andeq	r9, r3, r4, lsr r5
   344ec:	andeq	r9, r3, r0, asr r5
   344f0:	andeq	r9, r3, r0, ror r5
   344f4:	muleq	r3, r4, r5
   344f8:			; <UNDEFINED> instruction: 0x000395bc
   344fc:	andeq	r9, r3, r8, ror #11
   34500:	andeq	r9, r3, r8, lsl r6
   34504:	andeq	r9, r3, ip, asr #12
   34508:	push	{r0, r1, r4, lr}
   3450c:	mov	ip, #0
   34510:	ldr	lr, [sp, #16]
   34514:	ldr	r4, [lr, ip, lsl #2]
   34518:	cmp	r4, #0
   3451c:	bne	34534 <putc_unlocked@plt+0x231ec>
   34520:	str	ip, [sp, #4]
   34524:	str	lr, [sp]
   34528:	bl	3413c <putc_unlocked@plt+0x22df4>
   3452c:	add	sp, sp, #8
   34530:	pop	{r4, pc}
   34534:	add	ip, ip, #1
   34538:	b	34514 <putc_unlocked@plt+0x231cc>
   3453c:	push	{r4, r5, lr}
   34540:	sub	sp, sp, #52	; 0x34
   34544:	mov	ip, #0
   34548:	ldr	r5, [sp, #64]	; 0x40
   3454c:	add	lr, sp, #8
   34550:	ldr	r4, [r5, ip, lsl #2]
   34554:	cmp	r4, #0
   34558:	str	r4, [lr, ip, lsl #2]
   3455c:	beq	3456c <putc_unlocked@plt+0x23224>
   34560:	add	ip, ip, #1
   34564:	cmp	ip, #10
   34568:	bne	34550 <putc_unlocked@plt+0x23208>
   3456c:	str	ip, [sp, #4]
   34570:	str	lr, [sp]
   34574:	bl	3413c <putc_unlocked@plt+0x22df4>
   34578:	add	sp, sp, #52	; 0x34
   3457c:	pop	{r4, r5, pc}
   34580:	push	{r3}		; (str r3, [sp, #-4]!)
   34584:	push	{r0, r1, r2, r3, lr}
   34588:	add	r3, sp, #24
   3458c:	str	r3, [sp, #12]
   34590:	str	r3, [sp]
   34594:	ldr	r3, [sp, #20]
   34598:	bl	3453c <putc_unlocked@plt+0x231f4>
   3459c:	add	sp, sp, #16
   345a0:	pop	{lr}		; (ldr lr, [sp], #4)
   345a4:	add	sp, sp, #4
   345a8:	bx	lr
   345ac:	ldr	r3, [pc, #116]	; 34628 <putc_unlocked@plt+0x232e0>
   345b0:	push	{r4, lr}
   345b4:	mov	r0, #10
   345b8:	ldr	r1, [r3]
   345bc:	bl	110b4 <fputc_unlocked@plt>
   345c0:	mov	r2, #5
   345c4:	ldr	r1, [pc, #96]	; 3462c <putc_unlocked@plt+0x232e4>
   345c8:	mov	r0, #0
   345cc:	bl	110c0 <dcgettext@plt>
   345d0:	ldr	r2, [pc, #88]	; 34630 <putc_unlocked@plt+0x232e8>
   345d4:	mov	r1, r0
   345d8:	mov	r0, #1
   345dc:	bl	1121c <__printf_chk@plt>
   345e0:	mov	r2, #5
   345e4:	ldr	r1, [pc, #72]	; 34634 <putc_unlocked@plt+0x232ec>
   345e8:	mov	r0, #0
   345ec:	bl	110c0 <dcgettext@plt>
   345f0:	ldr	r3, [pc, #64]	; 34638 <putc_unlocked@plt+0x232f0>
   345f4:	ldr	r2, [pc, #64]	; 3463c <putc_unlocked@plt+0x232f4>
   345f8:	mov	r1, r0
   345fc:	mov	r0, #1
   34600:	bl	1121c <__printf_chk@plt>
   34604:	mov	r2, #5
   34608:	ldr	r1, [pc, #48]	; 34640 <putc_unlocked@plt+0x232f8>
   3460c:	mov	r0, #0
   34610:	bl	110c0 <dcgettext@plt>
   34614:	ldr	r2, [pc, #40]	; 34644 <putc_unlocked@plt+0x232fc>
   34618:	pop	{r4, lr}
   3461c:	mov	r1, r0
   34620:	mov	r0, #1
   34624:	b	1121c <__printf_chk@plt>
   34628:	andeq	sl, r4, ip, lsr #3
   3462c:	andeq	r9, r3, r8, lsl #13
   34630:	muleq	r3, ip, r6
   34634:			; <UNDEFINED> instruction: 0x000396b2
   34638:	andeq	r6, r3, pc, asr #19
   3463c:	strdeq	r6, [r3], -r7
   34640:	andeq	r9, r3, r6, asr #13
   34644:	andeq	r9, r3, sp, ror #13
   34648:	push	{r4, lr}
   3464c:	bl	3509c <putc_unlocked@plt+0x23d54>
   34650:	cmp	r0, #0
   34654:	popne	{r4, pc}
   34658:	bl	34adc <putc_unlocked@plt+0x23794>
   3465c:	push	{r4, lr}
   34660:	bl	3509c <putc_unlocked@plt+0x23d54>
   34664:	cmp	r0, #0
   34668:	popne	{r4, pc}
   3466c:	bl	34adc <putc_unlocked@plt+0x23794>
   34670:	b	34648 <putc_unlocked@plt+0x23300>
   34674:	push	{r4, r5, r6, lr}
   34678:	mov	r5, r0
   3467c:	mov	r4, r1
   34680:	bl	350dc <putc_unlocked@plt+0x23d94>
   34684:	cmp	r0, #0
   34688:	popne	{r4, r5, r6, pc}
   3468c:	adds	r4, r4, #0
   34690:	movne	r4, #1
   34694:	cmp	r5, #0
   34698:	orreq	r4, r4, #1
   3469c:	cmp	r4, #0
   346a0:	popeq	{r4, r5, r6, pc}
   346a4:	bl	34adc <putc_unlocked@plt+0x23794>
   346a8:	push	{r4, lr}
   346ac:	cmp	r1, #0
   346b0:	orreq	r1, r1, #1
   346b4:	bl	350dc <putc_unlocked@plt+0x23d94>
   346b8:	cmp	r0, #0
   346bc:	popne	{r4, pc}
   346c0:	bl	34adc <putc_unlocked@plt+0x23794>
   346c4:	push	{r4, r5, r6, lr}
   346c8:	mov	r6, r0
   346cc:	mov	r5, r1
   346d0:	mov	r4, r2
   346d4:	bl	353f0 <putc_unlocked@plt+0x240a8>
   346d8:	cmp	r0, #0
   346dc:	popne	{r4, r5, r6, pc}
   346e0:	cmp	r6, #0
   346e4:	beq	346f4 <putc_unlocked@plt+0x233ac>
   346e8:	cmp	r5, #0
   346ec:	cmpne	r4, #0
   346f0:	popeq	{r4, r5, r6, pc}
   346f4:	bl	34adc <putc_unlocked@plt+0x23794>
   346f8:	b	346c4 <putc_unlocked@plt+0x2337c>
   346fc:	cmp	r2, #0
   34700:	cmpne	r1, #0
   34704:	moveq	r2, #1
   34708:	moveq	r1, r2
   3470c:	push	{r4, lr}
   34710:	bl	353f0 <putc_unlocked@plt+0x240a8>
   34714:	cmp	r0, #0
   34718:	popne	{r4, pc}
   3471c:	bl	34adc <putc_unlocked@plt+0x23794>
   34720:	mov	r2, r1
   34724:	mov	r1, r0
   34728:	mov	r0, #0
   3472c:	b	346c4 <putc_unlocked@plt+0x2337c>
   34730:	mov	r2, r1
   34734:	mov	r1, r0
   34738:	mov	r0, #0
   3473c:	b	346fc <putc_unlocked@plt+0x233b4>
   34740:	push	{r4, r5, r6, r7, r8, lr}
   34744:	subs	r7, r0, #0
   34748:	mov	r5, r1
   3474c:	mov	r6, r2
   34750:	ldr	r4, [r1]
   34754:	bne	34790 <putc_unlocked@plt+0x23448>
   34758:	cmp	r4, #0
   3475c:	bne	34778 <putc_unlocked@plt+0x23430>
   34760:	mov	r1, r2
   34764:	mov	r0, #64	; 0x40
   34768:	bl	3551c <putc_unlocked@plt+0x241d4>
   3476c:	cmp	r0, #0
   34770:	movne	r4, r0
   34774:	addeq	r4, r0, #1
   34778:	mov	r2, r6
   3477c:	mov	r1, r4
   34780:	mov	r0, r7
   34784:	bl	346c4 <putc_unlocked@plt+0x2337c>
   34788:	str	r4, [r5]
   3478c:	pop	{r4, r5, r6, r7, r8, pc}
   34790:	lsr	r2, r4, #1
   34794:	add	r3, r2, #1
   34798:	mvn	r3, r3
   3479c:	cmp	r4, r3
   347a0:	addls	r4, r4, #1
   347a4:	addls	r4, r4, r2
   347a8:	bls	34778 <putc_unlocked@plt+0x23430>
   347ac:	bl	34adc <putc_unlocked@plt+0x23794>
   347b0:	mov	r2, #1
   347b4:	b	34740 <putc_unlocked@plt+0x233f8>
   347b8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   347bc:	mov	sl, r0
   347c0:	ldr	r8, [r1]
   347c4:	mov	fp, r1
   347c8:	mov	r5, r2
   347cc:	asrs	r4, r8, #1
   347d0:	mov	r9, r3
   347d4:	ldr	r7, [sp, #48]	; 0x30
   347d8:	bpl	34874 <putc_unlocked@plt+0x2352c>
   347dc:	rsb	r2, r4, #-2147483648	; 0x80000000
   347e0:	cmp	r8, r2
   347e4:	movge	r2, #0
   347e8:	movlt	r2, #1
   347ec:	mvn	r3, r9
   347f0:	cmp	r2, #0
   347f4:	lsr	r3, r3, #31
   347f8:	addeq	r4, r4, r8
   347fc:	mvnne	r4, #-2147483648	; 0x80000000
   34800:	mov	r0, r3
   34804:	cmp	r9, r4
   34808:	movge	r0, #0
   3480c:	andlt	r0, r0, #1
   34810:	cmp	r0, #0
   34814:	str	r3, [sp, #4]
   34818:	bne	349e8 <putc_unlocked@plt+0x236a0>
   3481c:	cmp	r7, #0
   34820:	bge	34934 <putc_unlocked@plt+0x235ec>
   34824:	cmp	r4, #0
   34828:	bge	3488c <putc_unlocked@plt+0x23544>
   3482c:	mov	r1, r7
   34830:	mvn	r0, #-2147483648	; 0x80000000
   34834:	bl	35728 <putc_unlocked@plt+0x243e0>
   34838:	cmp	r0, r4
   3483c:	movle	r0, #0
   34840:	movgt	r0, #1
   34844:	cmp	r0, #0
   34848:	mvnne	r6, #-2147483648	; 0x80000000
   3484c:	beq	3489c <putc_unlocked@plt+0x23554>
   34850:	mov	r1, r7
   34854:	mov	r0, r6
   34858:	bl	35728 <putc_unlocked@plt+0x243e0>
   3485c:	mov	r1, r7
   34860:	mov	r4, r0
   34864:	mov	r0, r6
   34868:	bl	35948 <putc_unlocked@plt+0x24600>
   3486c:	sub	r1, r6, r1
   34870:	b	348ac <putc_unlocked@plt+0x23564>
   34874:	mvn	r2, #-2147483648	; 0x80000000
   34878:	sub	r2, r2, r4
   3487c:	cmp	r8, r2
   34880:	movle	r2, #0
   34884:	movgt	r2, #1
   34888:	b	347ec <putc_unlocked@plt+0x234a4>
   3488c:	cmn	r7, #1
   34890:	movne	r1, r7
   34894:	movne	r0, #-2147483648	; 0x80000000
   34898:	bne	34a00 <putc_unlocked@plt+0x236b8>
   3489c:	mul	r1, r7, r4
   348a0:	cmp	r1, #63	; 0x3f
   348a4:	movle	r6, #64	; 0x40
   348a8:	ble	34850 <putc_unlocked@plt+0x23508>
   348ac:	cmp	sl, #0
   348b0:	sub	r2, r4, r8
   348b4:	streq	sl, [fp]
   348b8:	cmp	r2, r5
   348bc:	bge	34990 <putc_unlocked@plt+0x23648>
   348c0:	cmp	r5, #0
   348c4:	bge	3495c <putc_unlocked@plt+0x23614>
   348c8:	rsb	r2, r5, #-2147483648	; 0x80000000
   348cc:	cmp	r8, r2
   348d0:	movge	r2, #0
   348d4:	movlt	r2, #1
   348d8:	cmp	r2, #0
   348dc:	bne	34930 <putc_unlocked@plt+0x235e8>
   348e0:	ldr	r0, [sp, #4]
   348e4:	add	r5, r8, r5
   348e8:	cmp	r9, r5
   348ec:	movge	r0, #0
   348f0:	andlt	r0, r0, #1
   348f4:	cmp	r0, #0
   348f8:	mov	r4, r5
   348fc:	bne	34930 <putc_unlocked@plt+0x235e8>
   34900:	cmp	r7, #0
   34904:	bge	349a4 <putc_unlocked@plt+0x2365c>
   34908:	cmp	r5, #0
   3490c:	bge	3497c <putc_unlocked@plt+0x23634>
   34910:	mov	r1, r7
   34914:	mvn	r0, #-2147483648	; 0x80000000
   34918:	bl	35728 <putc_unlocked@plt+0x243e0>
   3491c:	cmp	r5, r0
   34920:	movge	r0, #0
   34924:	movlt	r0, #1
   34928:	cmp	r0, #0
   3492c:	beq	3498c <putc_unlocked@plt+0x23644>
   34930:	bl	34adc <putc_unlocked@plt+0x23794>
   34934:	beq	3489c <putc_unlocked@plt+0x23554>
   34938:	cmp	r4, #0
   3493c:	bge	349f8 <putc_unlocked@plt+0x236b0>
   34940:	cmn	r4, #1
   34944:	beq	3489c <putc_unlocked@plt+0x23554>
   34948:	mov	r1, r4
   3494c:	mov	r0, #-2147483648	; 0x80000000
   34950:	bl	35728 <putc_unlocked@plt+0x243e0>
   34954:	cmp	r7, r0
   34958:	b	3483c <putc_unlocked@plt+0x234f4>
   3495c:	cmp	r8, #0
   34960:	blt	348e0 <putc_unlocked@plt+0x23598>
   34964:	mvn	r2, #-2147483648	; 0x80000000
   34968:	sub	r2, r2, r5
   3496c:	cmp	r8, r2
   34970:	movle	r2, #0
   34974:	movgt	r2, #1
   34978:	b	348d8 <putc_unlocked@plt+0x23590>
   3497c:	cmn	r7, #1
   34980:	movne	r1, r7
   34984:	movne	r0, #-2147483648	; 0x80000000
   34988:	bne	349dc <putc_unlocked@plt+0x23694>
   3498c:	mul	r1, r5, r7
   34990:	mov	r0, sl
   34994:	bl	34674 <putc_unlocked@plt+0x2332c>
   34998:	str	r4, [fp]
   3499c:	add	sp, sp, #12
   349a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   349a4:	beq	3498c <putc_unlocked@plt+0x23644>
   349a8:	cmp	r5, #0
   349ac:	movge	r1, r7
   349b0:	mvnge	r0, #-2147483648	; 0x80000000
   349b4:	bge	349dc <putc_unlocked@plt+0x23694>
   349b8:	cmn	r5, #1
   349bc:	beq	3498c <putc_unlocked@plt+0x23644>
   349c0:	mov	r1, r5
   349c4:	mov	r0, #-2147483648	; 0x80000000
   349c8:	bl	35728 <putc_unlocked@plt+0x243e0>
   349cc:	cmp	r7, r0
   349d0:	movle	r0, #0
   349d4:	movgt	r0, #1
   349d8:	b	34928 <putc_unlocked@plt+0x235e0>
   349dc:	bl	35728 <putc_unlocked@plt+0x243e0>
   349e0:	cmp	r5, r0
   349e4:	b	349d0 <putc_unlocked@plt+0x23688>
   349e8:	cmp	r7, #0
   349ec:	mov	r4, r9
   349f0:	blt	3488c <putc_unlocked@plt+0x23544>
   349f4:	beq	3489c <putc_unlocked@plt+0x23554>
   349f8:	mov	r1, r7
   349fc:	mvn	r0, #-2147483648	; 0x80000000
   34a00:	bl	35728 <putc_unlocked@plt+0x243e0>
   34a04:	cmp	r0, r4
   34a08:	movge	r0, #0
   34a0c:	movlt	r0, #1
   34a10:	b	34844 <putc_unlocked@plt+0x234fc>
   34a14:	push	{r4, lr}
   34a18:	bl	35054 <putc_unlocked@plt+0x23d0c>
   34a1c:	cmp	r0, #0
   34a20:	popne	{r4, pc}
   34a24:	bl	34adc <putc_unlocked@plt+0x23794>
   34a28:	mov	r1, #1
   34a2c:	b	34a14 <putc_unlocked@plt+0x236cc>
   34a30:	push	{r4, lr}
   34a34:	bl	35054 <putc_unlocked@plt+0x23d0c>
   34a38:	cmp	r0, #0
   34a3c:	popne	{r4, pc}
   34a40:	bl	34adc <putc_unlocked@plt+0x23794>
   34a44:	mov	r1, #1
   34a48:	b	34a30 <putc_unlocked@plt+0x236e8>
   34a4c:	push	{r4, r5, r6, lr}
   34a50:	mov	r4, r1
   34a54:	mov	r5, r0
   34a58:	mov	r0, r1
   34a5c:	bl	34648 <putc_unlocked@plt+0x23300>
   34a60:	mov	r2, r4
   34a64:	mov	r1, r5
   34a68:	pop	{r4, r5, r6, lr}
   34a6c:	b	11090 <memcpy@plt>
   34a70:	push	{r4, r5, r6, lr}
   34a74:	mov	r4, r1
   34a78:	mov	r5, r0
   34a7c:	mov	r0, r1
   34a80:	bl	3465c <putc_unlocked@plt+0x23314>
   34a84:	mov	r2, r4
   34a88:	mov	r1, r5
   34a8c:	pop	{r4, r5, r6, lr}
   34a90:	b	11090 <memcpy@plt>
   34a94:	push	{r4, r5, r6, lr}
   34a98:	mov	r5, r0
   34a9c:	add	r0, r1, #1
   34aa0:	mov	r4, r1
   34aa4:	bl	3465c <putc_unlocked@plt+0x23314>
   34aa8:	mov	r2, #0
   34aac:	mov	r1, r5
   34ab0:	strb	r2, [r0, r4]
   34ab4:	mov	r2, r4
   34ab8:	pop	{r4, r5, r6, lr}
   34abc:	b	11090 <memcpy@plt>
   34ac0:	push	{r4, lr}
   34ac4:	mov	r4, r0
   34ac8:	bl	111c8 <strlen@plt>
   34acc:	add	r1, r0, #1
   34ad0:	mov	r0, r4
   34ad4:	pop	{r4, lr}
   34ad8:	b	34a4c <putc_unlocked@plt+0x23704>
   34adc:	ldr	r3, [pc, #44]	; 34b10 <putc_unlocked@plt+0x237c8>
   34ae0:	push	{r4, lr}
   34ae4:	mov	r2, #5
   34ae8:	ldr	r1, [pc, #36]	; 34b14 <putc_unlocked@plt+0x237cc>
   34aec:	mov	r0, #0
   34af0:	ldr	r4, [r3]
   34af4:	bl	110c0 <dcgettext@plt>
   34af8:	ldr	r2, [pc, #24]	; 34b18 <putc_unlocked@plt+0x237d0>
   34afc:	mov	r1, #0
   34b00:	mov	r3, r0
   34b04:	mov	r0, r4
   34b08:	bl	11144 <error@plt>
   34b0c:	bl	11300 <abort@plt>
   34b10:	andeq	sl, r4, r8, asr #2
   34b14:	andeq	r9, r3, r9, lsr r7
   34b18:	andeq	r9, r3, r2, lsr #2
   34b1c:	push	{r0, r1, r2, r3, r4, r5, r6, r8, r9, lr}
   34b20:	mov	r9, r3
   34b24:	ldr	r3, [sp, #48]	; 0x30
   34b28:	mov	r8, r2
   34b2c:	str	r3, [sp]
   34b30:	mov	r2, r1
   34b34:	add	r3, sp, #8
   34b38:	mov	r1, #0
   34b3c:	mov	r6, r0
   34b40:	ldr	r4, [sp, #56]	; 0x38
   34b44:	bl	34d28 <putc_unlocked@plt+0x239e0>
   34b48:	cmp	r0, #0
   34b4c:	bne	34bc0 <putc_unlocked@plt+0x23878>
   34b50:	ldrd	r0, [sp, #8]
   34b54:	ldrd	r2, [sp, #40]	; 0x28
   34b58:	cmp	r1, r9
   34b5c:	cmpeq	r0, r8
   34b60:	movcc	ip, #1
   34b64:	movcs	ip, #0
   34b68:	cmp	r1, r3
   34b6c:	cmpeq	r0, r2
   34b70:	movls	r3, ip
   34b74:	orrhi	r3, ip, #1
   34b78:	cmp	r3, #0
   34b7c:	beq	34c3c <putc_unlocked@plt+0x238f4>
   34b80:	mov	r3, #0
   34b84:	mvn	r2, #-1073741824	; 0xc0000000
   34b88:	cmp	r1, r3
   34b8c:	cmpeq	r0, r2
   34b90:	bls	34bb4 <putc_unlocked@plt+0x2386c>
   34b94:	bl	111e0 <__errno_location@plt>
   34b98:	mov	r3, #75	; 0x4b
   34b9c:	cmp	r4, #0
   34ba0:	str	r3, [r0]
   34ba4:	beq	34c08 <putc_unlocked@plt+0x238c0>
   34ba8:	bl	111e0 <__errno_location@plt>
   34bac:	ldr	r5, [r0]
   34bb0:	b	34c1c <putc_unlocked@plt+0x238d4>
   34bb4:	bl	111e0 <__errno_location@plt>
   34bb8:	mov	r3, #34	; 0x22
   34bbc:	b	34b9c <putc_unlocked@plt+0x23854>
   34bc0:	cmp	r0, #1
   34bc4:	bne	34bec <putc_unlocked@plt+0x238a4>
   34bc8:	bl	111e0 <__errno_location@plt>
   34bcc:	mov	r3, #75	; 0x4b
   34bd0:	cmp	r4, #0
   34bd4:	str	r3, [r0]
   34bd8:	bne	34c0c <putc_unlocked@plt+0x238c4>
   34bdc:	bl	111e0 <__errno_location@plt>
   34be0:	mov	r4, #1
   34be4:	ldr	r5, [r0]
   34be8:	b	34c1c <putc_unlocked@plt+0x238d4>
   34bec:	cmp	r0, #3
   34bf0:	bne	34c00 <putc_unlocked@plt+0x238b8>
   34bf4:	bl	111e0 <__errno_location@plt>
   34bf8:	mov	r3, #0
   34bfc:	b	34bd0 <putc_unlocked@plt+0x23888>
   34c00:	cmp	r4, #0
   34c04:	bne	34c0c <putc_unlocked@plt+0x238c4>
   34c08:	mov	r4, #1
   34c0c:	bl	111e0 <__errno_location@plt>
   34c10:	ldr	r5, [r0]
   34c14:	cmp	r5, #22
   34c18:	moveq	r5, #0
   34c1c:	mov	r0, r6
   34c20:	bl	34124 <putc_unlocked@plt+0x22ddc>
   34c24:	ldr	r3, [sp, #52]	; 0x34
   34c28:	ldr	r2, [pc, #20]	; 34c44 <putc_unlocked@plt+0x238fc>
   34c2c:	mov	r1, r5
   34c30:	str	r0, [sp]
   34c34:	mov	r0, r4
   34c38:	bl	11144 <error@plt>
   34c3c:	add	sp, sp, #16
   34c40:	pop	{r4, r5, r6, r8, r9, pc}
   34c44:	andeq	r9, r3, r1, lsr r1
   34c48:	push	{r4, r5}
   34c4c:	mov	r1, #10
   34c50:	pop	{r4, r5}
   34c54:	b	34b1c <putc_unlocked@plt+0x237d4>
   34c58:	push	{r4, r5, r6, lr}
   34c5c:	subs	r5, r1, #0
   34c60:	mov	r4, r0
   34c64:	bge	34ca4 <putc_unlocked@plt+0x2395c>
   34c68:	ldm	r0, {r0, r3}
   34c6c:	orr	r0, r0, r3
   34c70:	adds	r0, r0, #0
   34c74:	movne	r0, #1
   34c78:	cmp	r0, #0
   34c7c:	bne	34cd8 <putc_unlocked@plt+0x23990>
   34c80:	ldr	r2, [r4]
   34c84:	asr	r3, r5, #31
   34c88:	ldr	r1, [r4, #4]
   34c8c:	mul	r3, r3, r2
   34c90:	mla	r1, r5, r1, r3
   34c94:	umull	r2, r3, r2, r5
   34c98:	add	r3, r1, r3
   34c9c:	strd	r2, [r4]
   34ca0:	pop	{r4, r5, r6, pc}
   34ca4:	moveq	r0, r5
   34ca8:	beq	34c78 <putc_unlocked@plt+0x23930>
   34cac:	mov	r2, r5
   34cb0:	asr	r3, r5, #31
   34cb4:	mvn	r0, #0
   34cb8:	mvn	r1, #0
   34cbc:	bl	35d20 <putc_unlocked@plt+0x249d8>
   34cc0:	ldrd	r2, [r4]
   34cc4:	cmp	r1, r3
   34cc8:	cmpeq	r0, r2
   34ccc:	movcc	r0, #1
   34cd0:	movcs	r0, #0
   34cd4:	b	34c78 <putc_unlocked@plt+0x23930>
   34cd8:	mvn	r2, #0
   34cdc:	mvn	r3, #0
   34ce0:	mov	r0, #1
   34ce4:	strd	r2, [r4]
   34ce8:	pop	{r4, r5, r6, pc}
   34cec:	push	{r4, r5, r6, r7, r8, lr}
   34cf0:	mov	r6, r0
   34cf4:	mov	r7, r1
   34cf8:	mov	r5, r2
   34cfc:	mov	r4, #0
   34d00:	cmp	r5, #0
   34d04:	bne	34d10 <putc_unlocked@plt+0x239c8>
   34d08:	mov	r0, r4
   34d0c:	pop	{r4, r5, r6, r7, r8, pc}
   34d10:	mov	r1, r7
   34d14:	mov	r0, r6
   34d18:	bl	34c58 <putc_unlocked@plt+0x23910>
   34d1c:	sub	r5, r5, #1
   34d20:	orr	r4, r4, r0
   34d24:	b	34d00 <putc_unlocked@plt+0x239b8>
   34d28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34d2c:	sub	sp, sp, #20
   34d30:	cmp	r2, #36	; 0x24
   34d34:	ldr	r9, [sp, #56]	; 0x38
   34d38:	bls	34d50 <putc_unlocked@plt+0x23a08>
   34d3c:	ldr	r3, [pc, #772]	; 35048 <putc_unlocked@plt+0x23d00>
   34d40:	mov	r2, #85	; 0x55
   34d44:	ldr	r1, [pc, #768]	; 3504c <putc_unlocked@plt+0x23d04>
   34d48:	ldr	r0, [pc, #768]	; 35050 <putc_unlocked@plt+0x23d08>
   34d4c:	bl	1133c <__assert_fail@plt>
   34d50:	cmp	r1, #0
   34d54:	mov	r7, r1
   34d58:	mov	r4, r0
   34d5c:	mov	fp, r2
   34d60:	mov	r8, r3
   34d64:	addeq	r7, sp, #4
   34d68:	bl	111e0 <__errno_location@plt>
   34d6c:	mov	r3, #0
   34d70:	str	r3, [r0]
   34d74:	mov	sl, r0
   34d78:	bl	111a4 <__ctype_b_loc@plt>
   34d7c:	ldrb	r6, [r4]
   34d80:	mov	r3, r4
   34d84:	ldr	r1, [r0]
   34d88:	lsl	r2, r6, #1
   34d8c:	ldrh	r5, [r1, r2]
   34d90:	ands	r5, r5, #8192	; 0x2000
   34d94:	bne	34db0 <putc_unlocked@plt+0x23a68>
   34d98:	cmp	r6, #45	; 0x2d
   34d9c:	bne	34db8 <putc_unlocked@plt+0x23a70>
   34da0:	mov	r5, #4
   34da4:	mov	r0, r5
   34da8:	add	sp, sp, #20
   34dac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34db0:	ldrb	r6, [r3, #1]!
   34db4:	b	34d88 <putc_unlocked@plt+0x23a40>
   34db8:	mov	r2, fp
   34dbc:	mov	r1, r7
   34dc0:	mov	r0, r4
   34dc4:	bl	11234 <strtoumax@plt>
   34dc8:	ldr	r6, [r7]
   34dcc:	cmp	r4, r6
   34dd0:	strd	r0, [sp, #8]
   34dd4:	bne	34e38 <putc_unlocked@plt+0x23af0>
   34dd8:	cmp	r9, #0
   34ddc:	beq	34da0 <putc_unlocked@plt+0x23a58>
   34de0:	ldrb	r1, [r6]
   34de4:	cmp	r1, #0
   34de8:	beq	34da0 <putc_unlocked@plt+0x23a58>
   34dec:	mov	r0, r9
   34df0:	bl	111d4 <strchr@plt>
   34df4:	cmp	r0, #0
   34df8:	beq	34da0 <putc_unlocked@plt+0x23a58>
   34dfc:	mov	r2, #1
   34e00:	mov	r3, #0
   34e04:	strd	r2, [sp, #8]
   34e08:	ldrb	r4, [r6]
   34e0c:	cmp	r4, #0
   34e10:	beq	34f48 <putc_unlocked@plt+0x23c00>
   34e14:	mov	r1, r4
   34e18:	mov	r0, r9
   34e1c:	bl	111d4 <strchr@plt>
   34e20:	cmp	r0, #0
   34e24:	bne	34e60 <putc_unlocked@plt+0x23b18>
   34e28:	ldrd	r2, [sp, #8]
   34e2c:	orr	r5, r5, #2
   34e30:	strd	r2, [r8]
   34e34:	b	34da4 <putc_unlocked@plt+0x23a5c>
   34e38:	ldr	r5, [sl]
   34e3c:	cmp	r5, #0
   34e40:	beq	34e50 <putc_unlocked@plt+0x23b08>
   34e44:	cmp	r5, #34	; 0x22
   34e48:	bne	34da0 <putc_unlocked@plt+0x23a58>
   34e4c:	mov	r5, #1
   34e50:	cmp	r9, #0
   34e54:	bne	34e08 <putc_unlocked@plt+0x23ac0>
   34e58:	strd	r0, [r8]
   34e5c:	b	34da4 <putc_unlocked@plt+0x23a5c>
   34e60:	cmp	r4, #84	; 0x54
   34e64:	beq	34eb8 <putc_unlocked@plt+0x23b70>
   34e68:	bhi	34ea0 <putc_unlocked@plt+0x23b58>
   34e6c:	cmp	r4, #75	; 0x4b
   34e70:	beq	34eb8 <putc_unlocked@plt+0x23b70>
   34e74:	bhi	34e90 <putc_unlocked@plt+0x23b48>
   34e78:	cmp	r4, #69	; 0x45
   34e7c:	beq	34eb8 <putc_unlocked@plt+0x23b70>
   34e80:	cmp	r4, #71	; 0x47
   34e84:	beq	34eb8 <putc_unlocked@plt+0x23b70>
   34e88:	mov	r6, #1
   34e8c:	b	34f7c <putc_unlocked@plt+0x23c34>
   34e90:	cmp	r4, #77	; 0x4d
   34e94:	beq	34eb8 <putc_unlocked@plt+0x23b70>
   34e98:	cmp	r4, #80	; 0x50
   34e9c:	b	34e84 <putc_unlocked@plt+0x23b3c>
   34ea0:	cmp	r4, #103	; 0x67
   34ea4:	beq	34eb8 <putc_unlocked@plt+0x23b70>
   34ea8:	bhi	34f54 <putc_unlocked@plt+0x23c0c>
   34eac:	sub	r3, r4, #89	; 0x59
   34eb0:	cmp	r3, #1
   34eb4:	bhi	34e88 <putc_unlocked@plt+0x23b40>
   34eb8:	mov	r1, #48	; 0x30
   34ebc:	mov	r0, r9
   34ec0:	bl	111d4 <strchr@plt>
   34ec4:	cmp	r0, #0
   34ec8:	beq	34e88 <putc_unlocked@plt+0x23b40>
   34ecc:	ldrb	r3, [r6, #1]
   34ed0:	cmp	r3, #68	; 0x44
   34ed4:	beq	34ee8 <putc_unlocked@plt+0x23ba0>
   34ed8:	cmp	r3, #105	; 0x69
   34edc:	beq	34f6c <putc_unlocked@plt+0x23c24>
   34ee0:	cmp	r3, #66	; 0x42
   34ee4:	bne	34e88 <putc_unlocked@plt+0x23b40>
   34ee8:	mov	r6, #2
   34eec:	mov	r1, #1000	; 0x3e8
   34ef0:	cmp	r4, #89	; 0x59
   34ef4:	beq	35030 <putc_unlocked@plt+0x23ce8>
   34ef8:	bhi	34fa4 <putc_unlocked@plt+0x23c5c>
   34efc:	cmp	r4, #75	; 0x4b
   34f00:	beq	34fe4 <putc_unlocked@plt+0x23c9c>
   34f04:	bhi	34f84 <putc_unlocked@plt+0x23c3c>
   34f08:	cmp	r4, #69	; 0x45
   34f0c:	beq	3500c <putc_unlocked@plt+0x23cc4>
   34f10:	cmp	r4, #71	; 0x47
   34f14:	beq	35018 <putc_unlocked@plt+0x23cd0>
   34f18:	cmp	r4, #66	; 0x42
   34f1c:	moveq	r1, #1024	; 0x400
   34f20:	bne	34e28 <putc_unlocked@plt+0x23ae0>
   34f24:	add	r0, sp, #8
   34f28:	bl	34c58 <putc_unlocked@plt+0x23910>
   34f2c:	ldr	r3, [r7]
   34f30:	orr	r5, r5, r0
   34f34:	add	r2, r3, r6
   34f38:	str	r2, [r7]
   34f3c:	ldrb	r3, [r3, r6]
   34f40:	cmp	r3, #0
   34f44:	orrne	r5, r5, #2
   34f48:	ldrd	r2, [sp, #8]
   34f4c:	strd	r2, [r8]
   34f50:	b	34da4 <putc_unlocked@plt+0x23a5c>
   34f54:	cmp	r4, #109	; 0x6d
   34f58:	beq	34eb8 <putc_unlocked@plt+0x23b70>
   34f5c:	cmp	r4, #116	; 0x74
   34f60:	beq	34eb8 <putc_unlocked@plt+0x23b70>
   34f64:	cmp	r4, #107	; 0x6b
   34f68:	b	34e84 <putc_unlocked@plt+0x23b3c>
   34f6c:	ldrb	r6, [r6, #2]
   34f70:	cmp	r6, #66	; 0x42
   34f74:	movne	r6, #1
   34f78:	moveq	r6, #3
   34f7c:	mov	r1, #1024	; 0x400
   34f80:	b	34ef0 <putc_unlocked@plt+0x23ba8>
   34f84:	cmp	r4, #80	; 0x50
   34f88:	beq	35020 <putc_unlocked@plt+0x23cd8>
   34f8c:	cmp	r4, #84	; 0x54
   34f90:	beq	35028 <putc_unlocked@plt+0x23ce0>
   34f94:	cmp	r4, #77	; 0x4d
   34f98:	bne	34e28 <putc_unlocked@plt+0x23ae0>
   34f9c:	mov	r2, #2
   34fa0:	b	35010 <putc_unlocked@plt+0x23cc8>
   34fa4:	cmp	r4, #103	; 0x67
   34fa8:	beq	35018 <putc_unlocked@plt+0x23cd0>
   34fac:	bhi	34fd0 <putc_unlocked@plt+0x23c88>
   34fb0:	cmp	r4, #98	; 0x62
   34fb4:	beq	35004 <putc_unlocked@plt+0x23cbc>
   34fb8:	cmp	r4, #99	; 0x63
   34fbc:	beq	35040 <putc_unlocked@plt+0x23cf8>
   34fc0:	cmp	r4, #90	; 0x5a
   34fc4:	bne	34e28 <putc_unlocked@plt+0x23ae0>
   34fc8:	mov	r2, #7
   34fcc:	b	35010 <putc_unlocked@plt+0x23cc8>
   34fd0:	cmp	r4, #109	; 0x6d
   34fd4:	beq	34f9c <putc_unlocked@plt+0x23c54>
   34fd8:	bhi	34fec <putc_unlocked@plt+0x23ca4>
   34fdc:	cmp	r4, #107	; 0x6b
   34fe0:	bne	34e28 <putc_unlocked@plt+0x23ae0>
   34fe4:	mov	r2, #1
   34fe8:	b	35010 <putc_unlocked@plt+0x23cc8>
   34fec:	cmp	r4, #116	; 0x74
   34ff0:	beq	35028 <putc_unlocked@plt+0x23ce0>
   34ff4:	cmp	r4, #119	; 0x77
   34ff8:	moveq	r1, #2
   34ffc:	beq	34f24 <putc_unlocked@plt+0x23bdc>
   35000:	b	34e28 <putc_unlocked@plt+0x23ae0>
   35004:	mov	r1, #512	; 0x200
   35008:	b	34f24 <putc_unlocked@plt+0x23bdc>
   3500c:	mov	r2, #6
   35010:	add	r0, sp, #8
   35014:	b	35038 <putc_unlocked@plt+0x23cf0>
   35018:	mov	r2, #3
   3501c:	b	35010 <putc_unlocked@plt+0x23cc8>
   35020:	mov	r2, #5
   35024:	b	35010 <putc_unlocked@plt+0x23cc8>
   35028:	mov	r2, #4
   3502c:	b	35010 <putc_unlocked@plt+0x23cc8>
   35030:	mov	r2, #8
   35034:	add	r0, sp, r2
   35038:	bl	34cec <putc_unlocked@plt+0x239a4>
   3503c:	b	34f2c <putc_unlocked@plt+0x23be4>
   35040:	mov	r0, #0
   35044:	b	34f2c <putc_unlocked@plt+0x23be4>
   35048:	andeq	r9, r3, sl, asr #14
   3504c:	andeq	r9, r3, r5, asr r7
   35050:	andeq	r9, r3, r3, ror #14
   35054:	cmp	r1, #0
   35058:	cmpne	r0, #0
   3505c:	moveq	r1, #1
   35060:	moveq	r0, r1
   35064:	umull	r2, r3, r0, r1
   35068:	adds	r3, r3, #0
   3506c:	movne	r3, #1
   35070:	cmp	r2, #0
   35074:	blt	35084 <putc_unlocked@plt+0x23d3c>
   35078:	cmp	r3, #0
   3507c:	bne	35084 <putc_unlocked@plt+0x23d3c>
   35080:	b	11018 <calloc@plt>
   35084:	push	{r4, lr}
   35088:	bl	111e0 <__errno_location@plt>
   3508c:	mov	r3, #12
   35090:	str	r3, [r0]
   35094:	mov	r0, #0
   35098:	pop	{r4, pc}
   3509c:	cmp	r0, #0
   350a0:	mov	r3, #0
   350a4:	moveq	r0, #1
   350a8:	adds	r3, r3, #0
   350ac:	movne	r3, #1
   350b0:	cmp	r0, #0
   350b4:	blt	350c4 <putc_unlocked@plt+0x23d7c>
   350b8:	cmp	r3, #0
   350bc:	bne	350c4 <putc_unlocked@plt+0x23d7c>
   350c0:	b	1115c <malloc@plt>
   350c4:	push	{r4, lr}
   350c8:	bl	111e0 <__errno_location@plt>
   350cc:	mov	r3, #12
   350d0:	str	r3, [r0]
   350d4:	mov	r0, #0
   350d8:	pop	{r4, pc}
   350dc:	cmp	r0, #0
   350e0:	push	{r4, lr}
   350e4:	mov	r4, r1
   350e8:	bne	350f8 <putc_unlocked@plt+0x23db0>
   350ec:	mov	r0, r1
   350f0:	pop	{r4, lr}
   350f4:	b	3509c <putc_unlocked@plt+0x23d54>
   350f8:	cmp	r1, #0
   350fc:	bne	3510c <putc_unlocked@plt+0x23dc4>
   35100:	bl	31fd0 <putc_unlocked@plt+0x20c88>
   35104:	mov	r0, #0
   35108:	pop	{r4, pc}
   3510c:	cmp	r1, #0
   35110:	blt	35120 <putc_unlocked@plt+0x23dd8>
   35114:	mov	r3, #0
   35118:	cmp	r3, r3
   3511c:	beq	35130 <putc_unlocked@plt+0x23de8>
   35120:	bl	111e0 <__errno_location@plt>
   35124:	mov	r3, #12
   35128:	str	r3, [r0]
   3512c:	b	35104 <putc_unlocked@plt+0x23dbc>
   35130:	pop	{r4, lr}
   35134:	b	110cc <realloc@plt>
   35138:	push	{r4, r5, r6, lr}
   3513c:	mov	r4, r0
   35140:	bl	11120 <__fpending@plt>
   35144:	mov	r5, r0
   35148:	mov	r0, r4
   3514c:	bl	1112c <ferror_unlocked@plt>
   35150:	mov	r6, r0
   35154:	mov	r0, r4
   35158:	bl	31e44 <putc_unlocked@plt+0x20afc>
   3515c:	cmp	r6, #0
   35160:	mov	r4, r0
   35164:	bne	35190 <putc_unlocked@plt+0x23e48>
   35168:	cmp	r0, #0
   3516c:	beq	35188 <putc_unlocked@plt+0x23e40>
   35170:	cmp	r5, #0
   35174:	bne	351a0 <putc_unlocked@plt+0x23e58>
   35178:	bl	111e0 <__errno_location@plt>
   3517c:	ldr	r4, [r0]
   35180:	subs	r4, r4, #9
   35184:	mvnne	r4, #0
   35188:	mov	r0, r4
   3518c:	pop	{r4, r5, r6, pc}
   35190:	cmp	r0, #0
   35194:	bne	351a0 <putc_unlocked@plt+0x23e58>
   35198:	bl	111e0 <__errno_location@plt>
   3519c:	str	r4, [r0]
   351a0:	mvn	r4, #0
   351a4:	b	35188 <putc_unlocked@plt+0x23e40>
   351a8:	push	{r1, r2, r3}
   351ac:	push	{r0, r1, r4, r5, r6, r7, lr}
   351b0:	add	r2, sp, #32
   351b4:	ldr	r1, [sp, #28]
   351b8:	str	r2, [sp, #4]
   351bc:	cmp	r1, #0
   351c0:	beq	35204 <putc_unlocked@plt+0x23ebc>
   351c4:	ldr	r3, [pc, #396]	; 35358 <putc_unlocked@plt+0x24010>
   351c8:	mov	r6, r0
   351cc:	cmp	r1, r3
   351d0:	beq	35210 <putc_unlocked@plt+0x23ec8>
   351d4:	cmp	r1, #11
   351d8:	beq	351f4 <putc_unlocked@plt+0x23eac>
   351dc:	bgt	35320 <putc_unlocked@plt+0x23fd8>
   351e0:	cmp	r1, #3
   351e4:	beq	351f4 <putc_unlocked@plt+0x23eac>
   351e8:	bgt	352fc <putc_unlocked@plt+0x23fb4>
   351ec:	cmp	r1, #1
   351f0:	bne	35308 <putc_unlocked@plt+0x23fc0>
   351f4:	mov	r0, r6
   351f8:	bl	11264 <fcntl64@plt>
   351fc:	mov	r4, r0
   35200:	b	352bc <putc_unlocked@plt+0x23f74>
   35204:	ldr	r2, [sp, #32]
   35208:	bl	11264 <fcntl64@plt>
   3520c:	b	351fc <putc_unlocked@plt+0x23eb4>
   35210:	ldr	r5, [pc, #324]	; 3535c <putc_unlocked@plt+0x24014>
   35214:	add	r3, sp, #36	; 0x24
   35218:	str	r3, [sp, #4]
   3521c:	ldr	r3, [r5]
   35220:	ldr	r7, [r2]
   35224:	cmp	r3, #0
   35228:	mov	r2, r7
   3522c:	blt	352d0 <putc_unlocked@plt+0x23f88>
   35230:	bl	11264 <fcntl64@plt>
   35234:	subs	r4, r0, #0
   35238:	bge	3524c <putc_unlocked@plt+0x23f04>
   3523c:	bl	111e0 <__errno_location@plt>
   35240:	ldr	r3, [r0]
   35244:	cmp	r3, #22
   35248:	beq	3529c <putc_unlocked@plt+0x23f54>
   3524c:	mov	r3, #1
   35250:	str	r3, [r5]
   35254:	cmp	r4, #0
   35258:	blt	352bc <putc_unlocked@plt+0x23f74>
   3525c:	ldr	r5, [r5]
   35260:	cmn	r5, #1
   35264:	bne	352bc <putc_unlocked@plt+0x23f74>
   35268:	mov	r1, #1
   3526c:	mov	r0, r4
   35270:	bl	11264 <fcntl64@plt>
   35274:	subs	r2, r0, #0
   35278:	bge	352e0 <putc_unlocked@plt+0x23f98>
   3527c:	bl	111e0 <__errno_location@plt>
   35280:	ldr	r7, [r0]
   35284:	mov	r6, r0
   35288:	mov	r0, r4
   3528c:	bl	11318 <close@plt>
   35290:	mov	r4, r5
   35294:	str	r7, [r6]
   35298:	b	352bc <putc_unlocked@plt+0x23f74>
   3529c:	mov	r2, r7
   352a0:	mov	r1, #0
   352a4:	mov	r0, r6
   352a8:	bl	11264 <fcntl64@plt>
   352ac:	subs	r4, r0, #0
   352b0:	mvnge	r3, #0
   352b4:	strge	r3, [r5]
   352b8:	bge	3525c <putc_unlocked@plt+0x23f14>
   352bc:	mov	r0, r4
   352c0:	add	sp, sp, #8
   352c4:	pop	{r4, r5, r6, r7, lr}
   352c8:	add	sp, sp, #12
   352cc:	bx	lr
   352d0:	mov	r1, #0
   352d4:	bl	11264 <fcntl64@plt>
   352d8:	mov	r4, r0
   352dc:	b	35254 <putc_unlocked@plt+0x23f0c>
   352e0:	orr	r2, r2, #1
   352e4:	mov	r1, #2
   352e8:	mov	r0, r4
   352ec:	bl	11264 <fcntl64@plt>
   352f0:	cmn	r0, #1
   352f4:	bne	352bc <putc_unlocked@plt+0x23f74>
   352f8:	b	3527c <putc_unlocked@plt+0x23f34>
   352fc:	cmp	r1, #8
   35300:	beq	35308 <putc_unlocked@plt+0x23fc0>
   35304:	bgt	35318 <putc_unlocked@plt+0x23fd0>
   35308:	ldr	r3, [sp, #4]
   3530c:	mov	r0, r6
   35310:	ldr	r2, [r3]
   35314:	b	35208 <putc_unlocked@plt+0x23ec0>
   35318:	cmp	r1, #9
   3531c:	b	351f0 <putc_unlocked@plt+0x23ea8>
   35320:	ldr	r2, [pc, #56]	; 35360 <putc_unlocked@plt+0x24018>
   35324:	cmp	r1, r2
   35328:	bgt	35340 <putc_unlocked@plt+0x23ff8>
   3532c:	cmp	r1, r3
   35330:	ldrlt	r3, [pc, #44]	; 35364 <putc_unlocked@plt+0x2401c>
   35334:	bge	35308 <putc_unlocked@plt+0x23fc0>
   35338:	cmp	r1, r3
   3533c:	b	351f0 <putc_unlocked@plt+0x23ea8>
   35340:	ldr	r3, [pc, #32]	; 35368 <putc_unlocked@plt+0x24020>
   35344:	cmp	r1, r3
   35348:	beq	35308 <putc_unlocked@plt+0x23fc0>
   3534c:	blt	351f4 <putc_unlocked@plt+0x23eac>
   35350:	add	r3, r3, #1
   35354:	b	35338 <putc_unlocked@plt+0x23ff0>
   35358:	andeq	r0, r0, r6, lsl #8
   3535c:	andeq	sl, r4, r8, lsl r3
   35360:	andeq	r0, r0, r7, lsl #8
   35364:	andeq	r0, r0, r1, lsl #8
   35368:	andeq	r0, r0, r9, lsl #8
   3536c:	push	{r4, lr}
   35370:	mov	r0, #14
   35374:	bl	11288 <nl_langinfo@plt>
   35378:	ldr	r3, [pc, #24]	; 35398 <putc_unlocked@plt+0x24050>
   3537c:	cmp	r0, #0
   35380:	moveq	r0, r3
   35384:	ldr	r3, [pc, #16]	; 3539c <putc_unlocked@plt+0x24054>
   35388:	ldrb	r2, [r0]
   3538c:	cmp	r2, #0
   35390:	moveq	r0, r3
   35394:	pop	{r4, pc}
   35398:	andeq	r6, r3, r0, asr r9
   3539c:	andeq	r9, r3, r9, lsl #15
   353a0:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   353a4:	subs	r5, r0, #0
   353a8:	addeq	r5, sp, #4
   353ac:	mov	r0, r5
   353b0:	mov	r7, r2
   353b4:	mov	r6, r1
   353b8:	bl	11138 <mbrtowc@plt>
   353bc:	cmp	r7, #0
   353c0:	cmnne	r0, #3
   353c4:	mov	r4, r0
   353c8:	bls	353e4 <putc_unlocked@plt+0x2409c>
   353cc:	mov	r0, #0
   353d0:	bl	3543c <putc_unlocked@plt+0x240f4>
   353d4:	cmp	r0, #0
   353d8:	moveq	r4, #1
   353dc:	ldrbeq	r3, [r6]
   353e0:	streq	r3, [r5]
   353e4:	mov	r0, r4
   353e8:	add	sp, sp, #12
   353ec:	pop	{r4, r5, r6, r7, pc}
   353f0:	push	{r4, r5, r6, lr}
   353f4:	subs	r4, r2, #0
   353f8:	mov	r6, r0
   353fc:	mov	r5, r1
   35400:	beq	35418 <putc_unlocked@plt+0x240d0>
   35404:	mov	r1, r4
   35408:	mvn	r0, #0
   3540c:	bl	3551c <putc_unlocked@plt+0x241d4>
   35410:	cmp	r0, r5
   35414:	bcc	35428 <putc_unlocked@plt+0x240e0>
   35418:	mul	r1, r5, r4
   3541c:	mov	r0, r6
   35420:	pop	{r4, r5, r6, lr}
   35424:	b	350dc <putc_unlocked@plt+0x23d94>
   35428:	bl	111e0 <__errno_location@plt>
   3542c:	mov	r3, #12
   35430:	str	r3, [r0]
   35434:	mov	r0, #0
   35438:	pop	{r4, r5, r6, pc}
   3543c:	push	{lr}		; (str lr, [sp, #-4]!)
   35440:	sub	sp, sp, #268	; 0x10c
   35444:	ldr	r2, [pc, #64]	; 3548c <putc_unlocked@plt+0x24144>
   35448:	add	r1, sp, #4
   3544c:	bl	35498 <putc_unlocked@plt+0x24150>
   35450:	cmp	r0, #0
   35454:	movne	r0, #0
   35458:	bne	35484 <putc_unlocked@plt+0x2413c>
   3545c:	ldr	r1, [pc, #44]	; 35490 <putc_unlocked@plt+0x24148>
   35460:	add	r0, sp, #4
   35464:	bl	1103c <strcmp@plt>
   35468:	cmp	r0, #0
   3546c:	beq	35484 <putc_unlocked@plt+0x2413c>
   35470:	ldr	r1, [pc, #28]	; 35494 <putc_unlocked@plt+0x2414c>
   35474:	add	r0, sp, #4
   35478:	bl	1103c <strcmp@plt>
   3547c:	adds	r0, r0, #0
   35480:	movne	r0, #1
   35484:	add	sp, sp, #268	; 0x10c
   35488:	pop	{pc}		; (ldr pc, [sp], #4)
   3548c:	andeq	r0, r0, r1, lsl #2
   35490:	ldrdeq	r6, [r3], -r8
   35494:	andeq	r9, r3, pc, lsl #15
   35498:	push	{r4, r5, r6, lr}
   3549c:	mov	r5, r1
   354a0:	mov	r1, #0
   354a4:	mov	r4, r2
   354a8:	bl	11270 <setlocale@plt>
   354ac:	subs	r6, r0, #0
   354b0:	bne	354c4 <putc_unlocked@plt+0x2417c>
   354b4:	cmp	r4, #0
   354b8:	strbne	r6, [r5]
   354bc:	mov	r0, #22
   354c0:	pop	{r4, r5, r6, pc}
   354c4:	bl	111c8 <strlen@plt>
   354c8:	cmp	r4, r0
   354cc:	bls	354e8 <putc_unlocked@plt+0x241a0>
   354d0:	add	r2, r0, #1
   354d4:	mov	r1, r6
   354d8:	mov	r0, r5
   354dc:	bl	11090 <memcpy@plt>
   354e0:	mov	r0, #0
   354e4:	pop	{r4, r5, r6, pc}
   354e8:	cmp	r4, #0
   354ec:	beq	3550c <putc_unlocked@plt+0x241c4>
   354f0:	sub	r4, r4, #1
   354f4:	mov	r2, r4
   354f8:	mov	r1, r6
   354fc:	mov	r0, r5
   35500:	bl	11090 <memcpy@plt>
   35504:	mov	r3, #0
   35508:	strb	r3, [r5, r4]
   3550c:	mov	r0, #34	; 0x22
   35510:	pop	{r4, r5, r6, pc}
   35514:	mov	r1, #0
   35518:	b	11270 <setlocale@plt>
   3551c:	subs	r2, r1, #1
   35520:	bxeq	lr
   35524:	bcc	356fc <putc_unlocked@plt+0x243b4>
   35528:	cmp	r0, r1
   3552c:	bls	356e0 <putc_unlocked@plt+0x24398>
   35530:	tst	r1, r2
   35534:	beq	356ec <putc_unlocked@plt+0x243a4>
   35538:	clz	r3, r0
   3553c:	clz	r2, r1
   35540:	sub	r3, r2, r3
   35544:	rsbs	r3, r3, #31
   35548:	addne	r3, r3, r3, lsl #1
   3554c:	mov	r2, #0
   35550:	addne	pc, pc, r3, lsl #2
   35554:	nop			; (mov r0, r0)
   35558:	cmp	r0, r1, lsl #31
   3555c:	adc	r2, r2, r2
   35560:	subcs	r0, r0, r1, lsl #31
   35564:	cmp	r0, r1, lsl #30
   35568:	adc	r2, r2, r2
   3556c:	subcs	r0, r0, r1, lsl #30
   35570:	cmp	r0, r1, lsl #29
   35574:	adc	r2, r2, r2
   35578:	subcs	r0, r0, r1, lsl #29
   3557c:	cmp	r0, r1, lsl #28
   35580:	adc	r2, r2, r2
   35584:	subcs	r0, r0, r1, lsl #28
   35588:	cmp	r0, r1, lsl #27
   3558c:	adc	r2, r2, r2
   35590:	subcs	r0, r0, r1, lsl #27
   35594:	cmp	r0, r1, lsl #26
   35598:	adc	r2, r2, r2
   3559c:	subcs	r0, r0, r1, lsl #26
   355a0:	cmp	r0, r1, lsl #25
   355a4:	adc	r2, r2, r2
   355a8:	subcs	r0, r0, r1, lsl #25
   355ac:	cmp	r0, r1, lsl #24
   355b0:	adc	r2, r2, r2
   355b4:	subcs	r0, r0, r1, lsl #24
   355b8:	cmp	r0, r1, lsl #23
   355bc:	adc	r2, r2, r2
   355c0:	subcs	r0, r0, r1, lsl #23
   355c4:	cmp	r0, r1, lsl #22
   355c8:	adc	r2, r2, r2
   355cc:	subcs	r0, r0, r1, lsl #22
   355d0:	cmp	r0, r1, lsl #21
   355d4:	adc	r2, r2, r2
   355d8:	subcs	r0, r0, r1, lsl #21
   355dc:	cmp	r0, r1, lsl #20
   355e0:	adc	r2, r2, r2
   355e4:	subcs	r0, r0, r1, lsl #20
   355e8:	cmp	r0, r1, lsl #19
   355ec:	adc	r2, r2, r2
   355f0:	subcs	r0, r0, r1, lsl #19
   355f4:	cmp	r0, r1, lsl #18
   355f8:	adc	r2, r2, r2
   355fc:	subcs	r0, r0, r1, lsl #18
   35600:	cmp	r0, r1, lsl #17
   35604:	adc	r2, r2, r2
   35608:	subcs	r0, r0, r1, lsl #17
   3560c:	cmp	r0, r1, lsl #16
   35610:	adc	r2, r2, r2
   35614:	subcs	r0, r0, r1, lsl #16
   35618:	cmp	r0, r1, lsl #15
   3561c:	adc	r2, r2, r2
   35620:	subcs	r0, r0, r1, lsl #15
   35624:	cmp	r0, r1, lsl #14
   35628:	adc	r2, r2, r2
   3562c:	subcs	r0, r0, r1, lsl #14
   35630:	cmp	r0, r1, lsl #13
   35634:	adc	r2, r2, r2
   35638:	subcs	r0, r0, r1, lsl #13
   3563c:	cmp	r0, r1, lsl #12
   35640:	adc	r2, r2, r2
   35644:	subcs	r0, r0, r1, lsl #12
   35648:	cmp	r0, r1, lsl #11
   3564c:	adc	r2, r2, r2
   35650:	subcs	r0, r0, r1, lsl #11
   35654:	cmp	r0, r1, lsl #10
   35658:	adc	r2, r2, r2
   3565c:	subcs	r0, r0, r1, lsl #10
   35660:	cmp	r0, r1, lsl #9
   35664:	adc	r2, r2, r2
   35668:	subcs	r0, r0, r1, lsl #9
   3566c:	cmp	r0, r1, lsl #8
   35670:	adc	r2, r2, r2
   35674:	subcs	r0, r0, r1, lsl #8
   35678:	cmp	r0, r1, lsl #7
   3567c:	adc	r2, r2, r2
   35680:	subcs	r0, r0, r1, lsl #7
   35684:	cmp	r0, r1, lsl #6
   35688:	adc	r2, r2, r2
   3568c:	subcs	r0, r0, r1, lsl #6
   35690:	cmp	r0, r1, lsl #5
   35694:	adc	r2, r2, r2
   35698:	subcs	r0, r0, r1, lsl #5
   3569c:	cmp	r0, r1, lsl #4
   356a0:	adc	r2, r2, r2
   356a4:	subcs	r0, r0, r1, lsl #4
   356a8:	cmp	r0, r1, lsl #3
   356ac:	adc	r2, r2, r2
   356b0:	subcs	r0, r0, r1, lsl #3
   356b4:	cmp	r0, r1, lsl #2
   356b8:	adc	r2, r2, r2
   356bc:	subcs	r0, r0, r1, lsl #2
   356c0:	cmp	r0, r1, lsl #1
   356c4:	adc	r2, r2, r2
   356c8:	subcs	r0, r0, r1, lsl #1
   356cc:	cmp	r0, r1
   356d0:	adc	r2, r2, r2
   356d4:	subcs	r0, r0, r1
   356d8:	mov	r0, r2
   356dc:	bx	lr
   356e0:	moveq	r0, #1
   356e4:	movne	r0, #0
   356e8:	bx	lr
   356ec:	clz	r2, r1
   356f0:	rsb	r2, r2, #31
   356f4:	lsr	r0, r0, r2
   356f8:	bx	lr
   356fc:	cmp	r0, #0
   35700:	mvnne	r0, #0
   35704:	b	35d5c <putc_unlocked@plt+0x24a14>
   35708:	cmp	r1, #0
   3570c:	beq	356fc <putc_unlocked@plt+0x243b4>
   35710:	push	{r0, r1, lr}
   35714:	bl	3551c <putc_unlocked@plt+0x241d4>
   35718:	pop	{r1, r2, lr}
   3571c:	mul	r3, r2, r0
   35720:	sub	r1, r1, r3
   35724:	bx	lr
   35728:	cmp	r1, #0
   3572c:	beq	35938 <putc_unlocked@plt+0x245f0>
   35730:	eor	ip, r0, r1
   35734:	rsbmi	r1, r1, #0
   35738:	subs	r2, r1, #1
   3573c:	beq	35904 <putc_unlocked@plt+0x245bc>
   35740:	movs	r3, r0
   35744:	rsbmi	r3, r0, #0
   35748:	cmp	r3, r1
   3574c:	bls	35910 <putc_unlocked@plt+0x245c8>
   35750:	tst	r1, r2
   35754:	beq	35920 <putc_unlocked@plt+0x245d8>
   35758:	clz	r2, r3
   3575c:	clz	r0, r1
   35760:	sub	r2, r0, r2
   35764:	rsbs	r2, r2, #31
   35768:	addne	r2, r2, r2, lsl #1
   3576c:	mov	r0, #0
   35770:	addne	pc, pc, r2, lsl #2
   35774:	nop			; (mov r0, r0)
   35778:	cmp	r3, r1, lsl #31
   3577c:	adc	r0, r0, r0
   35780:	subcs	r3, r3, r1, lsl #31
   35784:	cmp	r3, r1, lsl #30
   35788:	adc	r0, r0, r0
   3578c:	subcs	r3, r3, r1, lsl #30
   35790:	cmp	r3, r1, lsl #29
   35794:	adc	r0, r0, r0
   35798:	subcs	r3, r3, r1, lsl #29
   3579c:	cmp	r3, r1, lsl #28
   357a0:	adc	r0, r0, r0
   357a4:	subcs	r3, r3, r1, lsl #28
   357a8:	cmp	r3, r1, lsl #27
   357ac:	adc	r0, r0, r0
   357b0:	subcs	r3, r3, r1, lsl #27
   357b4:	cmp	r3, r1, lsl #26
   357b8:	adc	r0, r0, r0
   357bc:	subcs	r3, r3, r1, lsl #26
   357c0:	cmp	r3, r1, lsl #25
   357c4:	adc	r0, r0, r0
   357c8:	subcs	r3, r3, r1, lsl #25
   357cc:	cmp	r3, r1, lsl #24
   357d0:	adc	r0, r0, r0
   357d4:	subcs	r3, r3, r1, lsl #24
   357d8:	cmp	r3, r1, lsl #23
   357dc:	adc	r0, r0, r0
   357e0:	subcs	r3, r3, r1, lsl #23
   357e4:	cmp	r3, r1, lsl #22
   357e8:	adc	r0, r0, r0
   357ec:	subcs	r3, r3, r1, lsl #22
   357f0:	cmp	r3, r1, lsl #21
   357f4:	adc	r0, r0, r0
   357f8:	subcs	r3, r3, r1, lsl #21
   357fc:	cmp	r3, r1, lsl #20
   35800:	adc	r0, r0, r0
   35804:	subcs	r3, r3, r1, lsl #20
   35808:	cmp	r3, r1, lsl #19
   3580c:	adc	r0, r0, r0
   35810:	subcs	r3, r3, r1, lsl #19
   35814:	cmp	r3, r1, lsl #18
   35818:	adc	r0, r0, r0
   3581c:	subcs	r3, r3, r1, lsl #18
   35820:	cmp	r3, r1, lsl #17
   35824:	adc	r0, r0, r0
   35828:	subcs	r3, r3, r1, lsl #17
   3582c:	cmp	r3, r1, lsl #16
   35830:	adc	r0, r0, r0
   35834:	subcs	r3, r3, r1, lsl #16
   35838:	cmp	r3, r1, lsl #15
   3583c:	adc	r0, r0, r0
   35840:	subcs	r3, r3, r1, lsl #15
   35844:	cmp	r3, r1, lsl #14
   35848:	adc	r0, r0, r0
   3584c:	subcs	r3, r3, r1, lsl #14
   35850:	cmp	r3, r1, lsl #13
   35854:	adc	r0, r0, r0
   35858:	subcs	r3, r3, r1, lsl #13
   3585c:	cmp	r3, r1, lsl #12
   35860:	adc	r0, r0, r0
   35864:	subcs	r3, r3, r1, lsl #12
   35868:	cmp	r3, r1, lsl #11
   3586c:	adc	r0, r0, r0
   35870:	subcs	r3, r3, r1, lsl #11
   35874:	cmp	r3, r1, lsl #10
   35878:	adc	r0, r0, r0
   3587c:	subcs	r3, r3, r1, lsl #10
   35880:	cmp	r3, r1, lsl #9
   35884:	adc	r0, r0, r0
   35888:	subcs	r3, r3, r1, lsl #9
   3588c:	cmp	r3, r1, lsl #8
   35890:	adc	r0, r0, r0
   35894:	subcs	r3, r3, r1, lsl #8
   35898:	cmp	r3, r1, lsl #7
   3589c:	adc	r0, r0, r0
   358a0:	subcs	r3, r3, r1, lsl #7
   358a4:	cmp	r3, r1, lsl #6
   358a8:	adc	r0, r0, r0
   358ac:	subcs	r3, r3, r1, lsl #6
   358b0:	cmp	r3, r1, lsl #5
   358b4:	adc	r0, r0, r0
   358b8:	subcs	r3, r3, r1, lsl #5
   358bc:	cmp	r3, r1, lsl #4
   358c0:	adc	r0, r0, r0
   358c4:	subcs	r3, r3, r1, lsl #4
   358c8:	cmp	r3, r1, lsl #3
   358cc:	adc	r0, r0, r0
   358d0:	subcs	r3, r3, r1, lsl #3
   358d4:	cmp	r3, r1, lsl #2
   358d8:	adc	r0, r0, r0
   358dc:	subcs	r3, r3, r1, lsl #2
   358e0:	cmp	r3, r1, lsl #1
   358e4:	adc	r0, r0, r0
   358e8:	subcs	r3, r3, r1, lsl #1
   358ec:	cmp	r3, r1
   358f0:	adc	r0, r0, r0
   358f4:	subcs	r3, r3, r1
   358f8:	cmp	ip, #0
   358fc:	rsbmi	r0, r0, #0
   35900:	bx	lr
   35904:	teq	ip, r0
   35908:	rsbmi	r0, r0, #0
   3590c:	bx	lr
   35910:	movcc	r0, #0
   35914:	asreq	r0, ip, #31
   35918:	orreq	r0, r0, #1
   3591c:	bx	lr
   35920:	clz	r2, r1
   35924:	rsb	r2, r2, #31
   35928:	cmp	ip, #0
   3592c:	lsr	r0, r3, r2
   35930:	rsbmi	r0, r0, #0
   35934:	bx	lr
   35938:	cmp	r0, #0
   3593c:	mvngt	r0, #-2147483648	; 0x80000000
   35940:	movlt	r0, #-2147483648	; 0x80000000
   35944:	b	35d5c <putc_unlocked@plt+0x24a14>
   35948:	cmp	r1, #0
   3594c:	beq	35938 <putc_unlocked@plt+0x245f0>
   35950:	push	{r0, r1, lr}
   35954:	bl	35730 <putc_unlocked@plt+0x243e8>
   35958:	pop	{r1, r2, lr}
   3595c:	mul	r3, r2, r0
   35960:	sub	r1, r1, r3
   35964:	bx	lr
   35968:	eor	r1, r1, #-2147483648	; 0x80000000
   3596c:	b	35974 <putc_unlocked@plt+0x2462c>
   35970:	eor	r3, r3, #-2147483648	; 0x80000000
   35974:	push	{r4, r5, lr}
   35978:	lsl	r4, r1, #1
   3597c:	lsl	r5, r3, #1
   35980:	teq	r4, r5
   35984:	teqeq	r0, r2
   35988:	orrsne	ip, r4, r0
   3598c:	orrsne	ip, r5, r2
   35990:	mvnsne	ip, r4, asr #21
   35994:	mvnsne	ip, r5, asr #21
   35998:	beq	35b84 <putc_unlocked@plt+0x2483c>
   3599c:	lsr	r4, r4, #21
   359a0:	rsbs	r5, r4, r5, lsr #21
   359a4:	rsblt	r5, r5, #0
   359a8:	ble	359c8 <putc_unlocked@plt+0x24680>
   359ac:	add	r4, r4, r5
   359b0:	eor	r2, r0, r2
   359b4:	eor	r3, r1, r3
   359b8:	eor	r0, r2, r0
   359bc:	eor	r1, r3, r1
   359c0:	eor	r2, r0, r2
   359c4:	eor	r3, r1, r3
   359c8:	cmp	r5, #54	; 0x36
   359cc:	pophi	{r4, r5, pc}
   359d0:	tst	r1, #-2147483648	; 0x80000000
   359d4:	lsl	r1, r1, #12
   359d8:	mov	ip, #1048576	; 0x100000
   359dc:	orr	r1, ip, r1, lsr #12
   359e0:	beq	359ec <putc_unlocked@plt+0x246a4>
   359e4:	rsbs	r0, r0, #0
   359e8:	rsc	r1, r1, #0
   359ec:	tst	r3, #-2147483648	; 0x80000000
   359f0:	lsl	r3, r3, #12
   359f4:	orr	r3, ip, r3, lsr #12
   359f8:	beq	35a04 <putc_unlocked@plt+0x246bc>
   359fc:	rsbs	r2, r2, #0
   35a00:	rsc	r3, r3, #0
   35a04:	teq	r4, r5
   35a08:	beq	35b6c <putc_unlocked@plt+0x24824>
   35a0c:	sub	r4, r4, #1
   35a10:	rsbs	lr, r5, #32
   35a14:	blt	35a30 <putc_unlocked@plt+0x246e8>
   35a18:	lsl	ip, r2, lr
   35a1c:	adds	r0, r0, r2, lsr r5
   35a20:	adc	r1, r1, #0
   35a24:	adds	r0, r0, r3, lsl lr
   35a28:	adcs	r1, r1, r3, asr r5
   35a2c:	b	35a4c <putc_unlocked@plt+0x24704>
   35a30:	sub	r5, r5, #32
   35a34:	add	lr, lr, #32
   35a38:	cmp	r2, #1
   35a3c:	lsl	ip, r3, lr
   35a40:	orrcs	ip, ip, #2
   35a44:	adds	r0, r0, r3, asr r5
   35a48:	adcs	r1, r1, r3, asr #31
   35a4c:	and	r5, r1, #-2147483648	; 0x80000000
   35a50:	bpl	35a60 <putc_unlocked@plt+0x24718>
   35a54:	rsbs	ip, ip, #0
   35a58:	rscs	r0, r0, #0
   35a5c:	rsc	r1, r1, #0
   35a60:	cmp	r1, #1048576	; 0x100000
   35a64:	bcc	35aa4 <putc_unlocked@plt+0x2475c>
   35a68:	cmp	r1, #2097152	; 0x200000
   35a6c:	bcc	35a8c <putc_unlocked@plt+0x24744>
   35a70:	lsrs	r1, r1, #1
   35a74:	rrxs	r0, r0
   35a78:	rrx	ip, ip
   35a7c:	add	r4, r4, #1
   35a80:	lsl	r2, r4, #21
   35a84:	cmn	r2, #4194304	; 0x400000
   35a88:	bcs	35be4 <putc_unlocked@plt+0x2489c>
   35a8c:	cmp	ip, #-2147483648	; 0x80000000
   35a90:	lsrseq	ip, r0, #1
   35a94:	adcs	r0, r0, #0
   35a98:	adc	r1, r1, r4, lsl #20
   35a9c:	orr	r1, r1, r5
   35aa0:	pop	{r4, r5, pc}
   35aa4:	lsls	ip, ip, #1
   35aa8:	adcs	r0, r0, r0
   35aac:	adc	r1, r1, r1
   35ab0:	tst	r1, #1048576	; 0x100000
   35ab4:	sub	r4, r4, #1
   35ab8:	bne	35a8c <putc_unlocked@plt+0x24744>
   35abc:	teq	r1, #0
   35ac0:	moveq	r1, r0
   35ac4:	moveq	r0, #0
   35ac8:	clz	r3, r1
   35acc:	addeq	r3, r3, #32
   35ad0:	sub	r3, r3, #11
   35ad4:	subs	r2, r3, #32
   35ad8:	bge	35afc <putc_unlocked@plt+0x247b4>
   35adc:	adds	r2, r2, #12
   35ae0:	ble	35af8 <putc_unlocked@plt+0x247b0>
   35ae4:	add	ip, r2, #20
   35ae8:	rsb	r2, r2, #12
   35aec:	lsl	r0, r1, ip
   35af0:	lsr	r1, r1, r2
   35af4:	b	35b0c <putc_unlocked@plt+0x247c4>
   35af8:	add	r2, r2, #20
   35afc:	rsble	ip, r2, #32
   35b00:	lsl	r1, r1, r2
   35b04:	orrle	r1, r1, r0, lsr ip
   35b08:	lslle	r0, r0, r2
   35b0c:	subs	r4, r4, r3
   35b10:	addge	r1, r1, r4, lsl #20
   35b14:	orrge	r1, r1, r5
   35b18:	popge	{r4, r5, pc}
   35b1c:	mvn	r4, r4
   35b20:	subs	r4, r4, #31
   35b24:	bge	35b60 <putc_unlocked@plt+0x24818>
   35b28:	adds	r4, r4, #12
   35b2c:	bgt	35b48 <putc_unlocked@plt+0x24800>
   35b30:	add	r4, r4, #20
   35b34:	rsb	r2, r4, #32
   35b38:	lsr	r0, r0, r4
   35b3c:	orr	r0, r0, r1, lsl r2
   35b40:	orr	r1, r5, r1, lsr r4
   35b44:	pop	{r4, r5, pc}
   35b48:	rsb	r4, r4, #12
   35b4c:	rsb	r2, r4, #32
   35b50:	lsr	r0, r0, r2
   35b54:	orr	r0, r0, r1, lsl r4
   35b58:	mov	r1, r5
   35b5c:	pop	{r4, r5, pc}
   35b60:	lsr	r0, r1, r4
   35b64:	mov	r1, r5
   35b68:	pop	{r4, r5, pc}
   35b6c:	teq	r4, #0
   35b70:	eor	r3, r3, #1048576	; 0x100000
   35b74:	eoreq	r1, r1, #1048576	; 0x100000
   35b78:	addeq	r4, r4, #1
   35b7c:	subne	r5, r5, #1
   35b80:	b	35a0c <putc_unlocked@plt+0x246c4>
   35b84:	mvns	ip, r4, asr #21
   35b88:	mvnsne	ip, r5, asr #21
   35b8c:	beq	35bf4 <putc_unlocked@plt+0x248ac>
   35b90:	teq	r4, r5
   35b94:	teqeq	r0, r2
   35b98:	beq	35bac <putc_unlocked@plt+0x24864>
   35b9c:	orrs	ip, r4, r0
   35ba0:	moveq	r1, r3
   35ba4:	moveq	r0, r2
   35ba8:	pop	{r4, r5, pc}
   35bac:	teq	r1, r3
   35bb0:	movne	r1, #0
   35bb4:	movne	r0, #0
   35bb8:	popne	{r4, r5, pc}
   35bbc:	lsrs	ip, r4, #21
   35bc0:	bne	35bd4 <putc_unlocked@plt+0x2488c>
   35bc4:	lsls	r0, r0, #1
   35bc8:	adcs	r1, r1, r1
   35bcc:	orrcs	r1, r1, #-2147483648	; 0x80000000
   35bd0:	pop	{r4, r5, pc}
   35bd4:	adds	r4, r4, #4194304	; 0x400000
   35bd8:	addcc	r1, r1, #1048576	; 0x100000
   35bdc:	popcc	{r4, r5, pc}
   35be0:	and	r5, r1, #-2147483648	; 0x80000000
   35be4:	orr	r1, r5, #2130706432	; 0x7f000000
   35be8:	orr	r1, r1, #15728640	; 0xf00000
   35bec:	mov	r0, #0
   35bf0:	pop	{r4, r5, pc}
   35bf4:	mvns	ip, r4, asr #21
   35bf8:	movne	r1, r3
   35bfc:	movne	r0, r2
   35c00:	mvnseq	ip, r5, asr #21
   35c04:	movne	r3, r1
   35c08:	movne	r2, r0
   35c0c:	orrs	r4, r0, r1, lsl #12
   35c10:	orrseq	r5, r2, r3, lsl #12
   35c14:	teqeq	r1, r3
   35c18:	orrne	r1, r1, #524288	; 0x80000
   35c1c:	pop	{r4, r5, pc}
   35c20:	teq	r0, #0
   35c24:	moveq	r1, #0
   35c28:	bxeq	lr
   35c2c:	push	{r4, r5, lr}
   35c30:	mov	r4, #1024	; 0x400
   35c34:	add	r4, r4, #50	; 0x32
   35c38:	mov	r5, #0
   35c3c:	mov	r1, #0
   35c40:	b	35abc <putc_unlocked@plt+0x24774>
   35c44:	teq	r0, #0
   35c48:	moveq	r1, #0
   35c4c:	bxeq	lr
   35c50:	push	{r4, r5, lr}
   35c54:	mov	r4, #1024	; 0x400
   35c58:	add	r4, r4, #50	; 0x32
   35c5c:	ands	r5, r0, #-2147483648	; 0x80000000
   35c60:	rsbmi	r0, r0, #0
   35c64:	mov	r1, #0
   35c68:	b	35abc <putc_unlocked@plt+0x24774>
   35c6c:	lsls	r2, r0, #1
   35c70:	asr	r1, r2, #3
   35c74:	rrx	r1, r1
   35c78:	lsl	r0, r2, #28
   35c7c:	andsne	r3, r2, #-16777216	; 0xff000000
   35c80:	teqne	r3, #-16777216	; 0xff000000
   35c84:	eorne	r1, r1, #939524096	; 0x38000000
   35c88:	bxne	lr
   35c8c:	teq	r2, #0
   35c90:	teqne	r3, #-16777216	; 0xff000000
   35c94:	bxeq	lr
   35c98:	push	{r4, r5, lr}
   35c9c:	mov	r4, #896	; 0x380
   35ca0:	and	r5, r1, #-2147483648	; 0x80000000
   35ca4:	bic	r1, r1, #-2147483648	; 0x80000000
   35ca8:	b	35abc <putc_unlocked@plt+0x24774>
   35cac:	orrs	r2, r0, r1
   35cb0:	bxeq	lr
   35cb4:	push	{r4, r5, lr}
   35cb8:	mov	r5, #0
   35cbc:	b	35cdc <putc_unlocked@plt+0x24994>
   35cc0:	orrs	r2, r0, r1
   35cc4:	bxeq	lr
   35cc8:	push	{r4, r5, lr}
   35ccc:	ands	r5, r1, #-2147483648	; 0x80000000
   35cd0:	bpl	35cdc <putc_unlocked@plt+0x24994>
   35cd4:	rsbs	r0, r0, #0
   35cd8:	rsc	r1, r1, #0
   35cdc:	mov	r4, #1024	; 0x400
   35ce0:	add	r4, r4, #50	; 0x32
   35ce4:	lsrs	ip, r1, #22
   35ce8:	beq	35a60 <putc_unlocked@plt+0x24718>
   35cec:	mov	r2, #3
   35cf0:	lsrs	ip, ip, #3
   35cf4:	addne	r2, r2, #3
   35cf8:	lsrs	ip, ip, #3
   35cfc:	addne	r2, r2, #3
   35d00:	add	r2, r2, ip, lsr #3
   35d04:	rsb	r3, r2, #32
   35d08:	lsl	ip, r0, r3
   35d0c:	lsr	r0, r0, r2
   35d10:	orr	r0, r0, r1, lsl r3
   35d14:	lsr	r1, r1, r2
   35d18:	add	r4, r4, r2
   35d1c:	b	35a60 <putc_unlocked@plt+0x24718>
   35d20:	cmp	r3, #0
   35d24:	cmpeq	r2, #0
   35d28:	bne	35d40 <putc_unlocked@plt+0x249f8>
   35d2c:	cmp	r1, #0
   35d30:	cmpeq	r0, #0
   35d34:	mvnne	r1, #0
   35d38:	mvnne	r0, #0
   35d3c:	b	35d5c <putc_unlocked@plt+0x24a14>
   35d40:	sub	sp, sp, #8
   35d44:	push	{sp, lr}
   35d48:	bl	35db8 <putc_unlocked@plt+0x24a70>
   35d4c:	ldr	lr, [sp, #4]
   35d50:	add	sp, sp, #8
   35d54:	pop	{r2, r3}
   35d58:	bx	lr
   35d5c:	push	{r1, lr}
   35d60:	mov	r0, #8
   35d64:	bl	11030 <raise@plt>
   35d68:	pop	{r1, pc}
   35d6c:	andeq	r0, r0, r0
   35d70:	vmov	d7, r0, r1
   35d74:	vldr	d6, [pc, #44]	; 35da8 <putc_unlocked@plt+0x24a60>
   35d78:	vldr	d5, [pc, #48]	; 35db0 <putc_unlocked@plt+0x24a68>
   35d7c:	mov	r0, #0
   35d80:	vmul.f64	d6, d7, d6
   35d84:	vcvt.u32.f64	s12, d6
   35d88:	vcvt.f64.u32	d4, s12
   35d8c:	vmov	r1, s12
   35d90:	vmls.f64	d7, d4, d5
   35d94:	vcvt.u32.f64	s14, d7
   35d98:	vmov	r3, s14
   35d9c:	orr	r0, r0, r3
   35da0:	bx	lr
   35da4:	nop			; (mov r0, r0)
   35da8:	andeq	r0, r0, r0
   35dac:	ldclcc	0, cr0, [r0]
   35db0:	andeq	r0, r0, r0
   35db4:	mvnsmi	r0, r0
   35db8:	cmp	r1, r3
   35dbc:	push	{r4, r5, r6, r7, r8, r9, lr}
   35dc0:	cmpeq	r0, r2
   35dc4:	mov	r4, r0
   35dc8:	mov	r5, r1
   35dcc:	ldr	r9, [sp, #28]
   35dd0:	movcc	r0, #0
   35dd4:	movcc	r1, #0
   35dd8:	bcc	35ed0 <putc_unlocked@plt+0x24b88>
   35ddc:	cmp	r3, #0
   35de0:	clzeq	ip, r2
   35de4:	clzne	ip, r3
   35de8:	addeq	ip, ip, #32
   35dec:	cmp	r5, #0
   35df0:	clzeq	r1, r4
   35df4:	addeq	r1, r1, #32
   35df8:	clzne	r1, r5
   35dfc:	sub	ip, ip, r1
   35e00:	sub	lr, ip, #32
   35e04:	lsl	r7, r3, ip
   35e08:	rsb	r8, ip, #32
   35e0c:	orr	r7, r7, r2, lsl lr
   35e10:	orr	r7, r7, r2, lsr r8
   35e14:	lsl	r6, r2, ip
   35e18:	cmp	r5, r7
   35e1c:	cmpeq	r4, r6
   35e20:	movcc	r0, #0
   35e24:	movcc	r1, #0
   35e28:	bcc	35e44 <putc_unlocked@plt+0x24afc>
   35e2c:	mov	r3, #1
   35e30:	subs	r4, r4, r6
   35e34:	lsl	r1, r3, lr
   35e38:	lsl	r0, r3, ip
   35e3c:	orr	r1, r1, r3, lsr r8
   35e40:	sbc	r5, r5, r7
   35e44:	cmp	ip, #0
   35e48:	beq	35ed0 <putc_unlocked@plt+0x24b88>
   35e4c:	lsrs	r3, r7, #1
   35e50:	rrx	r2, r6
   35e54:	mov	r6, ip
   35e58:	b	35e7c <putc_unlocked@plt+0x24b34>
   35e5c:	subs	r4, r4, r2
   35e60:	sbc	r5, r5, r3
   35e64:	adds	r4, r4, r4
   35e68:	adc	r5, r5, r5
   35e6c:	adds	r4, r4, #1
   35e70:	adc	r5, r5, #0
   35e74:	subs	r6, r6, #1
   35e78:	beq	35e98 <putc_unlocked@plt+0x24b50>
   35e7c:	cmp	r5, r3
   35e80:	cmpeq	r4, r2
   35e84:	bcs	35e5c <putc_unlocked@plt+0x24b14>
   35e88:	adds	r4, r4, r4
   35e8c:	adc	r5, r5, r5
   35e90:	subs	r6, r6, #1
   35e94:	bne	35e7c <putc_unlocked@plt+0x24b34>
   35e98:	lsr	r6, r4, ip
   35e9c:	lsr	r7, r5, ip
   35ea0:	orr	r6, r6, r5, lsl r8
   35ea4:	adds	r2, r0, r4
   35ea8:	orr	r6, r6, r5, lsr lr
   35eac:	adc	r3, r1, r5
   35eb0:	lsl	r1, r7, ip
   35eb4:	orr	r1, r1, r6, lsl lr
   35eb8:	lsl	r0, r6, ip
   35ebc:	orr	r1, r1, r6, lsr r8
   35ec0:	subs	r0, r2, r0
   35ec4:	mov	r4, r6
   35ec8:	mov	r5, r7
   35ecc:	sbc	r1, r3, r1
   35ed0:	cmp	r9, #0
   35ed4:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   35ed8:	strd	r4, [r9]
   35edc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   35ee0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   35ee4:	mov	r7, r0
   35ee8:	ldr	r6, [pc, #72]	; 35f38 <putc_unlocked@plt+0x24bf0>
   35eec:	ldr	r5, [pc, #72]	; 35f3c <putc_unlocked@plt+0x24bf4>
   35ef0:	add	r6, pc, r6
   35ef4:	add	r5, pc, r5
   35ef8:	sub	r6, r6, r5
   35efc:	mov	r8, r1
   35f00:	mov	r9, r2
   35f04:	bl	10fec <fdopen@plt-0x20>
   35f08:	asrs	r6, r6, #2
   35f0c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   35f10:	mov	r4, #0
   35f14:	add	r4, r4, #1
   35f18:	ldr	r3, [r5], #4
   35f1c:	mov	r2, r9
   35f20:	mov	r1, r8
   35f24:	mov	r0, r7
   35f28:	blx	r3
   35f2c:	cmp	r6, r4
   35f30:	bne	35f14 <putc_unlocked@plt+0x24bcc>
   35f34:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35f38:	andeq	r4, r1, r8, lsl r0
   35f3c:	andeq	r4, r1, r0, lsl r0
   35f40:	bx	lr
   35f44:	ldr	r3, [pc, #12]	; 35f58 <putc_unlocked@plt+0x24c10>
   35f48:	mov	r1, #0
   35f4c:	add	r3, pc, r3
   35f50:	ldr	r2, [r3]
   35f54:	b	111f8 <__cxa_atexit@plt>
   35f58:	ldrdeq	r4, [r1], -r8

Disassembly of section .fini:

00035f5c <.fini>:
   35f5c:	push	{r3, lr}
   35f60:	pop	{r3, pc}
