###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-19.ucsd.edu)
#  Generated on:      Sat Mar 22 08:14:22 2025
#  Design:            sram_w16
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Hold Check with Pin Q_reg_16_/CP 
Endpoint:   Q_reg_16_/D       (^) checked with  leading edge of 'clk'
Beginpoint: memory3_reg_16_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.081
+ Hold                         -0.018
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.063
  Arrival Time                  0.161
  Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.075
     = Beginpoint Arrival Time       0.075
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | memory3_reg_16_ | CP ^         |         |       |   0.075 |   -0.023 | 
     | memory3_reg_16_ | CP ^ -> Q ^  | EDFQD1  | 0.053 |   0.128 |    0.031 | 
     | U1340           | A2 ^ -> ZN v | AOI22D1 | 0.016 |   0.144 |    0.047 | 
     | U983            | A2 v -> ZN ^ | ND4D1   | 0.016 |   0.160 |    0.063 | 
     | Q_reg_16_       | D ^          | EDFQD1  | 0.000 |   0.161 |    0.063 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Q_reg_88_/CP 
Endpoint:   Q_reg_88_/D       (^) checked with  leading edge of 'clk'
Beginpoint: memory3_reg_88_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.081
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.163
  Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.077
     = Beginpoint Arrival Time       0.077
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | memory3_reg_88_ | CP ^         |         |       |   0.077 |   -0.021 | 
     | memory3_reg_88_ | CP ^ -> Q ^  | EDFQD1  | 0.054 |   0.131 |    0.033 | 
     | U1197           | A2 ^ -> ZN v | AOI22D1 | 0.012 |   0.143 |    0.045 | 
     | U861            | A2 v -> ZN ^ | ND4D0   | 0.020 |   0.163 |    0.065 | 
     | Q_reg_88_       | D ^          | EDFQD1  | 0.000 |   0.163 |    0.065 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Q_reg_33_/CP 
Endpoint:   Q_reg_33_/D       (^) checked with  leading edge of 'clk'
Beginpoint: memory3_reg_33_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.076
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.158
  Slack Time                    0.098
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.076
     = Beginpoint Arrival Time       0.076
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | memory3_reg_33_ | CP ^         |         |       |   0.076 |   -0.023 | 
     | memory3_reg_33_ | CP ^ -> Q ^  | EDFQD1  | 0.053 |   0.129 |    0.030 | 
     | U955            | A2 ^ -> ZN v | AOI22D1 | 0.011 |   0.140 |    0.042 | 
     | U760            | A2 v -> ZN ^ | ND4D0   | 0.018 |   0.158 |    0.060 | 
     | Q_reg_33_       | D ^          | EDFQD1  | 0.000 |   0.158 |    0.060 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Q_reg_6_/CP 
Endpoint:   Q_reg_6_/D       (^) checked with  leading edge of 'clk'
Beginpoint: memory3_reg_6_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.080
+ Hold                         -0.017
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.063
  Arrival Time                  0.163
  Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.078
     = Beginpoint Arrival Time       0.078
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     | memory3_reg_6_ | CP ^         |         |       |   0.078 |   -0.021 | 
     | memory3_reg_6_ | CP ^ -> Q ^  | EDFQD1  | 0.055 |   0.132 |    0.033 | 
     | U1069          | A2 ^ -> ZN v | AOI22D1 | 0.013 |   0.146 |    0.046 | 
     | U710           | A2 v -> ZN ^ | ND4D1   | 0.017 |   0.162 |    0.063 | 
     | Q_reg_6_       | D ^          | EDFQD1  | 0.000 |   0.163 |    0.063 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Q_reg_87_/CP 
Endpoint:   Q_reg_87_/D       (^) checked with  leading edge of 'clk'
Beginpoint: memory3_reg_87_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.079
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.164
  Slack Time                    0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.079
     = Beginpoint Arrival Time       0.079
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     | memory3_reg_87_ | CP ^         |         |       |   0.079 |   -0.021 | 
     | memory3_reg_87_ | CP ^ -> Q ^  | EDFQD1  | 0.054 |   0.133 |    0.033 | 
     | U1200           | A2 ^ -> ZN v | AOI22D1 | 0.012 |   0.145 |    0.045 | 
     | U859            | A2 v -> ZN ^ | ND4D0   | 0.019 |   0.164 |    0.064 | 
     | Q_reg_87_       | D ^          | EDFQD1  | 0.000 |   0.164 |    0.064 | 
     +-----------------------------------------------------------------------+ 

