# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CGRA_IO_TEST.gen/sources_1/bd/cgra_test_design/ipshared/ec67/hdl" --include "../../../../CGRA_IO_TEST.gen/sources_1/bd/cgra_test_design/ipshared/3007/hdl" --include "../../../../CGRA_IO_TEST.gen/sources_1/bd/cgra_test_design/ipshared/62b6" --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../../../Winter 2022/EE108 CA Materials/Labs/lab3/lab3_starter_files/brute_force_synchronizer.v" \
"../../../../../../Winter 2022/EE108 CA Materials/Labs/lab3/lab3_starter_files/button_press_unit.v" \
"../../../../../../Winter 2022/EE108 CA Materials/Labs/lab3/lab3_starter_files/debouncer.v" \
"../../../../../../Winter 2022/EE108 CA Materials/Labs/lab3/lab3_starter_files/ff_lib.v" \
"../../../../../../Winter 2022/EE108 CA Materials/Labs/lab3/lab3_starter_files/one_pulse.v" \
"../../../../CGRA_IO_TEST.srcs/sources_1/new/cgra_loader.v" \
"../../../../CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_processing_system7_0_0/sim/cgra_test_design_processing_system7_0_0.v" \
"../../../../CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_clk_wiz_0_0/cgra_test_design_clk_wiz_0_0_clk_wiz.v" \
"../../../../CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_clk_wiz_0_0/cgra_test_design_clk_wiz_0_0.v" \
"../../../../CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_xbar_0/sim/cgra_test_design_xbar_0.v" \
"../../../../CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/sim/cgra_test_design.v" \
"../../../../CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_cgra_loader_0_0/sim/cgra_test_design_cgra_loader_0_0.v" \
"../../../../CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_auto_pc_0/sim/cgra_test_design_auto_pc_0.v" \
"../../../../CGRA_IO_TEST.srcs/sim_1/new/cgra_loader_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
