// Seed: 1923987986
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input tri1 id_2,
    input tri  id_3
);
  wire id_5;
  assign module_1.type_48 = 0;
endmodule
module module_0 (
    input supply1 id_0
    , id_36,
    output supply0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri module_1
    , id_37,
    output tri1 id_11,
    input tri0 id_12,
    input uwire id_13,
    input wor id_14,
    input tri1 id_15,
    output wire id_16,
    input tri0 id_17,
    output tri1 id_18,
    input tri0 id_19,
    input wor id_20,
    output supply0 id_21,
    input wire id_22,
    output wor id_23,
    input supply0 id_24,
    input supply1 id_25,
    input tri id_26,
    input supply1 id_27,
    output wor id_28,
    output tri id_29,
    input uwire id_30,
    output tri0 id_31,
    output wand id_32,
    input tri0 id_33,
    output wand id_34
);
  wire id_38;
  wire id_39;
  module_0 modCall_1 (
      id_36,
      id_9,
      id_17,
      id_8
  );
  assign id_6 = 1'b0;
  assign id_36 = id_20;
  assign #1 id_11 = id_13;
endmodule
