
003_IdleTask_to_SleepMode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007920  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08007ab0  08007ab0  00008ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c6c  08007c6c  0000901c  2**0
                  CONTENTS
  4 .ARM          00000008  08007c6c  08007c6c  00008c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c74  08007c74  0000901c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c74  08007c74  00008c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007c78  08007c78  00008c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08007c7c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000901c  2**0
                  CONTENTS
 10 .bss          000144d8  2000001c  2000001c  0000901c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200144f4  200144f4  0000901c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000901c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017c5a  00000000  00000000  0000904c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000036f3  00000000  00000000  00020ca6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001638  00000000  00000000  000243a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001136  00000000  00000000  000259d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000241a9  00000000  00000000  00026b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000197b0  00000000  00000000  0004acb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000daab6  00000000  00000000  00064467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013ef1d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005d6c  00000000  00000000  0013ef60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000d6  00000000  00000000  00144ccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000001c 	.word	0x2000001c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007a98 	.word	0x08007a98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000020 	.word	0x20000020
 80001cc:	08007a98 	.word	0x08007a98

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012f20 	.word	0x20012f20

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b96a 	b.w	8000550 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	460c      	mov	r4, r1
 800029c:	2b00      	cmp	r3, #0
 800029e:	d14e      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a0:	4694      	mov	ip, r2
 80002a2:	458c      	cmp	ip, r1
 80002a4:	4686      	mov	lr, r0
 80002a6:	fab2 f282 	clz	r2, r2
 80002aa:	d962      	bls.n	8000372 <__udivmoddi4+0xde>
 80002ac:	b14a      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002ae:	f1c2 0320 	rsb	r3, r2, #32
 80002b2:	4091      	lsls	r1, r2
 80002b4:	fa20 f303 	lsr.w	r3, r0, r3
 80002b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002bc:	4319      	orrs	r1, r3
 80002be:	fa00 fe02 	lsl.w	lr, r0, r2
 80002c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002c6:	fa1f f68c 	uxth.w	r6, ip
 80002ca:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002d2:	fb07 1114 	mls	r1, r7, r4, r1
 80002d6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002da:	fb04 f106 	mul.w	r1, r4, r6
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f104 30ff 	add.w	r0, r4, #4294967295
 80002ea:	f080 8112 	bcs.w	8000512 <__udivmoddi4+0x27e>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 810f 	bls.w	8000512 <__udivmoddi4+0x27e>
 80002f4:	3c02      	subs	r4, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a59      	subs	r1, r3, r1
 80002fa:	fa1f f38e 	uxth.w	r3, lr
 80002fe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000302:	fb07 1110 	mls	r1, r7, r0, r1
 8000306:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030a:	fb00 f606 	mul.w	r6, r0, r6
 800030e:	429e      	cmp	r6, r3
 8000310:	d90a      	bls.n	8000328 <__udivmoddi4+0x94>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f100 31ff 	add.w	r1, r0, #4294967295
 800031a:	f080 80fc 	bcs.w	8000516 <__udivmoddi4+0x282>
 800031e:	429e      	cmp	r6, r3
 8000320:	f240 80f9 	bls.w	8000516 <__udivmoddi4+0x282>
 8000324:	4463      	add	r3, ip
 8000326:	3802      	subs	r0, #2
 8000328:	1b9b      	subs	r3, r3, r6
 800032a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800032e:	2100      	movs	r1, #0
 8000330:	b11d      	cbz	r5, 800033a <__udivmoddi4+0xa6>
 8000332:	40d3      	lsrs	r3, r2
 8000334:	2200      	movs	r2, #0
 8000336:	e9c5 3200 	strd	r3, r2, [r5]
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d905      	bls.n	800034e <__udivmoddi4+0xba>
 8000342:	b10d      	cbz	r5, 8000348 <__udivmoddi4+0xb4>
 8000344:	e9c5 0100 	strd	r0, r1, [r5]
 8000348:	2100      	movs	r1, #0
 800034a:	4608      	mov	r0, r1
 800034c:	e7f5      	b.n	800033a <__udivmoddi4+0xa6>
 800034e:	fab3 f183 	clz	r1, r3
 8000352:	2900      	cmp	r1, #0
 8000354:	d146      	bne.n	80003e4 <__udivmoddi4+0x150>
 8000356:	42a3      	cmp	r3, r4
 8000358:	d302      	bcc.n	8000360 <__udivmoddi4+0xcc>
 800035a:	4290      	cmp	r0, r2
 800035c:	f0c0 80f0 	bcc.w	8000540 <__udivmoddi4+0x2ac>
 8000360:	1a86      	subs	r6, r0, r2
 8000362:	eb64 0303 	sbc.w	r3, r4, r3
 8000366:	2001      	movs	r0, #1
 8000368:	2d00      	cmp	r5, #0
 800036a:	d0e6      	beq.n	800033a <__udivmoddi4+0xa6>
 800036c:	e9c5 6300 	strd	r6, r3, [r5]
 8000370:	e7e3      	b.n	800033a <__udivmoddi4+0xa6>
 8000372:	2a00      	cmp	r2, #0
 8000374:	f040 8090 	bne.w	8000498 <__udivmoddi4+0x204>
 8000378:	eba1 040c 	sub.w	r4, r1, ip
 800037c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000380:	fa1f f78c 	uxth.w	r7, ip
 8000384:	2101      	movs	r1, #1
 8000386:	fbb4 f6f8 	udiv	r6, r4, r8
 800038a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800038e:	fb08 4416 	mls	r4, r8, r6, r4
 8000392:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000396:	fb07 f006 	mul.w	r0, r7, r6
 800039a:	4298      	cmp	r0, r3
 800039c:	d908      	bls.n	80003b0 <__udivmoddi4+0x11c>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f106 34ff 	add.w	r4, r6, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x11a>
 80003a8:	4298      	cmp	r0, r3
 80003aa:	f200 80cd 	bhi.w	8000548 <__udivmoddi4+0x2b4>
 80003ae:	4626      	mov	r6, r4
 80003b0:	1a1c      	subs	r4, r3, r0
 80003b2:	fa1f f38e 	uxth.w	r3, lr
 80003b6:	fbb4 f0f8 	udiv	r0, r4, r8
 80003ba:	fb08 4410 	mls	r4, r8, r0, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb00 f707 	mul.w	r7, r0, r7
 80003c6:	429f      	cmp	r7, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x148>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x146>
 80003d4:	429f      	cmp	r7, r3
 80003d6:	f200 80b0 	bhi.w	800053a <__udivmoddi4+0x2a6>
 80003da:	4620      	mov	r0, r4
 80003dc:	1bdb      	subs	r3, r3, r7
 80003de:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003e2:	e7a5      	b.n	8000330 <__udivmoddi4+0x9c>
 80003e4:	f1c1 0620 	rsb	r6, r1, #32
 80003e8:	408b      	lsls	r3, r1
 80003ea:	fa22 f706 	lsr.w	r7, r2, r6
 80003ee:	431f      	orrs	r7, r3
 80003f0:	fa20 fc06 	lsr.w	ip, r0, r6
 80003f4:	fa04 f301 	lsl.w	r3, r4, r1
 80003f8:	ea43 030c 	orr.w	r3, r3, ip
 80003fc:	40f4      	lsrs	r4, r6
 80003fe:	fa00 f801 	lsl.w	r8, r0, r1
 8000402:	0c38      	lsrs	r0, r7, #16
 8000404:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000408:	fbb4 fef0 	udiv	lr, r4, r0
 800040c:	fa1f fc87 	uxth.w	ip, r7
 8000410:	fb00 441e 	mls	r4, r0, lr, r4
 8000414:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000418:	fb0e f90c 	mul.w	r9, lr, ip
 800041c:	45a1      	cmp	r9, r4
 800041e:	fa02 f201 	lsl.w	r2, r2, r1
 8000422:	d90a      	bls.n	800043a <__udivmoddi4+0x1a6>
 8000424:	193c      	adds	r4, r7, r4
 8000426:	f10e 3aff 	add.w	sl, lr, #4294967295
 800042a:	f080 8084 	bcs.w	8000536 <__udivmoddi4+0x2a2>
 800042e:	45a1      	cmp	r9, r4
 8000430:	f240 8081 	bls.w	8000536 <__udivmoddi4+0x2a2>
 8000434:	f1ae 0e02 	sub.w	lr, lr, #2
 8000438:	443c      	add	r4, r7
 800043a:	eba4 0409 	sub.w	r4, r4, r9
 800043e:	fa1f f983 	uxth.w	r9, r3
 8000442:	fbb4 f3f0 	udiv	r3, r4, r0
 8000446:	fb00 4413 	mls	r4, r0, r3, r4
 800044a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800044e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000452:	45a4      	cmp	ip, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x1d2>
 8000456:	193c      	adds	r4, r7, r4
 8000458:	f103 30ff 	add.w	r0, r3, #4294967295
 800045c:	d267      	bcs.n	800052e <__udivmoddi4+0x29a>
 800045e:	45a4      	cmp	ip, r4
 8000460:	d965      	bls.n	800052e <__udivmoddi4+0x29a>
 8000462:	3b02      	subs	r3, #2
 8000464:	443c      	add	r4, r7
 8000466:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800046a:	fba0 9302 	umull	r9, r3, r0, r2
 800046e:	eba4 040c 	sub.w	r4, r4, ip
 8000472:	429c      	cmp	r4, r3
 8000474:	46ce      	mov	lr, r9
 8000476:	469c      	mov	ip, r3
 8000478:	d351      	bcc.n	800051e <__udivmoddi4+0x28a>
 800047a:	d04e      	beq.n	800051a <__udivmoddi4+0x286>
 800047c:	b155      	cbz	r5, 8000494 <__udivmoddi4+0x200>
 800047e:	ebb8 030e 	subs.w	r3, r8, lr
 8000482:	eb64 040c 	sbc.w	r4, r4, ip
 8000486:	fa04 f606 	lsl.w	r6, r4, r6
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431e      	orrs	r6, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	e9c5 6400 	strd	r6, r4, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	e750      	b.n	800033a <__udivmoddi4+0xa6>
 8000498:	f1c2 0320 	rsb	r3, r2, #32
 800049c:	fa20 f103 	lsr.w	r1, r0, r3
 80004a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004a4:	fa24 f303 	lsr.w	r3, r4, r3
 80004a8:	4094      	lsls	r4, r2
 80004aa:	430c      	orrs	r4, r1
 80004ac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b0:	fa00 fe02 	lsl.w	lr, r0, r2
 80004b4:	fa1f f78c 	uxth.w	r7, ip
 80004b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004bc:	fb08 3110 	mls	r1, r8, r0, r3
 80004c0:	0c23      	lsrs	r3, r4, #16
 80004c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004c6:	fb00 f107 	mul.w	r1, r0, r7
 80004ca:	4299      	cmp	r1, r3
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x24c>
 80004ce:	eb1c 0303 	adds.w	r3, ip, r3
 80004d2:	f100 36ff 	add.w	r6, r0, #4294967295
 80004d6:	d22c      	bcs.n	8000532 <__udivmoddi4+0x29e>
 80004d8:	4299      	cmp	r1, r3
 80004da:	d92a      	bls.n	8000532 <__udivmoddi4+0x29e>
 80004dc:	3802      	subs	r0, #2
 80004de:	4463      	add	r3, ip
 80004e0:	1a5b      	subs	r3, r3, r1
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb3 f1f8 	udiv	r1, r3, r8
 80004e8:	fb08 3311 	mls	r3, r8, r1, r3
 80004ec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f0:	fb01 f307 	mul.w	r3, r1, r7
 80004f4:	42a3      	cmp	r3, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x276>
 80004f8:	eb1c 0404 	adds.w	r4, ip, r4
 80004fc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000500:	d213      	bcs.n	800052a <__udivmoddi4+0x296>
 8000502:	42a3      	cmp	r3, r4
 8000504:	d911      	bls.n	800052a <__udivmoddi4+0x296>
 8000506:	3902      	subs	r1, #2
 8000508:	4464      	add	r4, ip
 800050a:	1ae4      	subs	r4, r4, r3
 800050c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000510:	e739      	b.n	8000386 <__udivmoddi4+0xf2>
 8000512:	4604      	mov	r4, r0
 8000514:	e6f0      	b.n	80002f8 <__udivmoddi4+0x64>
 8000516:	4608      	mov	r0, r1
 8000518:	e706      	b.n	8000328 <__udivmoddi4+0x94>
 800051a:	45c8      	cmp	r8, r9
 800051c:	d2ae      	bcs.n	800047c <__udivmoddi4+0x1e8>
 800051e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000522:	eb63 0c07 	sbc.w	ip, r3, r7
 8000526:	3801      	subs	r0, #1
 8000528:	e7a8      	b.n	800047c <__udivmoddi4+0x1e8>
 800052a:	4631      	mov	r1, r6
 800052c:	e7ed      	b.n	800050a <__udivmoddi4+0x276>
 800052e:	4603      	mov	r3, r0
 8000530:	e799      	b.n	8000466 <__udivmoddi4+0x1d2>
 8000532:	4630      	mov	r0, r6
 8000534:	e7d4      	b.n	80004e0 <__udivmoddi4+0x24c>
 8000536:	46d6      	mov	lr, sl
 8000538:	e77f      	b.n	800043a <__udivmoddi4+0x1a6>
 800053a:	4463      	add	r3, ip
 800053c:	3802      	subs	r0, #2
 800053e:	e74d      	b.n	80003dc <__udivmoddi4+0x148>
 8000540:	4606      	mov	r6, r0
 8000542:	4623      	mov	r3, r4
 8000544:	4608      	mov	r0, r1
 8000546:	e70f      	b.n	8000368 <__udivmoddi4+0xd4>
 8000548:	3e02      	subs	r6, #2
 800054a:	4463      	add	r3, ip
 800054c:	e730      	b.n	80003b0 <__udivmoddi4+0x11c>
 800054e:	bf00      	nop

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b08a      	sub	sp, #40	@ 0x28
 8000558:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055a:	f000 fc1d 	bl	8000d98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800055e:	f000 f879 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000562:	f000 f90b 	bl	800077c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000566:	f000 f8df 	bl	8000728 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  SEGGER_UART_init(500000);
 800056a:	482f      	ldr	r0, [pc, #188]	@ (8000628 <main+0xd4>)
 800056c:	f004 ffee 	bl	800554c <SEGGER_UART_init>

  //Enable the CYCCNT counter
     DWT_CTRL |= (1<<0);
 8000570:	4b2e      	ldr	r3, [pc, #184]	@ (800062c <main+0xd8>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a2d      	ldr	r2, [pc, #180]	@ (800062c <main+0xd8>)
 8000576:	f043 0301 	orr.w	r3, r3, #1
 800057a:	6013      	str	r3, [r2, #0]

    SEGGER_SYSVIEW_Conf();
 800057c:	f004 fe10 	bl	80051a0 <SEGGER_SYSVIEW_Conf>

   // SEGGER_SYSVIEW_Start();

  	status=xTaskCreate(task1_handler,"Task-1",200,"Hello world from Task-1",2,&task1_handle);
 8000580:	f107 030c 	add.w	r3, r7, #12
 8000584:	9301      	str	r3, [sp, #4]
 8000586:	2302      	movs	r3, #2
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	4b29      	ldr	r3, [pc, #164]	@ (8000630 <main+0xdc>)
 800058c:	22c8      	movs	r2, #200	@ 0xc8
 800058e:	4929      	ldr	r1, [pc, #164]	@ (8000634 <main+0xe0>)
 8000590:	4829      	ldr	r0, [pc, #164]	@ (8000638 <main+0xe4>)
 8000592:	f002 ff65 	bl	8003460 <xTaskCreate>
 8000596:	61f8      	str	r0, [r7, #28]
  	configASSERT(status == pdPASS);
 8000598:	69fb      	ldr	r3, [r7, #28]
 800059a:	2b01      	cmp	r3, #1
 800059c:	d00b      	beq.n	80005b6 <main+0x62>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800059e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005a2:	f383 8811 	msr	BASEPRI, r3
 80005a6:	f3bf 8f6f 	isb	sy
 80005aa:	f3bf 8f4f 	dsb	sy
 80005ae:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005b0:	bf00      	nop
 80005b2:	bf00      	nop
 80005b4:	e7fd      	b.n	80005b2 <main+0x5e>

  	status=xTaskCreate(task2_handler,"Task-2",200,"Hello world from Task-2",2,&task2_handle);
 80005b6:	f107 0308 	add.w	r3, r7, #8
 80005ba:	9301      	str	r3, [sp, #4]
 80005bc:	2302      	movs	r3, #2
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	4b1e      	ldr	r3, [pc, #120]	@ (800063c <main+0xe8>)
 80005c2:	22c8      	movs	r2, #200	@ 0xc8
 80005c4:	491e      	ldr	r1, [pc, #120]	@ (8000640 <main+0xec>)
 80005c6:	481f      	ldr	r0, [pc, #124]	@ (8000644 <main+0xf0>)
 80005c8:	f002 ff4a 	bl	8003460 <xTaskCreate>
 80005cc:	61f8      	str	r0, [r7, #28]
  	configASSERT(status == pdPASS);
 80005ce:	69fb      	ldr	r3, [r7, #28]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d00b      	beq.n	80005ec <main+0x98>
        __asm volatile
 80005d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005d8:	f383 8811 	msr	BASEPRI, r3
 80005dc:	f3bf 8f6f 	isb	sy
 80005e0:	f3bf 8f4f 	dsb	sy
 80005e4:	617b      	str	r3, [r7, #20]
    }
 80005e6:	bf00      	nop
 80005e8:	bf00      	nop
 80005ea:	e7fd      	b.n	80005e8 <main+0x94>

  	status=xTaskCreate(task3_handler,"Task-3",200,"Hello world from Task-3",2,&task3_handle);
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	9301      	str	r3, [sp, #4]
 80005f0:	2302      	movs	r3, #2
 80005f2:	9300      	str	r3, [sp, #0]
 80005f4:	4b14      	ldr	r3, [pc, #80]	@ (8000648 <main+0xf4>)
 80005f6:	22c8      	movs	r2, #200	@ 0xc8
 80005f8:	4914      	ldr	r1, [pc, #80]	@ (800064c <main+0xf8>)
 80005fa:	4815      	ldr	r0, [pc, #84]	@ (8000650 <main+0xfc>)
 80005fc:	f002 ff30 	bl	8003460 <xTaskCreate>
 8000600:	61f8      	str	r0, [r7, #28]
  	configASSERT(status == pdPASS);
 8000602:	69fb      	ldr	r3, [r7, #28]
 8000604:	2b01      	cmp	r3, #1
 8000606:	d00b      	beq.n	8000620 <main+0xcc>
        __asm volatile
 8000608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800060c:	f383 8811 	msr	BASEPRI, r3
 8000610:	f3bf 8f6f 	isb	sy
 8000614:	f3bf 8f4f 	dsb	sy
 8000618:	613b      	str	r3, [r7, #16]
    }
 800061a:	bf00      	nop
 800061c:	bf00      	nop
 800061e:	e7fd      	b.n	800061c <main+0xc8>

  	//start the freeRTOS scheduler
  	vTaskStartScheduler();
 8000620:	f003 f8bc 	bl	800379c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000624:	bf00      	nop
 8000626:	e7fd      	b.n	8000624 <main+0xd0>
 8000628:	0007a120 	.word	0x0007a120
 800062c:	e0001000 	.word	0xe0001000
 8000630:	08007ab0 	.word	0x08007ab0
 8000634:	08007ac8 	.word	0x08007ac8
 8000638:	08000a39 	.word	0x08000a39
 800063c:	08007ad0 	.word	0x08007ad0
 8000640:	08007ae8 	.word	0x08007ae8
 8000644:	08000a65 	.word	0x08000a65
 8000648:	08007af0 	.word	0x08007af0
 800064c:	08007b08 	.word	0x08007b08
 8000650:	08000a91 	.word	0x08000a91

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b094      	sub	sp, #80	@ 0x50
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 0320 	add.w	r3, r7, #32
 800065e:	2230      	movs	r2, #48	@ 0x30
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f007 f9de 	bl	8007a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	f107 030c 	add.w	r3, r7, #12
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	4b28      	ldr	r3, [pc, #160]	@ (8000720 <SystemClock_Config+0xcc>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	4a27      	ldr	r2, [pc, #156]	@ (8000720 <SystemClock_Config+0xcc>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	@ 0x40
 8000688:	4b25      	ldr	r3, [pc, #148]	@ (8000720 <SystemClock_Config+0xcc>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000694:	2300      	movs	r3, #0
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	4b22      	ldr	r3, [pc, #136]	@ (8000724 <SystemClock_Config+0xd0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a21      	ldr	r2, [pc, #132]	@ (8000724 <SystemClock_Config+0xd0>)
 800069e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006a2:	6013      	str	r3, [r2, #0]
 80006a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000724 <SystemClock_Config+0xd0>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006ac:	607b      	str	r3, [r7, #4]
 80006ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b0:	2302      	movs	r3, #2
 80006b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b4:	2301      	movs	r3, #1
 80006b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b8:	2310      	movs	r3, #16
 80006ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006bc:	2302      	movs	r3, #2
 80006be:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c0:	2300      	movs	r3, #0
 80006c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006c4:	2308      	movs	r3, #8
 80006c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006c8:	23a8      	movs	r3, #168	@ 0xa8
 80006ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006cc:	2302      	movs	r3, #2
 80006ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006d0:	2307      	movs	r3, #7
 80006d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d4:	f107 0320 	add.w	r3, r7, #32
 80006d8:	4618      	mov	r0, r3
 80006da:	f000 fe71 	bl	80013c0 <HAL_RCC_OscConfig>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006e4:	f000 fa04 	bl	8000af0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e8:	230f      	movs	r3, #15
 80006ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ec:	2302      	movs	r3, #2
 80006ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006f4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000700:	f107 030c 	add.w	r3, r7, #12
 8000704:	2105      	movs	r1, #5
 8000706:	4618      	mov	r0, r3
 8000708:	f001 f8d2 	bl	80018b0 <HAL_RCC_ClockConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000712:	f000 f9ed 	bl	8000af0 <Error_Handler>
  }
}
 8000716:	bf00      	nop
 8000718:	3750      	adds	r7, #80	@ 0x50
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	40023800 	.word	0x40023800
 8000724:	40007000 	.word	0x40007000

08000728 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800072c:	4b11      	ldr	r3, [pc, #68]	@ (8000774 <MX_USART2_UART_Init+0x4c>)
 800072e:	4a12      	ldr	r2, [pc, #72]	@ (8000778 <MX_USART2_UART_Init+0x50>)
 8000730:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000732:	4b10      	ldr	r3, [pc, #64]	@ (8000774 <MX_USART2_UART_Init+0x4c>)
 8000734:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000738:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800073a:	4b0e      	ldr	r3, [pc, #56]	@ (8000774 <MX_USART2_UART_Init+0x4c>)
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000740:	4b0c      	ldr	r3, [pc, #48]	@ (8000774 <MX_USART2_UART_Init+0x4c>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000746:	4b0b      	ldr	r3, [pc, #44]	@ (8000774 <MX_USART2_UART_Init+0x4c>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800074c:	4b09      	ldr	r3, [pc, #36]	@ (8000774 <MX_USART2_UART_Init+0x4c>)
 800074e:	220c      	movs	r2, #12
 8000750:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000752:	4b08      	ldr	r3, [pc, #32]	@ (8000774 <MX_USART2_UART_Init+0x4c>)
 8000754:	2200      	movs	r2, #0
 8000756:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000758:	4b06      	ldr	r3, [pc, #24]	@ (8000774 <MX_USART2_UART_Init+0x4c>)
 800075a:	2200      	movs	r2, #0
 800075c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800075e:	4805      	ldr	r0, [pc, #20]	@ (8000774 <MX_USART2_UART_Init+0x4c>)
 8000760:	f001 fd9a 	bl	8002298 <HAL_UART_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800076a:	f000 f9c1 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	20000038 	.word	0x20000038
 8000778:	40004400 	.word	0x40004400

0800077c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b08c      	sub	sp, #48	@ 0x30
 8000780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	f107 031c 	add.w	r3, r7, #28
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]
 8000790:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	61bb      	str	r3, [r7, #24]
 8000796:	4ba2      	ldr	r3, [pc, #648]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	4aa1      	ldr	r2, [pc, #644]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 800079c:	f043 0310 	orr.w	r3, r3, #16
 80007a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a2:	4b9f      	ldr	r3, [pc, #636]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	f003 0310 	and.w	r3, r3, #16
 80007aa:	61bb      	str	r3, [r7, #24]
 80007ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	617b      	str	r3, [r7, #20]
 80007b2:	4b9b      	ldr	r3, [pc, #620]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	4a9a      	ldr	r2, [pc, #616]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 80007b8:	f043 0304 	orr.w	r3, r3, #4
 80007bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007be:	4b98      	ldr	r3, [pc, #608]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	f003 0304 	and.w	r3, r3, #4
 80007c6:	617b      	str	r3, [r7, #20]
 80007c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	613b      	str	r3, [r7, #16]
 80007ce:	4b94      	ldr	r3, [pc, #592]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	4a93      	ldr	r2, [pc, #588]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 80007d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007da:	4b91      	ldr	r3, [pc, #580]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007e2:	613b      	str	r3, [r7, #16]
 80007e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
 80007ea:	4b8d      	ldr	r3, [pc, #564]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	4a8c      	ldr	r2, [pc, #560]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f6:	4b8a      	ldr	r3, [pc, #552]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	60bb      	str	r3, [r7, #8]
 8000806:	4b86      	ldr	r3, [pc, #536]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	4a85      	ldr	r2, [pc, #532]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 800080c:	f043 0302 	orr.w	r3, r3, #2
 8000810:	6313      	str	r3, [r2, #48]	@ 0x30
 8000812:	4b83      	ldr	r3, [pc, #524]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	f003 0302 	and.w	r3, r3, #2
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	4b7f      	ldr	r3, [pc, #508]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a7e      	ldr	r2, [pc, #504]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 8000828:	f043 0308 	orr.w	r3, r3, #8
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
 800082e:	4b7c      	ldr	r3, [pc, #496]	@ (8000a20 <MX_GPIO_Init+0x2a4>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f003 0308 	and.w	r3, r3, #8
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2108      	movs	r1, #8
 800083e:	4879      	ldr	r0, [pc, #484]	@ (8000a24 <MX_GPIO_Init+0x2a8>)
 8000840:	f000 fd6a 	bl	8001318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000844:	2201      	movs	r2, #1
 8000846:	2101      	movs	r1, #1
 8000848:	4877      	ldr	r0, [pc, #476]	@ (8000a28 <MX_GPIO_Init+0x2ac>)
 800084a:	f000 fd65 	bl	8001318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800084e:	2200      	movs	r2, #0
 8000850:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000854:	4875      	ldr	r0, [pc, #468]	@ (8000a2c <MX_GPIO_Init+0x2b0>)
 8000856:	f000 fd5f 	bl	8001318 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800085a:	2308      	movs	r3, #8
 800085c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085e:	2301      	movs	r3, #1
 8000860:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000866:	2300      	movs	r3, #0
 8000868:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800086a:	f107 031c 	add.w	r3, r7, #28
 800086e:	4619      	mov	r1, r3
 8000870:	486c      	ldr	r0, [pc, #432]	@ (8000a24 <MX_GPIO_Init+0x2a8>)
 8000872:	f000 fbb5 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000876:	2301      	movs	r3, #1
 8000878:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087a:	2301      	movs	r3, #1
 800087c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000886:	f107 031c 	add.w	r3, r7, #28
 800088a:	4619      	mov	r1, r3
 800088c:	4866      	ldr	r0, [pc, #408]	@ (8000a28 <MX_GPIO_Init+0x2ac>)
 800088e:	f000 fba7 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000892:	2308      	movs	r3, #8
 8000894:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000896:	2302      	movs	r3, #2
 8000898:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	2300      	movs	r3, #0
 80008a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008a2:	2305      	movs	r3, #5
 80008a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	4619      	mov	r1, r3
 80008ac:	485e      	ldr	r0, [pc, #376]	@ (8000a28 <MX_GPIO_Init+0x2ac>)
 80008ae:	f000 fb97 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008b2:	2301      	movs	r3, #1
 80008b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008c0:	f107 031c 	add.w	r3, r7, #28
 80008c4:	4619      	mov	r1, r3
 80008c6:	485a      	ldr	r0, [pc, #360]	@ (8000a30 <MX_GPIO_Init+0x2b4>)
 80008c8:	f000 fb8a 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008cc:	2310      	movs	r3, #16
 80008ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d0:	2302      	movs	r3, #2
 80008d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	2300      	movs	r3, #0
 80008da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008dc:	2306      	movs	r3, #6
 80008de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	4619      	mov	r1, r3
 80008e6:	4852      	ldr	r0, [pc, #328]	@ (8000a30 <MX_GPIO_Init+0x2b4>)
 80008e8:	f000 fb7a 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80008ec:	23e0      	movs	r3, #224	@ 0xe0
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f0:	2302      	movs	r3, #2
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008fc:	2305      	movs	r3, #5
 80008fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000900:	f107 031c 	add.w	r3, r7, #28
 8000904:	4619      	mov	r1, r3
 8000906:	484a      	ldr	r0, [pc, #296]	@ (8000a30 <MX_GPIO_Init+0x2b4>)
 8000908:	f000 fb6a 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800090c:	2304      	movs	r3, #4
 800090e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000910:	2300      	movs	r3, #0
 8000912:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	4845      	ldr	r0, [pc, #276]	@ (8000a34 <MX_GPIO_Init+0x2b8>)
 8000920:	f000 fb5e 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000924:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092a:	2302      	movs	r3, #2
 800092c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000932:	2300      	movs	r3, #0
 8000934:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000936:	2305      	movs	r3, #5
 8000938:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800093a:	f107 031c 	add.w	r3, r7, #28
 800093e:	4619      	mov	r1, r3
 8000940:	483c      	ldr	r0, [pc, #240]	@ (8000a34 <MX_GPIO_Init+0x2b8>)
 8000942:	f000 fb4d 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000946:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800094a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094c:	2301      	movs	r3, #1
 800094e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000954:	2300      	movs	r3, #0
 8000956:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000958:	f107 031c 	add.w	r3, r7, #28
 800095c:	4619      	mov	r1, r3
 800095e:	4833      	ldr	r0, [pc, #204]	@ (8000a2c <MX_GPIO_Init+0x2b0>)
 8000960:	f000 fb3e 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000964:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000968:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096a:	2302      	movs	r3, #2
 800096c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2300      	movs	r3, #0
 8000974:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000976:	2306      	movs	r3, #6
 8000978:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	4619      	mov	r1, r3
 8000980:	4829      	ldr	r0, [pc, #164]	@ (8000a28 <MX_GPIO_Init+0x2ac>)
 8000982:	f000 fb2d 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000986:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800098a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800098c:	2300      	movs	r3, #0
 800098e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000994:	f107 031c 	add.w	r3, r7, #28
 8000998:	4619      	mov	r1, r3
 800099a:	4825      	ldr	r0, [pc, #148]	@ (8000a30 <MX_GPIO_Init+0x2b4>)
 800099c:	f000 fb20 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80009a0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80009a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a6:	2302      	movs	r3, #2
 80009a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ae:	2300      	movs	r3, #0
 80009b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009b2:	230a      	movs	r3, #10
 80009b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b6:	f107 031c 	add.w	r3, r7, #28
 80009ba:	4619      	mov	r1, r3
 80009bc:	481c      	ldr	r0, [pc, #112]	@ (8000a30 <MX_GPIO_Init+0x2b4>)
 80009be:	f000 fb0f 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009c2:	2320      	movs	r3, #32
 80009c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c6:	2300      	movs	r3, #0
 80009c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009ce:	f107 031c 	add.w	r3, r7, #28
 80009d2:	4619      	mov	r1, r3
 80009d4:	4815      	ldr	r0, [pc, #84]	@ (8000a2c <MX_GPIO_Init+0x2b0>)
 80009d6:	f000 fb03 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009da:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80009de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009e0:	2312      	movs	r3, #18
 80009e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e8:	2300      	movs	r3, #0
 80009ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009ec:	2304      	movs	r3, #4
 80009ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f0:	f107 031c 	add.w	r3, r7, #28
 80009f4:	4619      	mov	r1, r3
 80009f6:	480f      	ldr	r0, [pc, #60]	@ (8000a34 <MX_GPIO_Init+0x2b8>)
 80009f8:	f000 faf2 	bl	8000fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009fc:	2302      	movs	r3, #2
 80009fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a00:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a0a:	f107 031c 	add.w	r3, r7, #28
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4804      	ldr	r0, [pc, #16]	@ (8000a24 <MX_GPIO_Init+0x2a8>)
 8000a12:	f000 fae5 	bl	8000fe0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a16:	bf00      	nop
 8000a18:	3730      	adds	r7, #48	@ 0x30
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40021000 	.word	0x40021000
 8000a28:	40020800 	.word	0x40020800
 8000a2c:	40020c00 	.word	0x40020c00
 8000a30:	40020000 	.word	0x40020000
 8000a34:	40020400 	.word	0x40020400

08000a38 <task1_handler>:

/* USER CODE BEGIN 4 */
static void task1_handler(void* parameters)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]

	while(1)
	{

		SEGGER_SYSVIEW_PrintfTarget("Toggling green led");
 8000a40:	4806      	ldr	r0, [pc, #24]	@ (8000a5c <task1_handler+0x24>)
 8000a42:	f006 ff41 	bl	80078c8 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8000a46:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a4a:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <task1_handler+0x28>)
 8000a4c:	f000 fc7d 	bl	800134a <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(1000));
 8000a50:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a54:	f002 fe68 	bl	8003728 <vTaskDelay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling green led");
 8000a58:	bf00      	nop
 8000a5a:	e7f1      	b.n	8000a40 <task1_handler+0x8>
 8000a5c:	08007b10 	.word	0x08007b10
 8000a60:	40020c00 	.word	0x40020c00

08000a64 <task2_handler>:
	}

}

static void task2_handler(void* parameters)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]

	while(1)
	{

		SEGGER_SYSVIEW_PrintfTarget("Toggling orange led");
 8000a6c:	4806      	ldr	r0, [pc, #24]	@ (8000a88 <task2_handler+0x24>)
 8000a6e:	f006 ff2b 	bl	80078c8 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000a72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a76:	4805      	ldr	r0, [pc, #20]	@ (8000a8c <task2_handler+0x28>)
 8000a78:	f000 fc67 	bl	800134a <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(800));
 8000a7c:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000a80:	f002 fe52 	bl	8003728 <vTaskDelay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange led");
 8000a84:	bf00      	nop
 8000a86:	e7f1      	b.n	8000a6c <task2_handler+0x8>
 8000a88:	08007b24 	.word	0x08007b24
 8000a8c:	40020c00 	.word	0x40020c00

08000a90 <task3_handler>:

}


static void task3_handler(void* parameters)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]

	while(1)
	{

		SEGGER_SYSVIEW_PrintfTarget("Toggling red led");
 8000a98:	4806      	ldr	r0, [pc, #24]	@ (8000ab4 <task3_handler+0x24>)
 8000a9a:	f006 ff15 	bl	80078c8 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a9e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aa2:	4805      	ldr	r0, [pc, #20]	@ (8000ab8 <task3_handler+0x28>)
 8000aa4:	f000 fc51 	bl	800134a <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(400));
 8000aa8:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8000aac:	f002 fe3c 	bl	8003728 <vTaskDelay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling red led");
 8000ab0:	bf00      	nop
 8000ab2:	e7f1      	b.n	8000a98 <task3_handler+0x8>
 8000ab4:	08007b38 	.word	0x08007b38
 8000ab8:	40020c00 	.word	0x40020c00

08000abc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a04      	ldr	r2, [pc, #16]	@ (8000adc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d101      	bne.n	8000ad2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ace:	f000 f985 	bl	8000ddc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40001000 	.word	0x40001000

08000ae0 <vApplicationIdleHook>:

void vApplicationIdleHook(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
	 * IRQ interrupt
	 * FIQ interrupt
	 * A debug entry request made to the processor
	 */

	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON,PWR_SLEEPENTRY_WFI);
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	2000      	movs	r0, #0
 8000ae8:	f000 fc4a 	bl	8001380 <HAL_PWR_EnterSLEEPMode>

}
 8000aec:	bf00      	nop
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af4:	b672      	cpsid	i
}
 8000af6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <Error_Handler+0x8>

08000afc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	607b      	str	r3, [r7, #4]
 8000b06:	4b10      	ldr	r3, [pc, #64]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b12:	4b0d      	ldr	r3, [pc, #52]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	603b      	str	r3, [r7, #0]
 8000b22:	4b09      	ldr	r3, [pc, #36]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b26:	4a08      	ldr	r2, [pc, #32]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b2e:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_MspInit+0x4c>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b36:	603b      	str	r3, [r7, #0]
 8000b38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	40023800 	.word	0x40023800

08000b4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08a      	sub	sp, #40	@ 0x28
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a19      	ldr	r2, [pc, #100]	@ (8000bd0 <HAL_UART_MspInit+0x84>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d12b      	bne.n	8000bc6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	613b      	str	r3, [r7, #16]
 8000b72:	4b18      	ldr	r3, [pc, #96]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b76:	4a17      	ldr	r2, [pc, #92]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b7e:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b92:	4a10      	ldr	r2, [pc, #64]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd4 <HAL_UART_MspInit+0x88>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ba6:	230c      	movs	r3, #12
 8000ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000baa:	2302      	movs	r3, #2
 8000bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bb6:	2307      	movs	r3, #7
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4805      	ldr	r0, [pc, #20]	@ (8000bd8 <HAL_UART_MspInit+0x8c>)
 8000bc2:	f000 fa0d 	bl	8000fe0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000bc6:	bf00      	nop
 8000bc8:	3728      	adds	r7, #40	@ 0x28
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40004400 	.word	0x40004400
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	40020000 	.word	0x40020000

08000bdc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b08e      	sub	sp, #56	@ 0x38
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000be4:	2300      	movs	r3, #0
 8000be6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000be8:	2300      	movs	r3, #0
 8000bea:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	4b33      	ldr	r3, [pc, #204]	@ (8000cc0 <HAL_InitTick+0xe4>)
 8000bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf4:	4a32      	ldr	r2, [pc, #200]	@ (8000cc0 <HAL_InitTick+0xe4>)
 8000bf6:	f043 0310 	orr.w	r3, r3, #16
 8000bfa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bfc:	4b30      	ldr	r3, [pc, #192]	@ (8000cc0 <HAL_InitTick+0xe4>)
 8000bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c00:	f003 0310 	and.w	r3, r3, #16
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c08:	f107 0210 	add.w	r2, r7, #16
 8000c0c:	f107 0314 	add.w	r3, r7, #20
 8000c10:	4611      	mov	r1, r2
 8000c12:	4618      	mov	r0, r3
 8000c14:	f001 f86c 	bl	8001cf0 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c18:	6a3b      	ldr	r3, [r7, #32]
 8000c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d103      	bne.n	8000c2a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c22:	f001 f83d 	bl	8001ca0 <HAL_RCC_GetPCLK1Freq>
 8000c26:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c28:	e004      	b.n	8000c34 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c2a:	f001 f839 	bl	8001ca0 <HAL_RCC_GetPCLK1Freq>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	005b      	lsls	r3, r3, #1
 8000c32:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c36:	4a23      	ldr	r2, [pc, #140]	@ (8000cc4 <HAL_InitTick+0xe8>)
 8000c38:	fba2 2303 	umull	r2, r3, r2, r3
 8000c3c:	0c9b      	lsrs	r3, r3, #18
 8000c3e:	3b01      	subs	r3, #1
 8000c40:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c42:	4b21      	ldr	r3, [pc, #132]	@ (8000cc8 <HAL_InitTick+0xec>)
 8000c44:	4a21      	ldr	r2, [pc, #132]	@ (8000ccc <HAL_InitTick+0xf0>)
 8000c46:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c48:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc8 <HAL_InitTick+0xec>)
 8000c4a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c4e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c50:	4a1d      	ldr	r2, [pc, #116]	@ (8000cc8 <HAL_InitTick+0xec>)
 8000c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c54:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c56:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc8 <HAL_InitTick+0xec>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc8 <HAL_InitTick+0xec>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c62:	4b19      	ldr	r3, [pc, #100]	@ (8000cc8 <HAL_InitTick+0xec>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000c68:	4817      	ldr	r0, [pc, #92]	@ (8000cc8 <HAL_InitTick+0xec>)
 8000c6a:	f001 f873 	bl	8001d54 <HAL_TIM_Base_Init>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000c74:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d11b      	bne.n	8000cb4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c7c:	4812      	ldr	r0, [pc, #72]	@ (8000cc8 <HAL_InitTick+0xec>)
 8000c7e:	f001 f8c3 	bl	8001e08 <HAL_TIM_Base_Start_IT>
 8000c82:	4603      	mov	r3, r0
 8000c84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000c88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d111      	bne.n	8000cb4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c90:	2036      	movs	r0, #54	@ 0x36
 8000c92:	f000 f997 	bl	8000fc4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2b0f      	cmp	r3, #15
 8000c9a:	d808      	bhi.n	8000cae <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	6879      	ldr	r1, [r7, #4]
 8000ca0:	2036      	movs	r0, #54	@ 0x36
 8000ca2:	f000 f973 	bl	8000f8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd0 <HAL_InitTick+0xf4>)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	6013      	str	r3, [r2, #0]
 8000cac:	e002      	b.n	8000cb4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000cb4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3738      	adds	r7, #56	@ 0x38
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40023800 	.word	0x40023800
 8000cc4:	431bde83 	.word	0x431bde83
 8000cc8:	20000080 	.word	0x20000080
 8000ccc:	40001000 	.word	0x40001000
 8000cd0:	20000004 	.word	0x20000004

08000cd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <NMI_Handler+0x4>

08000cdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <HardFault_Handler+0x4>

08000ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce8:	bf00      	nop
 8000cea:	e7fd      	b.n	8000ce8 <MemManage_Handler+0x4>

08000cec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <BusFault_Handler+0x4>

08000cf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <UsageFault_Handler+0x4>

08000cfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
	...

08000d0c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d10:	4802      	ldr	r0, [pc, #8]	@ (8000d1c <TIM6_DAC_IRQHandler+0x10>)
 8000d12:	f001 f8e9 	bl	8001ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000080 	.word	0x20000080

08000d20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d24:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <SystemInit+0x20>)
 8000d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d2a:	4a05      	ldr	r2, [pc, #20]	@ (8000d40 <SystemInit+0x20>)
 8000d2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d7c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d48:	f7ff ffea 	bl	8000d20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d4c:	480c      	ldr	r0, [pc, #48]	@ (8000d80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d4e:	490d      	ldr	r1, [pc, #52]	@ (8000d84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d50:	4a0d      	ldr	r2, [pc, #52]	@ (8000d88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d54:	e002      	b.n	8000d5c <LoopCopyDataInit>

08000d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5a:	3304      	adds	r3, #4

08000d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d60:	d3f9      	bcc.n	8000d56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d62:	4a0a      	ldr	r2, [pc, #40]	@ (8000d8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d64:	4c0a      	ldr	r4, [pc, #40]	@ (8000d90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d68:	e001      	b.n	8000d6e <LoopFillZerobss>

08000d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d6c:	3204      	adds	r2, #4

08000d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d70:	d3fb      	bcc.n	8000d6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d72:	f006 fe5f 	bl	8007a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d76:	f7ff fbed 	bl	8000554 <main>
  bx  lr    
 8000d7a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d84:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000d88:	08007c7c 	.word	0x08007c7c
  ldr r2, =_sbss
 8000d8c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000d90:	200144f4 	.word	0x200144f4

08000d94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d94:	e7fe      	b.n	8000d94 <ADC_IRQHandler>
	...

08000d98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <HAL_Init+0x40>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd8 <HAL_Init+0x40>)
 8000da2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000da6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000da8:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd8 <HAL_Init+0x40>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd8 <HAL_Init+0x40>)
 8000dae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000db2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db4:	4b08      	ldr	r3, [pc, #32]	@ (8000dd8 <HAL_Init+0x40>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a07      	ldr	r2, [pc, #28]	@ (8000dd8 <HAL_Init+0x40>)
 8000dba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc0:	2003      	movs	r0, #3
 8000dc2:	f000 f8d8 	bl	8000f76 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dc6:	200f      	movs	r0, #15
 8000dc8:	f7ff ff08 	bl	8000bdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dcc:	f7ff fe96 	bl	8000afc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40023c00 	.word	0x40023c00

08000ddc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de0:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <HAL_IncTick+0x20>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	461a      	mov	r2, r3
 8000de6:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <HAL_IncTick+0x24>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4413      	add	r3, r2
 8000dec:	4a04      	ldr	r2, [pc, #16]	@ (8000e00 <HAL_IncTick+0x24>)
 8000dee:	6013      	str	r3, [r2, #0]
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	20000008 	.word	0x20000008
 8000e00:	200000c8 	.word	0x200000c8

08000e04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return uwTick;
 8000e08:	4b03      	ldr	r3, [pc, #12]	@ (8000e18 <HAL_GetTick+0x14>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	200000c8 	.word	0x200000c8

08000e1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b085      	sub	sp, #20
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e60 <__NVIC_SetPriorityGrouping+0x44>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e32:	68ba      	ldr	r2, [r7, #8]
 8000e34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e38:	4013      	ands	r3, r2
 8000e3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e4e:	4a04      	ldr	r2, [pc, #16]	@ (8000e60 <__NVIC_SetPriorityGrouping+0x44>)
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	60d3      	str	r3, [r2, #12]
}
 8000e54:	bf00      	nop
 8000e56:	3714      	adds	r7, #20
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e68:	4b04      	ldr	r3, [pc, #16]	@ (8000e7c <__NVIC_GetPriorityGrouping+0x18>)
 8000e6a:	68db      	ldr	r3, [r3, #12]
 8000e6c:	0a1b      	lsrs	r3, r3, #8
 8000e6e:	f003 0307 	and.w	r3, r3, #7
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	db0b      	blt.n	8000eaa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	f003 021f 	and.w	r2, r3, #31
 8000e98:	4907      	ldr	r1, [pc, #28]	@ (8000eb8 <__NVIC_EnableIRQ+0x38>)
 8000e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9e:	095b      	lsrs	r3, r3, #5
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000eaa:	bf00      	nop
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000e100 	.word	0xe000e100

08000ebc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	6039      	str	r1, [r7, #0]
 8000ec6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	db0a      	blt.n	8000ee6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	b2da      	uxtb	r2, r3
 8000ed4:	490c      	ldr	r1, [pc, #48]	@ (8000f08 <__NVIC_SetPriority+0x4c>)
 8000ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eda:	0112      	lsls	r2, r2, #4
 8000edc:	b2d2      	uxtb	r2, r2
 8000ede:	440b      	add	r3, r1
 8000ee0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ee4:	e00a      	b.n	8000efc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	b2da      	uxtb	r2, r3
 8000eea:	4908      	ldr	r1, [pc, #32]	@ (8000f0c <__NVIC_SetPriority+0x50>)
 8000eec:	79fb      	ldrb	r3, [r7, #7]
 8000eee:	f003 030f 	and.w	r3, r3, #15
 8000ef2:	3b04      	subs	r3, #4
 8000ef4:	0112      	lsls	r2, r2, #4
 8000ef6:	b2d2      	uxtb	r2, r2
 8000ef8:	440b      	add	r3, r1
 8000efa:	761a      	strb	r2, [r3, #24]
}
 8000efc:	bf00      	nop
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	e000e100 	.word	0xe000e100
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b089      	sub	sp, #36	@ 0x24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	f1c3 0307 	rsb	r3, r3, #7
 8000f2a:	2b04      	cmp	r3, #4
 8000f2c:	bf28      	it	cs
 8000f2e:	2304      	movcs	r3, #4
 8000f30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	3304      	adds	r3, #4
 8000f36:	2b06      	cmp	r3, #6
 8000f38:	d902      	bls.n	8000f40 <NVIC_EncodePriority+0x30>
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	3b03      	subs	r3, #3
 8000f3e:	e000      	b.n	8000f42 <NVIC_EncodePriority+0x32>
 8000f40:	2300      	movs	r3, #0
 8000f42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f44:	f04f 32ff 	mov.w	r2, #4294967295
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	43da      	mvns	r2, r3
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	401a      	ands	r2, r3
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f58:	f04f 31ff 	mov.w	r1, #4294967295
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f62:	43d9      	mvns	r1, r3
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f68:	4313      	orrs	r3, r2
         );
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3724      	adds	r7, #36	@ 0x24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b082      	sub	sp, #8
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f7ff ff4c 	bl	8000e1c <__NVIC_SetPriorityGrouping>
}
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
 8000f98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f9e:	f7ff ff61 	bl	8000e64 <__NVIC_GetPriorityGrouping>
 8000fa2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	68b9      	ldr	r1, [r7, #8]
 8000fa8:	6978      	ldr	r0, [r7, #20]
 8000faa:	f7ff ffb1 	bl	8000f10 <NVIC_EncodePriority>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff ff80 	bl	8000ebc <__NVIC_SetPriority>
}
 8000fbc:	bf00      	nop
 8000fbe:	3718      	adds	r7, #24
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff ff54 	bl	8000e80 <__NVIC_EnableIRQ>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b089      	sub	sp, #36	@ 0x24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61fb      	str	r3, [r7, #28]
 8000ffa:	e16b      	b.n	80012d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	697a      	ldr	r2, [r7, #20]
 800100c:	4013      	ands	r3, r2
 800100e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	429a      	cmp	r2, r3
 8001016:	f040 815a 	bne.w	80012ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f003 0303 	and.w	r3, r3, #3
 8001022:	2b01      	cmp	r3, #1
 8001024:	d005      	beq.n	8001032 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800102e:	2b02      	cmp	r3, #2
 8001030:	d130      	bne.n	8001094 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	2203      	movs	r2, #3
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	43db      	mvns	r3, r3
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	4013      	ands	r3, r2
 8001048:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	68da      	ldr	r2, [r3, #12]
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	4313      	orrs	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001068:	2201      	movs	r2, #1
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	43db      	mvns	r3, r3
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	4013      	ands	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	091b      	lsrs	r3, r3, #4
 800107e:	f003 0201 	and.w	r2, r3, #1
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f003 0303 	and.w	r3, r3, #3
 800109c:	2b03      	cmp	r3, #3
 800109e:	d017      	beq.n	80010d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	005b      	lsls	r3, r3, #1
 80010aa:	2203      	movs	r2, #3
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	43db      	mvns	r3, r3
 80010b2:	69ba      	ldr	r2, [r7, #24]
 80010b4:	4013      	ands	r3, r2
 80010b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	689a      	ldr	r2, [r3, #8]
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f003 0303 	and.w	r3, r3, #3
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d123      	bne.n	8001124 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	08da      	lsrs	r2, r3, #3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	3208      	adds	r2, #8
 80010e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	f003 0307 	and.w	r3, r3, #7
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	220f      	movs	r2, #15
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	43db      	mvns	r3, r3
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4013      	ands	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	691a      	ldr	r2, [r3, #16]
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	4313      	orrs	r3, r2
 8001114:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	08da      	lsrs	r2, r3, #3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	3208      	adds	r2, #8
 800111e:	69b9      	ldr	r1, [r7, #24]
 8001120:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	2203      	movs	r2, #3
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f003 0203 	and.w	r2, r3, #3
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4313      	orrs	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001160:	2b00      	cmp	r3, #0
 8001162:	f000 80b4 	beq.w	80012ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	4b60      	ldr	r3, [pc, #384]	@ (80012ec <HAL_GPIO_Init+0x30c>)
 800116c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800116e:	4a5f      	ldr	r2, [pc, #380]	@ (80012ec <HAL_GPIO_Init+0x30c>)
 8001170:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001174:	6453      	str	r3, [r2, #68]	@ 0x44
 8001176:	4b5d      	ldr	r3, [pc, #372]	@ (80012ec <HAL_GPIO_Init+0x30c>)
 8001178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800117a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001182:	4a5b      	ldr	r2, [pc, #364]	@ (80012f0 <HAL_GPIO_Init+0x310>)
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	089b      	lsrs	r3, r3, #2
 8001188:	3302      	adds	r3, #2
 800118a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	f003 0303 	and.w	r3, r3, #3
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	220f      	movs	r2, #15
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	43db      	mvns	r3, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4013      	ands	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a52      	ldr	r2, [pc, #328]	@ (80012f4 <HAL_GPIO_Init+0x314>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d02b      	beq.n	8001206 <HAL_GPIO_Init+0x226>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a51      	ldr	r2, [pc, #324]	@ (80012f8 <HAL_GPIO_Init+0x318>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d025      	beq.n	8001202 <HAL_GPIO_Init+0x222>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a50      	ldr	r2, [pc, #320]	@ (80012fc <HAL_GPIO_Init+0x31c>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d01f      	beq.n	80011fe <HAL_GPIO_Init+0x21e>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a4f      	ldr	r2, [pc, #316]	@ (8001300 <HAL_GPIO_Init+0x320>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d019      	beq.n	80011fa <HAL_GPIO_Init+0x21a>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001304 <HAL_GPIO_Init+0x324>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d013      	beq.n	80011f6 <HAL_GPIO_Init+0x216>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a4d      	ldr	r2, [pc, #308]	@ (8001308 <HAL_GPIO_Init+0x328>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d00d      	beq.n	80011f2 <HAL_GPIO_Init+0x212>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a4c      	ldr	r2, [pc, #304]	@ (800130c <HAL_GPIO_Init+0x32c>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d007      	beq.n	80011ee <HAL_GPIO_Init+0x20e>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a4b      	ldr	r2, [pc, #300]	@ (8001310 <HAL_GPIO_Init+0x330>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d101      	bne.n	80011ea <HAL_GPIO_Init+0x20a>
 80011e6:	2307      	movs	r3, #7
 80011e8:	e00e      	b.n	8001208 <HAL_GPIO_Init+0x228>
 80011ea:	2308      	movs	r3, #8
 80011ec:	e00c      	b.n	8001208 <HAL_GPIO_Init+0x228>
 80011ee:	2306      	movs	r3, #6
 80011f0:	e00a      	b.n	8001208 <HAL_GPIO_Init+0x228>
 80011f2:	2305      	movs	r3, #5
 80011f4:	e008      	b.n	8001208 <HAL_GPIO_Init+0x228>
 80011f6:	2304      	movs	r3, #4
 80011f8:	e006      	b.n	8001208 <HAL_GPIO_Init+0x228>
 80011fa:	2303      	movs	r3, #3
 80011fc:	e004      	b.n	8001208 <HAL_GPIO_Init+0x228>
 80011fe:	2302      	movs	r3, #2
 8001200:	e002      	b.n	8001208 <HAL_GPIO_Init+0x228>
 8001202:	2301      	movs	r3, #1
 8001204:	e000      	b.n	8001208 <HAL_GPIO_Init+0x228>
 8001206:	2300      	movs	r3, #0
 8001208:	69fa      	ldr	r2, [r7, #28]
 800120a:	f002 0203 	and.w	r2, r2, #3
 800120e:	0092      	lsls	r2, r2, #2
 8001210:	4093      	lsls	r3, r2
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4313      	orrs	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001218:	4935      	ldr	r1, [pc, #212]	@ (80012f0 <HAL_GPIO_Init+0x310>)
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	089b      	lsrs	r3, r3, #2
 800121e:	3302      	adds	r3, #2
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001226:	4b3b      	ldr	r3, [pc, #236]	@ (8001314 <HAL_GPIO_Init+0x334>)
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	43db      	mvns	r3, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4013      	ands	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800123e:	2b00      	cmp	r3, #0
 8001240:	d003      	beq.n	800124a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	4313      	orrs	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800124a:	4a32      	ldr	r2, [pc, #200]	@ (8001314 <HAL_GPIO_Init+0x334>)
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001250:	4b30      	ldr	r3, [pc, #192]	@ (8001314 <HAL_GPIO_Init+0x334>)
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	43db      	mvns	r3, r3
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	4013      	ands	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d003      	beq.n	8001274 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	4313      	orrs	r3, r2
 8001272:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001274:	4a27      	ldr	r2, [pc, #156]	@ (8001314 <HAL_GPIO_Init+0x334>)
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800127a:	4b26      	ldr	r3, [pc, #152]	@ (8001314 <HAL_GPIO_Init+0x334>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	43db      	mvns	r3, r3
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	4013      	ands	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d003      	beq.n	800129e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	4313      	orrs	r3, r2
 800129c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800129e:	4a1d      	ldr	r2, [pc, #116]	@ (8001314 <HAL_GPIO_Init+0x334>)
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001314 <HAL_GPIO_Init+0x334>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	43db      	mvns	r3, r3
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	4013      	ands	r3, r2
 80012b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d003      	beq.n	80012c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012c8:	4a12      	ldr	r2, [pc, #72]	@ (8001314 <HAL_GPIO_Init+0x334>)
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	3301      	adds	r3, #1
 80012d2:	61fb      	str	r3, [r7, #28]
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	2b0f      	cmp	r3, #15
 80012d8:	f67f ae90 	bls.w	8000ffc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	3724      	adds	r7, #36	@ 0x24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40013800 	.word	0x40013800
 80012f4:	40020000 	.word	0x40020000
 80012f8:	40020400 	.word	0x40020400
 80012fc:	40020800 	.word	0x40020800
 8001300:	40020c00 	.word	0x40020c00
 8001304:	40021000 	.word	0x40021000
 8001308:	40021400 	.word	0x40021400
 800130c:	40021800 	.word	0x40021800
 8001310:	40021c00 	.word	0x40021c00
 8001314:	40013c00 	.word	0x40013c00

08001318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	807b      	strh	r3, [r7, #2]
 8001324:	4613      	mov	r3, r2
 8001326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001328:	787b      	ldrb	r3, [r7, #1]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800132e:	887a      	ldrh	r2, [r7, #2]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001334:	e003      	b.n	800133e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001336:	887b      	ldrh	r3, [r7, #2]
 8001338:	041a      	lsls	r2, r3, #16
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	619a      	str	r2, [r3, #24]
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr

0800134a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800134a:	b480      	push	{r7}
 800134c:	b085      	sub	sp, #20
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
 8001352:	460b      	mov	r3, r1
 8001354:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800135c:	887a      	ldrh	r2, [r7, #2]
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	4013      	ands	r3, r2
 8001362:	041a      	lsls	r2, r3, #16
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	43d9      	mvns	r1, r3
 8001368:	887b      	ldrh	r3, [r7, #2]
 800136a:	400b      	ands	r3, r1
 800136c:	431a      	orrs	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	619a      	str	r2, [r3, #24]
}
 8001372:	bf00      	nop
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
	...

08001380 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR : Enter SLEEP mode with WFE instruction and
  *                                                   no clear of pending event before.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	460b      	mov	r3, r1
 800138a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800138c:	4b0b      	ldr	r3, [pc, #44]	@ (80013bc <HAL_PWR_EnterSLEEPMode+0x3c>)
 800138e:	691b      	ldr	r3, [r3, #16]
 8001390:	4a0a      	ldr	r2, [pc, #40]	@ (80013bc <HAL_PWR_EnterSLEEPMode+0x3c>)
 8001392:	f023 0304 	bic.w	r3, r3, #4
 8001396:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001398:	78fb      	ldrb	r3, [r7, #3]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d101      	bne.n	80013a2 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 800139e:	bf30      	wfi
    }

    /* Request Wait For Event */
    __WFE();
  }
}
 80013a0:	e005      	b.n	80013ae <HAL_PWR_EnterSLEEPMode+0x2e>
    if(SLEEPEntry != PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR)
 80013a2:	78fb      	ldrb	r3, [r7, #3]
 80013a4:	2b03      	cmp	r3, #3
 80013a6:	d001      	beq.n	80013ac <HAL_PWR_EnterSLEEPMode+0x2c>
      __SEV();
 80013a8:	bf40      	sev
      __WFE();
 80013aa:	bf20      	wfe
    __WFE();
 80013ac:	bf20      	wfe
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d101      	bne.n	80013d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e267      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d075      	beq.n	80014ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80013de:	4b88      	ldr	r3, [pc, #544]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f003 030c 	and.w	r3, r3, #12
 80013e6:	2b04      	cmp	r3, #4
 80013e8:	d00c      	beq.n	8001404 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013ea:	4b85      	ldr	r3, [pc, #532]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d112      	bne.n	800141c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013f6:	4b82      	ldr	r3, [pc, #520]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001402:	d10b      	bne.n	800141c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001404:	4b7e      	ldr	r3, [pc, #504]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d05b      	beq.n	80014c8 <HAL_RCC_OscConfig+0x108>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d157      	bne.n	80014c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e242      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001424:	d106      	bne.n	8001434 <HAL_RCC_OscConfig+0x74>
 8001426:	4b76      	ldr	r3, [pc, #472]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a75      	ldr	r2, [pc, #468]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 800142c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001430:	6013      	str	r3, [r2, #0]
 8001432:	e01d      	b.n	8001470 <HAL_RCC_OscConfig+0xb0>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800143c:	d10c      	bne.n	8001458 <HAL_RCC_OscConfig+0x98>
 800143e:	4b70      	ldr	r3, [pc, #448]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a6f      	ldr	r2, [pc, #444]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001444:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001448:	6013      	str	r3, [r2, #0]
 800144a:	4b6d      	ldr	r3, [pc, #436]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a6c      	ldr	r2, [pc, #432]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	e00b      	b.n	8001470 <HAL_RCC_OscConfig+0xb0>
 8001458:	4b69      	ldr	r3, [pc, #420]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a68      	ldr	r2, [pc, #416]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 800145e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001462:	6013      	str	r3, [r2, #0]
 8001464:	4b66      	ldr	r3, [pc, #408]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a65      	ldr	r2, [pc, #404]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 800146a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800146e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d013      	beq.n	80014a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001478:	f7ff fcc4 	bl	8000e04 <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800147e:	e008      	b.n	8001492 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001480:	f7ff fcc0 	bl	8000e04 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	2b64      	cmp	r3, #100	@ 0x64
 800148c:	d901      	bls.n	8001492 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e207      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001492:	4b5b      	ldr	r3, [pc, #364]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d0f0      	beq.n	8001480 <HAL_RCC_OscConfig+0xc0>
 800149e:	e014      	b.n	80014ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a0:	f7ff fcb0 	bl	8000e04 <HAL_GetTick>
 80014a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014a6:	e008      	b.n	80014ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014a8:	f7ff fcac 	bl	8000e04 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b64      	cmp	r3, #100	@ 0x64
 80014b4:	d901      	bls.n	80014ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e1f3      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ba:	4b51      	ldr	r3, [pc, #324]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d1f0      	bne.n	80014a8 <HAL_RCC_OscConfig+0xe8>
 80014c6:	e000      	b.n	80014ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d063      	beq.n	800159e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80014d6:	4b4a      	ldr	r3, [pc, #296]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	f003 030c 	and.w	r3, r3, #12
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d00b      	beq.n	80014fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014e2:	4b47      	ldr	r3, [pc, #284]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80014ea:	2b08      	cmp	r3, #8
 80014ec:	d11c      	bne.n	8001528 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014ee:	4b44      	ldr	r3, [pc, #272]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d116      	bne.n	8001528 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014fa:	4b41      	ldr	r3, [pc, #260]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	2b00      	cmp	r3, #0
 8001504:	d005      	beq.n	8001512 <HAL_RCC_OscConfig+0x152>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d001      	beq.n	8001512 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e1c7      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001512:	4b3b      	ldr	r3, [pc, #236]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	691b      	ldr	r3, [r3, #16]
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	4937      	ldr	r1, [pc, #220]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001522:	4313      	orrs	r3, r2
 8001524:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001526:	e03a      	b.n	800159e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d020      	beq.n	8001572 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001530:	4b34      	ldr	r3, [pc, #208]	@ (8001604 <HAL_RCC_OscConfig+0x244>)
 8001532:	2201      	movs	r2, #1
 8001534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001536:	f7ff fc65 	bl	8000e04 <HAL_GetTick>
 800153a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153c:	e008      	b.n	8001550 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800153e:	f7ff fc61 	bl	8000e04 <HAL_GetTick>
 8001542:	4602      	mov	r2, r0
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b02      	cmp	r3, #2
 800154a:	d901      	bls.n	8001550 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e1a8      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001550:	4b2b      	ldr	r3, [pc, #172]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0302 	and.w	r3, r3, #2
 8001558:	2b00      	cmp	r3, #0
 800155a:	d0f0      	beq.n	800153e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800155c:	4b28      	ldr	r3, [pc, #160]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	691b      	ldr	r3, [r3, #16]
 8001568:	00db      	lsls	r3, r3, #3
 800156a:	4925      	ldr	r1, [pc, #148]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 800156c:	4313      	orrs	r3, r2
 800156e:	600b      	str	r3, [r1, #0]
 8001570:	e015      	b.n	800159e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001572:	4b24      	ldr	r3, [pc, #144]	@ (8001604 <HAL_RCC_OscConfig+0x244>)
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001578:	f7ff fc44 	bl	8000e04 <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001580:	f7ff fc40 	bl	8000e04 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e187      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001592:	4b1b      	ldr	r3, [pc, #108]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1f0      	bne.n	8001580 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0308 	and.w	r3, r3, #8
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d036      	beq.n	8001618 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	695b      	ldr	r3, [r3, #20]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d016      	beq.n	80015e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015b2:	4b15      	ldr	r3, [pc, #84]	@ (8001608 <HAL_RCC_OscConfig+0x248>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015b8:	f7ff fc24 	bl	8000e04 <HAL_GetTick>
 80015bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015be:	e008      	b.n	80015d2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015c0:	f7ff fc20 	bl	8000e04 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e167      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001600 <HAL_RCC_OscConfig+0x240>)
 80015d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d0f0      	beq.n	80015c0 <HAL_RCC_OscConfig+0x200>
 80015de:	e01b      	b.n	8001618 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015e0:	4b09      	ldr	r3, [pc, #36]	@ (8001608 <HAL_RCC_OscConfig+0x248>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e6:	f7ff fc0d 	bl	8000e04 <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ec:	e00e      	b.n	800160c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015ee:	f7ff fc09 	bl	8000e04 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d907      	bls.n	800160c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e150      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
 8001600:	40023800 	.word	0x40023800
 8001604:	42470000 	.word	0x42470000
 8001608:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800160c:	4b88      	ldr	r3, [pc, #544]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 800160e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001610:	f003 0302 	and.w	r3, r3, #2
 8001614:	2b00      	cmp	r3, #0
 8001616:	d1ea      	bne.n	80015ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	f000 8097 	beq.w	8001754 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001626:	2300      	movs	r3, #0
 8001628:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800162a:	4b81      	ldr	r3, [pc, #516]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 800162c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d10f      	bne.n	8001656 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	4b7d      	ldr	r3, [pc, #500]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163e:	4a7c      	ldr	r2, [pc, #496]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 8001640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001644:	6413      	str	r3, [r2, #64]	@ 0x40
 8001646:	4b7a      	ldr	r3, [pc, #488]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164e:	60bb      	str	r3, [r7, #8]
 8001650:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001652:	2301      	movs	r3, #1
 8001654:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001656:	4b77      	ldr	r3, [pc, #476]	@ (8001834 <HAL_RCC_OscConfig+0x474>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800165e:	2b00      	cmp	r3, #0
 8001660:	d118      	bne.n	8001694 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001662:	4b74      	ldr	r3, [pc, #464]	@ (8001834 <HAL_RCC_OscConfig+0x474>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a73      	ldr	r2, [pc, #460]	@ (8001834 <HAL_RCC_OscConfig+0x474>)
 8001668:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800166c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800166e:	f7ff fbc9 	bl	8000e04 <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001676:	f7ff fbc5 	bl	8000e04 <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e10c      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001688:	4b6a      	ldr	r3, [pc, #424]	@ (8001834 <HAL_RCC_OscConfig+0x474>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001690:	2b00      	cmp	r3, #0
 8001692:	d0f0      	beq.n	8001676 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	2b01      	cmp	r3, #1
 800169a:	d106      	bne.n	80016aa <HAL_RCC_OscConfig+0x2ea>
 800169c:	4b64      	ldr	r3, [pc, #400]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 800169e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016a0:	4a63      	ldr	r2, [pc, #396]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80016a2:	f043 0301 	orr.w	r3, r3, #1
 80016a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80016a8:	e01c      	b.n	80016e4 <HAL_RCC_OscConfig+0x324>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	2b05      	cmp	r3, #5
 80016b0:	d10c      	bne.n	80016cc <HAL_RCC_OscConfig+0x30c>
 80016b2:	4b5f      	ldr	r3, [pc, #380]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80016b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016b6:	4a5e      	ldr	r2, [pc, #376]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80016b8:	f043 0304 	orr.w	r3, r3, #4
 80016bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80016be:	4b5c      	ldr	r3, [pc, #368]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80016c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016c2:	4a5b      	ldr	r2, [pc, #364]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80016ca:	e00b      	b.n	80016e4 <HAL_RCC_OscConfig+0x324>
 80016cc:	4b58      	ldr	r3, [pc, #352]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80016ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016d0:	4a57      	ldr	r2, [pc, #348]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80016d2:	f023 0301 	bic.w	r3, r3, #1
 80016d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80016d8:	4b55      	ldr	r3, [pc, #340]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80016da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016dc:	4a54      	ldr	r2, [pc, #336]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80016de:	f023 0304 	bic.w	r3, r3, #4
 80016e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d015      	beq.n	8001718 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ec:	f7ff fb8a 	bl	8000e04 <HAL_GetTick>
 80016f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016f2:	e00a      	b.n	800170a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016f4:	f7ff fb86 	bl	8000e04 <HAL_GetTick>
 80016f8:	4602      	mov	r2, r0
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001702:	4293      	cmp	r3, r2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e0cb      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800170a:	4b49      	ldr	r3, [pc, #292]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 800170c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d0ee      	beq.n	80016f4 <HAL_RCC_OscConfig+0x334>
 8001716:	e014      	b.n	8001742 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001718:	f7ff fb74 	bl	8000e04 <HAL_GetTick>
 800171c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800171e:	e00a      	b.n	8001736 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001720:	f7ff fb70 	bl	8000e04 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800172e:	4293      	cmp	r3, r2
 8001730:	d901      	bls.n	8001736 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e0b5      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001736:	4b3e      	ldr	r3, [pc, #248]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 8001738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1ee      	bne.n	8001720 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001742:	7dfb      	ldrb	r3, [r7, #23]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d105      	bne.n	8001754 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001748:	4b39      	ldr	r3, [pc, #228]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 800174a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174c:	4a38      	ldr	r2, [pc, #224]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 800174e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001752:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	2b00      	cmp	r3, #0
 800175a:	f000 80a1 	beq.w	80018a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800175e:	4b34      	ldr	r3, [pc, #208]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	f003 030c 	and.w	r3, r3, #12
 8001766:	2b08      	cmp	r3, #8
 8001768:	d05c      	beq.n	8001824 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	2b02      	cmp	r3, #2
 8001770:	d141      	bne.n	80017f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001772:	4b31      	ldr	r3, [pc, #196]	@ (8001838 <HAL_RCC_OscConfig+0x478>)
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001778:	f7ff fb44 	bl	8000e04 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001780:	f7ff fb40 	bl	8000e04 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e087      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001792:	4b27      	ldr	r3, [pc, #156]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f0      	bne.n	8001780 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	69da      	ldr	r2, [r3, #28]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a1b      	ldr	r3, [r3, #32]
 80017a6:	431a      	orrs	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ac:	019b      	lsls	r3, r3, #6
 80017ae:	431a      	orrs	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017b4:	085b      	lsrs	r3, r3, #1
 80017b6:	3b01      	subs	r3, #1
 80017b8:	041b      	lsls	r3, r3, #16
 80017ba:	431a      	orrs	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c0:	061b      	lsls	r3, r3, #24
 80017c2:	491b      	ldr	r1, [pc, #108]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80017c4:	4313      	orrs	r3, r2
 80017c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001838 <HAL_RCC_OscConfig+0x478>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ce:	f7ff fb19 	bl	8000e04 <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d6:	f7ff fb15 	bl	8000e04 <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e05c      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017e8:	4b11      	ldr	r3, [pc, #68]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0f0      	beq.n	80017d6 <HAL_RCC_OscConfig+0x416>
 80017f4:	e054      	b.n	80018a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017f6:	4b10      	ldr	r3, [pc, #64]	@ (8001838 <HAL_RCC_OscConfig+0x478>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fc:	f7ff fb02 	bl	8000e04 <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001804:	f7ff fafe 	bl	8000e04 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b02      	cmp	r3, #2
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e045      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001816:	4b06      	ldr	r3, [pc, #24]	@ (8001830 <HAL_RCC_OscConfig+0x470>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1f0      	bne.n	8001804 <HAL_RCC_OscConfig+0x444>
 8001822:	e03d      	b.n	80018a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d107      	bne.n	800183c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e038      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
 8001830:	40023800 	.word	0x40023800
 8001834:	40007000 	.word	0x40007000
 8001838:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800183c:	4b1b      	ldr	r3, [pc, #108]	@ (80018ac <HAL_RCC_OscConfig+0x4ec>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	699b      	ldr	r3, [r3, #24]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d028      	beq.n	800189c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001854:	429a      	cmp	r2, r3
 8001856:	d121      	bne.n	800189c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001862:	429a      	cmp	r2, r3
 8001864:	d11a      	bne.n	800189c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800186c:	4013      	ands	r3, r2
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001872:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001874:	4293      	cmp	r3, r2
 8001876:	d111      	bne.n	800189c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001882:	085b      	lsrs	r3, r3, #1
 8001884:	3b01      	subs	r3, #1
 8001886:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001888:	429a      	cmp	r2, r3
 800188a:	d107      	bne.n	800189c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001896:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001898:	429a      	cmp	r2, r3
 800189a:	d001      	beq.n	80018a0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e000      	b.n	80018a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3718      	adds	r7, #24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40023800 	.word	0x40023800

080018b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d101      	bne.n	80018c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e0cc      	b.n	8001a5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018c4:	4b68      	ldr	r3, [pc, #416]	@ (8001a68 <HAL_RCC_ClockConfig+0x1b8>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0307 	and.w	r3, r3, #7
 80018cc:	683a      	ldr	r2, [r7, #0]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d90c      	bls.n	80018ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018d2:	4b65      	ldr	r3, [pc, #404]	@ (8001a68 <HAL_RCC_ClockConfig+0x1b8>)
 80018d4:	683a      	ldr	r2, [r7, #0]
 80018d6:	b2d2      	uxtb	r2, r2
 80018d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018da:	4b63      	ldr	r3, [pc, #396]	@ (8001a68 <HAL_RCC_ClockConfig+0x1b8>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0307 	and.w	r3, r3, #7
 80018e2:	683a      	ldr	r2, [r7, #0]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d001      	beq.n	80018ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e0b8      	b.n	8001a5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d020      	beq.n	800193a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0304 	and.w	r3, r3, #4
 8001900:	2b00      	cmp	r3, #0
 8001902:	d005      	beq.n	8001910 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001904:	4b59      	ldr	r3, [pc, #356]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	4a58      	ldr	r2, [pc, #352]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 800190a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800190e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 0308 	and.w	r3, r3, #8
 8001918:	2b00      	cmp	r3, #0
 800191a:	d005      	beq.n	8001928 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800191c:	4b53      	ldr	r3, [pc, #332]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	4a52      	ldr	r2, [pc, #328]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001922:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001926:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001928:	4b50      	ldr	r3, [pc, #320]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	494d      	ldr	r1, [pc, #308]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001936:	4313      	orrs	r3, r2
 8001938:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	2b00      	cmp	r3, #0
 8001944:	d044      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d107      	bne.n	800195e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800194e:	4b47      	ldr	r3, [pc, #284]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d119      	bne.n	800198e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e07f      	b.n	8001a5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	2b02      	cmp	r3, #2
 8001964:	d003      	beq.n	800196e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800196a:	2b03      	cmp	r3, #3
 800196c:	d107      	bne.n	800197e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800196e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d109      	bne.n	800198e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e06f      	b.n	8001a5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800197e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e067      	b.n	8001a5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800198e:	4b37      	ldr	r3, [pc, #220]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f023 0203 	bic.w	r2, r3, #3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	4934      	ldr	r1, [pc, #208]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 800199c:	4313      	orrs	r3, r2
 800199e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019a0:	f7ff fa30 	bl	8000e04 <HAL_GetTick>
 80019a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019a6:	e00a      	b.n	80019be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019a8:	f7ff fa2c 	bl	8000e04 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d901      	bls.n	80019be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e04f      	b.n	8001a5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019be:	4b2b      	ldr	r3, [pc, #172]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f003 020c 	and.w	r2, r3, #12
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d1eb      	bne.n	80019a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019d0:	4b25      	ldr	r3, [pc, #148]	@ (8001a68 <HAL_RCC_ClockConfig+0x1b8>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0307 	and.w	r3, r3, #7
 80019d8:	683a      	ldr	r2, [r7, #0]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d20c      	bcs.n	80019f8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019de:	4b22      	ldr	r3, [pc, #136]	@ (8001a68 <HAL_RCC_ClockConfig+0x1b8>)
 80019e0:	683a      	ldr	r2, [r7, #0]
 80019e2:	b2d2      	uxtb	r2, r2
 80019e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019e6:	4b20      	ldr	r3, [pc, #128]	@ (8001a68 <HAL_RCC_ClockConfig+0x1b8>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	683a      	ldr	r2, [r7, #0]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d001      	beq.n	80019f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e032      	b.n	8001a5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0304 	and.w	r3, r3, #4
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d008      	beq.n	8001a16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a04:	4b19      	ldr	r3, [pc, #100]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	4916      	ldr	r1, [pc, #88]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001a12:	4313      	orrs	r3, r2
 8001a14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0308 	and.w	r3, r3, #8
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d009      	beq.n	8001a36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a22:	4b12      	ldr	r3, [pc, #72]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	691b      	ldr	r3, [r3, #16]
 8001a2e:	00db      	lsls	r3, r3, #3
 8001a30:	490e      	ldr	r1, [pc, #56]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001a32:	4313      	orrs	r3, r2
 8001a34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a36:	f000 f821 	bl	8001a7c <HAL_RCC_GetSysClockFreq>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a6c <HAL_RCC_ClockConfig+0x1bc>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	091b      	lsrs	r3, r3, #4
 8001a42:	f003 030f 	and.w	r3, r3, #15
 8001a46:	490a      	ldr	r1, [pc, #40]	@ (8001a70 <HAL_RCC_ClockConfig+0x1c0>)
 8001a48:	5ccb      	ldrb	r3, [r1, r3]
 8001a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a4e:	4a09      	ldr	r2, [pc, #36]	@ (8001a74 <HAL_RCC_ClockConfig+0x1c4>)
 8001a50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001a52:	4b09      	ldr	r3, [pc, #36]	@ (8001a78 <HAL_RCC_ClockConfig+0x1c8>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff f8c0 	bl	8000bdc <HAL_InitTick>

  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40023c00 	.word	0x40023c00
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	08007c2c 	.word	0x08007c2c
 8001a74:	20000000 	.word	0x20000000
 8001a78:	20000004 	.word	0x20000004

08001a7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a80:	b094      	sub	sp, #80	@ 0x50
 8001a82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a84:	2300      	movs	r3, #0
 8001a86:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001a90:	2300      	movs	r3, #0
 8001a92:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a94:	4b79      	ldr	r3, [pc, #484]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f003 030c 	and.w	r3, r3, #12
 8001a9c:	2b08      	cmp	r3, #8
 8001a9e:	d00d      	beq.n	8001abc <HAL_RCC_GetSysClockFreq+0x40>
 8001aa0:	2b08      	cmp	r3, #8
 8001aa2:	f200 80e1 	bhi.w	8001c68 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d002      	beq.n	8001ab0 <HAL_RCC_GetSysClockFreq+0x34>
 8001aaa:	2b04      	cmp	r3, #4
 8001aac:	d003      	beq.n	8001ab6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001aae:	e0db      	b.n	8001c68 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ab0:	4b73      	ldr	r3, [pc, #460]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ab4:	e0db      	b.n	8001c6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ab6:	4b73      	ldr	r3, [pc, #460]	@ (8001c84 <HAL_RCC_GetSysClockFreq+0x208>)
 8001ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001aba:	e0d8      	b.n	8001c6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001abc:	4b6f      	ldr	r3, [pc, #444]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x200>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ac4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ac6:	4b6d      	ldr	r3, [pc, #436]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d063      	beq.n	8001b9a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ad2:	4b6a      	ldr	r3, [pc, #424]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	099b      	lsrs	r3, r3, #6
 8001ad8:	2200      	movs	r2, #0
 8001ada:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001adc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ae0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ae4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001aea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001aee:	4622      	mov	r2, r4
 8001af0:	462b      	mov	r3, r5
 8001af2:	f04f 0000 	mov.w	r0, #0
 8001af6:	f04f 0100 	mov.w	r1, #0
 8001afa:	0159      	lsls	r1, r3, #5
 8001afc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b00:	0150      	lsls	r0, r2, #5
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	4621      	mov	r1, r4
 8001b08:	1a51      	subs	r1, r2, r1
 8001b0a:	6139      	str	r1, [r7, #16]
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	eb63 0301 	sbc.w	r3, r3, r1
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	f04f 0200 	mov.w	r2, #0
 8001b18:	f04f 0300 	mov.w	r3, #0
 8001b1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b20:	4659      	mov	r1, fp
 8001b22:	018b      	lsls	r3, r1, #6
 8001b24:	4651      	mov	r1, sl
 8001b26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b2a:	4651      	mov	r1, sl
 8001b2c:	018a      	lsls	r2, r1, #6
 8001b2e:	4651      	mov	r1, sl
 8001b30:	ebb2 0801 	subs.w	r8, r2, r1
 8001b34:	4659      	mov	r1, fp
 8001b36:	eb63 0901 	sbc.w	r9, r3, r1
 8001b3a:	f04f 0200 	mov.w	r2, #0
 8001b3e:	f04f 0300 	mov.w	r3, #0
 8001b42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b4e:	4690      	mov	r8, r2
 8001b50:	4699      	mov	r9, r3
 8001b52:	4623      	mov	r3, r4
 8001b54:	eb18 0303 	adds.w	r3, r8, r3
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	462b      	mov	r3, r5
 8001b5c:	eb49 0303 	adc.w	r3, r9, r3
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	f04f 0200 	mov.w	r2, #0
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b6e:	4629      	mov	r1, r5
 8001b70:	024b      	lsls	r3, r1, #9
 8001b72:	4621      	mov	r1, r4
 8001b74:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b78:	4621      	mov	r1, r4
 8001b7a:	024a      	lsls	r2, r1, #9
 8001b7c:	4610      	mov	r0, r2
 8001b7e:	4619      	mov	r1, r3
 8001b80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b82:	2200      	movs	r2, #0
 8001b84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b8c:	f7fe fb6a 	bl	8000264 <__aeabi_uldivmod>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	4613      	mov	r3, r2
 8001b96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b98:	e058      	b.n	8001c4c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b9a:	4b38      	ldr	r3, [pc, #224]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	099b      	lsrs	r3, r3, #6
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	4611      	mov	r1, r2
 8001ba6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001baa:	623b      	str	r3, [r7, #32]
 8001bac:	2300      	movs	r3, #0
 8001bae:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bb0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001bb4:	4642      	mov	r2, r8
 8001bb6:	464b      	mov	r3, r9
 8001bb8:	f04f 0000 	mov.w	r0, #0
 8001bbc:	f04f 0100 	mov.w	r1, #0
 8001bc0:	0159      	lsls	r1, r3, #5
 8001bc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bc6:	0150      	lsls	r0, r2, #5
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	4641      	mov	r1, r8
 8001bce:	ebb2 0a01 	subs.w	sl, r2, r1
 8001bd2:	4649      	mov	r1, r9
 8001bd4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	f04f 0300 	mov.w	r3, #0
 8001be0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001be4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001be8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001bec:	ebb2 040a 	subs.w	r4, r2, sl
 8001bf0:	eb63 050b 	sbc.w	r5, r3, fp
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	f04f 0300 	mov.w	r3, #0
 8001bfc:	00eb      	lsls	r3, r5, #3
 8001bfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c02:	00e2      	lsls	r2, r4, #3
 8001c04:	4614      	mov	r4, r2
 8001c06:	461d      	mov	r5, r3
 8001c08:	4643      	mov	r3, r8
 8001c0a:	18e3      	adds	r3, r4, r3
 8001c0c:	603b      	str	r3, [r7, #0]
 8001c0e:	464b      	mov	r3, r9
 8001c10:	eb45 0303 	adc.w	r3, r5, r3
 8001c14:	607b      	str	r3, [r7, #4]
 8001c16:	f04f 0200 	mov.w	r2, #0
 8001c1a:	f04f 0300 	mov.w	r3, #0
 8001c1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c22:	4629      	mov	r1, r5
 8001c24:	028b      	lsls	r3, r1, #10
 8001c26:	4621      	mov	r1, r4
 8001c28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c2c:	4621      	mov	r1, r4
 8001c2e:	028a      	lsls	r2, r1, #10
 8001c30:	4610      	mov	r0, r2
 8001c32:	4619      	mov	r1, r3
 8001c34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c36:	2200      	movs	r2, #0
 8001c38:	61bb      	str	r3, [r7, #24]
 8001c3a:	61fa      	str	r2, [r7, #28]
 8001c3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c40:	f7fe fb10 	bl	8000264 <__aeabi_uldivmod>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	4613      	mov	r3, r2
 8001c4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c7c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	0c1b      	lsrs	r3, r3, #16
 8001c52:	f003 0303 	and.w	r3, r3, #3
 8001c56:	3301      	adds	r3, #1
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001c5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c66:	e002      	b.n	8001c6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c68:	4b05      	ldr	r3, [pc, #20]	@ (8001c80 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3750      	adds	r7, #80	@ 0x50
 8001c74:	46bd      	mov	sp, r7
 8001c76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	00f42400 	.word	0x00f42400
 8001c84:	007a1200 	.word	0x007a1200

08001c88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c8c:	4b03      	ldr	r3, [pc, #12]	@ (8001c9c <HAL_RCC_GetHCLKFreq+0x14>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	20000000 	.word	0x20000000

08001ca0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ca4:	f7ff fff0 	bl	8001c88 <HAL_RCC_GetHCLKFreq>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	4b05      	ldr	r3, [pc, #20]	@ (8001cc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	0a9b      	lsrs	r3, r3, #10
 8001cb0:	f003 0307 	and.w	r3, r3, #7
 8001cb4:	4903      	ldr	r1, [pc, #12]	@ (8001cc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cb6:	5ccb      	ldrb	r3, [r1, r3]
 8001cb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	08007c3c 	.word	0x08007c3c

08001cc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ccc:	f7ff ffdc 	bl	8001c88 <HAL_RCC_GetHCLKFreq>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	0b5b      	lsrs	r3, r3, #13
 8001cd8:	f003 0307 	and.w	r3, r3, #7
 8001cdc:	4903      	ldr	r1, [pc, #12]	@ (8001cec <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cde:	5ccb      	ldrb	r3, [r1, r3]
 8001ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	08007c3c 	.word	0x08007c3c

08001cf0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	220f      	movs	r2, #15
 8001cfe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d00:	4b12      	ldr	r3, [pc, #72]	@ (8001d4c <HAL_RCC_GetClockConfig+0x5c>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f003 0203 	and.w	r2, r3, #3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d4c <HAL_RCC_GetClockConfig+0x5c>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d18:	4b0c      	ldr	r3, [pc, #48]	@ (8001d4c <HAL_RCC_GetClockConfig+0x5c>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d24:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <HAL_RCC_GetClockConfig+0x5c>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	08db      	lsrs	r3, r3, #3
 8001d2a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d32:	4b07      	ldr	r3, [pc, #28]	@ (8001d50 <HAL_RCC_GetClockConfig+0x60>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0207 	and.w	r2, r3, #7
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	601a      	str	r2, [r3, #0]
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40023c00 	.word	0x40023c00

08001d54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e041      	b.n	8001dea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d106      	bne.n	8001d80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f000 f839 	bl	8001df2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2202      	movs	r2, #2
 8001d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3304      	adds	r3, #4
 8001d90:	4619      	mov	r1, r3
 8001d92:	4610      	mov	r0, r2
 8001d94:	f000 f9c0 	bl	8002118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b083      	sub	sp, #12
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
	...

08001e08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b085      	sub	sp, #20
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d001      	beq.n	8001e20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e04e      	b.n	8001ebe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2202      	movs	r2, #2
 8001e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	68da      	ldr	r2, [r3, #12]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f042 0201 	orr.w	r2, r2, #1
 8001e36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a23      	ldr	r2, [pc, #140]	@ (8001ecc <HAL_TIM_Base_Start_IT+0xc4>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d022      	beq.n	8001e88 <HAL_TIM_Base_Start_IT+0x80>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e4a:	d01d      	beq.n	8001e88 <HAL_TIM_Base_Start_IT+0x80>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a1f      	ldr	r2, [pc, #124]	@ (8001ed0 <HAL_TIM_Base_Start_IT+0xc8>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d018      	beq.n	8001e88 <HAL_TIM_Base_Start_IT+0x80>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ed4 <HAL_TIM_Base_Start_IT+0xcc>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d013      	beq.n	8001e88 <HAL_TIM_Base_Start_IT+0x80>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a1c      	ldr	r2, [pc, #112]	@ (8001ed8 <HAL_TIM_Base_Start_IT+0xd0>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d00e      	beq.n	8001e88 <HAL_TIM_Base_Start_IT+0x80>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a1b      	ldr	r2, [pc, #108]	@ (8001edc <HAL_TIM_Base_Start_IT+0xd4>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d009      	beq.n	8001e88 <HAL_TIM_Base_Start_IT+0x80>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a19      	ldr	r2, [pc, #100]	@ (8001ee0 <HAL_TIM_Base_Start_IT+0xd8>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d004      	beq.n	8001e88 <HAL_TIM_Base_Start_IT+0x80>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a18      	ldr	r2, [pc, #96]	@ (8001ee4 <HAL_TIM_Base_Start_IT+0xdc>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d111      	bne.n	8001eac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2b06      	cmp	r3, #6
 8001e98:	d010      	beq.n	8001ebc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f042 0201 	orr.w	r2, r2, #1
 8001ea8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001eaa:	e007      	b.n	8001ebc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f042 0201 	orr.w	r2, r2, #1
 8001eba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	40010000 	.word	0x40010000
 8001ed0:	40000400 	.word	0x40000400
 8001ed4:	40000800 	.word	0x40000800
 8001ed8:	40000c00 	.word	0x40000c00
 8001edc:	40010400 	.word	0x40010400
 8001ee0:	40014000 	.word	0x40014000
 8001ee4:	40001800 	.word	0x40001800

08001ee8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d020      	beq.n	8001f4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d01b      	beq.n	8001f4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f06f 0202 	mvn.w	r2, #2
 8001f1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2201      	movs	r2, #1
 8001f22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	699b      	ldr	r3, [r3, #24]
 8001f2a:	f003 0303 	and.w	r3, r3, #3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 f8d2 	bl	80020dc <HAL_TIM_IC_CaptureCallback>
 8001f38:	e005      	b.n	8001f46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f000 f8c4 	bl	80020c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 f8d5 	bl	80020f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	f003 0304 	and.w	r3, r3, #4
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d020      	beq.n	8001f98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d01b      	beq.n	8001f98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f06f 0204 	mvn.w	r2, #4
 8001f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f000 f8ac 	bl	80020dc <HAL_TIM_IC_CaptureCallback>
 8001f84:	e005      	b.n	8001f92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 f89e 	bl	80020c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f8af 	bl	80020f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d020      	beq.n	8001fe4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f003 0308 	and.w	r3, r3, #8
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d01b      	beq.n	8001fe4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f06f 0208 	mvn.w	r2, #8
 8001fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2204      	movs	r2, #4
 8001fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 f886 	bl	80020dc <HAL_TIM_IC_CaptureCallback>
 8001fd0:	e005      	b.n	8001fde <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 f878 	bl	80020c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f000 f889 	bl	80020f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	f003 0310 	and.w	r3, r3, #16
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d020      	beq.n	8002030 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f003 0310 	and.w	r3, r3, #16
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d01b      	beq.n	8002030 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f06f 0210 	mvn.w	r2, #16
 8002000:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2208      	movs	r2, #8
 8002006:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	69db      	ldr	r3, [r3, #28]
 800200e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 f860 	bl	80020dc <HAL_TIM_IC_CaptureCallback>
 800201c:	e005      	b.n	800202a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 f852 	bl	80020c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f000 f863 	bl	80020f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00c      	beq.n	8002054 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f003 0301 	and.w	r3, r3, #1
 8002040:	2b00      	cmp	r3, #0
 8002042:	d007      	beq.n	8002054 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f06f 0201 	mvn.w	r2, #1
 800204c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7fe fd34 	bl	8000abc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00c      	beq.n	8002078 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002064:	2b00      	cmp	r3, #0
 8002066:	d007      	beq.n	8002078 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f906 	bl	8002284 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00c      	beq.n	800209c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002088:	2b00      	cmp	r3, #0
 800208a:	d007      	beq.n	800209c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 f834 	bl	8002104 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	f003 0320 	and.w	r3, r3, #32
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d00c      	beq.n	80020c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f003 0320 	and.w	r3, r3, #32
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d007      	beq.n	80020c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f06f 0220 	mvn.w	r2, #32
 80020b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f8d8 	bl	8002270 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80020c0:	bf00      	nop
 80020c2:	3710      	adds	r7, #16
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a46      	ldr	r2, [pc, #280]	@ (8002244 <TIM_Base_SetConfig+0x12c>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d013      	beq.n	8002158 <TIM_Base_SetConfig+0x40>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002136:	d00f      	beq.n	8002158 <TIM_Base_SetConfig+0x40>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a43      	ldr	r2, [pc, #268]	@ (8002248 <TIM_Base_SetConfig+0x130>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d00b      	beq.n	8002158 <TIM_Base_SetConfig+0x40>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a42      	ldr	r2, [pc, #264]	@ (800224c <TIM_Base_SetConfig+0x134>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d007      	beq.n	8002158 <TIM_Base_SetConfig+0x40>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a41      	ldr	r2, [pc, #260]	@ (8002250 <TIM_Base_SetConfig+0x138>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d003      	beq.n	8002158 <TIM_Base_SetConfig+0x40>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a40      	ldr	r2, [pc, #256]	@ (8002254 <TIM_Base_SetConfig+0x13c>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d108      	bne.n	800216a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800215e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	4313      	orrs	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a35      	ldr	r2, [pc, #212]	@ (8002244 <TIM_Base_SetConfig+0x12c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d02b      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002178:	d027      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a32      	ldr	r2, [pc, #200]	@ (8002248 <TIM_Base_SetConfig+0x130>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d023      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a31      	ldr	r2, [pc, #196]	@ (800224c <TIM_Base_SetConfig+0x134>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d01f      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a30      	ldr	r2, [pc, #192]	@ (8002250 <TIM_Base_SetConfig+0x138>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d01b      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a2f      	ldr	r2, [pc, #188]	@ (8002254 <TIM_Base_SetConfig+0x13c>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d017      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a2e      	ldr	r2, [pc, #184]	@ (8002258 <TIM_Base_SetConfig+0x140>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d013      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a2d      	ldr	r2, [pc, #180]	@ (800225c <TIM_Base_SetConfig+0x144>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d00f      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a2c      	ldr	r2, [pc, #176]	@ (8002260 <TIM_Base_SetConfig+0x148>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d00b      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4a2b      	ldr	r2, [pc, #172]	@ (8002264 <TIM_Base_SetConfig+0x14c>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d007      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a2a      	ldr	r2, [pc, #168]	@ (8002268 <TIM_Base_SetConfig+0x150>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d003      	beq.n	80021ca <TIM_Base_SetConfig+0xb2>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a29      	ldr	r2, [pc, #164]	@ (800226c <TIM_Base_SetConfig+0x154>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d108      	bne.n	80021dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	68fa      	ldr	r2, [r7, #12]
 80021d8:	4313      	orrs	r3, r2
 80021da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a10      	ldr	r2, [pc, #64]	@ (8002244 <TIM_Base_SetConfig+0x12c>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d003      	beq.n	8002210 <TIM_Base_SetConfig+0xf8>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a12      	ldr	r2, [pc, #72]	@ (8002254 <TIM_Base_SetConfig+0x13c>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d103      	bne.n	8002218 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	691a      	ldr	r2, [r3, #16]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	2b01      	cmp	r3, #1
 8002228:	d105      	bne.n	8002236 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	f023 0201 	bic.w	r2, r3, #1
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	611a      	str	r2, [r3, #16]
  }
}
 8002236:	bf00      	nop
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	40010000 	.word	0x40010000
 8002248:	40000400 	.word	0x40000400
 800224c:	40000800 	.word	0x40000800
 8002250:	40000c00 	.word	0x40000c00
 8002254:	40010400 	.word	0x40010400
 8002258:	40014000 	.word	0x40014000
 800225c:	40014400 	.word	0x40014400
 8002260:	40014800 	.word	0x40014800
 8002264:	40001800 	.word	0x40001800
 8002268:	40001c00 	.word	0x40001c00
 800226c:	40002000 	.word	0x40002000

08002270 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e042      	b.n	8002330 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d106      	bne.n	80022c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7fe fc44 	bl	8000b4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2224      	movs	r2, #36	@ 0x24
 80022c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68da      	ldr	r2, [r3, #12]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80022da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f000 f82b 	bl	8002338 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	691a      	ldr	r2, [r3, #16]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80022f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	695a      	ldr	r2, [r3, #20]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002300:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	68da      	ldr	r2, [r3, #12]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002310:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2220      	movs	r2, #32
 800231c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2220      	movs	r2, #32
 8002324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800232e:	2300      	movs	r3, #0
}
 8002330:	4618      	mov	r0, r3
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800233c:	b0c0      	sub	sp, #256	@ 0x100
 800233e:	af00      	add	r7, sp, #0
 8002340:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002354:	68d9      	ldr	r1, [r3, #12]
 8002356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	ea40 0301 	orr.w	r3, r0, r1
 8002360:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	431a      	orrs	r2, r3
 8002370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	431a      	orrs	r2, r3
 8002378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	4313      	orrs	r3, r2
 8002380:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002390:	f021 010c 	bic.w	r1, r1, #12
 8002394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800239e:	430b      	orrs	r3, r1
 80023a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80023ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023b2:	6999      	ldr	r1, [r3, #24]
 80023b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	ea40 0301 	orr.w	r3, r0, r1
 80023be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	4b8f      	ldr	r3, [pc, #572]	@ (8002604 <UART_SetConfig+0x2cc>)
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d005      	beq.n	80023d8 <UART_SetConfig+0xa0>
 80023cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	4b8d      	ldr	r3, [pc, #564]	@ (8002608 <UART_SetConfig+0x2d0>)
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d104      	bne.n	80023e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80023d8:	f7ff fc76 	bl	8001cc8 <HAL_RCC_GetPCLK2Freq>
 80023dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80023e0:	e003      	b.n	80023ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80023e2:	f7ff fc5d 	bl	8001ca0 <HAL_RCC_GetPCLK1Freq>
 80023e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023ee:	69db      	ldr	r3, [r3, #28]
 80023f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023f4:	f040 810c 	bne.w	8002610 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80023f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80023fc:	2200      	movs	r2, #0
 80023fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002402:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002406:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800240a:	4622      	mov	r2, r4
 800240c:	462b      	mov	r3, r5
 800240e:	1891      	adds	r1, r2, r2
 8002410:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002412:	415b      	adcs	r3, r3
 8002414:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002416:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800241a:	4621      	mov	r1, r4
 800241c:	eb12 0801 	adds.w	r8, r2, r1
 8002420:	4629      	mov	r1, r5
 8002422:	eb43 0901 	adc.w	r9, r3, r1
 8002426:	f04f 0200 	mov.w	r2, #0
 800242a:	f04f 0300 	mov.w	r3, #0
 800242e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002432:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002436:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800243a:	4690      	mov	r8, r2
 800243c:	4699      	mov	r9, r3
 800243e:	4623      	mov	r3, r4
 8002440:	eb18 0303 	adds.w	r3, r8, r3
 8002444:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002448:	462b      	mov	r3, r5
 800244a:	eb49 0303 	adc.w	r3, r9, r3
 800244e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800245e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002462:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002466:	460b      	mov	r3, r1
 8002468:	18db      	adds	r3, r3, r3
 800246a:	653b      	str	r3, [r7, #80]	@ 0x50
 800246c:	4613      	mov	r3, r2
 800246e:	eb42 0303 	adc.w	r3, r2, r3
 8002472:	657b      	str	r3, [r7, #84]	@ 0x54
 8002474:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002478:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800247c:	f7fd fef2 	bl	8000264 <__aeabi_uldivmod>
 8002480:	4602      	mov	r2, r0
 8002482:	460b      	mov	r3, r1
 8002484:	4b61      	ldr	r3, [pc, #388]	@ (800260c <UART_SetConfig+0x2d4>)
 8002486:	fba3 2302 	umull	r2, r3, r3, r2
 800248a:	095b      	lsrs	r3, r3, #5
 800248c:	011c      	lsls	r4, r3, #4
 800248e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002492:	2200      	movs	r2, #0
 8002494:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002498:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800249c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80024a0:	4642      	mov	r2, r8
 80024a2:	464b      	mov	r3, r9
 80024a4:	1891      	adds	r1, r2, r2
 80024a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80024a8:	415b      	adcs	r3, r3
 80024aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024b0:	4641      	mov	r1, r8
 80024b2:	eb12 0a01 	adds.w	sl, r2, r1
 80024b6:	4649      	mov	r1, r9
 80024b8:	eb43 0b01 	adc.w	fp, r3, r1
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	f04f 0300 	mov.w	r3, #0
 80024c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80024c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80024cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024d0:	4692      	mov	sl, r2
 80024d2:	469b      	mov	fp, r3
 80024d4:	4643      	mov	r3, r8
 80024d6:	eb1a 0303 	adds.w	r3, sl, r3
 80024da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80024de:	464b      	mov	r3, r9
 80024e0:	eb4b 0303 	adc.w	r3, fp, r3
 80024e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80024e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80024f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80024f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80024fc:	460b      	mov	r3, r1
 80024fe:	18db      	adds	r3, r3, r3
 8002500:	643b      	str	r3, [r7, #64]	@ 0x40
 8002502:	4613      	mov	r3, r2
 8002504:	eb42 0303 	adc.w	r3, r2, r3
 8002508:	647b      	str	r3, [r7, #68]	@ 0x44
 800250a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800250e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002512:	f7fd fea7 	bl	8000264 <__aeabi_uldivmod>
 8002516:	4602      	mov	r2, r0
 8002518:	460b      	mov	r3, r1
 800251a:	4611      	mov	r1, r2
 800251c:	4b3b      	ldr	r3, [pc, #236]	@ (800260c <UART_SetConfig+0x2d4>)
 800251e:	fba3 2301 	umull	r2, r3, r3, r1
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	2264      	movs	r2, #100	@ 0x64
 8002526:	fb02 f303 	mul.w	r3, r2, r3
 800252a:	1acb      	subs	r3, r1, r3
 800252c:	00db      	lsls	r3, r3, #3
 800252e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002532:	4b36      	ldr	r3, [pc, #216]	@ (800260c <UART_SetConfig+0x2d4>)
 8002534:	fba3 2302 	umull	r2, r3, r3, r2
 8002538:	095b      	lsrs	r3, r3, #5
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002540:	441c      	add	r4, r3
 8002542:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002546:	2200      	movs	r2, #0
 8002548:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800254c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002550:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002554:	4642      	mov	r2, r8
 8002556:	464b      	mov	r3, r9
 8002558:	1891      	adds	r1, r2, r2
 800255a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800255c:	415b      	adcs	r3, r3
 800255e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002560:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002564:	4641      	mov	r1, r8
 8002566:	1851      	adds	r1, r2, r1
 8002568:	6339      	str	r1, [r7, #48]	@ 0x30
 800256a:	4649      	mov	r1, r9
 800256c:	414b      	adcs	r3, r1
 800256e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002570:	f04f 0200 	mov.w	r2, #0
 8002574:	f04f 0300 	mov.w	r3, #0
 8002578:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800257c:	4659      	mov	r1, fp
 800257e:	00cb      	lsls	r3, r1, #3
 8002580:	4651      	mov	r1, sl
 8002582:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002586:	4651      	mov	r1, sl
 8002588:	00ca      	lsls	r2, r1, #3
 800258a:	4610      	mov	r0, r2
 800258c:	4619      	mov	r1, r3
 800258e:	4603      	mov	r3, r0
 8002590:	4642      	mov	r2, r8
 8002592:	189b      	adds	r3, r3, r2
 8002594:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002598:	464b      	mov	r3, r9
 800259a:	460a      	mov	r2, r1
 800259c:	eb42 0303 	adc.w	r3, r2, r3
 80025a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80025a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80025b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80025b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80025b8:	460b      	mov	r3, r1
 80025ba:	18db      	adds	r3, r3, r3
 80025bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025be:	4613      	mov	r3, r2
 80025c0:	eb42 0303 	adc.w	r3, r2, r3
 80025c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80025ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80025ce:	f7fd fe49 	bl	8000264 <__aeabi_uldivmod>
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	4b0d      	ldr	r3, [pc, #52]	@ (800260c <UART_SetConfig+0x2d4>)
 80025d8:	fba3 1302 	umull	r1, r3, r3, r2
 80025dc:	095b      	lsrs	r3, r3, #5
 80025de:	2164      	movs	r1, #100	@ 0x64
 80025e0:	fb01 f303 	mul.w	r3, r1, r3
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	3332      	adds	r3, #50	@ 0x32
 80025ea:	4a08      	ldr	r2, [pc, #32]	@ (800260c <UART_SetConfig+0x2d4>)
 80025ec:	fba2 2303 	umull	r2, r3, r2, r3
 80025f0:	095b      	lsrs	r3, r3, #5
 80025f2:	f003 0207 	and.w	r2, r3, #7
 80025f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4422      	add	r2, r4
 80025fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002600:	e106      	b.n	8002810 <UART_SetConfig+0x4d8>
 8002602:	bf00      	nop
 8002604:	40011000 	.word	0x40011000
 8002608:	40011400 	.word	0x40011400
 800260c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002610:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002614:	2200      	movs	r2, #0
 8002616:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800261a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800261e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002622:	4642      	mov	r2, r8
 8002624:	464b      	mov	r3, r9
 8002626:	1891      	adds	r1, r2, r2
 8002628:	6239      	str	r1, [r7, #32]
 800262a:	415b      	adcs	r3, r3
 800262c:	627b      	str	r3, [r7, #36]	@ 0x24
 800262e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002632:	4641      	mov	r1, r8
 8002634:	1854      	adds	r4, r2, r1
 8002636:	4649      	mov	r1, r9
 8002638:	eb43 0501 	adc.w	r5, r3, r1
 800263c:	f04f 0200 	mov.w	r2, #0
 8002640:	f04f 0300 	mov.w	r3, #0
 8002644:	00eb      	lsls	r3, r5, #3
 8002646:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800264a:	00e2      	lsls	r2, r4, #3
 800264c:	4614      	mov	r4, r2
 800264e:	461d      	mov	r5, r3
 8002650:	4643      	mov	r3, r8
 8002652:	18e3      	adds	r3, r4, r3
 8002654:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002658:	464b      	mov	r3, r9
 800265a:	eb45 0303 	adc.w	r3, r5, r3
 800265e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800266e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002672:	f04f 0200 	mov.w	r2, #0
 8002676:	f04f 0300 	mov.w	r3, #0
 800267a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800267e:	4629      	mov	r1, r5
 8002680:	008b      	lsls	r3, r1, #2
 8002682:	4621      	mov	r1, r4
 8002684:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002688:	4621      	mov	r1, r4
 800268a:	008a      	lsls	r2, r1, #2
 800268c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002690:	f7fd fde8 	bl	8000264 <__aeabi_uldivmod>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4b60      	ldr	r3, [pc, #384]	@ (800281c <UART_SetConfig+0x4e4>)
 800269a:	fba3 2302 	umull	r2, r3, r3, r2
 800269e:	095b      	lsrs	r3, r3, #5
 80026a0:	011c      	lsls	r4, r3, #4
 80026a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026a6:	2200      	movs	r2, #0
 80026a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80026ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80026b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80026b4:	4642      	mov	r2, r8
 80026b6:	464b      	mov	r3, r9
 80026b8:	1891      	adds	r1, r2, r2
 80026ba:	61b9      	str	r1, [r7, #24]
 80026bc:	415b      	adcs	r3, r3
 80026be:	61fb      	str	r3, [r7, #28]
 80026c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026c4:	4641      	mov	r1, r8
 80026c6:	1851      	adds	r1, r2, r1
 80026c8:	6139      	str	r1, [r7, #16]
 80026ca:	4649      	mov	r1, r9
 80026cc:	414b      	adcs	r3, r1
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	f04f 0300 	mov.w	r3, #0
 80026d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026dc:	4659      	mov	r1, fp
 80026de:	00cb      	lsls	r3, r1, #3
 80026e0:	4651      	mov	r1, sl
 80026e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026e6:	4651      	mov	r1, sl
 80026e8:	00ca      	lsls	r2, r1, #3
 80026ea:	4610      	mov	r0, r2
 80026ec:	4619      	mov	r1, r3
 80026ee:	4603      	mov	r3, r0
 80026f0:	4642      	mov	r2, r8
 80026f2:	189b      	adds	r3, r3, r2
 80026f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80026f8:	464b      	mov	r3, r9
 80026fa:	460a      	mov	r2, r1
 80026fc:	eb42 0303 	adc.w	r3, r2, r3
 8002700:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800270e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002710:	f04f 0200 	mov.w	r2, #0
 8002714:	f04f 0300 	mov.w	r3, #0
 8002718:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800271c:	4649      	mov	r1, r9
 800271e:	008b      	lsls	r3, r1, #2
 8002720:	4641      	mov	r1, r8
 8002722:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002726:	4641      	mov	r1, r8
 8002728:	008a      	lsls	r2, r1, #2
 800272a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800272e:	f7fd fd99 	bl	8000264 <__aeabi_uldivmod>
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	4611      	mov	r1, r2
 8002738:	4b38      	ldr	r3, [pc, #224]	@ (800281c <UART_SetConfig+0x4e4>)
 800273a:	fba3 2301 	umull	r2, r3, r3, r1
 800273e:	095b      	lsrs	r3, r3, #5
 8002740:	2264      	movs	r2, #100	@ 0x64
 8002742:	fb02 f303 	mul.w	r3, r2, r3
 8002746:	1acb      	subs	r3, r1, r3
 8002748:	011b      	lsls	r3, r3, #4
 800274a:	3332      	adds	r3, #50	@ 0x32
 800274c:	4a33      	ldr	r2, [pc, #204]	@ (800281c <UART_SetConfig+0x4e4>)
 800274e:	fba2 2303 	umull	r2, r3, r2, r3
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002758:	441c      	add	r4, r3
 800275a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800275e:	2200      	movs	r2, #0
 8002760:	673b      	str	r3, [r7, #112]	@ 0x70
 8002762:	677a      	str	r2, [r7, #116]	@ 0x74
 8002764:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002768:	4642      	mov	r2, r8
 800276a:	464b      	mov	r3, r9
 800276c:	1891      	adds	r1, r2, r2
 800276e:	60b9      	str	r1, [r7, #8]
 8002770:	415b      	adcs	r3, r3
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002778:	4641      	mov	r1, r8
 800277a:	1851      	adds	r1, r2, r1
 800277c:	6039      	str	r1, [r7, #0]
 800277e:	4649      	mov	r1, r9
 8002780:	414b      	adcs	r3, r1
 8002782:	607b      	str	r3, [r7, #4]
 8002784:	f04f 0200 	mov.w	r2, #0
 8002788:	f04f 0300 	mov.w	r3, #0
 800278c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002790:	4659      	mov	r1, fp
 8002792:	00cb      	lsls	r3, r1, #3
 8002794:	4651      	mov	r1, sl
 8002796:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800279a:	4651      	mov	r1, sl
 800279c:	00ca      	lsls	r2, r1, #3
 800279e:	4610      	mov	r0, r2
 80027a0:	4619      	mov	r1, r3
 80027a2:	4603      	mov	r3, r0
 80027a4:	4642      	mov	r2, r8
 80027a6:	189b      	adds	r3, r3, r2
 80027a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80027aa:	464b      	mov	r3, r9
 80027ac:	460a      	mov	r2, r1
 80027ae:	eb42 0303 	adc.w	r3, r2, r3
 80027b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80027b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80027be:	667a      	str	r2, [r7, #100]	@ 0x64
 80027c0:	f04f 0200 	mov.w	r2, #0
 80027c4:	f04f 0300 	mov.w	r3, #0
 80027c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80027cc:	4649      	mov	r1, r9
 80027ce:	008b      	lsls	r3, r1, #2
 80027d0:	4641      	mov	r1, r8
 80027d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027d6:	4641      	mov	r1, r8
 80027d8:	008a      	lsls	r2, r1, #2
 80027da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80027de:	f7fd fd41 	bl	8000264 <__aeabi_uldivmod>
 80027e2:	4602      	mov	r2, r0
 80027e4:	460b      	mov	r3, r1
 80027e6:	4b0d      	ldr	r3, [pc, #52]	@ (800281c <UART_SetConfig+0x4e4>)
 80027e8:	fba3 1302 	umull	r1, r3, r3, r2
 80027ec:	095b      	lsrs	r3, r3, #5
 80027ee:	2164      	movs	r1, #100	@ 0x64
 80027f0:	fb01 f303 	mul.w	r3, r1, r3
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	011b      	lsls	r3, r3, #4
 80027f8:	3332      	adds	r3, #50	@ 0x32
 80027fa:	4a08      	ldr	r2, [pc, #32]	@ (800281c <UART_SetConfig+0x4e4>)
 80027fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002800:	095b      	lsrs	r3, r3, #5
 8002802:	f003 020f 	and.w	r2, r3, #15
 8002806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4422      	add	r2, r4
 800280e:	609a      	str	r2, [r3, #8]
}
 8002810:	bf00      	nop
 8002812:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002816:	46bd      	mov	sp, r7
 8002818:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800281c:	51eb851f 	.word	0x51eb851f

08002820 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f103 0208 	add.w	r2, r3, #8
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f04f 32ff 	mov.w	r2, #4294967295
 8002838:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f103 0208 	add.w	r2, r3, #8
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f103 0208 	add.w	r2, r3, #8
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr

0800287a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800287a:	b480      	push	{r7}
 800287c:	b085      	sub	sp, #20
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
 8002882:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	68fa      	ldr	r2, [r7, #12]
 800288e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	1c5a      	adds	r2, r3, #1
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	601a      	str	r2, [r3, #0]
}
 80028b6:	bf00      	nop
 80028b8:	3714      	adds	r7, #20
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr

080028c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80028c2:	b480      	push	{r7}
 80028c4:	b085      	sub	sp, #20
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
 80028ca:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d8:	d103      	bne.n	80028e2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	60fb      	str	r3, [r7, #12]
 80028e0:	e00c      	b.n	80028fc <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	3308      	adds	r3, #8
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	e002      	b.n	80028f0 <vListInsert+0x2e>
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d2f6      	bcs.n	80028ea <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	685a      	ldr	r2, [r3, #4]
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	1c5a      	adds	r2, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	601a      	str	r2, [r3, #0]
}
 8002928:	bf00      	nop
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	691b      	ldr	r3, [r3, #16]
 8002940:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	6892      	ldr	r2, [r2, #8]
 800294a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	6852      	ldr	r2, [r2, #4]
 8002954:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	429a      	cmp	r2, r3
 800295e:	d103      	bne.n	8002968 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	1e5a      	subs	r2, r3, #1
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10b      	bne.n	80029b4 <xQueueGenericReset+0x2c>
        __asm volatile
 800299c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029a0:	f383 8811 	msr	BASEPRI, r3
 80029a4:	f3bf 8f6f 	isb	sy
 80029a8:	f3bf 8f4f 	dsb	sy
 80029ac:	60bb      	str	r3, [r7, #8]
    }
 80029ae:	bf00      	nop
 80029b0:	bf00      	nop
 80029b2:	e7fd      	b.n	80029b0 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80029b4:	f002 f8b2 	bl	8004b1c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c0:	68f9      	ldr	r1, [r7, #12]
 80029c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80029c4:	fb01 f303 	mul.w	r3, r1, r3
 80029c8:	441a      	add	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029e4:	3b01      	subs	r3, #1
 80029e6:	68f9      	ldr	r1, [r7, #12]
 80029e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80029ea:	fb01 f303 	mul.w	r3, r1, r3
 80029ee:	441a      	add	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	22ff      	movs	r2, #255	@ 0xff
 80029f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	22ff      	movs	r2, #255	@ 0xff
 8002a00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d114      	bne.n	8002a34 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d01a      	beq.n	8002a48 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	3310      	adds	r3, #16
 8002a16:	4618      	mov	r0, r3
 8002a18:	f001 f972 	bl	8003d00 <xTaskRemoveFromEventList>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d012      	beq.n	8002a48 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8002a22:	4b0d      	ldr	r3, [pc, #52]	@ (8002a58 <xQueueGenericReset+0xd0>)
 8002a24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	f3bf 8f4f 	dsb	sy
 8002a2e:	f3bf 8f6f 	isb	sy
 8002a32:	e009      	b.n	8002a48 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	3310      	adds	r3, #16
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff fef1 	bl	8002820 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	3324      	adds	r3, #36	@ 0x24
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7ff feec 	bl	8002820 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8002a48:	f002 f89a 	bl	8004b80 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002a4c:	2301      	movs	r3, #1
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	e000ed04 	.word	0xe000ed04

08002a5c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b08c      	sub	sp, #48	@ 0x30
 8002a60:	af02      	add	r7, sp, #8
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	4613      	mov	r3, r2
 8002a68:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10b      	bne.n	8002a88 <xQueueGenericCreate+0x2c>
        __asm volatile
 8002a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a74:	f383 8811 	msr	BASEPRI, r3
 8002a78:	f3bf 8f6f 	isb	sy
 8002a7c:	f3bf 8f4f 	dsb	sy
 8002a80:	61bb      	str	r3, [r7, #24]
    }
 8002a82:	bf00      	nop
 8002a84:	bf00      	nop
 8002a86:	e7fd      	b.n	8002a84 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	fb02 f303 	mul.w	r3, r2, r3
 8002a90:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d006      	beq.n	8002aa6 <xQueueGenericCreate+0x4a>
 8002a98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa0:	68fa      	ldr	r2, [r7, #12]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d101      	bne.n	8002aaa <xQueueGenericCreate+0x4e>
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <xQueueGenericCreate+0x50>
 8002aaa:	2300      	movs	r3, #0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d10b      	bne.n	8002ac8 <xQueueGenericCreate+0x6c>
        __asm volatile
 8002ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ab4:	f383 8811 	msr	BASEPRI, r3
 8002ab8:	f3bf 8f6f 	isb	sy
 8002abc:	f3bf 8f4f 	dsb	sy
 8002ac0:	617b      	str	r3, [r7, #20]
    }
 8002ac2:	bf00      	nop
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8002ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aca:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8002ace:	d90b      	bls.n	8002ae8 <xQueueGenericCreate+0x8c>
        __asm volatile
 8002ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ad4:	f383 8811 	msr	BASEPRI, r3
 8002ad8:	f3bf 8f6f 	isb	sy
 8002adc:	f3bf 8f4f 	dsb	sy
 8002ae0:	613b      	str	r3, [r7, #16]
    }
 8002ae2:	bf00      	nop
 8002ae4:	bf00      	nop
 8002ae6:	e7fd      	b.n	8002ae4 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aea:	3350      	adds	r3, #80	@ 0x50
 8002aec:	4618      	mov	r0, r3
 8002aee:	f002 f947 	bl	8004d80 <pvPortMalloc>
 8002af2:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8002af4:	6a3b      	ldr	r3, [r7, #32]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00d      	beq.n	8002b16 <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002afa:	6a3b      	ldr	r3, [r7, #32]
 8002afc:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	3350      	adds	r3, #80	@ 0x50
 8002b02:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002b04:	79fa      	ldrb	r2, [r7, #7]
 8002b06:	6a3b      	ldr	r3, [r7, #32]
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	69fa      	ldr	r2, [r7, #28]
 8002b0e:	68b9      	ldr	r1, [r7, #8]
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f000 f805 	bl	8002b20 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002b16:	6a3b      	ldr	r3, [r7, #32]
    }
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3728      	adds	r7, #40	@ 0x28
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
 8002b2c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d103      	bne.n	8002b3c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	e002      	b.n	8002b42 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	68fa      	ldr	r2, [r7, #12]
 8002b46:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002b4e:	2101      	movs	r1, #1
 8002b50:	69b8      	ldr	r0, [r7, #24]
 8002b52:	f7ff ff19 	bl	8002988 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	78fa      	ldrb	r2, [r7, #3]
 8002b5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8002b5e:	78fb      	ldrb	r3, [r7, #3]
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	68f9      	ldr	r1, [r7, #12]
 8002b64:	2073      	movs	r0, #115	@ 0x73
 8002b66:	f004 f835 	bl	8006bd4 <SEGGER_SYSVIEW_RecordU32x3>
}
 8002b6a:	bf00      	nop
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
	...

08002b74 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b090      	sub	sp, #64	@ 0x40
 8002b78:	af02      	add	r7, sp, #8
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
 8002b80:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002b82:	2300      	movs	r3, #0
 8002b84:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 8002b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d10b      	bne.n	8002ba8 <xQueueGenericSend+0x34>
        __asm volatile
 8002b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b94:	f383 8811 	msr	BASEPRI, r3
 8002b98:	f3bf 8f6f 	isb	sy
 8002b9c:	f3bf 8f4f 	dsb	sy
 8002ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8002ba2:	bf00      	nop
 8002ba4:	bf00      	nop
 8002ba6:	e7fd      	b.n	8002ba4 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d103      	bne.n	8002bb6 <xQueueGenericSend+0x42>
 8002bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <xQueueGenericSend+0x46>
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e000      	b.n	8002bbc <xQueueGenericSend+0x48>
 8002bba:	2300      	movs	r3, #0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10b      	bne.n	8002bd8 <xQueueGenericSend+0x64>
        __asm volatile
 8002bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bc4:	f383 8811 	msr	BASEPRI, r3
 8002bc8:	f3bf 8f6f 	isb	sy
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8002bd2:	bf00      	nop
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d103      	bne.n	8002be6 <xQueueGenericSend+0x72>
 8002bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002be0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d101      	bne.n	8002bea <xQueueGenericSend+0x76>
 8002be6:	2301      	movs	r3, #1
 8002be8:	e000      	b.n	8002bec <xQueueGenericSend+0x78>
 8002bea:	2300      	movs	r3, #0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d10b      	bne.n	8002c08 <xQueueGenericSend+0x94>
        __asm volatile
 8002bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bf4:	f383 8811 	msr	BASEPRI, r3
 8002bf8:	f3bf 8f6f 	isb	sy
 8002bfc:	f3bf 8f4f 	dsb	sy
 8002c00:	623b      	str	r3, [r7, #32]
    }
 8002c02:	bf00      	nop
 8002c04:	bf00      	nop
 8002c06:	e7fd      	b.n	8002c04 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c08:	f001 fa20 	bl	800404c <xTaskGetSchedulerState>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d102      	bne.n	8002c18 <xQueueGenericSend+0xa4>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <xQueueGenericSend+0xa8>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e000      	b.n	8002c1e <xQueueGenericSend+0xaa>
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d10b      	bne.n	8002c3a <xQueueGenericSend+0xc6>
        __asm volatile
 8002c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c26:	f383 8811 	msr	BASEPRI, r3
 8002c2a:	f3bf 8f6f 	isb	sy
 8002c2e:	f3bf 8f4f 	dsb	sy
 8002c32:	61fb      	str	r3, [r7, #28]
    }
 8002c34:	bf00      	nop
 8002c36:	bf00      	nop
 8002c38:	e7fd      	b.n	8002c36 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002c3a:	f001 ff6f 	bl	8004b1c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d302      	bcc.n	8002c50 <xQueueGenericSend+0xdc>
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d136      	bne.n	8002cbe <xQueueGenericSend+0x14a>
            {
                traceQUEUE_SEND( pxQueue );
 8002c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c52:	4618      	mov	r0, r3
 8002c54:	f004 fd4c 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 8002c58:	68ba      	ldr	r2, [r7, #8]
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	9300      	str	r3, [sp, #0]
 8002c60:	460b      	mov	r3, r1
 8002c62:	4601      	mov	r1, r0
 8002c64:	205a      	movs	r0, #90	@ 0x5a
 8002c66:	f004 f82b 	bl	8006cc0 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	68b9      	ldr	r1, [r7, #8]
 8002c6e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c70:	f000 fa80 	bl	8003174 <prvCopyDataToQueue>
 8002c74:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d010      	beq.n	8002ca0 <xQueueGenericSend+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c80:	3324      	adds	r3, #36	@ 0x24
 8002c82:	4618      	mov	r0, r3
 8002c84:	f001 f83c 	bl	8003d00 <xTaskRemoveFromEventList>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d013      	beq.n	8002cb6 <xQueueGenericSend+0x142>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8002c8e:	4b4d      	ldr	r3, [pc, #308]	@ (8002dc4 <xQueueGenericSend+0x250>)
 8002c90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	f3bf 8f4f 	dsb	sy
 8002c9a:	f3bf 8f6f 	isb	sy
 8002c9e:	e00a      	b.n	8002cb6 <xQueueGenericSend+0x142>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8002ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d007      	beq.n	8002cb6 <xQueueGenericSend+0x142>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002ca6:	4b47      	ldr	r3, [pc, #284]	@ (8002dc4 <xQueueGenericSend+0x250>)
 8002ca8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	f3bf 8f4f 	dsb	sy
 8002cb2:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002cb6:	f001 ff63 	bl	8004b80 <vPortExitCritical>
                return pdPASS;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e07d      	b.n	8002dba <xQueueGenericSend+0x246>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d110      	bne.n	8002ce6 <xQueueGenericSend+0x172>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002cc4:	f001 ff5c 	bl	8004b80 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8002cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f004 fd10 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	6879      	ldr	r1, [r7, #4]
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	460b      	mov	r3, r1
 8002cda:	4601      	mov	r1, r0
 8002cdc:	205a      	movs	r0, #90	@ 0x5a
 8002cde:	f003 ffef 	bl	8006cc0 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	e069      	b.n	8002dba <xQueueGenericSend+0x246>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002ce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d106      	bne.n	8002cfa <xQueueGenericSend+0x186>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002cec:	f107 0314 	add.w	r3, r7, #20
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f001 f86d 	bl	8003dd0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002cfa:	f001 ff41 	bl	8004b80 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002cfe:	f000 fdaf 	bl	8003860 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002d02:	f001 ff0b 	bl	8004b1c <vPortEnterCritical>
 8002d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d0c:	b25b      	sxtb	r3, r3
 8002d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d12:	d103      	bne.n	8002d1c <xQueueGenericSend+0x1a8>
 8002d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d22:	b25b      	sxtb	r3, r3
 8002d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d28:	d103      	bne.n	8002d32 <xQueueGenericSend+0x1be>
 8002d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002d32:	f001 ff25 	bl	8004b80 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d36:	1d3a      	adds	r2, r7, #4
 8002d38:	f107 0314 	add.w	r3, r7, #20
 8002d3c:	4611      	mov	r1, r2
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f001 f85c 	bl	8003dfc <xTaskCheckForTimeOut>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d124      	bne.n	8002d94 <xQueueGenericSend+0x220>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002d4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d4c:	f000 fb0a 	bl	8003364 <prvIsQueueFull>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d018      	beq.n	8002d88 <xQueueGenericSend+0x214>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d58:	3310      	adds	r3, #16
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	4611      	mov	r1, r2
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f000 ff78 	bl	8003c54 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002d64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d66:	f000 fa95 	bl	8003294 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002d6a:	f000 fd87 	bl	800387c <xTaskResumeAll>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f47f af62 	bne.w	8002c3a <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8002d76:	4b13      	ldr	r3, [pc, #76]	@ (8002dc4 <xQueueGenericSend+0x250>)
 8002d78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	f3bf 8f4f 	dsb	sy
 8002d82:	f3bf 8f6f 	isb	sy
 8002d86:	e758      	b.n	8002c3a <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002d88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d8a:	f000 fa83 	bl	8003294 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002d8e:	f000 fd75 	bl	800387c <xTaskResumeAll>
 8002d92:	e752      	b.n	8002c3a <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002d94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d96:	f000 fa7d 	bl	8003294 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002d9a:	f000 fd6f 	bl	800387c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8002d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002da0:	4618      	mov	r0, r3
 8002da2:	f004 fca5 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	460b      	mov	r3, r1
 8002db0:	4601      	mov	r1, r0
 8002db2:	205a      	movs	r0, #90	@ 0x5a
 8002db4:	f003 ff84 	bl	8006cc0 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8002db8:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3738      	adds	r7, #56	@ 0x38
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	e000ed04 	.word	0xe000ed04

08002dc8 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b090      	sub	sp, #64	@ 0x40
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
 8002dd4:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 8002dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10b      	bne.n	8002df8 <xQueueGenericSendFromISR+0x30>
        __asm volatile
 8002de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002de4:	f383 8811 	msr	BASEPRI, r3
 8002de8:	f3bf 8f6f 	isb	sy
 8002dec:	f3bf 8f4f 	dsb	sy
 8002df0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8002df2:	bf00      	nop
 8002df4:	bf00      	nop
 8002df6:	e7fd      	b.n	8002df4 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d103      	bne.n	8002e06 <xQueueGenericSendFromISR+0x3e>
 8002dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <xQueueGenericSendFromISR+0x42>
 8002e06:	2301      	movs	r3, #1
 8002e08:	e000      	b.n	8002e0c <xQueueGenericSendFromISR+0x44>
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10b      	bne.n	8002e28 <xQueueGenericSendFromISR+0x60>
        __asm volatile
 8002e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e14:	f383 8811 	msr	BASEPRI, r3
 8002e18:	f3bf 8f6f 	isb	sy
 8002e1c:	f3bf 8f4f 	dsb	sy
 8002e20:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8002e22:	bf00      	nop
 8002e24:	bf00      	nop
 8002e26:	e7fd      	b.n	8002e24 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d103      	bne.n	8002e36 <xQueueGenericSendFromISR+0x6e>
 8002e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d101      	bne.n	8002e3a <xQueueGenericSendFromISR+0x72>
 8002e36:	2301      	movs	r3, #1
 8002e38:	e000      	b.n	8002e3c <xQueueGenericSendFromISR+0x74>
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10b      	bne.n	8002e58 <xQueueGenericSendFromISR+0x90>
        __asm volatile
 8002e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e44:	f383 8811 	msr	BASEPRI, r3
 8002e48:	f3bf 8f6f 	isb	sy
 8002e4c:	f3bf 8f4f 	dsb	sy
 8002e50:	623b      	str	r3, [r7, #32]
    }
 8002e52:	bf00      	nop
 8002e54:	bf00      	nop
 8002e56:	e7fd      	b.n	8002e54 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002e58:	f001 ff50 	bl	8004cfc <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002e5c:	f3ef 8211 	mrs	r2, BASEPRI
 8002e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e64:	f383 8811 	msr	BASEPRI, r3
 8002e68:	f3bf 8f6f 	isb	sy
 8002e6c:	f3bf 8f4f 	dsb	sy
 8002e70:	61fa      	str	r2, [r7, #28]
 8002e72:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8002e74:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002e76:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d302      	bcc.n	8002e8a <xQueueGenericSendFromISR+0xc2>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d149      	bne.n	8002f1e <xQueueGenericSendFromISR+0x156>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002e90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e98:	62fb      	str	r3, [r7, #44]	@ 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f004 fc27 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 8002ea2:	4601      	mov	r1, r0
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	2060      	movs	r0, #96	@ 0x60
 8002eaa:	f003 fe39 	bl	8006b20 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	68b9      	ldr	r1, [r7, #8]
 8002eb2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002eb4:	f000 f95e 	bl	8003174 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002eb8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec0:	d112      	bne.n	8002ee8 <xQueueGenericSendFromISR+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d026      	beq.n	8002f18 <xQueueGenericSendFromISR+0x150>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ecc:	3324      	adds	r3, #36	@ 0x24
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f000 ff16 	bl	8003d00 <xTaskRemoveFromEventList>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d01e      	beq.n	8002f18 <xQueueGenericSendFromISR+0x150>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d01b      	beq.n	8002f18 <xQueueGenericSendFromISR+0x150>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	e017      	b.n	8002f18 <xQueueGenericSendFromISR+0x150>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002ee8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002eec:	2b7f      	cmp	r3, #127	@ 0x7f
 8002eee:	d10b      	bne.n	8002f08 <xQueueGenericSendFromISR+0x140>
        __asm volatile
 8002ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ef4:	f383 8811 	msr	BASEPRI, r3
 8002ef8:	f3bf 8f6f 	isb	sy
 8002efc:	f3bf 8f4f 	dsb	sy
 8002f00:	617b      	str	r3, [r7, #20]
    }
 8002f02:	bf00      	nop
 8002f04:	bf00      	nop
 8002f06:	e7fd      	b.n	8002f04 <xQueueGenericSendFromISR+0x13c>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f08:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	b25a      	sxtb	r2, r3
 8002f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 8002f1c:	e00b      	b.n	8002f36 <xQueueGenericSendFromISR+0x16e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f20:	4618      	mov	r0, r3
 8002f22:	f004 fbe5 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 8002f26:	4601      	mov	r1, r0
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	2060      	movs	r0, #96	@ 0x60
 8002f2e:	f003 fdf7 	bl	8006b20 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f38:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002f40:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002f42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3740      	adds	r7, #64	@ 0x40
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002f4c:	b590      	push	{r4, r7, lr}
 8002f4e:	b08f      	sub	sp, #60	@ 0x3c
 8002f50:	af02      	add	r7, sp, #8
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10b      	bne.n	8002f7e <xQueueReceive+0x32>
        __asm volatile
 8002f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f6a:	f383 8811 	msr	BASEPRI, r3
 8002f6e:	f3bf 8f6f 	isb	sy
 8002f72:	f3bf 8f4f 	dsb	sy
 8002f76:	623b      	str	r3, [r7, #32]
    }
 8002f78:	bf00      	nop
 8002f7a:	bf00      	nop
 8002f7c:	e7fd      	b.n	8002f7a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d103      	bne.n	8002f8c <xQueueReceive+0x40>
 8002f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d101      	bne.n	8002f90 <xQueueReceive+0x44>
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e000      	b.n	8002f92 <xQueueReceive+0x46>
 8002f90:	2300      	movs	r3, #0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10b      	bne.n	8002fae <xQueueReceive+0x62>
        __asm volatile
 8002f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f9a:	f383 8811 	msr	BASEPRI, r3
 8002f9e:	f3bf 8f6f 	isb	sy
 8002fa2:	f3bf 8f4f 	dsb	sy
 8002fa6:	61fb      	str	r3, [r7, #28]
    }
 8002fa8:	bf00      	nop
 8002faa:	bf00      	nop
 8002fac:	e7fd      	b.n	8002faa <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fae:	f001 f84d 	bl	800404c <xTaskGetSchedulerState>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d102      	bne.n	8002fbe <xQueueReceive+0x72>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <xQueueReceive+0x76>
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <xQueueReceive+0x78>
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10b      	bne.n	8002fe0 <xQueueReceive+0x94>
        __asm volatile
 8002fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fcc:	f383 8811 	msr	BASEPRI, r3
 8002fd0:	f3bf 8f6f 	isb	sy
 8002fd4:	f3bf 8f4f 	dsb	sy
 8002fd8:	61bb      	str	r3, [r7, #24]
    }
 8002fda:	bf00      	nop
 8002fdc:	bf00      	nop
 8002fde:	e7fd      	b.n	8002fdc <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002fe0:	f001 fd9c 	bl	8004b1c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d02f      	beq.n	8003050 <xQueueReceive+0x104>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002ff0:	68b9      	ldr	r1, [r7, #8]
 8002ff2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ff4:	f000 f928 	bl	8003248 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f004 fb78 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 8003000:	4604      	mov	r4, r0
 8003002:	2000      	movs	r0, #0
 8003004:	f004 fb74 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 8003008:	4602      	mov	r2, r0
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2101      	movs	r1, #1
 800300e:	9100      	str	r1, [sp, #0]
 8003010:	4621      	mov	r1, r4
 8003012:	205c      	movs	r0, #92	@ 0x5c
 8003014:	f003 fe54 	bl	8006cc0 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301a:	1e5a      	subs	r2, r3, #1
 800301c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800301e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d00f      	beq.n	8003048 <xQueueReceive+0xfc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800302a:	3310      	adds	r3, #16
 800302c:	4618      	mov	r0, r3
 800302e:	f000 fe67 	bl	8003d00 <xTaskRemoveFromEventList>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d007      	beq.n	8003048 <xQueueReceive+0xfc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003038:	4b4d      	ldr	r3, [pc, #308]	@ (8003170 <xQueueReceive+0x224>)
 800303a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	f3bf 8f4f 	dsb	sy
 8003044:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003048:	f001 fd9a 	bl	8004b80 <vPortExitCritical>
                return pdPASS;
 800304c:	2301      	movs	r3, #1
 800304e:	e08a      	b.n	8003166 <xQueueReceive+0x21a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d113      	bne.n	800307e <xQueueReceive+0x132>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003056:	f001 fd93 	bl	8004b80 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 800305a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800305c:	4618      	mov	r0, r3
 800305e:	f004 fb47 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 8003062:	4604      	mov	r4, r0
 8003064:	2000      	movs	r0, #0
 8003066:	f004 fb43 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 800306a:	4602      	mov	r2, r0
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2101      	movs	r1, #1
 8003070:	9100      	str	r1, [sp, #0]
 8003072:	4621      	mov	r1, r4
 8003074:	205c      	movs	r0, #92	@ 0x5c
 8003076:	f003 fe23 	bl	8006cc0 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 800307a:	2300      	movs	r3, #0
 800307c:	e073      	b.n	8003166 <xQueueReceive+0x21a>
                }
                else if( xEntryTimeSet == pdFALSE )
 800307e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003080:	2b00      	cmp	r3, #0
 8003082:	d106      	bne.n	8003092 <xQueueReceive+0x146>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003084:	f107 0310 	add.w	r3, r7, #16
 8003088:	4618      	mov	r0, r3
 800308a:	f000 fea1 	bl	8003dd0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800308e:	2301      	movs	r3, #1
 8003090:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003092:	f001 fd75 	bl	8004b80 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003096:	f000 fbe3 	bl	8003860 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800309a:	f001 fd3f 	bl	8004b1c <vPortEnterCritical>
 800309e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80030a4:	b25b      	sxtb	r3, r3
 80030a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030aa:	d103      	bne.n	80030b4 <xQueueReceive+0x168>
 80030ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80030ba:	b25b      	sxtb	r3, r3
 80030bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c0:	d103      	bne.n	80030ca <xQueueReceive+0x17e>
 80030c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80030ca:	f001 fd59 	bl	8004b80 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030ce:	1d3a      	adds	r2, r7, #4
 80030d0:	f107 0310 	add.w	r3, r7, #16
 80030d4:	4611      	mov	r1, r2
 80030d6:	4618      	mov	r0, r3
 80030d8:	f000 fe90 	bl	8003dfc <xTaskCheckForTimeOut>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d124      	bne.n	800312c <xQueueReceive+0x1e0>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030e4:	f000 f928 	bl	8003338 <prvIsQueueEmpty>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d018      	beq.n	8003120 <xQueueReceive+0x1d4>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f0:	3324      	adds	r3, #36	@ 0x24
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	4611      	mov	r1, r2
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 fdac 	bl	8003c54 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80030fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030fe:	f000 f8c9 	bl	8003294 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003102:	f000 fbbb 	bl	800387c <xTaskResumeAll>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	f47f af69 	bne.w	8002fe0 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 800310e:	4b18      	ldr	r3, [pc, #96]	@ (8003170 <xQueueReceive+0x224>)
 8003110:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	f3bf 8f4f 	dsb	sy
 800311a:	f3bf 8f6f 	isb	sy
 800311e:	e75f      	b.n	8002fe0 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003120:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003122:	f000 f8b7 	bl	8003294 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003126:	f000 fba9 	bl	800387c <xTaskResumeAll>
 800312a:	e759      	b.n	8002fe0 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800312c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800312e:	f000 f8b1 	bl	8003294 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003132:	f000 fba3 	bl	800387c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003136:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003138:	f000 f8fe 	bl	8003338 <prvIsQueueEmpty>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	f43f af4e 	beq.w	8002fe0 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8003144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003146:	4618      	mov	r0, r3
 8003148:	f004 fad2 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 800314c:	4604      	mov	r4, r0
 800314e:	2000      	movs	r0, #0
 8003150:	f004 face 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 8003154:	4602      	mov	r2, r0
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2101      	movs	r1, #1
 800315a:	9100      	str	r1, [sp, #0]
 800315c:	4621      	mov	r1, r4
 800315e:	205c      	movs	r0, #92	@ 0x5c
 8003160:	f003 fdae 	bl	8006cc0 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8003164:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003166:	4618      	mov	r0, r3
 8003168:	3734      	adds	r7, #52	@ 0x34
 800316a:	46bd      	mov	sp, r7
 800316c:	bd90      	pop	{r4, r7, pc}
 800316e:	bf00      	nop
 8003170:	e000ed04 	.word	0xe000ed04

08003174 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b086      	sub	sp, #24
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003180:	2300      	movs	r3, #0
 8003182:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003188:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10d      	bne.n	80031ae <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d14d      	bne.n	8003236 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	4618      	mov	r0, r3
 80031a0:	f000 ff72 	bl	8004088 <xTaskPriorityDisinherit>
 80031a4:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	609a      	str	r2, [r3, #8]
 80031ac:	e043      	b.n	8003236 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d119      	bne.n	80031e8 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6858      	ldr	r0, [r3, #4]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031bc:	461a      	mov	r2, r3
 80031be:	68b9      	ldr	r1, [r7, #8]
 80031c0:	f004 fc5c 	bl	8007a7c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031cc:	441a      	add	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d32b      	bcc.n	8003236 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	605a      	str	r2, [r3, #4]
 80031e6:	e026      	b.n	8003236 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	68d8      	ldr	r0, [r3, #12]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f0:	461a      	mov	r2, r3
 80031f2:	68b9      	ldr	r1, [r7, #8]
 80031f4:	f004 fc42 	bl	8007a7c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	68da      	ldr	r2, [r3, #12]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003200:	425b      	negs	r3, r3
 8003202:	441a      	add	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	429a      	cmp	r2, r3
 8003212:	d207      	bcs.n	8003224 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321c:	425b      	negs	r3, r3
 800321e:	441a      	add	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2b02      	cmp	r3, #2
 8003228:	d105      	bne.n	8003236 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d002      	beq.n	8003236 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	3b01      	subs	r3, #1
 8003234:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	1c5a      	adds	r2, r3, #1
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 800323e:	697b      	ldr	r3, [r7, #20]
}
 8003240:	4618      	mov	r0, r3
 8003242:	3718      	adds	r7, #24
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003256:	2b00      	cmp	r3, #0
 8003258:	d018      	beq.n	800328c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	68da      	ldr	r2, [r3, #12]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	441a      	add	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68da      	ldr	r2, [r3, #12]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	429a      	cmp	r2, r3
 8003272:	d303      	bcc.n	800327c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68d9      	ldr	r1, [r3, #12]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003284:	461a      	mov	r2, r3
 8003286:	6838      	ldr	r0, [r7, #0]
 8003288:	f004 fbf8 	bl	8007a7c <memcpy>
    }
}
 800328c:	bf00      	nop
 800328e:	3708      	adds	r7, #8
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800329c:	f001 fc3e 	bl	8004b1c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80032a6:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80032a8:	e011      	b.n	80032ce <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d012      	beq.n	80032d8 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	3324      	adds	r3, #36	@ 0x24
 80032b6:	4618      	mov	r0, r3
 80032b8:	f000 fd22 	bl	8003d00 <xTaskRemoveFromEventList>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80032c2:	f000 fe03 	bl	8003ecc <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80032c6:	7bfb      	ldrb	r3, [r7, #15]
 80032c8:	3b01      	subs	r3, #1
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80032ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	dce9      	bgt.n	80032aa <prvUnlockQueue+0x16>
 80032d6:	e000      	b.n	80032da <prvUnlockQueue+0x46>
                        break;
 80032d8:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	22ff      	movs	r2, #255	@ 0xff
 80032de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80032e2:	f001 fc4d 	bl	8004b80 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80032e6:	f001 fc19 	bl	8004b1c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80032f0:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80032f2:	e011      	b.n	8003318 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d012      	beq.n	8003322 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3310      	adds	r3, #16
 8003300:	4618      	mov	r0, r3
 8003302:	f000 fcfd 	bl	8003d00 <xTaskRemoveFromEventList>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d001      	beq.n	8003310 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800330c:	f000 fdde 	bl	8003ecc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003310:	7bbb      	ldrb	r3, [r7, #14]
 8003312:	3b01      	subs	r3, #1
 8003314:	b2db      	uxtb	r3, r3
 8003316:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003318:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800331c:	2b00      	cmp	r3, #0
 800331e:	dce9      	bgt.n	80032f4 <prvUnlockQueue+0x60>
 8003320:	e000      	b.n	8003324 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8003322:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	22ff      	movs	r2, #255	@ 0xff
 8003328:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800332c:	f001 fc28 	bl	8004b80 <vPortExitCritical>
}
 8003330:	bf00      	nop
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003340:	f001 fbec 	bl	8004b1c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003348:	2b00      	cmp	r3, #0
 800334a:	d102      	bne.n	8003352 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800334c:	2301      	movs	r3, #1
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	e001      	b.n	8003356 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003352:	2300      	movs	r3, #0
 8003354:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003356:	f001 fc13 	bl	8004b80 <vPortExitCritical>

    return xReturn;
 800335a:	68fb      	ldr	r3, [r7, #12]
}
 800335c:	4618      	mov	r0, r3
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}

08003364 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800336c:	f001 fbd6 	bl	8004b1c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003378:	429a      	cmp	r2, r3
 800337a:	d102      	bne.n	8003382 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800337c:	2301      	movs	r3, #1
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	e001      	b.n	8003386 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003386:	f001 fbfb 	bl	8004b80 <vPortExitCritical>

    return xReturn;
 800338a:	68fb      	ldr	r3, [r7, #12]
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800339e:	2300      	movs	r3, #0
 80033a0:	60fb      	str	r3, [r7, #12]
 80033a2:	e01e      	b.n	80033e2 <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80033a4:	4a13      	ldr	r2, [pc, #76]	@ (80033f4 <vQueueAddToRegistry+0x60>)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d115      	bne.n	80033dc <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80033b0:	4910      	ldr	r1, [pc, #64]	@ (80033f4 <vQueueAddToRegistry+0x60>)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 80033ba:	4a0e      	ldr	r2, [pc, #56]	@ (80033f4 <vQueueAddToRegistry+0x60>)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	00db      	lsls	r3, r3, #3
 80033c0:	4413      	add	r3, r2
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f004 f991 	bl	80076f0 <SEGGER_SYSVIEW_ShrinkId>
 80033ce:	4601      	mov	r1, r0
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	461a      	mov	r2, r3
 80033d4:	2071      	movs	r0, #113	@ 0x71
 80033d6:	f003 fba3 	bl	8006b20 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 80033da:	e006      	b.n	80033ea <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	3301      	adds	r3, #1
 80033e0:	60fb      	str	r3, [r7, #12]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2b07      	cmp	r3, #7
 80033e6:	d9dd      	bls.n	80033a4 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 80033e8:	bf00      	nop
 80033ea:	bf00      	nop
 80033ec:	3710      	adds	r7, #16
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	200000cc 	.word	0x200000cc

080033f8 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b086      	sub	sp, #24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003408:	f001 fb88 	bl	8004b1c <vPortEnterCritical>
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003412:	b25b      	sxtb	r3, r3
 8003414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003418:	d103      	bne.n	8003422 <vQueueWaitForMessageRestricted+0x2a>
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003428:	b25b      	sxtb	r3, r3
 800342a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800342e:	d103      	bne.n	8003438 <vQueueWaitForMessageRestricted+0x40>
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003438:	f001 fba2 	bl	8004b80 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003440:	2b00      	cmp	r3, #0
 8003442:	d106      	bne.n	8003452 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	3324      	adds	r3, #36	@ 0x24
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	68b9      	ldr	r1, [r7, #8]
 800344c:	4618      	mov	r0, r3
 800344e:	f000 fc27 	bl	8003ca0 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003452:	6978      	ldr	r0, [r7, #20]
 8003454:	f7ff ff1e 	bl	8003294 <prvUnlockQueue>
    }
 8003458:	bf00      	nop
 800345a:	3718      	adds	r7, #24
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8003460:	b580      	push	{r7, lr}
 8003462:	b08c      	sub	sp, #48	@ 0x30
 8003464:	af04      	add	r7, sp, #16
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	603b      	str	r3, [r7, #0]
 800346c:	4613      	mov	r3, r2
 800346e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003470:	88fb      	ldrh	r3, [r7, #6]
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4618      	mov	r0, r3
 8003476:	f001 fc83 	bl	8004d80 <pvPortMalloc>
 800347a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00e      	beq.n	80034a0 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003482:	2058      	movs	r0, #88	@ 0x58
 8003484:	f001 fc7c 	bl	8004d80 <pvPortMalloc>
 8003488:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d003      	beq.n	8003498 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	631a      	str	r2, [r3, #48]	@ 0x30
 8003496:	e005      	b.n	80034a4 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8003498:	6978      	ldr	r0, [r7, #20]
 800349a:	f001 fd53 	bl	8004f44 <vPortFree>
 800349e:	e001      	b.n	80034a4 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80034a0:	2300      	movs	r3, #0
 80034a2:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d013      	beq.n	80034d2 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80034aa:	88fa      	ldrh	r2, [r7, #6]
 80034ac:	2300      	movs	r3, #0
 80034ae:	9303      	str	r3, [sp, #12]
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	9302      	str	r3, [sp, #8]
 80034b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034b6:	9301      	str	r3, [sp, #4]
 80034b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	68b9      	ldr	r1, [r7, #8]
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f000 f80e 	bl	80034e2 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80034c6:	69f8      	ldr	r0, [r7, #28]
 80034c8:	f000 f8a2 	bl	8003610 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80034cc:	2301      	movs	r3, #1
 80034ce:	61bb      	str	r3, [r7, #24]
 80034d0:	e002      	b.n	80034d8 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80034d2:	f04f 33ff 	mov.w	r3, #4294967295
 80034d6:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80034d8:	69bb      	ldr	r3, [r7, #24]
    }
 80034da:	4618      	mov	r0, r3
 80034dc:	3720      	adds	r7, #32
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b088      	sub	sp, #32
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	60f8      	str	r0, [r7, #12]
 80034ea:	60b9      	str	r1, [r7, #8]
 80034ec:	607a      	str	r2, [r7, #4]
 80034ee:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80034f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	461a      	mov	r2, r3
 80034fa:	21a5      	movs	r1, #165	@ 0xa5
 80034fc:	f004 fa92 	bl	8007a24 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003502:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800350a:	3b01      	subs	r3, #1
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	4413      	add	r3, r2
 8003510:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	f023 0307 	bic.w	r3, r3, #7
 8003518:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	f003 0307 	and.w	r3, r3, #7
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00b      	beq.n	800353c <prvInitialiseNewTask+0x5a>
        __asm volatile
 8003524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003528:	f383 8811 	msr	BASEPRI, r3
 800352c:	f3bf 8f6f 	isb	sy
 8003530:	f3bf 8f4f 	dsb	sy
 8003534:	617b      	str	r3, [r7, #20]
    }
 8003536:	bf00      	nop
 8003538:	bf00      	nop
 800353a:	e7fd      	b.n	8003538 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d01f      	beq.n	8003582 <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003542:	2300      	movs	r3, #0
 8003544:	61fb      	str	r3, [r7, #28]
 8003546:	e012      	b.n	800356e <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	4413      	add	r3, r2
 800354e:	7819      	ldrb	r1, [r3, #0]
 8003550:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	4413      	add	r3, r2
 8003556:	3334      	adds	r3, #52	@ 0x34
 8003558:	460a      	mov	r2, r1
 800355a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800355c:	68ba      	ldr	r2, [r7, #8]
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	4413      	add	r3, r2
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d006      	beq.n	8003576 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	3301      	adds	r3, #1
 800356c:	61fb      	str	r3, [r7, #28]
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	2b09      	cmp	r3, #9
 8003572:	d9e9      	bls.n	8003548 <prvInitialiseNewTask+0x66>
 8003574:	e000      	b.n	8003578 <prvInitialiseNewTask+0x96>
            {
                break;
 8003576:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003580:	e003      	b.n	800358a <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800358a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800358c:	2b04      	cmp	r3, #4
 800358e:	d901      	bls.n	8003594 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003590:	2304      	movs	r3, #4
 8003592:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003596:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003598:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800359a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800359c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800359e:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80035a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035a2:	2200      	movs	r2, #0
 80035a4:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80035a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035a8:	3304      	adds	r3, #4
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7ff f958 	bl	8002860 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80035b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035b2:	3318      	adds	r3, #24
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7ff f953 	bl	8002860 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80035ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035be:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035c2:	f1c3 0205 	rsb	r2, r3, #5
 80035c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80035ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035ce:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80035d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d2:	3350      	adds	r3, #80	@ 0x50
 80035d4:	2204      	movs	r2, #4
 80035d6:	2100      	movs	r1, #0
 80035d8:	4618      	mov	r0, r3
 80035da:	f004 fa23 	bl	8007a24 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80035de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e0:	3354      	adds	r3, #84	@ 0x54
 80035e2:	2201      	movs	r2, #1
 80035e4:	2100      	movs	r1, #0
 80035e6:	4618      	mov	r0, r3
 80035e8:	f004 fa1c 	bl	8007a24 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80035ec:	683a      	ldr	r2, [r7, #0]
 80035ee:	68f9      	ldr	r1, [r7, #12]
 80035f0:	69b8      	ldr	r0, [r7, #24]
 80035f2:	f001 f961 	bl	80048b8 <pxPortInitialiseStack>
 80035f6:	4602      	mov	r2, r0
 80035f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035fa:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80035fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d002      	beq.n	8003608 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003604:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003606:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003608:	bf00      	nop
 800360a:	3720      	adds	r7, #32
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003610:	b5b0      	push	{r4, r5, r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af02      	add	r7, sp, #8
 8003616:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003618:	f001 fa80 	bl	8004b1c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800361c:	4b3b      	ldr	r3, [pc, #236]	@ (800370c <prvAddNewTaskToReadyList+0xfc>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	3301      	adds	r3, #1
 8003622:	4a3a      	ldr	r2, [pc, #232]	@ (800370c <prvAddNewTaskToReadyList+0xfc>)
 8003624:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8003626:	4b3a      	ldr	r3, [pc, #232]	@ (8003710 <prvAddNewTaskToReadyList+0x100>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d109      	bne.n	8003642 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800362e:	4a38      	ldr	r2, [pc, #224]	@ (8003710 <prvAddNewTaskToReadyList+0x100>)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003634:	4b35      	ldr	r3, [pc, #212]	@ (800370c <prvAddNewTaskToReadyList+0xfc>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d110      	bne.n	800365e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800363c:	f000 fc6c 	bl	8003f18 <prvInitialiseTaskLists>
 8003640:	e00d      	b.n	800365e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8003642:	4b34      	ldr	r3, [pc, #208]	@ (8003714 <prvAddNewTaskToReadyList+0x104>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d109      	bne.n	800365e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800364a:	4b31      	ldr	r3, [pc, #196]	@ (8003710 <prvAddNewTaskToReadyList+0x100>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003654:	429a      	cmp	r2, r3
 8003656:	d802      	bhi.n	800365e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003658:	4a2d      	ldr	r2, [pc, #180]	@ (8003710 <prvAddNewTaskToReadyList+0x100>)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800365e:	4b2e      	ldr	r3, [pc, #184]	@ (8003718 <prvAddNewTaskToReadyList+0x108>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	3301      	adds	r3, #1
 8003664:	4a2c      	ldr	r2, [pc, #176]	@ (8003718 <prvAddNewTaskToReadyList+0x108>)
 8003666:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003668:	4b2b      	ldr	r3, [pc, #172]	@ (8003718 <prvAddNewTaskToReadyList+0x108>)
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d016      	beq.n	80036a4 <prvAddNewTaskToReadyList+0x94>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4618      	mov	r0, r3
 800367a:	f003 ff13 	bl	80074a4 <SEGGER_SYSVIEW_OnTaskCreate>
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368e:	461d      	mov	r5, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	461c      	mov	r4, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369a:	1ae3      	subs	r3, r4, r3
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	462b      	mov	r3, r5
 80036a0:	f001 fe20 	bl	80052e4 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f003 ff80 	bl	80075ac <SEGGER_SYSVIEW_OnTaskStartReady>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b0:	2201      	movs	r2, #1
 80036b2:	409a      	lsls	r2, r3
 80036b4:	4b19      	ldr	r3, [pc, #100]	@ (800371c <prvAddNewTaskToReadyList+0x10c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	4a18      	ldr	r2, [pc, #96]	@ (800371c <prvAddNewTaskToReadyList+0x10c>)
 80036bc:	6013      	str	r3, [r2, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c2:	4613      	mov	r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	4413      	add	r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	4a15      	ldr	r2, [pc, #84]	@ (8003720 <prvAddNewTaskToReadyList+0x110>)
 80036cc:	441a      	add	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3304      	adds	r3, #4
 80036d2:	4619      	mov	r1, r3
 80036d4:	4610      	mov	r0, r2
 80036d6:	f7ff f8d0 	bl	800287a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80036da:	f001 fa51 	bl	8004b80 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80036de:	4b0d      	ldr	r3, [pc, #52]	@ (8003714 <prvAddNewTaskToReadyList+0x104>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00e      	beq.n	8003704 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80036e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003710 <prvAddNewTaskToReadyList+0x100>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d207      	bcs.n	8003704 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80036f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003724 <prvAddNewTaskToReadyList+0x114>)
 80036f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	f3bf 8f4f 	dsb	sy
 8003700:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003704:	bf00      	nop
 8003706:	3708      	adds	r7, #8
 8003708:	46bd      	mov	sp, r7
 800370a:	bdb0      	pop	{r4, r5, r7, pc}
 800370c:	200001e4 	.word	0x200001e4
 8003710:	2000010c 	.word	0x2000010c
 8003714:	200001f0 	.word	0x200001f0
 8003718:	20000200 	.word	0x20000200
 800371c:	200001ec 	.word	0x200001ec
 8003720:	20000110 	.word	0x20000110
 8003724:	e000ed04 	.word	0xe000ed04

08003728 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8003730:	2300      	movs	r3, #0
 8003732:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d01c      	beq.n	8003774 <vTaskDelay+0x4c>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 800373a:	4b16      	ldr	r3, [pc, #88]	@ (8003794 <vTaskDelay+0x6c>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00b      	beq.n	800375a <vTaskDelay+0x32>
        __asm volatile
 8003742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003746:	f383 8811 	msr	BASEPRI, r3
 800374a:	f3bf 8f6f 	isb	sy
 800374e:	f3bf 8f4f 	dsb	sy
 8003752:	60bb      	str	r3, [r7, #8]
    }
 8003754:	bf00      	nop
 8003756:	bf00      	nop
 8003758:	e7fd      	b.n	8003756 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 800375a:	f000 f881 	bl	8003860 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 800375e:	6879      	ldr	r1, [r7, #4]
 8003760:	2023      	movs	r0, #35	@ 0x23
 8003762:	f003 f9a1 	bl	8006aa8 <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003766:	2100      	movs	r1, #0
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f000 fd0f 	bl	800418c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800376e:	f000 f885 	bl	800387c <xTaskResumeAll>
 8003772:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d107      	bne.n	800378a <vTaskDelay+0x62>
        {
            portYIELD_WITHIN_API();
 800377a:	4b07      	ldr	r3, [pc, #28]	@ (8003798 <vTaskDelay+0x70>)
 800377c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003780:	601a      	str	r2, [r3, #0]
 8003782:	f3bf 8f4f 	dsb	sy
 8003786:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800378a:	bf00      	nop
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	2000020c 	.word	0x2000020c
 8003798:	e000ed04 	.word	0xe000ed04

0800379c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80037a2:	4b27      	ldr	r3, [pc, #156]	@ (8003840 <vTaskStartScheduler+0xa4>)
 80037a4:	9301      	str	r3, [sp, #4]
 80037a6:	2300      	movs	r3, #0
 80037a8:	9300      	str	r3, [sp, #0]
 80037aa:	2300      	movs	r3, #0
 80037ac:	2282      	movs	r2, #130	@ 0x82
 80037ae:	4925      	ldr	r1, [pc, #148]	@ (8003844 <vTaskStartScheduler+0xa8>)
 80037b0:	4825      	ldr	r0, [pc, #148]	@ (8003848 <vTaskStartScheduler+0xac>)
 80037b2:	f7ff fe55 	bl	8003460 <xTaskCreate>
 80037b6:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d102      	bne.n	80037c4 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 80037be:	f000 fd5d 	bl	800427c <xTimerCreateTimerTask>
 80037c2:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d124      	bne.n	8003814 <vTaskStartScheduler+0x78>
        __asm volatile
 80037ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ce:	f383 8811 	msr	BASEPRI, r3
 80037d2:	f3bf 8f6f 	isb	sy
 80037d6:	f3bf 8f4f 	dsb	sy
 80037da:	60bb      	str	r3, [r7, #8]
    }
 80037dc:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80037de:	4b1b      	ldr	r3, [pc, #108]	@ (800384c <vTaskStartScheduler+0xb0>)
 80037e0:	f04f 32ff 	mov.w	r2, #4294967295
 80037e4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80037e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003850 <vTaskStartScheduler+0xb4>)
 80037e8:	2201      	movs	r2, #1
 80037ea:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80037ec:	4b19      	ldr	r3, [pc, #100]	@ (8003854 <vTaskStartScheduler+0xb8>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80037f2:	4b19      	ldr	r3, [pc, #100]	@ (8003858 <vTaskStartScheduler+0xbc>)
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	4b12      	ldr	r3, [pc, #72]	@ (8003840 <vTaskStartScheduler+0xa4>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d102      	bne.n	8003804 <vTaskStartScheduler+0x68>
 80037fe:	f003 fe35 	bl	800746c <SEGGER_SYSVIEW_OnIdle>
 8003802:	e004      	b.n	800380e <vTaskStartScheduler+0x72>
 8003804:	4b14      	ldr	r3, [pc, #80]	@ (8003858 <vTaskStartScheduler+0xbc>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4618      	mov	r0, r3
 800380a:	f003 fe8d 	bl	8007528 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800380e:	f001 f8e1 	bl	80049d4 <xPortStartScheduler>
 8003812:	e00f      	b.n	8003834 <vTaskStartScheduler+0x98>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800381a:	d10b      	bne.n	8003834 <vTaskStartScheduler+0x98>
        __asm volatile
 800381c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003820:	f383 8811 	msr	BASEPRI, r3
 8003824:	f3bf 8f6f 	isb	sy
 8003828:	f3bf 8f4f 	dsb	sy
 800382c:	607b      	str	r3, [r7, #4]
    }
 800382e:	bf00      	nop
 8003830:	bf00      	nop
 8003832:	e7fd      	b.n	8003830 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003834:	4b09      	ldr	r3, [pc, #36]	@ (800385c <vTaskStartScheduler+0xc0>)
 8003836:	681b      	ldr	r3, [r3, #0]
}
 8003838:	bf00      	nop
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	20000208 	.word	0x20000208
 8003844:	08007b4c 	.word	0x08007b4c
 8003848:	08003ee5 	.word	0x08003ee5
 800384c:	20000204 	.word	0x20000204
 8003850:	200001f0 	.word	0x200001f0
 8003854:	200001e8 	.word	0x200001e8
 8003858:	2000010c 	.word	0x2000010c
 800385c:	2000000c 	.word	0x2000000c

08003860 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003864:	4b04      	ldr	r3, [pc, #16]	@ (8003878 <vTaskSuspendAll+0x18>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	3301      	adds	r3, #1
 800386a:	4a03      	ldr	r2, [pc, #12]	@ (8003878 <vTaskSuspendAll+0x18>)
 800386c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800386e:	bf00      	nop
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	2000020c 	.word	0x2000020c

0800387c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003882:	2300      	movs	r3, #0
 8003884:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003886:	2300      	movs	r3, #0
 8003888:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800388a:	4b44      	ldr	r3, [pc, #272]	@ (800399c <xTaskResumeAll+0x120>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10b      	bne.n	80038aa <xTaskResumeAll+0x2e>
        __asm volatile
 8003892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003896:	f383 8811 	msr	BASEPRI, r3
 800389a:	f3bf 8f6f 	isb	sy
 800389e:	f3bf 8f4f 	dsb	sy
 80038a2:	603b      	str	r3, [r7, #0]
    }
 80038a4:	bf00      	nop
 80038a6:	bf00      	nop
 80038a8:	e7fd      	b.n	80038a6 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80038aa:	f001 f937 	bl	8004b1c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80038ae:	4b3b      	ldr	r3, [pc, #236]	@ (800399c <xTaskResumeAll+0x120>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	3b01      	subs	r3, #1
 80038b4:	4a39      	ldr	r2, [pc, #228]	@ (800399c <xTaskResumeAll+0x120>)
 80038b6:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038b8:	4b38      	ldr	r3, [pc, #224]	@ (800399c <xTaskResumeAll+0x120>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d165      	bne.n	800398c <xTaskResumeAll+0x110>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80038c0:	4b37      	ldr	r3, [pc, #220]	@ (80039a0 <xTaskResumeAll+0x124>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d061      	beq.n	800398c <xTaskResumeAll+0x110>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038c8:	e032      	b.n	8003930 <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038ca:	4b36      	ldr	r3, [pc, #216]	@ (80039a4 <xTaskResumeAll+0x128>)
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	3318      	adds	r3, #24
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff f82c 	bl	8002934 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	3304      	adds	r3, #4
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff f827 	bl	8002934 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	4618      	mov	r0, r3
 80038ea:	f003 fe5f 	bl	80075ac <SEGGER_SYSVIEW_OnTaskStartReady>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f2:	2201      	movs	r2, #1
 80038f4:	409a      	lsls	r2, r3
 80038f6:	4b2c      	ldr	r3, [pc, #176]	@ (80039a8 <xTaskResumeAll+0x12c>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	4a2a      	ldr	r2, [pc, #168]	@ (80039a8 <xTaskResumeAll+0x12c>)
 80038fe:	6013      	str	r3, [r2, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003904:	4613      	mov	r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	4a27      	ldr	r2, [pc, #156]	@ (80039ac <xTaskResumeAll+0x130>)
 800390e:	441a      	add	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	3304      	adds	r3, #4
 8003914:	4619      	mov	r1, r3
 8003916:	4610      	mov	r0, r2
 8003918:	f7fe ffaf 	bl	800287a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003920:	4b23      	ldr	r3, [pc, #140]	@ (80039b0 <xTaskResumeAll+0x134>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003926:	429a      	cmp	r2, r3
 8003928:	d302      	bcc.n	8003930 <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 800392a:	4b22      	ldr	r3, [pc, #136]	@ (80039b4 <xTaskResumeAll+0x138>)
 800392c:	2201      	movs	r2, #1
 800392e:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003930:	4b1c      	ldr	r3, [pc, #112]	@ (80039a4 <xTaskResumeAll+0x128>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1c8      	bne.n	80038ca <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800393e:	f000 fb69 	bl	8004014 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003942:	4b1d      	ldr	r3, [pc, #116]	@ (80039b8 <xTaskResumeAll+0x13c>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d010      	beq.n	8003970 <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800394e:	f000 f859 	bl	8003a04 <xTaskIncrementTick>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d002      	beq.n	800395e <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 8003958:	4b16      	ldr	r3, [pc, #88]	@ (80039b4 <xTaskResumeAll+0x138>)
 800395a:	2201      	movs	r2, #1
 800395c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	3b01      	subs	r3, #1
 8003962:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1f1      	bne.n	800394e <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 800396a:	4b13      	ldr	r3, [pc, #76]	@ (80039b8 <xTaskResumeAll+0x13c>)
 800396c:	2200      	movs	r2, #0
 800396e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003970:	4b10      	ldr	r3, [pc, #64]	@ (80039b4 <xTaskResumeAll+0x138>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d009      	beq.n	800398c <xTaskResumeAll+0x110>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003978:	2301      	movs	r3, #1
 800397a:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800397c:	4b0f      	ldr	r3, [pc, #60]	@ (80039bc <xTaskResumeAll+0x140>)
 800397e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	f3bf 8f4f 	dsb	sy
 8003988:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800398c:	f001 f8f8 	bl	8004b80 <vPortExitCritical>

    return xAlreadyYielded;
 8003990:	68bb      	ldr	r3, [r7, #8]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	2000020c 	.word	0x2000020c
 80039a0:	200001e4 	.word	0x200001e4
 80039a4:	200001a4 	.word	0x200001a4
 80039a8:	200001ec 	.word	0x200001ec
 80039ac:	20000110 	.word	0x20000110
 80039b0:	2000010c 	.word	0x2000010c
 80039b4:	200001f8 	.word	0x200001f8
 80039b8:	200001f4 	.word	0x200001f4
 80039bc:	e000ed04 	.word	0xe000ed04

080039c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80039c6:	4b05      	ldr	r3, [pc, #20]	@ (80039dc <xTaskGetTickCount+0x1c>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80039cc:	687b      	ldr	r3, [r7, #4]
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	370c      	adds	r7, #12
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	200001e8 	.word	0x200001e8

080039e0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80039e6:	f001 f989 	bl	8004cfc <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80039ea:	2300      	movs	r3, #0
 80039ec:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80039ee:	4b04      	ldr	r3, [pc, #16]	@ (8003a00 <xTaskGetTickCountFromISR+0x20>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80039f4:	683b      	ldr	r3, [r7, #0]
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	200001e8 	.word	0x200001e8

08003a04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b086      	sub	sp, #24
 8003a08:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a0e:	4b51      	ldr	r3, [pc, #324]	@ (8003b54 <xTaskIncrementTick+0x150>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f040 8093 	bne.w	8003b3e <xTaskIncrementTick+0x13a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003a18:	4b4f      	ldr	r3, [pc, #316]	@ (8003b58 <xTaskIncrementTick+0x154>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003a20:	4a4d      	ldr	r2, [pc, #308]	@ (8003b58 <xTaskIncrementTick+0x154>)
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d121      	bne.n	8003a70 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8003a2c:	4b4b      	ldr	r3, [pc, #300]	@ (8003b5c <xTaskIncrementTick+0x158>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00b      	beq.n	8003a4e <xTaskIncrementTick+0x4a>
        __asm volatile
 8003a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a3a:	f383 8811 	msr	BASEPRI, r3
 8003a3e:	f3bf 8f6f 	isb	sy
 8003a42:	f3bf 8f4f 	dsb	sy
 8003a46:	603b      	str	r3, [r7, #0]
    }
 8003a48:	bf00      	nop
 8003a4a:	bf00      	nop
 8003a4c:	e7fd      	b.n	8003a4a <xTaskIncrementTick+0x46>
 8003a4e:	4b43      	ldr	r3, [pc, #268]	@ (8003b5c <xTaskIncrementTick+0x158>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	60fb      	str	r3, [r7, #12]
 8003a54:	4b42      	ldr	r3, [pc, #264]	@ (8003b60 <xTaskIncrementTick+0x15c>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a40      	ldr	r2, [pc, #256]	@ (8003b5c <xTaskIncrementTick+0x158>)
 8003a5a:	6013      	str	r3, [r2, #0]
 8003a5c:	4a40      	ldr	r2, [pc, #256]	@ (8003b60 <xTaskIncrementTick+0x15c>)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6013      	str	r3, [r2, #0]
 8003a62:	4b40      	ldr	r3, [pc, #256]	@ (8003b64 <xTaskIncrementTick+0x160>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	3301      	adds	r3, #1
 8003a68:	4a3e      	ldr	r2, [pc, #248]	@ (8003b64 <xTaskIncrementTick+0x160>)
 8003a6a:	6013      	str	r3, [r2, #0]
 8003a6c:	f000 fad2 	bl	8004014 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003a70:	4b3d      	ldr	r3, [pc, #244]	@ (8003b68 <xTaskIncrementTick+0x164>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	693a      	ldr	r2, [r7, #16]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d34c      	bcc.n	8003b14 <xTaskIncrementTick+0x110>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a7a:	4b38      	ldr	r3, [pc, #224]	@ (8003b5c <xTaskIncrementTick+0x158>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d104      	bne.n	8003a8e <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a84:	4b38      	ldr	r3, [pc, #224]	@ (8003b68 <xTaskIncrementTick+0x164>)
 8003a86:	f04f 32ff 	mov.w	r2, #4294967295
 8003a8a:	601a      	str	r2, [r3, #0]
                    break;
 8003a8c:	e042      	b.n	8003b14 <xTaskIncrementTick+0x110>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a8e:	4b33      	ldr	r3, [pc, #204]	@ (8003b5c <xTaskIncrementTick+0x158>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d203      	bcs.n	8003aae <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003aa6:	4a30      	ldr	r2, [pc, #192]	@ (8003b68 <xTaskIncrementTick+0x164>)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003aac:	e032      	b.n	8003b14 <xTaskIncrementTick+0x110>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	3304      	adds	r3, #4
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7fe ff3e 	bl	8002934 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d004      	beq.n	8003aca <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	3318      	adds	r3, #24
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7fe ff35 	bl	8002934 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f003 fd6d 	bl	80075ac <SEGGER_SYSVIEW_OnTaskStartReady>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	409a      	lsls	r2, r3
 8003ada:	4b24      	ldr	r3, [pc, #144]	@ (8003b6c <xTaskIncrementTick+0x168>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	4a22      	ldr	r2, [pc, #136]	@ (8003b6c <xTaskIncrementTick+0x168>)
 8003ae2:	6013      	str	r3, [r2, #0]
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ae8:	4613      	mov	r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	4413      	add	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	4a1f      	ldr	r2, [pc, #124]	@ (8003b70 <xTaskIncrementTick+0x16c>)
 8003af2:	441a      	add	r2, r3
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	3304      	adds	r3, #4
 8003af8:	4619      	mov	r1, r3
 8003afa:	4610      	mov	r0, r2
 8003afc:	f7fe febd 	bl	800287a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b04:	4b1b      	ldr	r3, [pc, #108]	@ (8003b74 <xTaskIncrementTick+0x170>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d3b5      	bcc.n	8003a7a <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b12:	e7b2      	b.n	8003a7a <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003b14:	4b17      	ldr	r3, [pc, #92]	@ (8003b74 <xTaskIncrementTick+0x170>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b1a:	4915      	ldr	r1, [pc, #84]	@ (8003b70 <xTaskIncrementTick+0x16c>)
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	4413      	add	r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	440b      	add	r3, r1
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d901      	bls.n	8003b30 <xTaskIncrementTick+0x12c>
                {
                    xSwitchRequired = pdTRUE;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8003b30:	4b11      	ldr	r3, [pc, #68]	@ (8003b78 <xTaskIncrementTick+0x174>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d007      	beq.n	8003b48 <xTaskIncrementTick+0x144>
                {
                    xSwitchRequired = pdTRUE;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	617b      	str	r3, [r7, #20]
 8003b3c:	e004      	b.n	8003b48 <xTaskIncrementTick+0x144>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8003b7c <xTaskIncrementTick+0x178>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	3301      	adds	r3, #1
 8003b44:	4a0d      	ldr	r2, [pc, #52]	@ (8003b7c <xTaskIncrementTick+0x178>)
 8003b46:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003b48:	697b      	ldr	r3, [r7, #20]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3718      	adds	r7, #24
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	2000020c 	.word	0x2000020c
 8003b58:	200001e8 	.word	0x200001e8
 8003b5c:	2000019c 	.word	0x2000019c
 8003b60:	200001a0 	.word	0x200001a0
 8003b64:	200001fc 	.word	0x200001fc
 8003b68:	20000204 	.word	0x20000204
 8003b6c:	200001ec 	.word	0x200001ec
 8003b70:	20000110 	.word	0x20000110
 8003b74:	2000010c 	.word	0x2000010c
 8003b78:	200001f8 	.word	0x200001f8
 8003b7c:	200001f4 	.word	0x200001f4

08003b80 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b86:	4b2d      	ldr	r3, [pc, #180]	@ (8003c3c <vTaskSwitchContext+0xbc>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003b8e:	4b2c      	ldr	r3, [pc, #176]	@ (8003c40 <vTaskSwitchContext+0xc0>)
 8003b90:	2201      	movs	r2, #1
 8003b92:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003b94:	e04e      	b.n	8003c34 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 8003b96:	4b2a      	ldr	r3, [pc, #168]	@ (8003c40 <vTaskSwitchContext+0xc0>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b9c:	4b29      	ldr	r3, [pc, #164]	@ (8003c44 <vTaskSwitchContext+0xc4>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	fab3 f383 	clz	r3, r3
 8003ba8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003baa:	7afb      	ldrb	r3, [r7, #11]
 8003bac:	f1c3 031f 	rsb	r3, r3, #31
 8003bb0:	617b      	str	r3, [r7, #20]
 8003bb2:	4925      	ldr	r1, [pc, #148]	@ (8003c48 <vTaskSwitchContext+0xc8>)
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	4413      	add	r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10b      	bne.n	8003bde <vTaskSwitchContext+0x5e>
        __asm volatile
 8003bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bca:	f383 8811 	msr	BASEPRI, r3
 8003bce:	f3bf 8f6f 	isb	sy
 8003bd2:	f3bf 8f4f 	dsb	sy
 8003bd6:	607b      	str	r3, [r7, #4]
    }
 8003bd8:	bf00      	nop
 8003bda:	bf00      	nop
 8003bdc:	e7fd      	b.n	8003bda <vTaskSwitchContext+0x5a>
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	4613      	mov	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	4413      	add	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4a17      	ldr	r2, [pc, #92]	@ (8003c48 <vTaskSwitchContext+0xc8>)
 8003bea:	4413      	add	r3, r2
 8003bec:	613b      	str	r3, [r7, #16]
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	605a      	str	r2, [r3, #4]
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	3308      	adds	r3, #8
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d104      	bne.n	8003c0e <vTaskSwitchContext+0x8e>
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	605a      	str	r2, [r3, #4]
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	4a0d      	ldr	r2, [pc, #52]	@ (8003c4c <vTaskSwitchContext+0xcc>)
 8003c16:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8003c18:	4b0c      	ldr	r3, [pc, #48]	@ (8003c4c <vTaskSwitchContext+0xcc>)
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c50 <vTaskSwitchContext+0xd0>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d102      	bne.n	8003c2a <vTaskSwitchContext+0xaa>
 8003c24:	f003 fc22 	bl	800746c <SEGGER_SYSVIEW_OnIdle>
}
 8003c28:	e004      	b.n	8003c34 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 8003c2a:	4b08      	ldr	r3, [pc, #32]	@ (8003c4c <vTaskSwitchContext+0xcc>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f003 fc7a 	bl	8007528 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8003c34:	bf00      	nop
 8003c36:	3718      	adds	r7, #24
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	2000020c 	.word	0x2000020c
 8003c40:	200001f8 	.word	0x200001f8
 8003c44:	200001ec 	.word	0x200001ec
 8003c48:	20000110 	.word	0x20000110
 8003c4c:	2000010c 	.word	0x2000010c
 8003c50:	20000208 	.word	0x20000208

08003c54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d10b      	bne.n	8003c7c <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8003c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c68:	f383 8811 	msr	BASEPRI, r3
 8003c6c:	f3bf 8f6f 	isb	sy
 8003c70:	f3bf 8f4f 	dsb	sy
 8003c74:	60fb      	str	r3, [r7, #12]
    }
 8003c76:	bf00      	nop
 8003c78:	bf00      	nop
 8003c7a:	e7fd      	b.n	8003c78 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c7c:	4b07      	ldr	r3, [pc, #28]	@ (8003c9c <vTaskPlaceOnEventList+0x48>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	3318      	adds	r3, #24
 8003c82:	4619      	mov	r1, r3
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f7fe fe1c 	bl	80028c2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	6838      	ldr	r0, [r7, #0]
 8003c8e:	f000 fa7d 	bl	800418c <prvAddCurrentTaskToDelayedList>
}
 8003c92:	bf00      	nop
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	2000010c 	.word	0x2000010c

08003ca0 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10b      	bne.n	8003cca <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8003cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb6:	f383 8811 	msr	BASEPRI, r3
 8003cba:	f3bf 8f6f 	isb	sy
 8003cbe:	f3bf 8f4f 	dsb	sy
 8003cc2:	617b      	str	r3, [r7, #20]
    }
 8003cc4:	bf00      	nop
 8003cc6:	bf00      	nop
 8003cc8:	e7fd      	b.n	8003cc6 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003cca:	4b0c      	ldr	r3, [pc, #48]	@ (8003cfc <vTaskPlaceOnEventListRestricted+0x5c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	3318      	adds	r3, #24
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f7fe fdd1 	bl	800287a <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d002      	beq.n	8003ce4 <vTaskPlaceOnEventListRestricted+0x44>
        {
            xTicksToWait = portMAX_DELAY;
 8003cde:	f04f 33ff 	mov.w	r3, #4294967295
 8003ce2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003ce4:	2024      	movs	r0, #36	@ 0x24
 8003ce6:	f002 fec1 	bl	8006a6c <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	68b8      	ldr	r0, [r7, #8]
 8003cee:	f000 fa4d 	bl	800418c <prvAddCurrentTaskToDelayedList>
    }
 8003cf2:	bf00      	nop
 8003cf4:	3718      	adds	r7, #24
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	2000010c 	.word	0x2000010c

08003d00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10b      	bne.n	8003d2e <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8003d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d1a:	f383 8811 	msr	BASEPRI, r3
 8003d1e:	f3bf 8f6f 	isb	sy
 8003d22:	f3bf 8f4f 	dsb	sy
 8003d26:	60fb      	str	r3, [r7, #12]
    }
 8003d28:	bf00      	nop
 8003d2a:	bf00      	nop
 8003d2c:	e7fd      	b.n	8003d2a <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	3318      	adds	r3, #24
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fe fdfe 	bl	8002934 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d38:	4b1f      	ldr	r3, [pc, #124]	@ (8003db8 <xTaskRemoveFromEventList+0xb8>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d120      	bne.n	8003d82 <xTaskRemoveFromEventList+0x82>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	3304      	adds	r3, #4
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7fe fdf5 	bl	8002934 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f003 fc2d 	bl	80075ac <SEGGER_SYSVIEW_OnTaskStartReady>
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d56:	2201      	movs	r2, #1
 8003d58:	409a      	lsls	r2, r3
 8003d5a:	4b18      	ldr	r3, [pc, #96]	@ (8003dbc <xTaskRemoveFromEventList+0xbc>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	4a16      	ldr	r2, [pc, #88]	@ (8003dbc <xTaskRemoveFromEventList+0xbc>)
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d68:	4613      	mov	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4413      	add	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4a13      	ldr	r2, [pc, #76]	@ (8003dc0 <xTaskRemoveFromEventList+0xc0>)
 8003d72:	441a      	add	r2, r3
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	3304      	adds	r3, #4
 8003d78:	4619      	mov	r1, r3
 8003d7a:	4610      	mov	r0, r2
 8003d7c:	f7fe fd7d 	bl	800287a <vListInsertEnd>
 8003d80:	e005      	b.n	8003d8e <xTaskRemoveFromEventList+0x8e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	3318      	adds	r3, #24
 8003d86:	4619      	mov	r1, r3
 8003d88:	480e      	ldr	r0, [pc, #56]	@ (8003dc4 <xTaskRemoveFromEventList+0xc4>)
 8003d8a:	f7fe fd76 	bl	800287a <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d92:	4b0d      	ldr	r3, [pc, #52]	@ (8003dc8 <xTaskRemoveFromEventList+0xc8>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d905      	bls.n	8003da8 <xTaskRemoveFromEventList+0xa8>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003da0:	4b0a      	ldr	r3, [pc, #40]	@ (8003dcc <xTaskRemoveFromEventList+0xcc>)
 8003da2:	2201      	movs	r2, #1
 8003da4:	601a      	str	r2, [r3, #0]
 8003da6:	e001      	b.n	8003dac <xTaskRemoveFromEventList+0xac>
    }
    else
    {
        xReturn = pdFALSE;
 8003da8:	2300      	movs	r3, #0
 8003daa:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003dac:	697b      	ldr	r3, [r7, #20]
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3718      	adds	r7, #24
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	2000020c 	.word	0x2000020c
 8003dbc:	200001ec 	.word	0x200001ec
 8003dc0:	20000110 	.word	0x20000110
 8003dc4:	200001a4 	.word	0x200001a4
 8003dc8:	2000010c 	.word	0x2000010c
 8003dcc:	200001f8 	.word	0x200001f8

08003dd0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003dd8:	4b06      	ldr	r3, [pc, #24]	@ (8003df4 <vTaskInternalSetTimeOutState+0x24>)
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003de0:	4b05      	ldr	r3, [pc, #20]	@ (8003df8 <vTaskInternalSetTimeOutState+0x28>)
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	605a      	str	r2, [r3, #4]
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	200001fc 	.word	0x200001fc
 8003df8:	200001e8 	.word	0x200001e8

08003dfc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b088      	sub	sp, #32
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10b      	bne.n	8003e24 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8003e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e10:	f383 8811 	msr	BASEPRI, r3
 8003e14:	f3bf 8f6f 	isb	sy
 8003e18:	f3bf 8f4f 	dsb	sy
 8003e1c:	613b      	str	r3, [r7, #16]
    }
 8003e1e:	bf00      	nop
 8003e20:	bf00      	nop
 8003e22:	e7fd      	b.n	8003e20 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10b      	bne.n	8003e42 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8003e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e2e:	f383 8811 	msr	BASEPRI, r3
 8003e32:	f3bf 8f6f 	isb	sy
 8003e36:	f3bf 8f4f 	dsb	sy
 8003e3a:	60fb      	str	r3, [r7, #12]
    }
 8003e3c:	bf00      	nop
 8003e3e:	bf00      	nop
 8003e40:	e7fd      	b.n	8003e3e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8003e42:	f000 fe6b 	bl	8004b1c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003e46:	4b1f      	ldr	r3, [pc, #124]	@ (8003ec4 <xTaskCheckForTimeOut+0xc8>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e5e:	d102      	bne.n	8003e66 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003e60:	2300      	movs	r3, #0
 8003e62:	61fb      	str	r3, [r7, #28]
 8003e64:	e026      	b.n	8003eb4 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	4b17      	ldr	r3, [pc, #92]	@ (8003ec8 <xTaskCheckForTimeOut+0xcc>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d00a      	beq.n	8003e88 <xTaskCheckForTimeOut+0x8c>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d305      	bcc.n	8003e88 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	2200      	movs	r2, #0
 8003e84:	601a      	str	r2, [r3, #0]
 8003e86:	e015      	b.n	8003eb4 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d20b      	bcs.n	8003eaa <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	1ad2      	subs	r2, r2, r3
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f7ff ff96 	bl	8003dd0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	61fb      	str	r3, [r7, #28]
 8003ea8:	e004      	b.n	8003eb4 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003eb4:	f000 fe64 	bl	8004b80 <vPortExitCritical>

    return xReturn;
 8003eb8:	69fb      	ldr	r3, [r7, #28]
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3720      	adds	r7, #32
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	200001e8 	.word	0x200001e8
 8003ec8:	200001fc 	.word	0x200001fc

08003ecc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003ed0:	4b03      	ldr	r3, [pc, #12]	@ (8003ee0 <vTaskMissedYield+0x14>)
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	601a      	str	r2, [r3, #0]
}
 8003ed6:	bf00      	nop
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	200001f8 	.word	0x200001f8

08003ee4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003eec:	f000 f854 	bl	8003f98 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003ef0:	4b07      	ldr	r3, [pc, #28]	@ (8003f10 <prvIdleTask+0x2c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d907      	bls.n	8003f08 <prvIdleTask+0x24>
                {
                    taskYIELD();
 8003ef8:	4b06      	ldr	r3, [pc, #24]	@ (8003f14 <prvIdleTask+0x30>)
 8003efa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003efe:	601a      	str	r2, [r3, #0]
 8003f00:	f3bf 8f4f 	dsb	sy
 8003f04:	f3bf 8f6f 	isb	sy
                /* Call the user defined function from within the idle task.  This
                 * allows the application designer to add background functionality
                 * without the overhead of a separate task.
                 * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
                 * CALL A FUNCTION THAT MIGHT BLOCK. */
                vApplicationIdleHook();
 8003f08:	f7fc fdea 	bl	8000ae0 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8003f0c:	e7ee      	b.n	8003eec <prvIdleTask+0x8>
 8003f0e:	bf00      	nop
 8003f10:	20000110 	.word	0x20000110
 8003f14:	e000ed04 	.word	0xe000ed04

08003f18 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003f1e:	2300      	movs	r3, #0
 8003f20:	607b      	str	r3, [r7, #4]
 8003f22:	e00c      	b.n	8003f3e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	4613      	mov	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4a12      	ldr	r2, [pc, #72]	@ (8003f78 <prvInitialiseTaskLists+0x60>)
 8003f30:	4413      	add	r3, r2
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe fc74 	bl	8002820 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	607b      	str	r3, [r7, #4]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b04      	cmp	r3, #4
 8003f42:	d9ef      	bls.n	8003f24 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003f44:	480d      	ldr	r0, [pc, #52]	@ (8003f7c <prvInitialiseTaskLists+0x64>)
 8003f46:	f7fe fc6b 	bl	8002820 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003f4a:	480d      	ldr	r0, [pc, #52]	@ (8003f80 <prvInitialiseTaskLists+0x68>)
 8003f4c:	f7fe fc68 	bl	8002820 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003f50:	480c      	ldr	r0, [pc, #48]	@ (8003f84 <prvInitialiseTaskLists+0x6c>)
 8003f52:	f7fe fc65 	bl	8002820 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003f56:	480c      	ldr	r0, [pc, #48]	@ (8003f88 <prvInitialiseTaskLists+0x70>)
 8003f58:	f7fe fc62 	bl	8002820 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003f5c:	480b      	ldr	r0, [pc, #44]	@ (8003f8c <prvInitialiseTaskLists+0x74>)
 8003f5e:	f7fe fc5f 	bl	8002820 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003f62:	4b0b      	ldr	r3, [pc, #44]	@ (8003f90 <prvInitialiseTaskLists+0x78>)
 8003f64:	4a05      	ldr	r2, [pc, #20]	@ (8003f7c <prvInitialiseTaskLists+0x64>)
 8003f66:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003f68:	4b0a      	ldr	r3, [pc, #40]	@ (8003f94 <prvInitialiseTaskLists+0x7c>)
 8003f6a:	4a05      	ldr	r2, [pc, #20]	@ (8003f80 <prvInitialiseTaskLists+0x68>)
 8003f6c:	601a      	str	r2, [r3, #0]
}
 8003f6e:	bf00      	nop
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	20000110 	.word	0x20000110
 8003f7c:	20000174 	.word	0x20000174
 8003f80:	20000188 	.word	0x20000188
 8003f84:	200001a4 	.word	0x200001a4
 8003f88:	200001b8 	.word	0x200001b8
 8003f8c:	200001d0 	.word	0x200001d0
 8003f90:	2000019c 	.word	0x2000019c
 8003f94:	200001a0 	.word	0x200001a0

08003f98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f9e:	e019      	b.n	8003fd4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003fa0:	f000 fdbc 	bl	8004b1c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fa4:	4b10      	ldr	r3, [pc, #64]	@ (8003fe8 <prvCheckTasksWaitingTermination+0x50>)
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3304      	adds	r3, #4
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7fe fcbf 	bl	8002934 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003fec <prvCheckTasksWaitingTermination+0x54>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	4a0b      	ldr	r2, [pc, #44]	@ (8003fec <prvCheckTasksWaitingTermination+0x54>)
 8003fbe:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff0 <prvCheckTasksWaitingTermination+0x58>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ff0 <prvCheckTasksWaitingTermination+0x58>)
 8003fc8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003fca:	f000 fdd9 	bl	8004b80 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 f810 	bl	8003ff4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003fd4:	4b06      	ldr	r3, [pc, #24]	@ (8003ff0 <prvCheckTasksWaitingTermination+0x58>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1e1      	bne.n	8003fa0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003fdc:	bf00      	nop
 8003fde:	bf00      	nop
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	200001b8 	.word	0x200001b8
 8003fec:	200001e4 	.word	0x200001e4
 8003ff0:	200001cc 	.word	0x200001cc

08003ff4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004000:	4618      	mov	r0, r3
 8004002:	f000 ff9f 	bl	8004f44 <vPortFree>
                vPortFree( pxTCB );
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 ff9c 	bl	8004f44 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800400c:	bf00      	nop
 800400e:	3708      	adds	r7, #8
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004018:	4b0a      	ldr	r3, [pc, #40]	@ (8004044 <prvResetNextTaskUnblockTime+0x30>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d104      	bne.n	800402c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004022:	4b09      	ldr	r3, [pc, #36]	@ (8004048 <prvResetNextTaskUnblockTime+0x34>)
 8004024:	f04f 32ff 	mov.w	r2, #4294967295
 8004028:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800402a:	e005      	b.n	8004038 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800402c:	4b05      	ldr	r3, [pc, #20]	@ (8004044 <prvResetNextTaskUnblockTime+0x30>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a04      	ldr	r2, [pc, #16]	@ (8004048 <prvResetNextTaskUnblockTime+0x34>)
 8004036:	6013      	str	r3, [r2, #0]
}
 8004038:	bf00      	nop
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	2000019c 	.word	0x2000019c
 8004048:	20000204 	.word	0x20000204

0800404c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8004052:	4b0b      	ldr	r3, [pc, #44]	@ (8004080 <xTaskGetSchedulerState+0x34>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d102      	bne.n	8004060 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800405a:	2301      	movs	r3, #1
 800405c:	607b      	str	r3, [r7, #4]
 800405e:	e008      	b.n	8004072 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004060:	4b08      	ldr	r3, [pc, #32]	@ (8004084 <xTaskGetSchedulerState+0x38>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d102      	bne.n	800406e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8004068:	2302      	movs	r3, #2
 800406a:	607b      	str	r3, [r7, #4]
 800406c:	e001      	b.n	8004072 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800406e:	2300      	movs	r3, #0
 8004070:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8004072:	687b      	ldr	r3, [r7, #4]
    }
 8004074:	4618      	mov	r0, r3
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr
 8004080:	200001f0 	.word	0x200001f0
 8004084:	2000020c 	.word	0x2000020c

08004088 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8004094:	2300      	movs	r3, #0
 8004096:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d06a      	beq.n	8004174 <xTaskPriorityDisinherit+0xec>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800409e:	4b38      	ldr	r3, [pc, #224]	@ (8004180 <xTaskPriorityDisinherit+0xf8>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d00b      	beq.n	80040c0 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 80040a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ac:	f383 8811 	msr	BASEPRI, r3
 80040b0:	f3bf 8f6f 	isb	sy
 80040b4:	f3bf 8f4f 	dsb	sy
 80040b8:	60fb      	str	r3, [r7, #12]
    }
 80040ba:	bf00      	nop
 80040bc:	bf00      	nop
 80040be:	e7fd      	b.n	80040bc <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d10b      	bne.n	80040e0 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 80040c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040cc:	f383 8811 	msr	BASEPRI, r3
 80040d0:	f3bf 8f6f 	isb	sy
 80040d4:	f3bf 8f4f 	dsb	sy
 80040d8:	60bb      	str	r3, [r7, #8]
    }
 80040da:	bf00      	nop
 80040dc:	bf00      	nop
 80040de:	e7fd      	b.n	80040dc <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e4:	1e5a      	subs	r2, r3, #1
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d03e      	beq.n	8004174 <xTaskPriorityDisinherit+0xec>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d13a      	bne.n	8004174 <xTaskPriorityDisinherit+0xec>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	3304      	adds	r3, #4
 8004102:	4618      	mov	r0, r3
 8004104:	f7fe fc16 	bl	8002934 <uxListRemove>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d10a      	bne.n	8004124 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004112:	2201      	movs	r2, #1
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	43da      	mvns	r2, r3
 800411a:	4b1a      	ldr	r3, [pc, #104]	@ (8004184 <xTaskPriorityDisinherit+0xfc>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4013      	ands	r3, r2
 8004120:	4a18      	ldr	r2, [pc, #96]	@ (8004184 <xTaskPriorityDisinherit+0xfc>)
 8004122:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4619      	mov	r1, r3
 8004128:	204a      	movs	r0, #74	@ 0x4a
 800412a:	f002 fcbd 	bl	8006aa8 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413a:	f1c3 0205 	rsb	r2, r3, #5
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004146:	2201      	movs	r2, #1
 8004148:	409a      	lsls	r2, r3
 800414a:	4b0e      	ldr	r3, [pc, #56]	@ (8004184 <xTaskPriorityDisinherit+0xfc>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4313      	orrs	r3, r2
 8004150:	4a0c      	ldr	r2, [pc, #48]	@ (8004184 <xTaskPriorityDisinherit+0xfc>)
 8004152:	6013      	str	r3, [r2, #0]
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004158:	4613      	mov	r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	4413      	add	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4a09      	ldr	r2, [pc, #36]	@ (8004188 <xTaskPriorityDisinherit+0x100>)
 8004162:	441a      	add	r2, r3
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	3304      	adds	r3, #4
 8004168:	4619      	mov	r1, r3
 800416a:	4610      	mov	r0, r2
 800416c:	f7fe fb85 	bl	800287a <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8004170:	2301      	movs	r3, #1
 8004172:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8004174:	697b      	ldr	r3, [r7, #20]
    }
 8004176:	4618      	mov	r0, r3
 8004178:	3718      	adds	r7, #24
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	2000010c 	.word	0x2000010c
 8004184:	200001ec 	.word	0x200001ec
 8004188:	20000110 	.word	0x20000110

0800418c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004196:	4b32      	ldr	r3, [pc, #200]	@ (8004260 <prvAddCurrentTaskToDelayedList+0xd4>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800419c:	4b31      	ldr	r3, [pc, #196]	@ (8004264 <prvAddCurrentTaskToDelayedList+0xd8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	3304      	adds	r3, #4
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7fe fbc6 	bl	8002934 <uxListRemove>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10b      	bne.n	80041c6 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80041ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004264 <prvAddCurrentTaskToDelayedList+0xd8>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b4:	2201      	movs	r2, #1
 80041b6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ba:	43da      	mvns	r2, r3
 80041bc:	4b2a      	ldr	r3, [pc, #168]	@ (8004268 <prvAddCurrentTaskToDelayedList+0xdc>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4013      	ands	r3, r2
 80041c2:	4a29      	ldr	r2, [pc, #164]	@ (8004268 <prvAddCurrentTaskToDelayedList+0xdc>)
 80041c4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041cc:	d110      	bne.n	80041f0 <prvAddCurrentTaskToDelayedList+0x64>
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00d      	beq.n	80041f0 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 80041d4:	4b23      	ldr	r3, [pc, #140]	@ (8004264 <prvAddCurrentTaskToDelayedList+0xd8>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	211b      	movs	r1, #27
 80041da:	4618      	mov	r0, r3
 80041dc:	f003 fa28 	bl	8007630 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80041e0:	4b20      	ldr	r3, [pc, #128]	@ (8004264 <prvAddCurrentTaskToDelayedList+0xd8>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	3304      	adds	r3, #4
 80041e6:	4619      	mov	r1, r3
 80041e8:	4820      	ldr	r0, [pc, #128]	@ (800426c <prvAddCurrentTaskToDelayedList+0xe0>)
 80041ea:	f7fe fb46 	bl	800287a <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80041ee:	e032      	b.n	8004256 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4413      	add	r3, r2
 80041f6:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80041f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004264 <prvAddCurrentTaskToDelayedList+0xd8>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8004200:	68ba      	ldr	r2, [r7, #8]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	429a      	cmp	r2, r3
 8004206:	d20f      	bcs.n	8004228 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8004208:	4b16      	ldr	r3, [pc, #88]	@ (8004264 <prvAddCurrentTaskToDelayedList+0xd8>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2104      	movs	r1, #4
 800420e:	4618      	mov	r0, r3
 8004210:	f003 fa0e 	bl	8007630 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004214:	4b16      	ldr	r3, [pc, #88]	@ (8004270 <prvAddCurrentTaskToDelayedList+0xe4>)
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	4b12      	ldr	r3, [pc, #72]	@ (8004264 <prvAddCurrentTaskToDelayedList+0xd8>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	3304      	adds	r3, #4
 800421e:	4619      	mov	r1, r3
 8004220:	4610      	mov	r0, r2
 8004222:	f7fe fb4e 	bl	80028c2 <vListInsert>
}
 8004226:	e016      	b.n	8004256 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8004228:	4b0e      	ldr	r3, [pc, #56]	@ (8004264 <prvAddCurrentTaskToDelayedList+0xd8>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2104      	movs	r1, #4
 800422e:	4618      	mov	r0, r3
 8004230:	f003 f9fe 	bl	8007630 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004234:	4b0f      	ldr	r3, [pc, #60]	@ (8004274 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	4b0a      	ldr	r3, [pc, #40]	@ (8004264 <prvAddCurrentTaskToDelayedList+0xd8>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	3304      	adds	r3, #4
 800423e:	4619      	mov	r1, r3
 8004240:	4610      	mov	r0, r2
 8004242:	f7fe fb3e 	bl	80028c2 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8004246:	4b0c      	ldr	r3, [pc, #48]	@ (8004278 <prvAddCurrentTaskToDelayedList+0xec>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	429a      	cmp	r2, r3
 800424e:	d202      	bcs.n	8004256 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8004250:	4a09      	ldr	r2, [pc, #36]	@ (8004278 <prvAddCurrentTaskToDelayedList+0xec>)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	6013      	str	r3, [r2, #0]
}
 8004256:	bf00      	nop
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	200001e8 	.word	0x200001e8
 8004264:	2000010c 	.word	0x2000010c
 8004268:	200001ec 	.word	0x200001ec
 800426c:	200001d0 	.word	0x200001d0
 8004270:	200001a0 	.word	0x200001a0
 8004274:	2000019c 	.word	0x2000019c
 8004278:	20000204 	.word	0x20000204

0800427c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8004282:	2300      	movs	r3, #0
 8004284:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8004286:	f000 fae1 	bl	800484c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800428a:	4b12      	ldr	r3, [pc, #72]	@ (80042d4 <xTimerCreateTimerTask+0x58>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00b      	beq.n	80042aa <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8004292:	4b11      	ldr	r3, [pc, #68]	@ (80042d8 <xTimerCreateTimerTask+0x5c>)
 8004294:	9301      	str	r3, [sp, #4]
 8004296:	2302      	movs	r3, #2
 8004298:	9300      	str	r3, [sp, #0]
 800429a:	2300      	movs	r3, #0
 800429c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80042a0:	490e      	ldr	r1, [pc, #56]	@ (80042dc <xTimerCreateTimerTask+0x60>)
 80042a2:	480f      	ldr	r0, [pc, #60]	@ (80042e0 <xTimerCreateTimerTask+0x64>)
 80042a4:	f7ff f8dc 	bl	8003460 <xTaskCreate>
 80042a8:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d10b      	bne.n	80042c8 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 80042b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b4:	f383 8811 	msr	BASEPRI, r3
 80042b8:	f3bf 8f6f 	isb	sy
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	603b      	str	r3, [r7, #0]
    }
 80042c2:	bf00      	nop
 80042c4:	bf00      	nop
 80042c6:	e7fd      	b.n	80042c4 <xTimerCreateTimerTask+0x48>
        return xReturn;
 80042c8:	687b      	ldr	r3, [r7, #4]
    }
 80042ca:	4618      	mov	r0, r3
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	20000240 	.word	0x20000240
 80042d8:	20000244 	.word	0x20000244
 80042dc:	08007b54 	.word	0x08007b54
 80042e0:	0800441d 	.word	0x0800441d

080042e4 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b08a      	sub	sp, #40	@ 0x28
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
 80042f0:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	627b      	str	r3, [r7, #36]	@ 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d10b      	bne.n	8004314 <xTimerGenericCommand+0x30>
        __asm volatile
 80042fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004300:	f383 8811 	msr	BASEPRI, r3
 8004304:	f3bf 8f6f 	isb	sy
 8004308:	f3bf 8f4f 	dsb	sy
 800430c:	623b      	str	r3, [r7, #32]
    }
 800430e:	bf00      	nop
 8004310:	bf00      	nop
 8004312:	e7fd      	b.n	8004310 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8004314:	4b19      	ldr	r3, [pc, #100]	@ (800437c <xTimerGenericCommand+0x98>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d02a      	beq.n	8004372 <xTimerGenericCommand+0x8e>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	2b05      	cmp	r3, #5
 800432c:	dc18      	bgt.n	8004360 <xTimerGenericCommand+0x7c>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800432e:	f7ff fe8d 	bl	800404c <xTaskGetSchedulerState>
 8004332:	4603      	mov	r3, r0
 8004334:	2b02      	cmp	r3, #2
 8004336:	d109      	bne.n	800434c <xTimerGenericCommand+0x68>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004338:	4b10      	ldr	r3, [pc, #64]	@ (800437c <xTimerGenericCommand+0x98>)
 800433a:	6818      	ldr	r0, [r3, #0]
 800433c:	f107 0114 	add.w	r1, r7, #20
 8004340:	2300      	movs	r3, #0
 8004342:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004344:	f7fe fc16 	bl	8002b74 <xQueueGenericSend>
 8004348:	6278      	str	r0, [r7, #36]	@ 0x24
 800434a:	e012      	b.n	8004372 <xTimerGenericCommand+0x8e>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800434c:	4b0b      	ldr	r3, [pc, #44]	@ (800437c <xTimerGenericCommand+0x98>)
 800434e:	6818      	ldr	r0, [r3, #0]
 8004350:	f107 0114 	add.w	r1, r7, #20
 8004354:	2300      	movs	r3, #0
 8004356:	2200      	movs	r2, #0
 8004358:	f7fe fc0c 	bl	8002b74 <xQueueGenericSend>
 800435c:	6278      	str	r0, [r7, #36]	@ 0x24
 800435e:	e008      	b.n	8004372 <xTimerGenericCommand+0x8e>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004360:	4b06      	ldr	r3, [pc, #24]	@ (800437c <xTimerGenericCommand+0x98>)
 8004362:	6818      	ldr	r0, [r3, #0]
 8004364:	f107 0114 	add.w	r1, r7, #20
 8004368:	2300      	movs	r3, #0
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	f7fe fd2c 	bl	8002dc8 <xQueueGenericSendFromISR>
 8004370:	6278      	str	r0, [r7, #36]	@ 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8004372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8004374:	4618      	mov	r0, r3
 8004376:	3728      	adds	r7, #40	@ 0x28
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	20000240 	.word	0x20000240

08004380 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004380:	b580      	push	{r7, lr}
 8004382:	b088      	sub	sp, #32
 8004384:	af02      	add	r7, sp, #8
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800438a:	4b23      	ldr	r3, [pc, #140]	@ (8004418 <prvProcessExpiredTimer+0x98>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	3304      	adds	r3, #4
 8004398:	4618      	mov	r0, r3
 800439a:	f7fe facb 	bl	8002934 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d023      	beq.n	80043f4 <prvProcessExpiredTimer+0x74>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	699a      	ldr	r2, [r3, #24]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	18d1      	adds	r1, r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	6978      	ldr	r0, [r7, #20]
 80043ba:	f000 f8d5 	bl	8004568 <prvInsertTimerInActiveList>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d020      	beq.n	8004406 <prvProcessExpiredTimer+0x86>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80043c4:	2300      	movs	r3, #0
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	2300      	movs	r3, #0
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	2100      	movs	r1, #0
 80043ce:	6978      	ldr	r0, [r7, #20]
 80043d0:	f7ff ff88 	bl	80042e4 <xTimerGenericCommand>
 80043d4:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d114      	bne.n	8004406 <prvProcessExpiredTimer+0x86>
        __asm volatile
 80043dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043e0:	f383 8811 	msr	BASEPRI, r3
 80043e4:	f3bf 8f6f 	isb	sy
 80043e8:	f3bf 8f4f 	dsb	sy
 80043ec:	60fb      	str	r3, [r7, #12]
    }
 80043ee:	bf00      	nop
 80043f0:	bf00      	nop
 80043f2:	e7fd      	b.n	80043f0 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80043fa:	f023 0301 	bic.w	r3, r3, #1
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	6978      	ldr	r0, [r7, #20]
 800440c:	4798      	blx	r3
    }
 800440e:	bf00      	nop
 8004410:	3718      	adds	r7, #24
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	20000238 	.word	0x20000238

0800441c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004424:	f107 0308 	add.w	r3, r7, #8
 8004428:	4618      	mov	r0, r3
 800442a:	f000 f859 	bl	80044e0 <prvGetNextExpireTime>
 800442e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	4619      	mov	r1, r3
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 f805 	bl	8004444 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800443a:	f000 f8d7 	bl	80045ec <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800443e:	bf00      	nop
 8004440:	e7f0      	b.n	8004424 <prvTimerTask+0x8>
	...

08004444 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800444e:	f7ff fa07 	bl	8003860 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004452:	f107 0308 	add.w	r3, r7, #8
 8004456:	4618      	mov	r0, r3
 8004458:	f000 f866 	bl	8004528 <prvSampleTimeNow>
 800445c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d130      	bne.n	80044c6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d10a      	bne.n	8004480 <prvProcessTimerOrBlockTask+0x3c>
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	429a      	cmp	r2, r3
 8004470:	d806      	bhi.n	8004480 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8004472:	f7ff fa03 	bl	800387c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004476:	68f9      	ldr	r1, [r7, #12]
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f7ff ff81 	bl	8004380 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800447e:	e024      	b.n	80044ca <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d008      	beq.n	8004498 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004486:	4b13      	ldr	r3, [pc, #76]	@ (80044d4 <prvProcessTimerOrBlockTask+0x90>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d101      	bne.n	8004494 <prvProcessTimerOrBlockTask+0x50>
 8004490:	2301      	movs	r3, #1
 8004492:	e000      	b.n	8004496 <prvProcessTimerOrBlockTask+0x52>
 8004494:	2300      	movs	r3, #0
 8004496:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004498:	4b0f      	ldr	r3, [pc, #60]	@ (80044d8 <prvProcessTimerOrBlockTask+0x94>)
 800449a:	6818      	ldr	r0, [r3, #0]
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	683a      	ldr	r2, [r7, #0]
 80044a4:	4619      	mov	r1, r3
 80044a6:	f7fe ffa7 	bl	80033f8 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80044aa:	f7ff f9e7 	bl	800387c <xTaskResumeAll>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d10a      	bne.n	80044ca <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80044b4:	4b09      	ldr	r3, [pc, #36]	@ (80044dc <prvProcessTimerOrBlockTask+0x98>)
 80044b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	f3bf 8f4f 	dsb	sy
 80044c0:	f3bf 8f6f 	isb	sy
    }
 80044c4:	e001      	b.n	80044ca <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80044c6:	f7ff f9d9 	bl	800387c <xTaskResumeAll>
    }
 80044ca:	bf00      	nop
 80044cc:	3710      	adds	r7, #16
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	2000023c 	.word	0x2000023c
 80044d8:	20000240 	.word	0x20000240
 80044dc:	e000ed04 	.word	0xe000ed04

080044e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80044e8:	4b0e      	ldr	r3, [pc, #56]	@ (8004524 <prvGetNextExpireTime+0x44>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <prvGetNextExpireTime+0x16>
 80044f2:	2201      	movs	r2, #1
 80044f4:	e000      	b.n	80044f8 <prvGetNextExpireTime+0x18>
 80044f6:	2200      	movs	r2, #0
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d105      	bne.n	8004510 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004504:	4b07      	ldr	r3, [pc, #28]	@ (8004524 <prvGetNextExpireTime+0x44>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	60fb      	str	r3, [r7, #12]
 800450e:	e001      	b.n	8004514 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004510:	2300      	movs	r3, #0
 8004512:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004514:	68fb      	ldr	r3, [r7, #12]
    }
 8004516:	4618      	mov	r0, r3
 8004518:	3714      	adds	r7, #20
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	20000238 	.word	0x20000238

08004528 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8004530:	f7ff fa46 	bl	80039c0 <xTaskGetTickCount>
 8004534:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004536:	4b0b      	ldr	r3, [pc, #44]	@ (8004564 <prvSampleTimeNow+0x3c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68fa      	ldr	r2, [r7, #12]
 800453c:	429a      	cmp	r2, r3
 800453e:	d205      	bcs.n	800454c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004540:	f000 f91e 	bl	8004780 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	601a      	str	r2, [r3, #0]
 800454a:	e002      	b.n	8004552 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004552:	4a04      	ldr	r2, [pc, #16]	@ (8004564 <prvSampleTimeNow+0x3c>)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004558:	68fb      	ldr	r3, [r7, #12]
    }
 800455a:	4618      	mov	r0, r3
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	20000248 	.word	0x20000248

08004568 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004568:	b580      	push	{r7, lr}
 800456a:	b086      	sub	sp, #24
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
 8004574:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004576:	2300      	movs	r3, #0
 8004578:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	429a      	cmp	r2, r3
 800458c:	d812      	bhi.n	80045b4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	1ad2      	subs	r2, r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	429a      	cmp	r2, r3
 800459a:	d302      	bcc.n	80045a2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800459c:	2301      	movs	r3, #1
 800459e:	617b      	str	r3, [r7, #20]
 80045a0:	e01b      	b.n	80045da <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80045a2:	4b10      	ldr	r3, [pc, #64]	@ (80045e4 <prvInsertTimerInActiveList+0x7c>)
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	3304      	adds	r3, #4
 80045aa:	4619      	mov	r1, r3
 80045ac:	4610      	mov	r0, r2
 80045ae:	f7fe f988 	bl	80028c2 <vListInsert>
 80045b2:	e012      	b.n	80045da <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d206      	bcs.n	80045ca <prvInsertTimerInActiveList+0x62>
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d302      	bcc.n	80045ca <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80045c4:	2301      	movs	r3, #1
 80045c6:	617b      	str	r3, [r7, #20]
 80045c8:	e007      	b.n	80045da <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80045ca:	4b07      	ldr	r3, [pc, #28]	@ (80045e8 <prvInsertTimerInActiveList+0x80>)
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	3304      	adds	r3, #4
 80045d2:	4619      	mov	r1, r3
 80045d4:	4610      	mov	r0, r2
 80045d6:	f7fe f974 	bl	80028c2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80045da:	697b      	ldr	r3, [r7, #20]
    }
 80045dc:	4618      	mov	r0, r3
 80045de:	3718      	adds	r7, #24
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}
 80045e4:	2000023c 	.word	0x2000023c
 80045e8:	20000238 	.word	0x20000238

080045ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b08c      	sub	sp, #48	@ 0x30
 80045f0:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80045f2:	e0b2      	b.n	800475a <prvProcessReceivedCommands+0x16e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	f2c0 80af 	blt.w	800475a <prvProcessReceivedCommands+0x16e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	627b      	str	r3, [r7, #36]	@ 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004602:	695b      	ldr	r3, [r3, #20]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d004      	beq.n	8004612 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460a:	3304      	adds	r3, #4
 800460c:	4618      	mov	r0, r3
 800460e:	f7fe f991 	bl	8002934 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004612:	1d3b      	adds	r3, r7, #4
 8004614:	4618      	mov	r0, r3
 8004616:	f7ff ff87 	bl	8004528 <prvSampleTimeNow>
 800461a:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	2b09      	cmp	r3, #9
 8004620:	f200 8098 	bhi.w	8004754 <prvProcessReceivedCommands+0x168>
 8004624:	a201      	add	r2, pc, #4	@ (adr r2, 800462c <prvProcessReceivedCommands+0x40>)
 8004626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800462a:	bf00      	nop
 800462c:	08004655 	.word	0x08004655
 8004630:	08004655 	.word	0x08004655
 8004634:	08004655 	.word	0x08004655
 8004638:	080046cb 	.word	0x080046cb
 800463c:	080046df 	.word	0x080046df
 8004640:	0800472b 	.word	0x0800472b
 8004644:	08004655 	.word	0x08004655
 8004648:	08004655 	.word	0x08004655
 800464c:	080046cb 	.word	0x080046cb
 8004650:	080046df 	.word	0x080046df
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004656:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800465a:	f043 0301 	orr.w	r3, r3, #1
 800465e:	b2da      	uxtb	r2, r3
 8004660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004662:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	18d1      	adds	r1, r2, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6a3a      	ldr	r2, [r7, #32]
 8004672:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004674:	f7ff ff78 	bl	8004568 <prvInsertTimerInActiveList>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d06c      	beq.n	8004758 <prvProcessReceivedCommands+0x16c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800467e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004684:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004688:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800468c:	f003 0304 	and.w	r3, r3, #4
 8004690:	2b00      	cmp	r3, #0
 8004692:	d061      	beq.n	8004758 <prvProcessReceivedCommands+0x16c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	441a      	add	r2, r3
 800469c:	2300      	movs	r3, #0
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	2300      	movs	r3, #0
 80046a2:	2100      	movs	r1, #0
 80046a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80046a6:	f7ff fe1d 	bl	80042e4 <xTimerGenericCommand>
 80046aa:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d152      	bne.n	8004758 <prvProcessReceivedCommands+0x16c>
        __asm volatile
 80046b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b6:	f383 8811 	msr	BASEPRI, r3
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	f3bf 8f4f 	dsb	sy
 80046c2:	61bb      	str	r3, [r7, #24]
    }
 80046c4:	bf00      	nop
 80046c6:	bf00      	nop
 80046c8:	e7fd      	b.n	80046c6 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80046ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80046d0:	f023 0301 	bic.w	r3, r3, #1
 80046d4:	b2da      	uxtb	r2, r3
 80046d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80046dc:	e03d      	b.n	800475a <prvProcessReceivedCommands+0x16e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80046de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80046e4:	f043 0301 	orr.w	r3, r3, #1
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f4:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80046f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d10b      	bne.n	8004716 <prvProcessReceivedCommands+0x12a>
        __asm volatile
 80046fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004702:	f383 8811 	msr	BASEPRI, r3
 8004706:	f3bf 8f6f 	isb	sy
 800470a:	f3bf 8f4f 	dsb	sy
 800470e:	617b      	str	r3, [r7, #20]
    }
 8004710:	bf00      	nop
 8004712:	bf00      	nop
 8004714:	e7fd      	b.n	8004712 <prvProcessReceivedCommands+0x126>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004718:	699a      	ldr	r2, [r3, #24]
 800471a:	6a3b      	ldr	r3, [r7, #32]
 800471c:	18d1      	adds	r1, r2, r3
 800471e:	6a3b      	ldr	r3, [r7, #32]
 8004720:	6a3a      	ldr	r2, [r7, #32]
 8004722:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004724:	f7ff ff20 	bl	8004568 <prvInsertTimerInActiveList>
                        break;
 8004728:	e017      	b.n	800475a <prvProcessReceivedCommands+0x16e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800472a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004730:	f003 0302 	and.w	r3, r3, #2
 8004734:	2b00      	cmp	r3, #0
 8004736:	d103      	bne.n	8004740 <prvProcessReceivedCommands+0x154>
                                {
                                    vPortFree( pxTimer );
 8004738:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800473a:	f000 fc03 	bl	8004f44 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800473e:	e00c      	b.n	800475a <prvProcessReceivedCommands+0x16e>
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004742:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004746:	f023 0301 	bic.w	r3, r3, #1
 800474a:	b2da      	uxtb	r2, r3
 800474c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004752:	e002      	b.n	800475a <prvProcessReceivedCommands+0x16e>

                    default:
                        /* Don't expect to get here. */
                        break;
 8004754:	bf00      	nop
 8004756:	e000      	b.n	800475a <prvProcessReceivedCommands+0x16e>
                        break;
 8004758:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800475a:	4b08      	ldr	r3, [pc, #32]	@ (800477c <prvProcessReceivedCommands+0x190>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f107 0108 	add.w	r1, r7, #8
 8004762:	2200      	movs	r2, #0
 8004764:	4618      	mov	r0, r3
 8004766:	f7fe fbf1 	bl	8002f4c <xQueueReceive>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	f47f af41 	bne.w	80045f4 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8004772:	bf00      	nop
 8004774:	bf00      	nop
 8004776:	3728      	adds	r7, #40	@ 0x28
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	20000240 	.word	0x20000240

08004780 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004780:	b580      	push	{r7, lr}
 8004782:	b088      	sub	sp, #32
 8004784:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004786:	e049      	b.n	800481c <prvSwitchTimerLists+0x9c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004788:	4b2e      	ldr	r3, [pc, #184]	@ (8004844 <prvSwitchTimerLists+0xc4>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004792:	4b2c      	ldr	r3, [pc, #176]	@ (8004844 <prvSwitchTimerLists+0xc4>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	3304      	adds	r3, #4
 80047a0:	4618      	mov	r0, r3
 80047a2:	f7fe f8c7 	bl	8002934 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	68f8      	ldr	r0, [r7, #12]
 80047ac:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047b4:	f003 0304 	and.w	r3, r3, #4
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d02f      	beq.n	800481c <prvSwitchTimerLists+0x9c>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	4413      	add	r3, r2
 80047c4:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 80047c6:	68ba      	ldr	r2, [r7, #8]
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d90e      	bls.n	80047ec <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	68ba      	ldr	r2, [r7, #8]
 80047d2:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80047da:	4b1a      	ldr	r3, [pc, #104]	@ (8004844 <prvSwitchTimerLists+0xc4>)
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	3304      	adds	r3, #4
 80047e2:	4619      	mov	r1, r3
 80047e4:	4610      	mov	r0, r2
 80047e6:	f7fe f86c 	bl	80028c2 <vListInsert>
 80047ea:	e017      	b.n	800481c <prvSwitchTimerLists+0x9c>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80047ec:	2300      	movs	r3, #0
 80047ee:	9300      	str	r3, [sp, #0]
 80047f0:	2300      	movs	r3, #0
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	2100      	movs	r1, #0
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f7ff fd74 	bl	80042e4 <xTimerGenericCommand>
 80047fc:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d10b      	bne.n	800481c <prvSwitchTimerLists+0x9c>
        __asm volatile
 8004804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004808:	f383 8811 	msr	BASEPRI, r3
 800480c:	f3bf 8f6f 	isb	sy
 8004810:	f3bf 8f4f 	dsb	sy
 8004814:	603b      	str	r3, [r7, #0]
    }
 8004816:	bf00      	nop
 8004818:	bf00      	nop
 800481a:	e7fd      	b.n	8004818 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800481c:	4b09      	ldr	r3, [pc, #36]	@ (8004844 <prvSwitchTimerLists+0xc4>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1b0      	bne.n	8004788 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8004826:	4b07      	ldr	r3, [pc, #28]	@ (8004844 <prvSwitchTimerLists+0xc4>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800482c:	4b06      	ldr	r3, [pc, #24]	@ (8004848 <prvSwitchTimerLists+0xc8>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a04      	ldr	r2, [pc, #16]	@ (8004844 <prvSwitchTimerLists+0xc4>)
 8004832:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004834:	4a04      	ldr	r2, [pc, #16]	@ (8004848 <prvSwitchTimerLists+0xc8>)
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	6013      	str	r3, [r2, #0]
    }
 800483a:	bf00      	nop
 800483c:	3718      	adds	r7, #24
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	20000238 	.word	0x20000238
 8004848:	2000023c 	.word	0x2000023c

0800484c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004850:	f000 f964 	bl	8004b1c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004854:	4b12      	ldr	r3, [pc, #72]	@ (80048a0 <prvCheckForValidListAndQueue+0x54>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d11d      	bne.n	8004898 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800485c:	4811      	ldr	r0, [pc, #68]	@ (80048a4 <prvCheckForValidListAndQueue+0x58>)
 800485e:	f7fd ffdf 	bl	8002820 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004862:	4811      	ldr	r0, [pc, #68]	@ (80048a8 <prvCheckForValidListAndQueue+0x5c>)
 8004864:	f7fd ffdc 	bl	8002820 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004868:	4b10      	ldr	r3, [pc, #64]	@ (80048ac <prvCheckForValidListAndQueue+0x60>)
 800486a:	4a0e      	ldr	r2, [pc, #56]	@ (80048a4 <prvCheckForValidListAndQueue+0x58>)
 800486c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800486e:	4b10      	ldr	r3, [pc, #64]	@ (80048b0 <prvCheckForValidListAndQueue+0x64>)
 8004870:	4a0d      	ldr	r2, [pc, #52]	@ (80048a8 <prvCheckForValidListAndQueue+0x5c>)
 8004872:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004874:	2200      	movs	r2, #0
 8004876:	210c      	movs	r1, #12
 8004878:	200a      	movs	r0, #10
 800487a:	f7fe f8ef 	bl	8002a5c <xQueueGenericCreate>
 800487e:	4603      	mov	r3, r0
 8004880:	4a07      	ldr	r2, [pc, #28]	@ (80048a0 <prvCheckForValidListAndQueue+0x54>)
 8004882:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004884:	4b06      	ldr	r3, [pc, #24]	@ (80048a0 <prvCheckForValidListAndQueue+0x54>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d005      	beq.n	8004898 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800488c:	4b04      	ldr	r3, [pc, #16]	@ (80048a0 <prvCheckForValidListAndQueue+0x54>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4908      	ldr	r1, [pc, #32]	@ (80048b4 <prvCheckForValidListAndQueue+0x68>)
 8004892:	4618      	mov	r0, r3
 8004894:	f7fe fd7e 	bl	8003394 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004898:	f000 f972 	bl	8004b80 <vPortExitCritical>
    }
 800489c:	bf00      	nop
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	20000240 	.word	0x20000240
 80048a4:	20000210 	.word	0x20000210
 80048a8:	20000224 	.word	0x20000224
 80048ac:	20000238 	.word	0x20000238
 80048b0:	2000023c 	.word	0x2000023c
 80048b4:	08007b5c 	.word	0x08007b5c

080048b8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80048b8:	b480      	push	{r7}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	3b04      	subs	r3, #4
 80048c8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80048d0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	3b04      	subs	r3, #4
 80048d6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	f023 0201 	bic.w	r2, r3, #1
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	3b04      	subs	r3, #4
 80048e6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80048e8:	4a0c      	ldr	r2, [pc, #48]	@ (800491c <pxPortInitialiseStack+0x64>)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	3b14      	subs	r3, #20
 80048f2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	3b04      	subs	r3, #4
 80048fe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f06f 0202 	mvn.w	r2, #2
 8004906:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	3b20      	subs	r3, #32
 800490c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800490e:	68fb      	ldr	r3, [r7, #12]
}
 8004910:	4618      	mov	r0, r3
 8004912:	3714      	adds	r7, #20
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	08004921 	.word	0x08004921

08004920 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004926:	2300      	movs	r3, #0
 8004928:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800492a:	4b13      	ldr	r3, [pc, #76]	@ (8004978 <prvTaskExitError+0x58>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004932:	d00b      	beq.n	800494c <prvTaskExitError+0x2c>
        __asm volatile
 8004934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	60fb      	str	r3, [r7, #12]
    }
 8004946:	bf00      	nop
 8004948:	bf00      	nop
 800494a:	e7fd      	b.n	8004948 <prvTaskExitError+0x28>
        __asm volatile
 800494c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004950:	f383 8811 	msr	BASEPRI, r3
 8004954:	f3bf 8f6f 	isb	sy
 8004958:	f3bf 8f4f 	dsb	sy
 800495c:	60bb      	str	r3, [r7, #8]
    }
 800495e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004960:	bf00      	nop
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d0fc      	beq.n	8004962 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004968:	bf00      	nop
 800496a:	bf00      	nop
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	20000010 	.word	0x20000010
 800497c:	00000000 	.word	0x00000000

08004980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004980:	4b07      	ldr	r3, [pc, #28]	@ (80049a0 <pxCurrentTCBConst2>)
 8004982:	6819      	ldr	r1, [r3, #0]
 8004984:	6808      	ldr	r0, [r1, #0]
 8004986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800498a:	f380 8809 	msr	PSP, r0
 800498e:	f3bf 8f6f 	isb	sy
 8004992:	f04f 0000 	mov.w	r0, #0
 8004996:	f380 8811 	msr	BASEPRI, r0
 800499a:	4770      	bx	lr
 800499c:	f3af 8000 	nop.w

080049a0 <pxCurrentTCBConst2>:
 80049a0:	2000010c 	.word	0x2000010c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80049a4:	bf00      	nop
 80049a6:	bf00      	nop

080049a8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80049a8:	4808      	ldr	r0, [pc, #32]	@ (80049cc <prvPortStartFirstTask+0x24>)
 80049aa:	6800      	ldr	r0, [r0, #0]
 80049ac:	6800      	ldr	r0, [r0, #0]
 80049ae:	f380 8808 	msr	MSP, r0
 80049b2:	f04f 0000 	mov.w	r0, #0
 80049b6:	f380 8814 	msr	CONTROL, r0
 80049ba:	b662      	cpsie	i
 80049bc:	b661      	cpsie	f
 80049be:	f3bf 8f4f 	dsb	sy
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	df00      	svc	0
 80049c8:	bf00      	nop
 80049ca:	0000      	.short	0x0000
 80049cc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80049d0:	bf00      	nop
 80049d2:	bf00      	nop

080049d4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80049da:	4b47      	ldr	r3, [pc, #284]	@ (8004af8 <xPortStartScheduler+0x124>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a47      	ldr	r2, [pc, #284]	@ (8004afc <xPortStartScheduler+0x128>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d10b      	bne.n	80049fc <xPortStartScheduler+0x28>
        __asm volatile
 80049e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049e8:	f383 8811 	msr	BASEPRI, r3
 80049ec:	f3bf 8f6f 	isb	sy
 80049f0:	f3bf 8f4f 	dsb	sy
 80049f4:	613b      	str	r3, [r7, #16]
    }
 80049f6:	bf00      	nop
 80049f8:	bf00      	nop
 80049fa:	e7fd      	b.n	80049f8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80049fc:	4b3e      	ldr	r3, [pc, #248]	@ (8004af8 <xPortStartScheduler+0x124>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a3f      	ldr	r2, [pc, #252]	@ (8004b00 <xPortStartScheduler+0x12c>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d10b      	bne.n	8004a1e <xPortStartScheduler+0x4a>
        __asm volatile
 8004a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a0a:	f383 8811 	msr	BASEPRI, r3
 8004a0e:	f3bf 8f6f 	isb	sy
 8004a12:	f3bf 8f4f 	dsb	sy
 8004a16:	60fb      	str	r3, [r7, #12]
    }
 8004a18:	bf00      	nop
 8004a1a:	bf00      	nop
 8004a1c:	e7fd      	b.n	8004a1a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004a1e:	4b39      	ldr	r3, [pc, #228]	@ (8004b04 <xPortStartScheduler+0x130>)
 8004a20:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	22ff      	movs	r2, #255	@ 0xff
 8004a2e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a38:	78fb      	ldrb	r3, [r7, #3]
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004a40:	b2da      	uxtb	r2, r3
 8004a42:	4b31      	ldr	r3, [pc, #196]	@ (8004b08 <xPortStartScheduler+0x134>)
 8004a44:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a46:	4b31      	ldr	r3, [pc, #196]	@ (8004b0c <xPortStartScheduler+0x138>)
 8004a48:	2207      	movs	r2, #7
 8004a4a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a4c:	e009      	b.n	8004a62 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8004a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8004b0c <xPortStartScheduler+0x138>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	3b01      	subs	r3, #1
 8004a54:	4a2d      	ldr	r2, [pc, #180]	@ (8004b0c <xPortStartScheduler+0x138>)
 8004a56:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a58:	78fb      	ldrb	r3, [r7, #3]
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a62:	78fb      	ldrb	r3, [r7, #3]
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a6a:	2b80      	cmp	r3, #128	@ 0x80
 8004a6c:	d0ef      	beq.n	8004a4e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a6e:	4b27      	ldr	r3, [pc, #156]	@ (8004b0c <xPortStartScheduler+0x138>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f1c3 0307 	rsb	r3, r3, #7
 8004a76:	2b04      	cmp	r3, #4
 8004a78:	d00b      	beq.n	8004a92 <xPortStartScheduler+0xbe>
        __asm volatile
 8004a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a7e:	f383 8811 	msr	BASEPRI, r3
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	60bb      	str	r3, [r7, #8]
    }
 8004a8c:	bf00      	nop
 8004a8e:	bf00      	nop
 8004a90:	e7fd      	b.n	8004a8e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a92:	4b1e      	ldr	r3, [pc, #120]	@ (8004b0c <xPortStartScheduler+0x138>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	021b      	lsls	r3, r3, #8
 8004a98:	4a1c      	ldr	r2, [pc, #112]	@ (8004b0c <xPortStartScheduler+0x138>)
 8004a9a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8004b0c <xPortStartScheduler+0x138>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004aa4:	4a19      	ldr	r2, [pc, #100]	@ (8004b0c <xPortStartScheduler+0x138>)
 8004aa6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004ab0:	4b17      	ldr	r3, [pc, #92]	@ (8004b10 <xPortStartScheduler+0x13c>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a16      	ldr	r2, [pc, #88]	@ (8004b10 <xPortStartScheduler+0x13c>)
 8004ab6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004aba:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004abc:	4b14      	ldr	r3, [pc, #80]	@ (8004b10 <xPortStartScheduler+0x13c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a13      	ldr	r2, [pc, #76]	@ (8004b10 <xPortStartScheduler+0x13c>)
 8004ac2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004ac6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004ac8:	f000 f8e8 	bl	8004c9c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004acc:	4b11      	ldr	r3, [pc, #68]	@ (8004b14 <xPortStartScheduler+0x140>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8004ad2:	f000 f907 	bl	8004ce4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ad6:	4b10      	ldr	r3, [pc, #64]	@ (8004b18 <xPortStartScheduler+0x144>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a0f      	ldr	r2, [pc, #60]	@ (8004b18 <xPortStartScheduler+0x144>)
 8004adc:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004ae0:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8004ae2:	f7ff ff61 	bl	80049a8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004ae6:	f7ff f84b 	bl	8003b80 <vTaskSwitchContext>
    prvTaskExitError();
 8004aea:	f7ff ff19 	bl	8004920 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3718      	adds	r7, #24
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	e000ed00 	.word	0xe000ed00
 8004afc:	410fc271 	.word	0x410fc271
 8004b00:	410fc270 	.word	0x410fc270
 8004b04:	e000e400 	.word	0xe000e400
 8004b08:	2000024c 	.word	0x2000024c
 8004b0c:	20000250 	.word	0x20000250
 8004b10:	e000ed20 	.word	0xe000ed20
 8004b14:	20000010 	.word	0x20000010
 8004b18:	e000ef34 	.word	0xe000ef34

08004b1c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
        __asm volatile
 8004b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b26:	f383 8811 	msr	BASEPRI, r3
 8004b2a:	f3bf 8f6f 	isb	sy
 8004b2e:	f3bf 8f4f 	dsb	sy
 8004b32:	607b      	str	r3, [r7, #4]
    }
 8004b34:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004b36:	4b10      	ldr	r3, [pc, #64]	@ (8004b78 <vPortEnterCritical+0x5c>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	4a0e      	ldr	r2, [pc, #56]	@ (8004b78 <vPortEnterCritical+0x5c>)
 8004b3e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004b40:	4b0d      	ldr	r3, [pc, #52]	@ (8004b78 <vPortEnterCritical+0x5c>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d110      	bne.n	8004b6a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b48:	4b0c      	ldr	r3, [pc, #48]	@ (8004b7c <vPortEnterCritical+0x60>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00b      	beq.n	8004b6a <vPortEnterCritical+0x4e>
        __asm volatile
 8004b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b56:	f383 8811 	msr	BASEPRI, r3
 8004b5a:	f3bf 8f6f 	isb	sy
 8004b5e:	f3bf 8f4f 	dsb	sy
 8004b62:	603b      	str	r3, [r7, #0]
    }
 8004b64:	bf00      	nop
 8004b66:	bf00      	nop
 8004b68:	e7fd      	b.n	8004b66 <vPortEnterCritical+0x4a>
    }
}
 8004b6a:	bf00      	nop
 8004b6c:	370c      	adds	r7, #12
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	20000010 	.word	0x20000010
 8004b7c:	e000ed04 	.word	0xe000ed04

08004b80 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004b86:	4b12      	ldr	r3, [pc, #72]	@ (8004bd0 <vPortExitCritical+0x50>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10b      	bne.n	8004ba6 <vPortExitCritical+0x26>
        __asm volatile
 8004b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b92:	f383 8811 	msr	BASEPRI, r3
 8004b96:	f3bf 8f6f 	isb	sy
 8004b9a:	f3bf 8f4f 	dsb	sy
 8004b9e:	607b      	str	r3, [r7, #4]
    }
 8004ba0:	bf00      	nop
 8004ba2:	bf00      	nop
 8004ba4:	e7fd      	b.n	8004ba2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd0 <vPortExitCritical+0x50>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	4a08      	ldr	r2, [pc, #32]	@ (8004bd0 <vPortExitCritical+0x50>)
 8004bae:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004bb0:	4b07      	ldr	r3, [pc, #28]	@ (8004bd0 <vPortExitCritical+0x50>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d105      	bne.n	8004bc4 <vPortExitCritical+0x44>
 8004bb8:	2300      	movs	r3, #0
 8004bba:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	f383 8811 	msr	BASEPRI, r3
    }
 8004bc2:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	20000010 	.word	0x20000010
	...

08004be0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004be0:	f3ef 8009 	mrs	r0, PSP
 8004be4:	f3bf 8f6f 	isb	sy
 8004be8:	4b15      	ldr	r3, [pc, #84]	@ (8004c40 <pxCurrentTCBConst>)
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	f01e 0f10 	tst.w	lr, #16
 8004bf0:	bf08      	it	eq
 8004bf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004bf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bfa:	6010      	str	r0, [r2, #0]
 8004bfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004c00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004c04:	f380 8811 	msr	BASEPRI, r0
 8004c08:	f3bf 8f4f 	dsb	sy
 8004c0c:	f3bf 8f6f 	isb	sy
 8004c10:	f7fe ffb6 	bl	8003b80 <vTaskSwitchContext>
 8004c14:	f04f 0000 	mov.w	r0, #0
 8004c18:	f380 8811 	msr	BASEPRI, r0
 8004c1c:	bc09      	pop	{r0, r3}
 8004c1e:	6819      	ldr	r1, [r3, #0]
 8004c20:	6808      	ldr	r0, [r1, #0]
 8004c22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c26:	f01e 0f10 	tst.w	lr, #16
 8004c2a:	bf08      	it	eq
 8004c2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c30:	f380 8809 	msr	PSP, r0
 8004c34:	f3bf 8f6f 	isb	sy
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	f3af 8000 	nop.w

08004c40 <pxCurrentTCBConst>:
 8004c40:	2000010c 	.word	0x2000010c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004c44:	bf00      	nop
 8004c46:	bf00      	nop

08004c48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
        __asm volatile
 8004c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c52:	f383 8811 	msr	BASEPRI, r3
 8004c56:	f3bf 8f6f 	isb	sy
 8004c5a:	f3bf 8f4f 	dsb	sy
 8004c5e:	607b      	str	r3, [r7, #4]
    }
 8004c60:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004c62:	f002 fb89 	bl	8007378 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004c66:	f7fe fecd 	bl	8003a04 <xTaskIncrementTick>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d006      	beq.n	8004c7e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004c70:	f002 fbe0 	bl	8007434 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c74:	4b08      	ldr	r3, [pc, #32]	@ (8004c98 <SysTick_Handler+0x50>)
 8004c76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c7a:	601a      	str	r2, [r3, #0]
 8004c7c:	e001      	b.n	8004c82 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 8004c7e:	f002 fbbd 	bl	80073fc <SEGGER_SYSVIEW_RecordExitISR>
 8004c82:	2300      	movs	r3, #0
 8004c84:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	f383 8811 	msr	BASEPRI, r3
    }
 8004c8c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 8004c8e:	bf00      	nop
 8004c90:	3708      	adds	r7, #8
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	e000ed04 	.word	0xe000ed04

08004c9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd0 <vPortSetupTimerInterrupt+0x34>)
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd4 <vPortSetupTimerInterrupt+0x38>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004cac:	4b0a      	ldr	r3, [pc, #40]	@ (8004cd8 <vPortSetupTimerInterrupt+0x3c>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a0a      	ldr	r2, [pc, #40]	@ (8004cdc <vPortSetupTimerInterrupt+0x40>)
 8004cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb6:	099b      	lsrs	r3, r3, #6
 8004cb8:	4a09      	ldr	r2, [pc, #36]	@ (8004ce0 <vPortSetupTimerInterrupt+0x44>)
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004cbe:	4b04      	ldr	r3, [pc, #16]	@ (8004cd0 <vPortSetupTimerInterrupt+0x34>)
 8004cc0:	2207      	movs	r2, #7
 8004cc2:	601a      	str	r2, [r3, #0]
}
 8004cc4:	bf00      	nop
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	e000e010 	.word	0xe000e010
 8004cd4:	e000e018 	.word	0xe000e018
 8004cd8:	20000000 	.word	0x20000000
 8004cdc:	10624dd3 	.word	0x10624dd3
 8004ce0:	e000e014 	.word	0xe000e014

08004ce4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004ce4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004cf4 <vPortEnableVFP+0x10>
 8004ce8:	6801      	ldr	r1, [r0, #0]
 8004cea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004cee:	6001      	str	r1, [r0, #0]
 8004cf0:	4770      	bx	lr
 8004cf2:	0000      	.short	0x0000
 8004cf4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004cf8:	bf00      	nop
 8004cfa:	bf00      	nop

08004cfc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004d02:	f3ef 8305 	mrs	r3, IPSR
 8004d06:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2b0f      	cmp	r3, #15
 8004d0c:	d915      	bls.n	8004d3a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004d0e:	4a18      	ldr	r2, [pc, #96]	@ (8004d70 <vPortValidateInterruptPriority+0x74>)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	4413      	add	r3, r2
 8004d14:	781b      	ldrb	r3, [r3, #0]
 8004d16:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004d18:	4b16      	ldr	r3, [pc, #88]	@ (8004d74 <vPortValidateInterruptPriority+0x78>)
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	7afa      	ldrb	r2, [r7, #11]
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d20b      	bcs.n	8004d3a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8004d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d26:	f383 8811 	msr	BASEPRI, r3
 8004d2a:	f3bf 8f6f 	isb	sy
 8004d2e:	f3bf 8f4f 	dsb	sy
 8004d32:	607b      	str	r3, [r7, #4]
    }
 8004d34:	bf00      	nop
 8004d36:	bf00      	nop
 8004d38:	e7fd      	b.n	8004d36 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8004d78 <vPortValidateInterruptPriority+0x7c>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004d42:	4b0e      	ldr	r3, [pc, #56]	@ (8004d7c <vPortValidateInterruptPriority+0x80>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d90b      	bls.n	8004d62 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 8004d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	603b      	str	r3, [r7, #0]
    }
 8004d5c:	bf00      	nop
 8004d5e:	bf00      	nop
 8004d60:	e7fd      	b.n	8004d5e <vPortValidateInterruptPriority+0x62>
    }
 8004d62:	bf00      	nop
 8004d64:	3714      	adds	r7, #20
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	e000e3f0 	.word	0xe000e3f0
 8004d74:	2000024c 	.word	0x2000024c
 8004d78:	e000ed0c 	.word	0xe000ed0c
 8004d7c:	20000250 	.word	0x20000250

08004d80 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b08a      	sub	sp, #40	@ 0x28
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004d8c:	f7fe fd68 	bl	8003860 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004d90:	4b66      	ldr	r3, [pc, #408]	@ (8004f2c <pvPortMalloc+0x1ac>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d101      	bne.n	8004d9c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004d98:	f000 f938 	bl	800500c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d9c:	4b64      	ldr	r3, [pc, #400]	@ (8004f30 <pvPortMalloc+0x1b0>)
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4013      	ands	r3, r2
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f040 80a9 	bne.w	8004efc <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d02e      	beq.n	8004e0e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8004db0:	2208      	movs	r2, #8
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d228      	bcs.n	8004e0e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 8004dbc:	2208      	movs	r2, #8
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f003 0307 	and.w	r3, r3, #7
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d022      	beq.n	8004e14 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f023 0307 	bic.w	r3, r3, #7
 8004dd4:	3308      	adds	r3, #8
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d215      	bcs.n	8004e08 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f023 0307 	bic.w	r3, r3, #7
 8004de2:	3308      	adds	r3, #8
 8004de4:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f003 0307 	and.w	r3, r3, #7
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d011      	beq.n	8004e14 <pvPortMalloc+0x94>
        __asm volatile
 8004df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df4:	f383 8811 	msr	BASEPRI, r3
 8004df8:	f3bf 8f6f 	isb	sy
 8004dfc:	f3bf 8f4f 	dsb	sy
 8004e00:	617b      	str	r3, [r7, #20]
    }
 8004e02:	bf00      	nop
 8004e04:	bf00      	nop
 8004e06:	e7fd      	b.n	8004e04 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004e0c:	e002      	b.n	8004e14 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	607b      	str	r3, [r7, #4]
 8004e12:	e000      	b.n	8004e16 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004e14:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d06f      	beq.n	8004efc <pvPortMalloc+0x17c>
 8004e1c:	4b45      	ldr	r3, [pc, #276]	@ (8004f34 <pvPortMalloc+0x1b4>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d86a      	bhi.n	8004efc <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004e26:	4b44      	ldr	r3, [pc, #272]	@ (8004f38 <pvPortMalloc+0x1b8>)
 8004e28:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004e2a:	4b43      	ldr	r3, [pc, #268]	@ (8004f38 <pvPortMalloc+0x1b8>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004e30:	e004      	b.n	8004e3c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8004e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e34:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d903      	bls.n	8004e4e <pvPortMalloc+0xce>
 8004e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1f1      	bne.n	8004e32 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004e4e:	4b37      	ldr	r3, [pc, #220]	@ (8004f2c <pvPortMalloc+0x1ac>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d051      	beq.n	8004efc <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004e58:	6a3b      	ldr	r3, [r7, #32]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2208      	movs	r2, #8
 8004e5e:	4413      	add	r3, r2
 8004e60:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	6a3b      	ldr	r3, [r7, #32]
 8004e68:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	1ad2      	subs	r2, r2, r3
 8004e72:	2308      	movs	r3, #8
 8004e74:	005b      	lsls	r3, r3, #1
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d920      	bls.n	8004ebc <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004e7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4413      	add	r3, r2
 8004e80:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	f003 0307 	and.w	r3, r3, #7
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00b      	beq.n	8004ea4 <pvPortMalloc+0x124>
        __asm volatile
 8004e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e90:	f383 8811 	msr	BASEPRI, r3
 8004e94:	f3bf 8f6f 	isb	sy
 8004e98:	f3bf 8f4f 	dsb	sy
 8004e9c:	613b      	str	r3, [r7, #16]
    }
 8004e9e:	bf00      	nop
 8004ea0:	bf00      	nop
 8004ea2:	e7fd      	b.n	8004ea0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	1ad2      	subs	r2, r2, r3
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004eb6:	69b8      	ldr	r0, [r7, #24]
 8004eb8:	f000 f90a 	bl	80050d0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8004f34 <pvPortMalloc+0x1b4>)
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	4a1b      	ldr	r2, [pc, #108]	@ (8004f34 <pvPortMalloc+0x1b4>)
 8004ec8:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004eca:	4b1a      	ldr	r3, [pc, #104]	@ (8004f34 <pvPortMalloc+0x1b4>)
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	4b1b      	ldr	r3, [pc, #108]	@ (8004f3c <pvPortMalloc+0x1bc>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d203      	bcs.n	8004ede <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004ed6:	4b17      	ldr	r3, [pc, #92]	@ (8004f34 <pvPortMalloc+0x1b4>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a18      	ldr	r2, [pc, #96]	@ (8004f3c <pvPortMalloc+0x1bc>)
 8004edc:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee0:	685a      	ldr	r2, [r3, #4]
 8004ee2:	4b13      	ldr	r3, [pc, #76]	@ (8004f30 <pvPortMalloc+0x1b0>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eea:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eee:	2200      	movs	r2, #0
 8004ef0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004ef2:	4b13      	ldr	r3, [pc, #76]	@ (8004f40 <pvPortMalloc+0x1c0>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	4a11      	ldr	r2, [pc, #68]	@ (8004f40 <pvPortMalloc+0x1c0>)
 8004efa:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004efc:	f7fe fcbe 	bl	800387c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	f003 0307 	and.w	r3, r3, #7
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d00b      	beq.n	8004f22 <pvPortMalloc+0x1a2>
        __asm volatile
 8004f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0e:	f383 8811 	msr	BASEPRI, r3
 8004f12:	f3bf 8f6f 	isb	sy
 8004f16:	f3bf 8f4f 	dsb	sy
 8004f1a:	60fb      	str	r3, [r7, #12]
    }
 8004f1c:	bf00      	nop
 8004f1e:	bf00      	nop
 8004f20:	e7fd      	b.n	8004f1e <pvPortMalloc+0x19e>
    return pvReturn;
 8004f22:	69fb      	ldr	r3, [r7, #28]
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3728      	adds	r7, #40	@ 0x28
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	20012e5c 	.word	0x20012e5c
 8004f30:	20012e70 	.word	0x20012e70
 8004f34:	20012e60 	.word	0x20012e60
 8004f38:	20012e54 	.word	0x20012e54
 8004f3c:	20012e64 	.word	0x20012e64
 8004f40:	20012e68 	.word	0x20012e68

08004f44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d04f      	beq.n	8004ff6 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004f56:	2308      	movs	r3, #8
 8004f58:	425b      	negs	r3, r3
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	685a      	ldr	r2, [r3, #4]
 8004f68:	4b25      	ldr	r3, [pc, #148]	@ (8005000 <vPortFree+0xbc>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10b      	bne.n	8004f8a <vPortFree+0x46>
        __asm volatile
 8004f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f76:	f383 8811 	msr	BASEPRI, r3
 8004f7a:	f3bf 8f6f 	isb	sy
 8004f7e:	f3bf 8f4f 	dsb	sy
 8004f82:	60fb      	str	r3, [r7, #12]
    }
 8004f84:	bf00      	nop
 8004f86:	bf00      	nop
 8004f88:	e7fd      	b.n	8004f86 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00b      	beq.n	8004faa <vPortFree+0x66>
        __asm volatile
 8004f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f96:	f383 8811 	msr	BASEPRI, r3
 8004f9a:	f3bf 8f6f 	isb	sy
 8004f9e:	f3bf 8f4f 	dsb	sy
 8004fa2:	60bb      	str	r3, [r7, #8]
    }
 8004fa4:	bf00      	nop
 8004fa6:	bf00      	nop
 8004fa8:	e7fd      	b.n	8004fa6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	685a      	ldr	r2, [r3, #4]
 8004fae:	4b14      	ldr	r3, [pc, #80]	@ (8005000 <vPortFree+0xbc>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d01e      	beq.n	8004ff6 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d11a      	bne.n	8004ff6 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	685a      	ldr	r2, [r3, #4]
 8004fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8005000 <vPortFree+0xbc>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	43db      	mvns	r3, r3
 8004fca:	401a      	ands	r2, r3
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004fd0:	f7fe fc46 	bl	8003860 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	685a      	ldr	r2, [r3, #4]
 8004fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8005004 <vPortFree+0xc0>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4413      	add	r3, r2
 8004fde:	4a09      	ldr	r2, [pc, #36]	@ (8005004 <vPortFree+0xc0>)
 8004fe0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004fe2:	6938      	ldr	r0, [r7, #16]
 8004fe4:	f000 f874 	bl	80050d0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004fe8:	4b07      	ldr	r3, [pc, #28]	@ (8005008 <vPortFree+0xc4>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	3301      	adds	r3, #1
 8004fee:	4a06      	ldr	r2, [pc, #24]	@ (8005008 <vPortFree+0xc4>)
 8004ff0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004ff2:	f7fe fc43 	bl	800387c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004ff6:	bf00      	nop
 8004ff8:	3718      	adds	r7, #24
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	20012e70 	.word	0x20012e70
 8005004:	20012e60 	.word	0x20012e60
 8005008:	20012e6c 	.word	0x20012e6c

0800500c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005012:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8005016:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8005018:	4b27      	ldr	r3, [pc, #156]	@ (80050b8 <prvHeapInit+0xac>)
 800501a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f003 0307 	and.w	r3, r3, #7
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00c      	beq.n	8005040 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	3307      	adds	r3, #7
 800502a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f023 0307 	bic.w	r3, r3, #7
 8005032:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005034:	68ba      	ldr	r2, [r7, #8]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	4a1f      	ldr	r2, [pc, #124]	@ (80050b8 <prvHeapInit+0xac>)
 800503c:	4413      	add	r3, r2
 800503e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005044:	4a1d      	ldr	r2, [pc, #116]	@ (80050bc <prvHeapInit+0xb0>)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800504a:	4b1c      	ldr	r3, [pc, #112]	@ (80050bc <prvHeapInit+0xb0>)
 800504c:	2200      	movs	r2, #0
 800504e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	4413      	add	r3, r2
 8005056:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005058:	2208      	movs	r2, #8
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	1a9b      	subs	r3, r3, r2
 800505e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 0307 	bic.w	r3, r3, #7
 8005066:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4a15      	ldr	r2, [pc, #84]	@ (80050c0 <prvHeapInit+0xb4>)
 800506c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800506e:	4b14      	ldr	r3, [pc, #80]	@ (80050c0 <prvHeapInit+0xb4>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2200      	movs	r2, #0
 8005074:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8005076:	4b12      	ldr	r3, [pc, #72]	@ (80050c0 <prvHeapInit+0xb4>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2200      	movs	r2, #0
 800507c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	1ad2      	subs	r2, r2, r3
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800508c:	4b0c      	ldr	r3, [pc, #48]	@ (80050c0 <prvHeapInit+0xb4>)
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	4a0a      	ldr	r2, [pc, #40]	@ (80050c4 <prvHeapInit+0xb8>)
 800509a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	4a09      	ldr	r2, [pc, #36]	@ (80050c8 <prvHeapInit+0xbc>)
 80050a2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80050a4:	4b09      	ldr	r3, [pc, #36]	@ (80050cc <prvHeapInit+0xc0>)
 80050a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80050aa:	601a      	str	r2, [r3, #0]
}
 80050ac:	bf00      	nop
 80050ae:	3714      	adds	r7, #20
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr
 80050b8:	20000254 	.word	0x20000254
 80050bc:	20012e54 	.word	0x20012e54
 80050c0:	20012e5c 	.word	0x20012e5c
 80050c4:	20012e64 	.word	0x20012e64
 80050c8:	20012e60 	.word	0x20012e60
 80050cc:	20012e70 	.word	0x20012e70

080050d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80050d8:	4b28      	ldr	r3, [pc, #160]	@ (800517c <prvInsertBlockIntoFreeList+0xac>)
 80050da:	60fb      	str	r3, [r7, #12]
 80050dc:	e002      	b.n	80050e4 <prvInsertBlockIntoFreeList+0x14>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	60fb      	str	r3, [r7, #12]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d8f7      	bhi.n	80050de <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	4413      	add	r3, r2
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d108      	bne.n	8005112 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	685a      	ldr	r2, [r3, #4]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	441a      	add	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	441a      	add	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	429a      	cmp	r2, r3
 8005124:	d118      	bne.n	8005158 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	4b15      	ldr	r3, [pc, #84]	@ (8005180 <prvInsertBlockIntoFreeList+0xb0>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	429a      	cmp	r2, r3
 8005130:	d00d      	beq.n	800514e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	441a      	add	r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	601a      	str	r2, [r3, #0]
 800514c:	e008      	b.n	8005160 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800514e:	4b0c      	ldr	r3, [pc, #48]	@ (8005180 <prvInsertBlockIntoFreeList+0xb0>)
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	601a      	str	r2, [r3, #0]
 8005156:	e003      	b.n	8005160 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	429a      	cmp	r2, r3
 8005166:	d002      	beq.n	800516e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800516e:	bf00      	nop
 8005170:	3714      	adds	r7, #20
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	20012e54 	.word	0x20012e54
 8005180:	20012e5c 	.word	0x20012e5c

08005184 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8005184:	b580      	push	{r7, lr}
 8005186:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8005188:	4803      	ldr	r0, [pc, #12]	@ (8005198 <_cbSendSystemDesc+0x14>)
 800518a:	f002 f89f 	bl	80072cc <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800518e:	4803      	ldr	r0, [pc, #12]	@ (800519c <_cbSendSystemDesc+0x18>)
 8005190:	f002 f89c 	bl	80072cc <SEGGER_SYSVIEW_SendSysDesc>
}
 8005194:	bf00      	nop
 8005196:	bd80      	pop	{r7, pc}
 8005198:	08007b64 	.word	0x08007b64
 800519c:	08007ba4 	.word	0x08007ba4

080051a0 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80051a4:	4b06      	ldr	r3, [pc, #24]	@ (80051c0 <SEGGER_SYSVIEW_Conf+0x20>)
 80051a6:	6818      	ldr	r0, [r3, #0]
 80051a8:	4b05      	ldr	r3, [pc, #20]	@ (80051c0 <SEGGER_SYSVIEW_Conf+0x20>)
 80051aa:	6819      	ldr	r1, [r3, #0]
 80051ac:	4b05      	ldr	r3, [pc, #20]	@ (80051c4 <SEGGER_SYSVIEW_Conf+0x24>)
 80051ae:	4a06      	ldr	r2, [pc, #24]	@ (80051c8 <SEGGER_SYSVIEW_Conf+0x28>)
 80051b0:	f001 fc08 	bl	80069c4 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80051b4:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80051b8:	f001 fc48 	bl	8006a4c <SEGGER_SYSVIEW_SetRAMBase>
}
 80051bc:	bf00      	nop
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	20000000 	.word	0x20000000
 80051c4:	08005185 	.word	0x08005185
 80051c8:	08007c44 	.word	0x08007c44

080051cc <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80051cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80051d2:	2300      	movs	r3, #0
 80051d4:	607b      	str	r3, [r7, #4]
 80051d6:	e033      	b.n	8005240 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80051d8:	491e      	ldr	r1, [pc, #120]	@ (8005254 <_cbSendTaskList+0x88>)
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	4613      	mov	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	4413      	add	r3, r2
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	440b      	add	r3, r1
 80051e6:	6818      	ldr	r0, [r3, #0]
 80051e8:	491a      	ldr	r1, [pc, #104]	@ (8005254 <_cbSendTaskList+0x88>)
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	4613      	mov	r3, r2
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	4413      	add	r3, r2
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	440b      	add	r3, r1
 80051f6:	3304      	adds	r3, #4
 80051f8:	6819      	ldr	r1, [r3, #0]
 80051fa:	4c16      	ldr	r4, [pc, #88]	@ (8005254 <_cbSendTaskList+0x88>)
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	4613      	mov	r3, r2
 8005200:	009b      	lsls	r3, r3, #2
 8005202:	4413      	add	r3, r2
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4423      	add	r3, r4
 8005208:	3308      	adds	r3, #8
 800520a:	681c      	ldr	r4, [r3, #0]
 800520c:	4d11      	ldr	r5, [pc, #68]	@ (8005254 <_cbSendTaskList+0x88>)
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	4613      	mov	r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	4413      	add	r3, r2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	442b      	add	r3, r5
 800521a:	330c      	adds	r3, #12
 800521c:	681d      	ldr	r5, [r3, #0]
 800521e:	4e0d      	ldr	r6, [pc, #52]	@ (8005254 <_cbSendTaskList+0x88>)
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	4613      	mov	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4413      	add	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	4433      	add	r3, r6
 800522c:	3310      	adds	r3, #16
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	462b      	mov	r3, r5
 8005234:	4622      	mov	r2, r4
 8005236:	f000 f8bd 	bl	80053b4 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	3301      	adds	r3, #1
 800523e:	607b      	str	r3, [r7, #4]
 8005240:	4b05      	ldr	r3, [pc, #20]	@ (8005258 <_cbSendTaskList+0x8c>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	429a      	cmp	r2, r3
 8005248:	d3c6      	bcc.n	80051d8 <_cbSendTaskList+0xc>
  }
}
 800524a:	bf00      	nop
 800524c:	bf00      	nop
 800524e:	370c      	adds	r7, #12
 8005250:	46bd      	mov	sp, r7
 8005252:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005254:	20012e74 	.word	0x20012e74
 8005258:	20012f14 	.word	0x20012f14

0800525c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800525c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005260:	b082      	sub	sp, #8
 8005262:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8005264:	f7fe fbbc 	bl	80039e0 <xTaskGetTickCountFromISR>
 8005268:	4603      	mov	r3, r0
 800526a:	2200      	movs	r2, #0
 800526c:	469a      	mov	sl, r3
 800526e:	4693      	mov	fp, r2
 8005270:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8005274:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	f04f 0a00 	mov.w	sl, #0
 8005280:	f04f 0b00 	mov.w	fp, #0
 8005284:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8005288:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800528c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8005290:	4652      	mov	r2, sl
 8005292:	465b      	mov	r3, fp
 8005294:	1a14      	subs	r4, r2, r0
 8005296:	eb63 0501 	sbc.w	r5, r3, r1
 800529a:	f04f 0200 	mov.w	r2, #0
 800529e:	f04f 0300 	mov.w	r3, #0
 80052a2:	00ab      	lsls	r3, r5, #2
 80052a4:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80052a8:	00a2      	lsls	r2, r4, #2
 80052aa:	4614      	mov	r4, r2
 80052ac:	461d      	mov	r5, r3
 80052ae:	eb14 0800 	adds.w	r8, r4, r0
 80052b2:	eb45 0901 	adc.w	r9, r5, r1
 80052b6:	f04f 0200 	mov.w	r2, #0
 80052ba:	f04f 0300 	mov.w	r3, #0
 80052be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052ca:	4690      	mov	r8, r2
 80052cc:	4699      	mov	r9, r3
 80052ce:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 80052d2:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80052d6:	4610      	mov	r0, r2
 80052d8:	4619      	mov	r1, r3
 80052da:	3708      	adds	r7, #8
 80052dc:	46bd      	mov	sp, r7
 80052de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080052e4 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b086      	sub	sp, #24
 80052e8:	af02      	add	r7, sp, #8
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
 80052f0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80052f2:	2205      	movs	r2, #5
 80052f4:	492b      	ldr	r1, [pc, #172]	@ (80053a4 <SYSVIEW_AddTask+0xc0>)
 80052f6:	68b8      	ldr	r0, [r7, #8]
 80052f8:	f002 fb84 	bl	8007a04 <memcmp>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d04b      	beq.n	800539a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8005302:	4b29      	ldr	r3, [pc, #164]	@ (80053a8 <SYSVIEW_AddTask+0xc4>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2b07      	cmp	r3, #7
 8005308:	d903      	bls.n	8005312 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800530a:	4828      	ldr	r0, [pc, #160]	@ (80053ac <SYSVIEW_AddTask+0xc8>)
 800530c:	f002 faf0 	bl	80078f0 <SEGGER_SYSVIEW_Warn>
    return;
 8005310:	e044      	b.n	800539c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8005312:	4b25      	ldr	r3, [pc, #148]	@ (80053a8 <SYSVIEW_AddTask+0xc4>)
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	4926      	ldr	r1, [pc, #152]	@ (80053b0 <SYSVIEW_AddTask+0xcc>)
 8005318:	4613      	mov	r3, r2
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	440b      	add	r3, r1
 8005322:	68fa      	ldr	r2, [r7, #12]
 8005324:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8005326:	4b20      	ldr	r3, [pc, #128]	@ (80053a8 <SYSVIEW_AddTask+0xc4>)
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	4921      	ldr	r1, [pc, #132]	@ (80053b0 <SYSVIEW_AddTask+0xcc>)
 800532c:	4613      	mov	r3, r2
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	4413      	add	r3, r2
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	440b      	add	r3, r1
 8005336:	3304      	adds	r3, #4
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800533c:	4b1a      	ldr	r3, [pc, #104]	@ (80053a8 <SYSVIEW_AddTask+0xc4>)
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	491b      	ldr	r1, [pc, #108]	@ (80053b0 <SYSVIEW_AddTask+0xcc>)
 8005342:	4613      	mov	r3, r2
 8005344:	009b      	lsls	r3, r3, #2
 8005346:	4413      	add	r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	440b      	add	r3, r1
 800534c:	3308      	adds	r3, #8
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8005352:	4b15      	ldr	r3, [pc, #84]	@ (80053a8 <SYSVIEW_AddTask+0xc4>)
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	4916      	ldr	r1, [pc, #88]	@ (80053b0 <SYSVIEW_AddTask+0xcc>)
 8005358:	4613      	mov	r3, r2
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	4413      	add	r3, r2
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	440b      	add	r3, r1
 8005362:	330c      	adds	r3, #12
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8005368:	4b0f      	ldr	r3, [pc, #60]	@ (80053a8 <SYSVIEW_AddTask+0xc4>)
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	4910      	ldr	r1, [pc, #64]	@ (80053b0 <SYSVIEW_AddTask+0xcc>)
 800536e:	4613      	mov	r3, r2
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	4413      	add	r3, r2
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	440b      	add	r3, r1
 8005378:	3310      	adds	r3, #16
 800537a:	69ba      	ldr	r2, [r7, #24]
 800537c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800537e:	4b0a      	ldr	r3, [pc, #40]	@ (80053a8 <SYSVIEW_AddTask+0xc4>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	3301      	adds	r3, #1
 8005384:	4a08      	ldr	r2, [pc, #32]	@ (80053a8 <SYSVIEW_AddTask+0xc4>)
 8005386:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	9300      	str	r3, [sp, #0]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	68b9      	ldr	r1, [r7, #8]
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f000 f80e 	bl	80053b4 <SYSVIEW_SendTaskInfo>
 8005398:	e000      	b.n	800539c <SYSVIEW_AddTask+0xb8>
    return;
 800539a:	bf00      	nop

}
 800539c:	3710      	adds	r7, #16
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	08007bb4 	.word	0x08007bb4
 80053a8:	20012f14 	.word	0x20012f14
 80053ac:	08007bbc 	.word	0x08007bbc
 80053b0:	20012e74 	.word	0x20012e74

080053b4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b08a      	sub	sp, #40	@ 0x28
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	60b9      	str	r1, [r7, #8]
 80053be:	607a      	str	r2, [r7, #4]
 80053c0:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80053c2:	f107 0314 	add.w	r3, r7, #20
 80053c6:	2214      	movs	r2, #20
 80053c8:	2100      	movs	r1, #0
 80053ca:	4618      	mov	r0, r3
 80053cc:	f002 fb2a 	bl	8007a24 <memset>
  TaskInfo.TaskID     = TaskID;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80053e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e2:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80053e4:	f107 0314 	add.w	r3, r7, #20
 80053e8:	4618      	mov	r0, r3
 80053ea:	f001 fe77 	bl	80070dc <SEGGER_SYSVIEW_SendTaskInfo>
}
 80053ee:	bf00      	nop
 80053f0:	3728      	adds	r7, #40	@ 0x28
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
	...

080053f8 <__NVIC_EnableIRQ>:
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	4603      	mov	r3, r0
 8005400:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005406:	2b00      	cmp	r3, #0
 8005408:	db0b      	blt.n	8005422 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800540a:	79fb      	ldrb	r3, [r7, #7]
 800540c:	f003 021f 	and.w	r2, r3, #31
 8005410:	4907      	ldr	r1, [pc, #28]	@ (8005430 <__NVIC_EnableIRQ+0x38>)
 8005412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005416:	095b      	lsrs	r3, r3, #5
 8005418:	2001      	movs	r0, #1
 800541a:	fa00 f202 	lsl.w	r2, r0, r2
 800541e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005422:	bf00      	nop
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	e000e100 	.word	0xe000e100

08005434 <__NVIC_SetPriority>:
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
 800543a:	4603      	mov	r3, r0
 800543c:	6039      	str	r1, [r7, #0]
 800543e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005444:	2b00      	cmp	r3, #0
 8005446:	db0a      	blt.n	800545e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	b2da      	uxtb	r2, r3
 800544c:	490c      	ldr	r1, [pc, #48]	@ (8005480 <__NVIC_SetPriority+0x4c>)
 800544e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005452:	0112      	lsls	r2, r2, #4
 8005454:	b2d2      	uxtb	r2, r2
 8005456:	440b      	add	r3, r1
 8005458:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800545c:	e00a      	b.n	8005474 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	b2da      	uxtb	r2, r3
 8005462:	4908      	ldr	r1, [pc, #32]	@ (8005484 <__NVIC_SetPriority+0x50>)
 8005464:	79fb      	ldrb	r3, [r7, #7]
 8005466:	f003 030f 	and.w	r3, r3, #15
 800546a:	3b04      	subs	r3, #4
 800546c:	0112      	lsls	r2, r2, #4
 800546e:	b2d2      	uxtb	r2, r2
 8005470:	440b      	add	r3, r1
 8005472:	761a      	strb	r2, [r3, #24]
}
 8005474:	bf00      	nop
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr
 8005480:	e000e100 	.word	0xe000e100
 8005484:	e000ed00 	.word	0xe000ed00

08005488 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 800548e:	f002 fa8b 	bl	80079a8 <SEGGER_SYSVIEW_IsStarted>
 8005492:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d101      	bne.n	800549e <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 800549a:	f001 fca3 	bl	8006de4 <SEGGER_SYSVIEW_Start>
  }
}
 800549e:	bf00      	nop
 80054a0:	3708      	adds	r7, #8
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
	...

080054a8 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	4603      	mov	r3, r0
 80054b0:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 80054b2:	4b0c      	ldr	r3, [pc, #48]	@ (80054e4 <_cbOnUARTRx+0x3c>)
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	2b03      	cmp	r3, #3
 80054b8:	d806      	bhi.n	80054c8 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 80054ba:	4b0a      	ldr	r3, [pc, #40]	@ (80054e4 <_cbOnUARTRx+0x3c>)
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	3301      	adds	r3, #1
 80054c0:	b2da      	uxtb	r2, r3
 80054c2:	4b08      	ldr	r3, [pc, #32]	@ (80054e4 <_cbOnUARTRx+0x3c>)
 80054c4:	701a      	strb	r2, [r3, #0]
    goto Done;
 80054c6:	e009      	b.n	80054dc <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 80054c8:	f7ff ffde 	bl	8005488 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 80054cc:	4b05      	ldr	r3, [pc, #20]	@ (80054e4 <_cbOnUARTRx+0x3c>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	4618      	mov	r0, r3
 80054d2:	1dfb      	adds	r3, r7, #7
 80054d4:	2201      	movs	r2, #1
 80054d6:	4619      	mov	r1, r3
 80054d8:	f000 fb9a 	bl	8005c10 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 80054dc:	bf00      	nop
}
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	20000014 	.word	0x20000014

080054e8 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 80054f0:	4b14      	ldr	r3, [pc, #80]	@ (8005544 <_cbOnUARTTx+0x5c>)
 80054f2:	785b      	ldrb	r3, [r3, #1]
 80054f4:	2b03      	cmp	r3, #3
 80054f6:	d80f      	bhi.n	8005518 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 80054f8:	4b12      	ldr	r3, [pc, #72]	@ (8005544 <_cbOnUARTTx+0x5c>)
 80054fa:	785b      	ldrb	r3, [r3, #1]
 80054fc:	461a      	mov	r2, r3
 80054fe:	4b12      	ldr	r3, [pc, #72]	@ (8005548 <_cbOnUARTTx+0x60>)
 8005500:	5c9a      	ldrb	r2, [r3, r2]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8005506:	4b0f      	ldr	r3, [pc, #60]	@ (8005544 <_cbOnUARTTx+0x5c>)
 8005508:	785b      	ldrb	r3, [r3, #1]
 800550a:	3301      	adds	r3, #1
 800550c:	b2da      	uxtb	r2, r3
 800550e:	4b0d      	ldr	r3, [pc, #52]	@ (8005544 <_cbOnUARTTx+0x5c>)
 8005510:	705a      	strb	r2, [r3, #1]
    r = 1;
 8005512:	2301      	movs	r3, #1
 8005514:	60fb      	str	r3, [r7, #12]
    goto Done;
 8005516:	e00f      	b.n	8005538 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8005518:	4b0a      	ldr	r3, [pc, #40]	@ (8005544 <_cbOnUARTTx+0x5c>)
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	6879      	ldr	r1, [r7, #4]
 8005520:	4618      	mov	r0, r3
 8005522:	f000 fa19 	bl	8005958 <SEGGER_RTT_ReadUpBufferNoLock>
 8005526:	4603      	mov	r3, r0
 8005528:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2b00      	cmp	r3, #0
 800552e:	da02      	bge.n	8005536 <_cbOnUARTTx+0x4e>
    r = 0;
 8005530:	2300      	movs	r3, #0
 8005532:	60fb      	str	r3, [r7, #12]
 8005534:	e000      	b.n	8005538 <_cbOnUARTTx+0x50>
  }
Done:
 8005536:	bf00      	nop
  return r;
 8005538:	68fb      	ldr	r3, [r7, #12]
}
 800553a:	4618      	mov	r0, r3
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	20000014 	.word	0x20000014
 8005548:	08007c4c 	.word	0x08007c4c

0800554c <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8005554:	4a04      	ldr	r2, [pc, #16]	@ (8005568 <SEGGER_UART_init+0x1c>)
 8005556:	4905      	ldr	r1, [pc, #20]	@ (800556c <SEGGER_UART_init+0x20>)
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 f863 	bl	8005624 <HIF_UART_Init>
}
 800555e:	bf00      	nop
 8005560:	3708      	adds	r7, #8
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	080054a9 	.word	0x080054a9
 800556c:	080054e9 	.word	0x080054e9

08005570 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8005576:	4b1e      	ldr	r3, [pc, #120]	@ (80055f0 <USART2_IRQHandler+0x80>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f003 0320 	and.w	r3, r3, #32
 8005582:	2b00      	cmp	r3, #0
 8005584:	d011      	beq.n	80055aa <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8005586:	4b1b      	ldr	r3, [pc, #108]	@ (80055f4 <USART2_IRQHandler+0x84>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	b2db      	uxtb	r3, r3
 800558c:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f003 030b 	and.w	r3, r3, #11
 8005594:	2b00      	cmp	r3, #0
 8005596:	d108      	bne.n	80055aa <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8005598:	4b17      	ldr	r3, [pc, #92]	@ (80055f8 <USART2_IRQHandler+0x88>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d004      	beq.n	80055aa <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 80055a0:	4b15      	ldr	r3, [pc, #84]	@ (80055f8 <USART2_IRQHandler+0x88>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	79fa      	ldrb	r2, [r7, #7]
 80055a6:	4610      	mov	r0, r2
 80055a8:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d01a      	beq.n	80055ea <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 80055b4:	4b11      	ldr	r3, [pc, #68]	@ (80055fc <USART2_IRQHandler+0x8c>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d015      	beq.n	80055e8 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 80055bc:	4b0f      	ldr	r3, [pc, #60]	@ (80055fc <USART2_IRQHandler+0x8c>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	1dfa      	adds	r2, r7, #7
 80055c2:	4610      	mov	r0, r2
 80055c4:	4798      	blx	r3
 80055c6:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d106      	bne.n	80055dc <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 80055ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005600 <USART2_IRQHandler+0x90>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a0b      	ldr	r2, [pc, #44]	@ (8005600 <USART2_IRQHandler+0x90>)
 80055d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055d8:	6013      	str	r3, [r2, #0]
 80055da:	e006      	b.n	80055ea <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 80055dc:	4b04      	ldr	r3, [pc, #16]	@ (80055f0 <USART2_IRQHandler+0x80>)
 80055de:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 80055e0:	79fa      	ldrb	r2, [r7, #7]
 80055e2:	4b04      	ldr	r3, [pc, #16]	@ (80055f4 <USART2_IRQHandler+0x84>)
 80055e4:	601a      	str	r2, [r3, #0]
 80055e6:	e000      	b.n	80055ea <USART2_IRQHandler+0x7a>
      return;
 80055e8:	bf00      	nop
    }
  }
}
 80055ea:	3710      	adds	r7, #16
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	40004400 	.word	0x40004400
 80055f4:	40004404 	.word	0x40004404
 80055f8:	20012f18 	.word	0x20012f18
 80055fc:	20012f1c 	.word	0x20012f1c
 8005600:	4000440c 	.word	0x4000440c

08005604 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8005604:	b480      	push	{r7}
 8005606:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8005608:	4b05      	ldr	r3, [pc, #20]	@ (8005620 <HIF_UART_EnableTXEInterrupt+0x1c>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a04      	ldr	r2, [pc, #16]	@ (8005620 <HIF_UART_EnableTXEInterrupt+0x1c>)
 800560e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005612:	6013      	str	r3, [r2, #0]
}
 8005614:	bf00      	nop
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	4000440c 	.word	0x4000440c

08005624 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8005624:	b580      	push	{r7, lr}
 8005626:	b086      	sub	sp, #24
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8005630:	4b2e      	ldr	r3, [pc, #184]	@ (80056ec <HIF_UART_Init+0xc8>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a2d      	ldr	r2, [pc, #180]	@ (80056ec <HIF_UART_Init+0xc8>)
 8005636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800563a:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 800563c:	4b2c      	ldr	r3, [pc, #176]	@ (80056f0 <HIF_UART_Init+0xcc>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a2b      	ldr	r2, [pc, #172]	@ (80056f0 <HIF_UART_Init+0xcc>)
 8005642:	f043 0301 	orr.w	r3, r3, #1
 8005646:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8005648:	4b2a      	ldr	r3, [pc, #168]	@ (80056f4 <HIF_UART_Init+0xd0>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005654:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800565c:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 800565e:	4a25      	ldr	r2, [pc, #148]	@ (80056f4 <HIF_UART_Init+0xd0>)
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8005664:	4b24      	ldr	r3, [pc, #144]	@ (80056f8 <HIF_UART_Init+0xd4>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005670:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8005678:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 800567a:	4a1f      	ldr	r2, [pc, #124]	@ (80056f8 <HIF_UART_Init+0xd4>)
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8005680:	4b1e      	ldr	r3, [pc, #120]	@ (80056fc <HIF_UART_Init+0xd8>)
 8005682:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 8005686:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8005688:	4b1d      	ldr	r3, [pc, #116]	@ (8005700 <HIF_UART_Init+0xdc>)
 800568a:	2200      	movs	r2, #0
 800568c:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 800568e:	4b1d      	ldr	r3, [pc, #116]	@ (8005704 <HIF_UART_Init+0xe0>)
 8005690:	2280      	movs	r2, #128	@ 0x80
 8005692:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	00db      	lsls	r3, r3, #3
 8005698:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 800569a:	4a1b      	ldr	r2, [pc, #108]	@ (8005708 <HIF_UART_Init+0xe4>)
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a2:	3301      	adds	r3, #1
 80056a4:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	085b      	lsrs	r3, r3, #1
 80056aa:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056b2:	d302      	bcc.n	80056ba <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 80056b4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80056b8:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d004      	beq.n	80056ca <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	011b      	lsls	r3, r3, #4
 80056c4:	4a11      	ldr	r2, [pc, #68]	@ (800570c <HIF_UART_Init+0xe8>)
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 80056ca:	4a11      	ldr	r2, [pc, #68]	@ (8005710 <HIF_UART_Init+0xec>)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 80056d0:	4a10      	ldr	r2, [pc, #64]	@ (8005714 <HIF_UART_Init+0xf0>)
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 80056d6:	2106      	movs	r1, #6
 80056d8:	2026      	movs	r0, #38	@ 0x26
 80056da:	f7ff feab 	bl	8005434 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 80056de:	2026      	movs	r0, #38	@ 0x26
 80056e0:	f7ff fe8a 	bl	80053f8 <__NVIC_EnableIRQ>
}
 80056e4:	bf00      	nop
 80056e6:	3718      	adds	r7, #24
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	40023840 	.word	0x40023840
 80056f0:	40023830 	.word	0x40023830
 80056f4:	40020020 	.word	0x40020020
 80056f8:	40020000 	.word	0x40020000
 80056fc:	4000440c 	.word	0x4000440c
 8005700:	40004410 	.word	0x40004410
 8005704:	40004414 	.word	0x40004414
 8005708:	0501bd00 	.word	0x0501bd00
 800570c:	40004408 	.word	0x40004408
 8005710:	20012f18 	.word	0x20012f18
 8005714:	20012f1c 	.word	0x20012f1c

08005718 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800571e:	4b24      	ldr	r3, [pc, #144]	@ (80057b0 <_DoInit+0x98>)
 8005720:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2203      	movs	r2, #3
 8005726:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2203      	movs	r2, #3
 800572c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a20      	ldr	r2, [pc, #128]	@ (80057b4 <_DoInit+0x9c>)
 8005732:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a20      	ldr	r2, [pc, #128]	@ (80057b8 <_DoInit+0xa0>)
 8005738:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005740:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a17      	ldr	r2, [pc, #92]	@ (80057b4 <_DoInit+0x9c>)
 8005758:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a17      	ldr	r2, [pc, #92]	@ (80057bc <_DoInit+0xa4>)
 800575e:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2210      	movs	r2, #16
 8005764:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	3307      	adds	r3, #7
 800577c:	4a10      	ldr	r2, [pc, #64]	@ (80057c0 <_DoInit+0xa8>)
 800577e:	6810      	ldr	r0, [r2, #0]
 8005780:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8005782:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a0e      	ldr	r2, [pc, #56]	@ (80057c4 <_DoInit+0xac>)
 800578a:	6810      	ldr	r0, [r2, #0]
 800578c:	6018      	str	r0, [r3, #0]
 800578e:	8891      	ldrh	r1, [r2, #4]
 8005790:	7992      	ldrb	r2, [r2, #6]
 8005792:	8099      	strh	r1, [r3, #4]
 8005794:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8005796:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2220      	movs	r2, #32
 800579e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80057a0:	f3bf 8f5f 	dmb	sy
}
 80057a4:	bf00      	nop
 80057a6:	370c      	adds	r7, #12
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr
 80057b0:	20012f20 	.word	0x20012f20
 80057b4:	08007c0c 	.word	0x08007c0c
 80057b8:	20012fc8 	.word	0x20012fc8
 80057bc:	200133c8 	.word	0x200133c8
 80057c0:	08007c18 	.word	0x08007c18
 80057c4:	08007c1c 	.word	0x08007c1c

080057c8 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b08a      	sub	sp, #40	@ 0x28
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80057d4:	2300      	movs	r3, #0
 80057d6:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 80057e4:	69ba      	ldr	r2, [r7, #24]
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d905      	bls.n	80057f8 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 80057ec:	69ba      	ldr	r2, [r7, #24]
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	3b01      	subs	r3, #1
 80057f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80057f6:	e007      	b.n	8005808 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	69b9      	ldr	r1, [r7, #24]
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	1acb      	subs	r3, r1, r3
 8005802:	4413      	add	r3, r2
 8005804:	3b01      	subs	r3, #1
 8005806:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	689a      	ldr	r2, [r3, #8]
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005812:	4293      	cmp	r3, r2
 8005814:	bf28      	it	cs
 8005816:	4613      	movcs	r3, r2
 8005818:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800581a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4293      	cmp	r3, r2
 8005820:	bf28      	it	cs
 8005822:	4613      	movcs	r3, r2
 8005824:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	685a      	ldr	r2, [r3, #4]
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	4413      	add	r3, r2
 800582e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8005830:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005832:	68b9      	ldr	r1, [r7, #8]
 8005834:	6978      	ldr	r0, [r7, #20]
 8005836:	f002 f921 	bl	8007a7c <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800583a:	6a3a      	ldr	r2, [r7, #32]
 800583c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583e:	4413      	add	r3, r2
 8005840:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8005842:	68ba      	ldr	r2, [r7, #8]
 8005844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005846:	4413      	add	r3, r2
 8005848:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8005852:	69fa      	ldr	r2, [r7, #28]
 8005854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005856:	4413      	add	r3, r2
 8005858:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	69fa      	ldr	r2, [r7, #28]
 8005860:	429a      	cmp	r2, r3
 8005862:	d101      	bne.n	8005868 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8005864:	2300      	movs	r3, #0
 8005866:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005868:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	69fa      	ldr	r2, [r7, #28]
 8005870:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1b2      	bne.n	80057de <_WriteBlocking+0x16>
  return NumBytesWritten;
 8005878:	6a3b      	ldr	r3, [r7, #32]
}
 800587a:	4618      	mov	r0, r3
 800587c:	3728      	adds	r7, #40	@ 0x28
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}

08005882 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8005882:	b580      	push	{r7, lr}
 8005884:	b088      	sub	sp, #32
 8005886:	af00      	add	r7, sp, #0
 8005888:	60f8      	str	r0, [r7, #12]
 800588a:	60b9      	str	r1, [r7, #8]
 800588c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	689a      	ldr	r2, [r3, #8]
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d911      	bls.n	80058ca <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	685a      	ldr	r2, [r3, #4]
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	4413      	add	r3, r2
 80058ae:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	68b9      	ldr	r1, [r7, #8]
 80058b4:	6938      	ldr	r0, [r7, #16]
 80058b6:	f002 f8e1 	bl	8007a7c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80058ba:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 80058be:	69fa      	ldr	r2, [r7, #28]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	441a      	add	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80058c8:	e01f      	b.n	800590a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	4413      	add	r3, r2
 80058d6:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 80058d8:	697a      	ldr	r2, [r7, #20]
 80058da:	68b9      	ldr	r1, [r7, #8]
 80058dc:	6938      	ldr	r0, [r7, #16]
 80058de:	f002 f8cd 	bl	8007a7c <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 80058f0:	68ba      	ldr	r2, [r7, #8]
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	4413      	add	r3, r2
 80058f6:	697a      	ldr	r2, [r7, #20]
 80058f8:	4619      	mov	r1, r3
 80058fa:	6938      	ldr	r0, [r7, #16]
 80058fc:	f002 f8be 	bl	8007a7c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005900:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	697a      	ldr	r2, [r7, #20]
 8005908:	60da      	str	r2, [r3, #12]
}
 800590a:	bf00      	nop
 800590c:	3720      	adds	r7, #32
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8005912:	b480      	push	{r7}
 8005914:	b087      	sub	sp, #28
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	429a      	cmp	r2, r3
 800592c:	d808      	bhi.n	8005940 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	689a      	ldr	r2, [r3, #8]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	1ad2      	subs	r2, r2, r3
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	4413      	add	r3, r2
 800593a:	3b01      	subs	r3, #1
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	e004      	b.n	800594a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	3b01      	subs	r3, #1
 8005948:	617b      	str	r3, [r7, #20]
  }
  return r;
 800594a:	697b      	ldr	r3, [r7, #20]
}
 800594c:	4618      	mov	r0, r3
 800594e:	371c      	adds	r7, #28
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005958:	b580      	push	{r7, lr}
 800595a:	b08c      	sub	sp, #48	@ 0x30
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8005964:	4b3e      	ldr	r3, [pc, #248]	@ (8005a60 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005966:	623b      	str	r3, [r7, #32]
 8005968:	6a3b      	ldr	r3, [r7, #32]
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8005972:	f7ff fed1 	bl	8005718 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	1c5a      	adds	r2, r3, #1
 800597a:	4613      	mov	r3, r2
 800597c:	005b      	lsls	r3, r3, #1
 800597e:	4413      	add	r3, r2
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	4a37      	ldr	r2, [pc, #220]	@ (8005a60 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005984:	4413      	add	r3, r2
 8005986:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005998:	2300      	movs	r3, #0
 800599a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800599c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800599e:	69bb      	ldr	r3, [r7, #24]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d92b      	bls.n	80059fc <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	689a      	ldr	r2, [r3, #8]
 80059a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4293      	cmp	r3, r2
 80059b4:	bf28      	it	cs
 80059b6:	4613      	movcs	r3, r2
 80059b8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	685a      	ldr	r2, [r3, #4]
 80059be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c0:	4413      	add	r3, r2
 80059c2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80059c4:	697a      	ldr	r2, [r7, #20]
 80059c6:	6939      	ldr	r1, [r7, #16]
 80059c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80059ca:	f002 f857 	bl	8007a7c <memcpy>
    NumBytesRead += NumBytesRem;
 80059ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	4413      	add	r3, r2
 80059d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80059d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	4413      	add	r3, r2
 80059dc:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80059e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	4413      	add	r3, r2
 80059ec:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d101      	bne.n	80059fc <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 80059f8:	2300      	movs	r3, #0
 80059fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80059fc:	69ba      	ldr	r2, [r7, #24]
 80059fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005a04:	697a      	ldr	r2, [r7, #20]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	bf28      	it	cs
 8005a0c:	4613      	movcs	r3, r2
 8005a0e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d019      	beq.n	8005a4a <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	685a      	ldr	r2, [r3, #4]
 8005a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a1c:	4413      	add	r3, r2
 8005a1e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	6939      	ldr	r1, [r7, #16]
 8005a24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005a26:	f002 f829 	bl	8007a7c <memcpy>
    NumBytesRead += NumBytesRem;
 8005a2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	4413      	add	r3, r2
 8005a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005a32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	4413      	add	r3, r2
 8005a38:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005a42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	4413      	add	r3, r2
 8005a48:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8005a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d002      	beq.n	8005a56 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a54:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3730      	adds	r7, #48	@ 0x30
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	20012f20 	.word	0x20012f20

08005a64 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b08c      	sub	sp, #48	@ 0x30
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8005a70:	4b3e      	ldr	r3, [pc, #248]	@ (8005b6c <SEGGER_RTT_ReadNoLock+0x108>)
 8005a72:	623b      	str	r3, [r7, #32]
 8005a74:	6a3b      	ldr	r3, [r7, #32]
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <SEGGER_RTT_ReadNoLock+0x1e>
 8005a7e:	f7ff fe4b 	bl	8005718 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	4613      	mov	r3, r2
 8005a86:	005b      	lsls	r3, r3, #1
 8005a88:	4413      	add	r3, r2
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	3360      	adds	r3, #96	@ 0x60
 8005a8e:	4a37      	ldr	r2, [pc, #220]	@ (8005b6c <SEGGER_RTT_ReadNoLock+0x108>)
 8005a90:	4413      	add	r3, r2
 8005a92:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	691b      	ldr	r3, [r3, #16]
 8005a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005aa8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d92b      	bls.n	8005b08 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	689a      	ldr	r2, [r3, #8]
 8005ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	bf28      	it	cs
 8005ac2:	4613      	movcs	r3, r2
 8005ac4:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005acc:	4413      	add	r3, r2
 8005ace:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005ad0:	697a      	ldr	r2, [r7, #20]
 8005ad2:	6939      	ldr	r1, [r7, #16]
 8005ad4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005ad6:	f001 ffd1 	bl	8007a7c <memcpy>
    NumBytesRead += NumBytesRem;
 8005ada:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	4413      	add	r3, r2
 8005ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005af2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	4413      	add	r3, r2
 8005af8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d101      	bne.n	8005b08 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005b04:	2300      	movs	r3, #0
 8005b06:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005b08:	69ba      	ldr	r2, [r7, #24]
 8005b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005b10:	697a      	ldr	r2, [r7, #20]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4293      	cmp	r3, r2
 8005b16:	bf28      	it	cs
 8005b18:	4613      	movcs	r3, r2
 8005b1a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d019      	beq.n	8005b56 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	685a      	ldr	r2, [r3, #4]
 8005b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b28:	4413      	add	r3, r2
 8005b2a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005b2c:	697a      	ldr	r2, [r7, #20]
 8005b2e:	6939      	ldr	r1, [r7, #16]
 8005b30:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b32:	f001 ffa3 	bl	8007a7c <memcpy>
    NumBytesRead += NumBytesRem;
 8005b36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	4413      	add	r3, r2
 8005b44:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005b4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	4413      	add	r3, r2
 8005b54:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8005b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b60:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3730      	adds	r7, #48	@ 0x30
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	20012f20 	.word	0x20012f20

08005b70 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b088      	sub	sp, #32
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	4613      	mov	r3, r2
 8005b84:	005b      	lsls	r3, r3, #1
 8005b86:	4413      	add	r3, r2
 8005b88:	00db      	lsls	r3, r3, #3
 8005b8a:	3360      	adds	r3, #96	@ 0x60
 8005b8c:	4a1f      	ldr	r2, [pc, #124]	@ (8005c0c <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8005b8e:	4413      	add	r3, r2
 8005b90:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d029      	beq.n	8005bee <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d82e      	bhi.n	8005bfc <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d002      	beq.n	8005ba8 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d013      	beq.n	8005bce <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8005ba6:	e029      	b.n	8005bfc <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005ba8:	6978      	ldr	r0, [r7, #20]
 8005baa:	f7ff feb2 	bl	8005912 <_GetAvailWriteSpace>
 8005bae:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d202      	bcs.n	8005bbe <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005bbc:	e021      	b.n	8005c02 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	69b9      	ldr	r1, [r7, #24]
 8005bc6:	6978      	ldr	r0, [r7, #20]
 8005bc8:	f7ff fe5b 	bl	8005882 <_WriteNoCheck>
    break;
 8005bcc:	e019      	b.n	8005c02 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005bce:	6978      	ldr	r0, [r7, #20]
 8005bd0:	f7ff fe9f 	bl	8005912 <_GetAvailWriteSpace>
 8005bd4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	bf28      	it	cs
 8005bde:	4613      	movcs	r3, r2
 8005be0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8005be2:	69fa      	ldr	r2, [r7, #28]
 8005be4:	69b9      	ldr	r1, [r7, #24]
 8005be6:	6978      	ldr	r0, [r7, #20]
 8005be8:	f7ff fe4b 	bl	8005882 <_WriteNoCheck>
    break;
 8005bec:	e009      	b.n	8005c02 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	69b9      	ldr	r1, [r7, #24]
 8005bf2:	6978      	ldr	r0, [r7, #20]
 8005bf4:	f7ff fde8 	bl	80057c8 <_WriteBlocking>
 8005bf8:	61f8      	str	r0, [r7, #28]
    break;
 8005bfa:	e002      	b.n	8005c02 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	61fb      	str	r3, [r7, #28]
    break;
 8005c00:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8005c02:	69fb      	ldr	r3, [r7, #28]
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3720      	adds	r7, #32
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	20012f20 	.word	0x20012f20

08005c10 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b088      	sub	sp, #32
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8005c58 <SEGGER_RTT_WriteDownBuffer+0x48>)
 8005c1e:	61fb      	str	r3, [r7, #28]
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d101      	bne.n	8005c2e <SEGGER_RTT_WriteDownBuffer+0x1e>
 8005c2a:	f7ff fd75 	bl	8005718 <_DoInit>
  SEGGER_RTT_LOCK();
 8005c2e:	f3ef 8311 	mrs	r3, BASEPRI
 8005c32:	f04f 0120 	mov.w	r1, #32
 8005c36:	f381 8811 	msr	BASEPRI, r1
 8005c3a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	68b9      	ldr	r1, [r7, #8]
 8005c40:	68f8      	ldr	r0, [r7, #12]
 8005c42:	f7ff ff95 	bl	8005b70 <SEGGER_RTT_WriteDownBufferNoLock>
 8005c46:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8005c4e:	697b      	ldr	r3, [r7, #20]
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3720      	adds	r7, #32
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}
 8005c58:	20012f20 	.word	0x20012f20

08005c5c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b088      	sub	sp, #32
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	607a      	str	r2, [r7, #4]
 8005c68:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005c6a:	4b3d      	ldr	r3, [pc, #244]	@ (8005d60 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005c6c:	61bb      	str	r3, [r7, #24]
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	781b      	ldrb	r3, [r3, #0]
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <SEGGER_RTT_AllocUpBuffer+0x20>
 8005c78:	f7ff fd4e 	bl	8005718 <_DoInit>
  SEGGER_RTT_LOCK();
 8005c7c:	f3ef 8311 	mrs	r3, BASEPRI
 8005c80:	f04f 0120 	mov.w	r1, #32
 8005c84:	f381 8811 	msr	BASEPRI, r1
 8005c88:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005c8a:	4b35      	ldr	r3, [pc, #212]	@ (8005d60 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005c8c:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005c92:	6939      	ldr	r1, [r7, #16]
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	1c5a      	adds	r2, r3, #1
 8005c98:	4613      	mov	r3, r2
 8005c9a:	005b      	lsls	r3, r3, #1
 8005c9c:	4413      	add	r3, r2
 8005c9e:	00db      	lsls	r3, r3, #3
 8005ca0:	440b      	add	r3, r1
 8005ca2:	3304      	adds	r3, #4
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d008      	beq.n	8005cbc <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	3301      	adds	r3, #1
 8005cae:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	691b      	ldr	r3, [r3, #16]
 8005cb4:	69fa      	ldr	r2, [r7, #28]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	dbeb      	blt.n	8005c92 <SEGGER_RTT_AllocUpBuffer+0x36>
 8005cba:	e000      	b.n	8005cbe <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005cbc:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	69fa      	ldr	r2, [r7, #28]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	da3f      	bge.n	8005d48 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005cc8:	6939      	ldr	r1, [r7, #16]
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	1c5a      	adds	r2, r3, #1
 8005cce:	4613      	mov	r3, r2
 8005cd0:	005b      	lsls	r3, r3, #1
 8005cd2:	4413      	add	r3, r2
 8005cd4:	00db      	lsls	r3, r3, #3
 8005cd6:	440b      	add	r3, r1
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005cdc:	6939      	ldr	r1, [r7, #16]
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	1c5a      	adds	r2, r3, #1
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	005b      	lsls	r3, r3, #1
 8005ce6:	4413      	add	r3, r2
 8005ce8:	00db      	lsls	r3, r3, #3
 8005cea:	440b      	add	r3, r1
 8005cec:	3304      	adds	r3, #4
 8005cee:	68ba      	ldr	r2, [r7, #8]
 8005cf0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005cf2:	6939      	ldr	r1, [r7, #16]
 8005cf4:	69fa      	ldr	r2, [r7, #28]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	005b      	lsls	r3, r3, #1
 8005cfa:	4413      	add	r3, r2
 8005cfc:	00db      	lsls	r3, r3, #3
 8005cfe:	440b      	add	r3, r1
 8005d00:	3320      	adds	r3, #32
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8005d06:	6939      	ldr	r1, [r7, #16]
 8005d08:	69fa      	ldr	r2, [r7, #28]
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	005b      	lsls	r3, r3, #1
 8005d0e:	4413      	add	r3, r2
 8005d10:	00db      	lsls	r3, r3, #3
 8005d12:	440b      	add	r3, r1
 8005d14:	3328      	adds	r3, #40	@ 0x28
 8005d16:	2200      	movs	r2, #0
 8005d18:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005d1a:	6939      	ldr	r1, [r7, #16]
 8005d1c:	69fa      	ldr	r2, [r7, #28]
 8005d1e:	4613      	mov	r3, r2
 8005d20:	005b      	lsls	r3, r3, #1
 8005d22:	4413      	add	r3, r2
 8005d24:	00db      	lsls	r3, r3, #3
 8005d26:	440b      	add	r3, r1
 8005d28:	3324      	adds	r3, #36	@ 0x24
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005d2e:	6939      	ldr	r1, [r7, #16]
 8005d30:	69fa      	ldr	r2, [r7, #28]
 8005d32:	4613      	mov	r3, r2
 8005d34:	005b      	lsls	r3, r3, #1
 8005d36:	4413      	add	r3, r2
 8005d38:	00db      	lsls	r3, r3, #3
 8005d3a:	440b      	add	r3, r1
 8005d3c:	332c      	adds	r3, #44	@ 0x2c
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005d42:	f3bf 8f5f 	dmb	sy
 8005d46:	e002      	b.n	8005d4e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005d48:	f04f 33ff 	mov.w	r3, #4294967295
 8005d4c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005d54:	69fb      	ldr	r3, [r7, #28]
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3720      	adds	r7, #32
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	20012f20 	.word	0x20012f20

08005d64 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b088      	sub	sp, #32
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
 8005d70:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005d72:	4b33      	ldr	r3, [pc, #204]	@ (8005e40 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005d74:	61bb      	str	r3, [r7, #24]
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d101      	bne.n	8005d84 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005d80:	f7ff fcca 	bl	8005718 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005d84:	4b2e      	ldr	r3, [pc, #184]	@ (8005e40 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005d86:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	695b      	ldr	r3, [r3, #20]
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d24d      	bcs.n	8005e30 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8005d94:	f3ef 8311 	mrs	r3, BASEPRI
 8005d98:	f04f 0120 	mov.w	r1, #32
 8005d9c:	f381 8811 	msr	BASEPRI, r1
 8005da0:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d031      	beq.n	8005e0c <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8005da8:	6979      	ldr	r1, [r7, #20]
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	4613      	mov	r3, r2
 8005dae:	005b      	lsls	r3, r3, #1
 8005db0:	4413      	add	r3, r2
 8005db2:	00db      	lsls	r3, r3, #3
 8005db4:	440b      	add	r3, r1
 8005db6:	3360      	adds	r3, #96	@ 0x60
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8005dbc:	6979      	ldr	r1, [r7, #20]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	005b      	lsls	r3, r3, #1
 8005dc4:	4413      	add	r3, r2
 8005dc6:	00db      	lsls	r3, r3, #3
 8005dc8:	440b      	add	r3, r1
 8005dca:	3364      	adds	r3, #100	@ 0x64
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8005dd0:	6979      	ldr	r1, [r7, #20]
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	005b      	lsls	r3, r3, #1
 8005dd8:	4413      	add	r3, r2
 8005dda:	00db      	lsls	r3, r3, #3
 8005ddc:	440b      	add	r3, r1
 8005dde:	3368      	adds	r3, #104	@ 0x68
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8005de4:	6979      	ldr	r1, [r7, #20]
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	4613      	mov	r3, r2
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	4413      	add	r3, r2
 8005dee:	00db      	lsls	r3, r3, #3
 8005df0:	440b      	add	r3, r1
 8005df2:	3370      	adds	r3, #112	@ 0x70
 8005df4:	2200      	movs	r2, #0
 8005df6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8005df8:	6979      	ldr	r1, [r7, #20]
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	005b      	lsls	r3, r3, #1
 8005e00:	4413      	add	r3, r2
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	440b      	add	r3, r1
 8005e06:	336c      	adds	r3, #108	@ 0x6c
 8005e08:	2200      	movs	r2, #0
 8005e0a:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8005e0c:	6979      	ldr	r1, [r7, #20]
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	4613      	mov	r3, r2
 8005e12:	005b      	lsls	r3, r3, #1
 8005e14:	4413      	add	r3, r2
 8005e16:	00db      	lsls	r3, r3, #3
 8005e18:	440b      	add	r3, r1
 8005e1a:	3374      	adds	r3, #116	@ 0x74
 8005e1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e1e:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005e20:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	61fb      	str	r3, [r7, #28]
 8005e2e:	e002      	b.n	8005e36 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8005e30:	f04f 33ff 	mov.w	r3, #4294967295
 8005e34:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8005e36:	69fb      	ldr	r3, [r7, #28]
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3720      	adds	r7, #32
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	20012f20 	.word	0x20012f20

08005e44 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005e44:	b480      	push	{r7}
 8005e46:	b087      	sub	sp, #28
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8005e50:	2300      	movs	r3, #0
 8005e52:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005e54:	e002      	b.n	8005e5c <_EncodeStr+0x18>
    Len++;
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	3301      	adds	r3, #1
 8005e5a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	4413      	add	r3, r2
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1f6      	bne.n	8005e56 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8005e68:	693a      	ldr	r2, [r7, #16]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d901      	bls.n	8005e74 <_EncodeStr+0x30>
    Len = Limit;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	2bfe      	cmp	r3, #254	@ 0xfe
 8005e78:	d806      	bhi.n	8005e88 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	1c5a      	adds	r2, r3, #1
 8005e7e:	60fa      	str	r2, [r7, #12]
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	b2d2      	uxtb	r2, r2
 8005e84:	701a      	strb	r2, [r3, #0]
 8005e86:	e011      	b.n	8005eac <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	1c5a      	adds	r2, r3, #1
 8005e8c:	60fa      	str	r2, [r7, #12]
 8005e8e:	22ff      	movs	r2, #255	@ 0xff
 8005e90:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	1c5a      	adds	r2, r3, #1
 8005e96:	60fa      	str	r2, [r7, #12]
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	b2d2      	uxtb	r2, r2
 8005e9c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	0a19      	lsrs	r1, r3, #8
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	1c5a      	adds	r2, r3, #1
 8005ea6:	60fa      	str	r2, [r7, #12]
 8005ea8:	b2ca      	uxtb	r2, r1
 8005eaa:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005eac:	2300      	movs	r3, #0
 8005eae:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005eb0:	e00a      	b.n	8005ec8 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8005eb2:	68ba      	ldr	r2, [r7, #8]
 8005eb4:	1c53      	adds	r3, r2, #1
 8005eb6:	60bb      	str	r3, [r7, #8]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	1c59      	adds	r1, r3, #1
 8005ebc:	60f9      	str	r1, [r7, #12]
 8005ebe:	7812      	ldrb	r2, [r2, #0]
 8005ec0:	701a      	strb	r2, [r3, #0]
    n++;
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d3f0      	bcc.n	8005eb2 <_EncodeStr+0x6e>
  }
  return pPayload;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	371c      	adds	r7, #28
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	3304      	adds	r3, #4
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	370c      	adds	r7, #12
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
	...

08005ef8 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005efe:	4b35      	ldr	r3, [pc, #212]	@ (8005fd4 <_HandleIncomingPacket+0xdc>)
 8005f00:	7e1b      	ldrb	r3, [r3, #24]
 8005f02:	4618      	mov	r0, r3
 8005f04:	1cfb      	adds	r3, r7, #3
 8005f06:	2201      	movs	r2, #1
 8005f08:	4619      	mov	r1, r3
 8005f0a:	f7ff fdab 	bl	8005a64 <SEGGER_RTT_ReadNoLock>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	dd59      	ble.n	8005fcc <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8005f18:	78fb      	ldrb	r3, [r7, #3]
 8005f1a:	2b80      	cmp	r3, #128	@ 0x80
 8005f1c:	d032      	beq.n	8005f84 <_HandleIncomingPacket+0x8c>
 8005f1e:	2b80      	cmp	r3, #128	@ 0x80
 8005f20:	dc42      	bgt.n	8005fa8 <_HandleIncomingPacket+0xb0>
 8005f22:	2b07      	cmp	r3, #7
 8005f24:	dc16      	bgt.n	8005f54 <_HandleIncomingPacket+0x5c>
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	dd3e      	ble.n	8005fa8 <_HandleIncomingPacket+0xb0>
 8005f2a:	3b01      	subs	r3, #1
 8005f2c:	2b06      	cmp	r3, #6
 8005f2e:	d83b      	bhi.n	8005fa8 <_HandleIncomingPacket+0xb0>
 8005f30:	a201      	add	r2, pc, #4	@ (adr r2, 8005f38 <_HandleIncomingPacket+0x40>)
 8005f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f36:	bf00      	nop
 8005f38:	08005f5b 	.word	0x08005f5b
 8005f3c:	08005f61 	.word	0x08005f61
 8005f40:	08005f67 	.word	0x08005f67
 8005f44:	08005f6d 	.word	0x08005f6d
 8005f48:	08005f73 	.word	0x08005f73
 8005f4c:	08005f79 	.word	0x08005f79
 8005f50:	08005f7f 	.word	0x08005f7f
 8005f54:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f56:	d034      	beq.n	8005fc2 <_HandleIncomingPacket+0xca>
 8005f58:	e026      	b.n	8005fa8 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005f5a:	f000 ff43 	bl	8006de4 <SEGGER_SYSVIEW_Start>
      break;
 8005f5e:	e035      	b.n	8005fcc <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005f60:	f000 fffc 	bl	8006f5c <SEGGER_SYSVIEW_Stop>
      break;
 8005f64:	e032      	b.n	8005fcc <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005f66:	f001 f9d5 	bl	8007314 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005f6a:	e02f      	b.n	8005fcc <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005f6c:	f001 f99a 	bl	80072a4 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005f70:	e02c      	b.n	8005fcc <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005f72:	f001 f819 	bl	8006fa8 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005f76:	e029      	b.n	8005fcc <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005f78:	f001 fc68 	bl	800784c <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005f7c:	e026      	b.n	8005fcc <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005f7e:	f001 fc47 	bl	8007810 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005f82:	e023      	b.n	8005fcc <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005f84:	4b13      	ldr	r3, [pc, #76]	@ (8005fd4 <_HandleIncomingPacket+0xdc>)
 8005f86:	7e1b      	ldrb	r3, [r3, #24]
 8005f88:	4618      	mov	r0, r3
 8005f8a:	1cfb      	adds	r3, r7, #3
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	4619      	mov	r1, r3
 8005f90:	f7ff fd68 	bl	8005a64 <SEGGER_RTT_ReadNoLock>
 8005f94:	4603      	mov	r3, r0
 8005f96:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	dd13      	ble.n	8005fc6 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005f9e:	78fb      	ldrb	r3, [r7, #3]
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f001 fbb5 	bl	8007710 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005fa6:	e00e      	b.n	8005fc6 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005fa8:	78fb      	ldrb	r3, [r7, #3]
 8005faa:	b25b      	sxtb	r3, r3
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	da0c      	bge.n	8005fca <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005fb0:	4b08      	ldr	r3, [pc, #32]	@ (8005fd4 <_HandleIncomingPacket+0xdc>)
 8005fb2:	7e1b      	ldrb	r3, [r3, #24]
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	1cfb      	adds	r3, r7, #3
 8005fb8:	2201      	movs	r2, #1
 8005fba:	4619      	mov	r1, r3
 8005fbc:	f7ff fd52 	bl	8005a64 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005fc0:	e003      	b.n	8005fca <_HandleIncomingPacket+0xd2>
      break;
 8005fc2:	bf00      	nop
 8005fc4:	e002      	b.n	8005fcc <_HandleIncomingPacket+0xd4>
      break;
 8005fc6:	bf00      	nop
 8005fc8:	e000      	b.n	8005fcc <_HandleIncomingPacket+0xd4>
      break;
 8005fca:	bf00      	nop
    }
  }
}
 8005fcc:	bf00      	nop
 8005fce:	3708      	adds	r7, #8
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	200143e0 	.word	0x200143e0

08005fd8 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b08c      	sub	sp, #48	@ 0x30
 8005fdc:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005fde:	2301      	movs	r3, #1
 8005fe0:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005fe2:	1d3b      	adds	r3, r7, #4
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fec:	4b32      	ldr	r3, [pc, #200]	@ (80060b8 <_TrySendOverflowPacket+0xe0>)
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ff2:	e00b      	b.n	800600c <_TrySendOverflowPacket+0x34>
 8005ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff6:	b2da      	uxtb	r2, r3
 8005ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ffa:	1c59      	adds	r1, r3, #1
 8005ffc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005ffe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006002:	b2d2      	uxtb	r2, r2
 8006004:	701a      	strb	r2, [r3, #0]
 8006006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006008:	09db      	lsrs	r3, r3, #7
 800600a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800600c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006010:	d8f0      	bhi.n	8005ff4 <_TrySendOverflowPacket+0x1c>
 8006012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006014:	1c5a      	adds	r2, r3, #1
 8006016:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006018:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800601a:	b2d2      	uxtb	r2, r2
 800601c:	701a      	strb	r2, [r3, #0]
 800601e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006020:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006022:	4b26      	ldr	r3, [pc, #152]	@ (80060bc <_TrySendOverflowPacket+0xe4>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8006028:	4b23      	ldr	r3, [pc, #140]	@ (80060b8 <_TrySendOverflowPacket+0xe0>)
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	69ba      	ldr	r2, [r7, #24]
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	627b      	str	r3, [r7, #36]	@ 0x24
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	623b      	str	r3, [r7, #32]
 800603a:	e00b      	b.n	8006054 <_TrySendOverflowPacket+0x7c>
 800603c:	6a3b      	ldr	r3, [r7, #32]
 800603e:	b2da      	uxtb	r2, r3
 8006040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006042:	1c59      	adds	r1, r3, #1
 8006044:	6279      	str	r1, [r7, #36]	@ 0x24
 8006046:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800604a:	b2d2      	uxtb	r2, r2
 800604c:	701a      	strb	r2, [r3, #0]
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	09db      	lsrs	r3, r3, #7
 8006052:	623b      	str	r3, [r7, #32]
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	2b7f      	cmp	r3, #127	@ 0x7f
 8006058:	d8f0      	bhi.n	800603c <_TrySendOverflowPacket+0x64>
 800605a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605c:	1c5a      	adds	r2, r3, #1
 800605e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006060:	6a3a      	ldr	r2, [r7, #32]
 8006062:	b2d2      	uxtb	r2, r2
 8006064:	701a      	strb	r2, [r3, #0]
 8006066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006068:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 800606a:	4b13      	ldr	r3, [pc, #76]	@ (80060b8 <_TrySendOverflowPacket+0xe0>)
 800606c:	785b      	ldrb	r3, [r3, #1]
 800606e:	4618      	mov	r0, r3
 8006070:	1d3b      	adds	r3, r7, #4
 8006072:	69fa      	ldr	r2, [r7, #28]
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	461a      	mov	r2, r3
 8006078:	1d3b      	adds	r3, r7, #4
 800607a:	4619      	mov	r1, r3
 800607c:	f7fa f8a8 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006080:	4603      	mov	r3, r0
 8006082:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8006084:	f7ff fabe 	bl	8005604 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d009      	beq.n	80060a2 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800608e:	4a0a      	ldr	r2, [pc, #40]	@ (80060b8 <_TrySendOverflowPacket+0xe0>)
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8006094:	4b08      	ldr	r3, [pc, #32]	@ (80060b8 <_TrySendOverflowPacket+0xe0>)
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	3b01      	subs	r3, #1
 800609a:	b2da      	uxtb	r2, r3
 800609c:	4b06      	ldr	r3, [pc, #24]	@ (80060b8 <_TrySendOverflowPacket+0xe0>)
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	e004      	b.n	80060ac <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80060a2:	4b05      	ldr	r3, [pc, #20]	@ (80060b8 <_TrySendOverflowPacket+0xe0>)
 80060a4:	695b      	ldr	r3, [r3, #20]
 80060a6:	3301      	adds	r3, #1
 80060a8:	4a03      	ldr	r2, [pc, #12]	@ (80060b8 <_TrySendOverflowPacket+0xe0>)
 80060aa:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80060ac:	693b      	ldr	r3, [r7, #16]
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3730      	adds	r7, #48	@ 0x30
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
 80060b6:	bf00      	nop
 80060b8:	200143e0 	.word	0x200143e0
 80060bc:	e0001004 	.word	0xe0001004

080060c0 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b08a      	sub	sp, #40	@ 0x28
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80060cc:	4b6d      	ldr	r3, [pc, #436]	@ (8006284 <_SendPacket+0x1c4>)
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d010      	beq.n	80060f6 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80060d4:	4b6b      	ldr	r3, [pc, #428]	@ (8006284 <_SendPacket+0x1c4>)
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f000 80a5 	beq.w	8006228 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80060de:	4b69      	ldr	r3, [pc, #420]	@ (8006284 <_SendPacket+0x1c4>)
 80060e0:	781b      	ldrb	r3, [r3, #0]
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	d109      	bne.n	80060fa <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80060e6:	f7ff ff77 	bl	8005fd8 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80060ea:	4b66      	ldr	r3, [pc, #408]	@ (8006284 <_SendPacket+0x1c4>)
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	f040 809c 	bne.w	800622c <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 80060f4:	e001      	b.n	80060fa <_SendPacket+0x3a>
    goto Send;
 80060f6:	bf00      	nop
 80060f8:	e000      	b.n	80060fc <_SendPacket+0x3c>
Send:
 80060fa:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2b1f      	cmp	r3, #31
 8006100:	d809      	bhi.n	8006116 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8006102:	4b60      	ldr	r3, [pc, #384]	@ (8006284 <_SendPacket+0x1c4>)
 8006104:	69da      	ldr	r2, [r3, #28]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	fa22 f303 	lsr.w	r3, r2, r3
 800610c:	f003 0301 	and.w	r3, r3, #1
 8006110:	2b00      	cmp	r3, #0
 8006112:	f040 808d 	bne.w	8006230 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2b17      	cmp	r3, #23
 800611a:	d807      	bhi.n	800612c <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	3b01      	subs	r3, #1
 8006120:	60fb      	str	r3, [r7, #12]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	b2da      	uxtb	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	e03d      	b.n	80061a8 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800612c:	68ba      	ldr	r2, [r7, #8]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	1ad3      	subs	r3, r2, r3
 8006132:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	2b7f      	cmp	r3, #127	@ 0x7f
 8006138:	d912      	bls.n	8006160 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	09da      	lsrs	r2, r3, #7
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	3b01      	subs	r3, #1
 8006142:	60fb      	str	r3, [r7, #12]
 8006144:	b2d2      	uxtb	r2, r2
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	b2db      	uxtb	r3, r3
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	3a01      	subs	r2, #1
 8006152:	60fa      	str	r2, [r7, #12]
 8006154:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006158:	b2da      	uxtb	r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	701a      	strb	r2, [r3, #0]
 800615e:	e006      	b.n	800616e <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	3b01      	subs	r3, #1
 8006164:	60fb      	str	r3, [r7, #12]
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	b2da      	uxtb	r2, r3
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b7f      	cmp	r3, #127	@ 0x7f
 8006172:	d912      	bls.n	800619a <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	09da      	lsrs	r2, r3, #7
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	3b01      	subs	r3, #1
 800617c:	60fb      	str	r3, [r7, #12]
 800617e:	b2d2      	uxtb	r2, r2
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	b2db      	uxtb	r3, r3
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	3a01      	subs	r2, #1
 800618c:	60fa      	str	r2, [r7, #12]
 800618e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006192:	b2da      	uxtb	r2, r3
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	701a      	strb	r2, [r3, #0]
 8006198:	e006      	b.n	80061a8 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	3b01      	subs	r3, #1
 800619e:	60fb      	str	r3, [r7, #12]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	b2da      	uxtb	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80061a8:	4b37      	ldr	r3, [pc, #220]	@ (8006288 <_SendPacket+0x1c8>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80061ae:	4b35      	ldr	r3, [pc, #212]	@ (8006284 <_SendPacket+0x1c4>)
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	69ba      	ldr	r2, [r7, #24]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	623b      	str	r3, [r7, #32]
 80061c0:	e00b      	b.n	80061da <_SendPacket+0x11a>
 80061c2:	6a3b      	ldr	r3, [r7, #32]
 80061c4:	b2da      	uxtb	r2, r3
 80061c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c8:	1c59      	adds	r1, r3, #1
 80061ca:	6279      	str	r1, [r7, #36]	@ 0x24
 80061cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061d0:	b2d2      	uxtb	r2, r2
 80061d2:	701a      	strb	r2, [r3, #0]
 80061d4:	6a3b      	ldr	r3, [r7, #32]
 80061d6:	09db      	lsrs	r3, r3, #7
 80061d8:	623b      	str	r3, [r7, #32]
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80061de:	d8f0      	bhi.n	80061c2 <_SendPacket+0x102>
 80061e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e2:	1c5a      	adds	r2, r3, #1
 80061e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80061e6:	6a3a      	ldr	r2, [r7, #32]
 80061e8:	b2d2      	uxtb	r2, r2
 80061ea:	701a      	strb	r2, [r3, #0]
 80061ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ee:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80061f0:	4b24      	ldr	r3, [pc, #144]	@ (8006284 <_SendPacket+0x1c4>)
 80061f2:	785b      	ldrb	r3, [r3, #1]
 80061f4:	4618      	mov	r0, r3
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	461a      	mov	r2, r3
 80061fe:	68f9      	ldr	r1, [r7, #12]
 8006200:	f7f9 ffe6 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006204:	4603      	mov	r3, r0
 8006206:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8006208:	f7ff f9fc 	bl	8005604 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d003      	beq.n	800621a <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006212:	4a1c      	ldr	r2, [pc, #112]	@ (8006284 <_SendPacket+0x1c4>)
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	60d3      	str	r3, [r2, #12]
 8006218:	e00b      	b.n	8006232 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800621a:	4b1a      	ldr	r3, [pc, #104]	@ (8006284 <_SendPacket+0x1c4>)
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	3301      	adds	r3, #1
 8006220:	b2da      	uxtb	r2, r3
 8006222:	4b18      	ldr	r3, [pc, #96]	@ (8006284 <_SendPacket+0x1c4>)
 8006224:	701a      	strb	r2, [r3, #0]
 8006226:	e004      	b.n	8006232 <_SendPacket+0x172>
    goto SendDone;
 8006228:	bf00      	nop
 800622a:	e002      	b.n	8006232 <_SendPacket+0x172>
      goto SendDone;
 800622c:	bf00      	nop
 800622e:	e000      	b.n	8006232 <_SendPacket+0x172>
      goto SendDone;
 8006230:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006232:	4b14      	ldr	r3, [pc, #80]	@ (8006284 <_SendPacket+0x1c4>)
 8006234:	7e1b      	ldrb	r3, [r3, #24]
 8006236:	4619      	mov	r1, r3
 8006238:	4a14      	ldr	r2, [pc, #80]	@ (800628c <_SendPacket+0x1cc>)
 800623a:	460b      	mov	r3, r1
 800623c:	005b      	lsls	r3, r3, #1
 800623e:	440b      	add	r3, r1
 8006240:	00db      	lsls	r3, r3, #3
 8006242:	4413      	add	r3, r2
 8006244:	336c      	adds	r3, #108	@ 0x6c
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	4b0e      	ldr	r3, [pc, #56]	@ (8006284 <_SendPacket+0x1c4>)
 800624a:	7e1b      	ldrb	r3, [r3, #24]
 800624c:	4618      	mov	r0, r3
 800624e:	490f      	ldr	r1, [pc, #60]	@ (800628c <_SendPacket+0x1cc>)
 8006250:	4603      	mov	r3, r0
 8006252:	005b      	lsls	r3, r3, #1
 8006254:	4403      	add	r3, r0
 8006256:	00db      	lsls	r3, r3, #3
 8006258:	440b      	add	r3, r1
 800625a:	3370      	adds	r3, #112	@ 0x70
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	429a      	cmp	r2, r3
 8006260:	d00b      	beq.n	800627a <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006262:	4b08      	ldr	r3, [pc, #32]	@ (8006284 <_SendPacket+0x1c4>)
 8006264:	789b      	ldrb	r3, [r3, #2]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d107      	bne.n	800627a <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800626a:	4b06      	ldr	r3, [pc, #24]	@ (8006284 <_SendPacket+0x1c4>)
 800626c:	2201      	movs	r2, #1
 800626e:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006270:	f7ff fe42 	bl	8005ef8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006274:	4b03      	ldr	r3, [pc, #12]	@ (8006284 <_SendPacket+0x1c4>)
 8006276:	2200      	movs	r2, #0
 8006278:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800627a:	bf00      	nop
 800627c:	3728      	adds	r7, #40	@ 0x28
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	200143e0 	.word	0x200143e0
 8006288:	e0001004 	.word	0xe0001004
 800628c:	20012f20 	.word	0x20012f20

08006290 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8006290:	b580      	push	{r7, lr}
 8006292:	b08a      	sub	sp, #40	@ 0x28
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	460b      	mov	r3, r1
 800629a:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	691b      	ldr	r3, [r3, #16]
 80062a0:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	3301      	adds	r3, #1
 80062a6:	2b80      	cmp	r3, #128	@ 0x80
 80062a8:	d80a      	bhi.n	80062c0 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	1c59      	adds	r1, r3, #1
 80062b0:	687a      	ldr	r2, [r7, #4]
 80062b2:	6051      	str	r1, [r2, #4]
 80062b4:	78fa      	ldrb	r2, [r7, #3]
 80062b6:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	2b80      	cmp	r3, #128	@ 0x80
 80062c6:	d15a      	bne.n	800637e <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691a      	ldr	r2, [r3, #16]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	b2d2      	uxtb	r2, r2
 80062d2:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	623b      	str	r3, [r7, #32]
 80062e8:	e00b      	b.n	8006302 <_StoreChar+0x72>
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	b2da      	uxtb	r2, r3
 80062ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f0:	1c59      	adds	r1, r3, #1
 80062f2:	6279      	str	r1, [r7, #36]	@ 0x24
 80062f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80062f8:	b2d2      	uxtb	r2, r2
 80062fa:	701a      	strb	r2, [r3, #0]
 80062fc:	6a3b      	ldr	r3, [r7, #32]
 80062fe:	09db      	lsrs	r3, r3, #7
 8006300:	623b      	str	r3, [r7, #32]
 8006302:	6a3b      	ldr	r3, [r7, #32]
 8006304:	2b7f      	cmp	r3, #127	@ 0x7f
 8006306:	d8f0      	bhi.n	80062ea <_StoreChar+0x5a>
 8006308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630a:	1c5a      	adds	r2, r3, #1
 800630c:	627a      	str	r2, [r7, #36]	@ 0x24
 800630e:	6a3a      	ldr	r2, [r7, #32]
 8006310:	b2d2      	uxtb	r2, r2
 8006312:	701a      	strb	r2, [r3, #0]
 8006314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006316:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	61fb      	str	r3, [r7, #28]
 800631c:	2300      	movs	r3, #0
 800631e:	61bb      	str	r3, [r7, #24]
 8006320:	e00b      	b.n	800633a <_StoreChar+0xaa>
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	b2da      	uxtb	r2, r3
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	1c59      	adds	r1, r3, #1
 800632a:	61f9      	str	r1, [r7, #28]
 800632c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006330:	b2d2      	uxtb	r2, r2
 8006332:	701a      	strb	r2, [r3, #0]
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	09db      	lsrs	r3, r3, #7
 8006338:	61bb      	str	r3, [r7, #24]
 800633a:	69bb      	ldr	r3, [r7, #24]
 800633c:	2b7f      	cmp	r3, #127	@ 0x7f
 800633e:	d8f0      	bhi.n	8006322 <_StoreChar+0x92>
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	1c5a      	adds	r2, r3, #1
 8006344:	61fa      	str	r2, [r7, #28]
 8006346:	69ba      	ldr	r2, [r7, #24]
 8006348:	b2d2      	uxtb	r2, r2
 800634a:	701a      	strb	r2, [r3, #0]
 800634c:	69fb      	ldr	r3, [r7, #28]
 800634e:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	221a      	movs	r2, #26
 8006356:	6939      	ldr	r1, [r7, #16]
 8006358:	4618      	mov	r0, r3
 800635a:	f7ff feb1 	bl	80060c0 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4618      	mov	r0, r3
 8006364:	f7ff fdbb 	bl	8005ede <_PreparePacket>
 8006368:	4602      	mov	r2, r0
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	1c5a      	adds	r2, r3, #1
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	611a      	str	r2, [r3, #16]
  }
}
 800637e:	bf00      	nop
 8006380:	3728      	adds	r7, #40	@ 0x28
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
	...

08006388 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8006388:	b580      	push	{r7, lr}
 800638a:	b08a      	sub	sp, #40	@ 0x28
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	607a      	str	r2, [r7, #4]
 8006394:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800639a:	2301      	movs	r3, #1
 800639c:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800639e:	2301      	movs	r3, #1
 80063a0:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80063a2:	e007      	b.n	80063b4 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 80063a4:	6a3a      	ldr	r2, [r7, #32]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ac:	623b      	str	r3, [r7, #32]
    Width++;
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	3301      	adds	r3, #1
 80063b2:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80063b4:	6a3a      	ldr	r2, [r7, #32]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d2f3      	bcs.n	80063a4 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80063bc:	683a      	ldr	r2, [r7, #0]
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d901      	bls.n	80063c8 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80063c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ca:	f003 0301 	and.w	r3, r3, #1
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d000      	beq.n	80063d4 <_PrintUnsigned+0x4c>
 80063d2:	e01f      	b.n	8006414 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 80063d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d01c      	beq.n	8006414 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80063da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063dc:	f003 0302 	and.w	r3, r3, #2
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d005      	beq.n	80063f0 <_PrintUnsigned+0x68>
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d102      	bne.n	80063f0 <_PrintUnsigned+0x68>
        c = '0';
 80063ea:	2330      	movs	r3, #48	@ 0x30
 80063ec:	76fb      	strb	r3, [r7, #27]
 80063ee:	e001      	b.n	80063f4 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 80063f0:	2320      	movs	r3, #32
 80063f2:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80063f4:	e007      	b.n	8006406 <_PrintUnsigned+0x7e>
        FieldWidth--;
 80063f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f8:	3b01      	subs	r3, #1
 80063fa:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 80063fc:	7efb      	ldrb	r3, [r7, #27]
 80063fe:	4619      	mov	r1, r3
 8006400:	68f8      	ldr	r0, [r7, #12]
 8006402:	f7ff ff45 	bl	8006290 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006408:	2b00      	cmp	r3, #0
 800640a:	d003      	beq.n	8006414 <_PrintUnsigned+0x8c>
 800640c:	69fa      	ldr	r2, [r7, #28]
 800640e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006410:	429a      	cmp	r2, r3
 8006412:	d3f0      	bcc.n	80063f6 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d903      	bls.n	8006422 <_PrintUnsigned+0x9a>
      NumDigits--;
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	3b01      	subs	r3, #1
 800641e:	603b      	str	r3, [r7, #0]
 8006420:	e009      	b.n	8006436 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 8006422:	68ba      	ldr	r2, [r7, #8]
 8006424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006426:	fbb2 f3f3 	udiv	r3, r2, r3
 800642a:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 800642c:	697a      	ldr	r2, [r7, #20]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	429a      	cmp	r2, r3
 8006432:	d200      	bcs.n	8006436 <_PrintUnsigned+0xae>
        break;
 8006434:	e005      	b.n	8006442 <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 8006436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	fb02 f303 	mul.w	r3, r2, r3
 800643e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8006440:	e7e8      	b.n	8006414 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8006442:	68ba      	ldr	r2, [r7, #8]
 8006444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006446:	fbb2 f3f3 	udiv	r3, r2, r3
 800644a:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006450:	fb02 f303 	mul.w	r3, r2, r3
 8006454:	68ba      	ldr	r2, [r7, #8]
 8006456:	1ad3      	subs	r3, r2, r3
 8006458:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 800645a:	4a15      	ldr	r2, [pc, #84]	@ (80064b0 <_PrintUnsigned+0x128>)
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	4413      	add	r3, r2
 8006460:	781b      	ldrb	r3, [r3, #0]
 8006462:	4619      	mov	r1, r3
 8006464:	68f8      	ldr	r0, [r7, #12]
 8006466:	f7ff ff13 	bl	8006290 <_StoreChar>
    Digit /= Base;
 800646a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006472:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 8006474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006476:	2b00      	cmp	r3, #0
 8006478:	d1e3      	bne.n	8006442 <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 800647a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800647c:	f003 0301 	and.w	r3, r3, #1
 8006480:	2b00      	cmp	r3, #0
 8006482:	d011      	beq.n	80064a8 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 8006484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00e      	beq.n	80064a8 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800648a:	e006      	b.n	800649a <_PrintUnsigned+0x112>
        FieldWidth--;
 800648c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648e:	3b01      	subs	r3, #1
 8006490:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 8006492:	2120      	movs	r1, #32
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f7ff fefb 	bl	8006290 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800649a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649c:	2b00      	cmp	r3, #0
 800649e:	d003      	beq.n	80064a8 <_PrintUnsigned+0x120>
 80064a0:	69fa      	ldr	r2, [r7, #28]
 80064a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d3f1      	bcc.n	800648c <_PrintUnsigned+0x104>
      }
    }
  }
}
 80064a8:	bf00      	nop
 80064aa:	3728      	adds	r7, #40	@ 0x28
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	08007c5c 	.word	0x08007c5c

080064b4 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b088      	sub	sp, #32
 80064b8:	af02      	add	r7, sp, #8
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	607a      	str	r2, [r7, #4]
 80064c0:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	bfb8      	it	lt
 80064c8:	425b      	neglt	r3, r3
 80064ca:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 80064cc:	2301      	movs	r3, #1
 80064ce:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80064d0:	e007      	b.n	80064e2 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	693a      	ldr	r2, [r7, #16]
 80064d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80064da:	613b      	str	r3, [r7, #16]
    Width++;
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	3301      	adds	r3, #1
 80064e0:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	693a      	ldr	r2, [r7, #16]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	daf3      	bge.n	80064d2 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 80064ea:	683a      	ldr	r2, [r7, #0]
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d901      	bls.n	80064f6 <_PrintInt+0x42>
    Width = NumDigits;
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80064f6:	6a3b      	ldr	r3, [r7, #32]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d00a      	beq.n	8006512 <_PrintInt+0x5e>
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	db04      	blt.n	800650c <_PrintInt+0x58>
 8006502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006504:	f003 0304 	and.w	r3, r3, #4
 8006508:	2b00      	cmp	r3, #0
 800650a:	d002      	beq.n	8006512 <_PrintInt+0x5e>
    FieldWidth--;
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	3b01      	subs	r3, #1
 8006510:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8006512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006514:	f003 0302 	and.w	r3, r3, #2
 8006518:	2b00      	cmp	r3, #0
 800651a:	d002      	beq.n	8006522 <_PrintInt+0x6e>
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d016      	beq.n	8006550 <_PrintInt+0x9c>
 8006522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006524:	f003 0301 	and.w	r3, r3, #1
 8006528:	2b00      	cmp	r3, #0
 800652a:	d111      	bne.n	8006550 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 800652c:	6a3b      	ldr	r3, [r7, #32]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00e      	beq.n	8006550 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006532:	e006      	b.n	8006542 <_PrintInt+0x8e>
        FieldWidth--;
 8006534:	6a3b      	ldr	r3, [r7, #32]
 8006536:	3b01      	subs	r3, #1
 8006538:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800653a:	2120      	movs	r1, #32
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f7ff fea7 	bl	8006290 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006542:	6a3b      	ldr	r3, [r7, #32]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d003      	beq.n	8006550 <_PrintInt+0x9c>
 8006548:	697a      	ldr	r2, [r7, #20]
 800654a:	6a3b      	ldr	r3, [r7, #32]
 800654c:	429a      	cmp	r2, r3
 800654e:	d3f1      	bcc.n	8006534 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	2b00      	cmp	r3, #0
 8006554:	da07      	bge.n	8006566 <_PrintInt+0xb2>
    v = -v;
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	425b      	negs	r3, r3
 800655a:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 800655c:	212d      	movs	r1, #45	@ 0x2d
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f7ff fe96 	bl	8006290 <_StoreChar>
 8006564:	e008      	b.n	8006578 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8006566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006568:	f003 0304 	and.w	r3, r3, #4
 800656c:	2b00      	cmp	r3, #0
 800656e:	d003      	beq.n	8006578 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8006570:	212b      	movs	r1, #43	@ 0x2b
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	f7ff fe8c 	bl	8006290 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8006578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657a:	f003 0302 	and.w	r3, r3, #2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d019      	beq.n	80065b6 <_PrintInt+0x102>
 8006582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006584:	f003 0301 	and.w	r3, r3, #1
 8006588:	2b00      	cmp	r3, #0
 800658a:	d114      	bne.n	80065b6 <_PrintInt+0x102>
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d111      	bne.n	80065b6 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8006592:	6a3b      	ldr	r3, [r7, #32]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00e      	beq.n	80065b6 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8006598:	e006      	b.n	80065a8 <_PrintInt+0xf4>
        FieldWidth--;
 800659a:	6a3b      	ldr	r3, [r7, #32]
 800659c:	3b01      	subs	r3, #1
 800659e:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 80065a0:	2130      	movs	r1, #48	@ 0x30
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f7ff fe74 	bl	8006290 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80065a8:	6a3b      	ldr	r3, [r7, #32]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d003      	beq.n	80065b6 <_PrintInt+0x102>
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	6a3b      	ldr	r3, [r7, #32]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d3f1      	bcc.n	800659a <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 80065b6:	68b9      	ldr	r1, [r7, #8]
 80065b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ba:	9301      	str	r3, [sp, #4]
 80065bc:	6a3b      	ldr	r3, [r7, #32]
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	68f8      	ldr	r0, [r7, #12]
 80065c6:	f7ff fedf 	bl	8006388 <_PrintUnsigned>
}
 80065ca:	bf00      	nop
 80065cc:	3718      	adds	r7, #24
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
	...

080065d4 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b098      	sub	sp, #96	@ 0x60
 80065d8:	af02      	add	r7, sp, #8
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80065e0:	f3ef 8311 	mrs	r3, BASEPRI
 80065e4:	f04f 0120 	mov.w	r1, #32
 80065e8:	f381 8811 	msr	BASEPRI, r1
 80065ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80065ee:	48b7      	ldr	r0, [pc, #732]	@ (80068cc <_VPrintTarget+0x2f8>)
 80065f0:	f7ff fc75 	bl	8005ede <_PreparePacket>
 80065f4:	62f8      	str	r0, [r7, #44]	@ 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 80065f6:	4bb5      	ldr	r3, [pc, #724]	@ (80068cc <_VPrintTarget+0x2f8>)
 80065f8:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 80065fa:	2300      	movs	r3, #0
 80065fc:	627b      	str	r3, [r7, #36]	@ 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 80065fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006600:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	3301      	adds	r3, #1
 8006606:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	3301      	adds	r3, #1
 8006618:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 800661a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800661e:	2b00      	cmp	r3, #0
 8006620:	f000 8183 	beq.w	800692a <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8006624:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006628:	2b25      	cmp	r3, #37	@ 0x25
 800662a:	f040 8170 	bne.w	800690e <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800662e:	2300      	movs	r3, #0
 8006630:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 8006632:	2301      	movs	r3, #1
 8006634:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 800663e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006642:	3b23      	subs	r3, #35	@ 0x23
 8006644:	2b0d      	cmp	r3, #13
 8006646:	d83f      	bhi.n	80066c8 <_VPrintTarget+0xf4>
 8006648:	a201      	add	r2, pc, #4	@ (adr r2, 8006650 <_VPrintTarget+0x7c>)
 800664a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800664e:	bf00      	nop
 8006650:	080066b9 	.word	0x080066b9
 8006654:	080066c9 	.word	0x080066c9
 8006658:	080066c9 	.word	0x080066c9
 800665c:	080066c9 	.word	0x080066c9
 8006660:	080066c9 	.word	0x080066c9
 8006664:	080066c9 	.word	0x080066c9
 8006668:	080066c9 	.word	0x080066c9
 800666c:	080066c9 	.word	0x080066c9
 8006670:	080066a9 	.word	0x080066a9
 8006674:	080066c9 	.word	0x080066c9
 8006678:	08006689 	.word	0x08006689
 800667c:	080066c9 	.word	0x080066c9
 8006680:	080066c9 	.word	0x080066c9
 8006684:	08006699 	.word	0x08006699
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8006688:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800668a:	f043 0301 	orr.w	r3, r3, #1
 800668e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	3301      	adds	r3, #1
 8006694:	60fb      	str	r3, [r7, #12]
 8006696:	e01a      	b.n	80066ce <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8006698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800669a:	f043 0302 	orr.w	r3, r3, #2
 800669e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	3301      	adds	r3, #1
 80066a4:	60fb      	str	r3, [r7, #12]
 80066a6:	e012      	b.n	80066ce <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 80066a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066aa:	f043 0304 	orr.w	r3, r3, #4
 80066ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	3301      	adds	r3, #1
 80066b4:	60fb      	str	r3, [r7, #12]
 80066b6:	e00a      	b.n	80066ce <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 80066b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066ba:	f043 0308 	orr.w	r3, r3, #8
 80066be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	3301      	adds	r3, #1
 80066c4:	60fb      	str	r3, [r7, #12]
 80066c6:	e002      	b.n	80066ce <_VPrintTarget+0xfa>
        default:  v = 0; break;
 80066c8:	2300      	movs	r3, #0
 80066ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80066cc:	bf00      	nop
        }
      } while (v);
 80066ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1b0      	bne.n	8006636 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 80066d4:	2300      	movs	r3, #0
 80066d6:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 80066e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80066e4:	2b2f      	cmp	r3, #47	@ 0x2f
 80066e6:	d912      	bls.n	800670e <_VPrintTarget+0x13a>
 80066e8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80066ec:	2b39      	cmp	r3, #57	@ 0x39
 80066ee:	d80e      	bhi.n	800670e <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	3301      	adds	r3, #1
 80066f4:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 80066f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066f8:	4613      	mov	r3, r2
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	4413      	add	r3, r2
 80066fe:	005b      	lsls	r3, r3, #1
 8006700:	461a      	mov	r2, r3
 8006702:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006706:	4413      	add	r3, r2
 8006708:	3b30      	subs	r3, #48	@ 0x30
 800670a:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 800670c:	e7e4      	b.n	80066d8 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 800670e:	2300      	movs	r3, #0
 8006710:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 800671a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800671e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006720:	d11d      	bne.n	800675e <_VPrintTarget+0x18a>
        sFormat++;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	3301      	adds	r3, #1
 8006726:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	781b      	ldrb	r3, [r3, #0]
 800672c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 8006730:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006734:	2b2f      	cmp	r3, #47	@ 0x2f
 8006736:	d912      	bls.n	800675e <_VPrintTarget+0x18a>
 8006738:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800673c:	2b39      	cmp	r3, #57	@ 0x39
 800673e:	d80e      	bhi.n	800675e <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	3301      	adds	r3, #1
 8006744:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8006746:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006748:	4613      	mov	r3, r2
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	4413      	add	r3, r2
 800674e:	005b      	lsls	r3, r3, #1
 8006750:	461a      	mov	r2, r3
 8006752:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006756:	4413      	add	r3, r2
 8006758:	3b30      	subs	r3, #48	@ 0x30
 800675a:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 800675c:	e7e4      	b.n	8006728 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	781b      	ldrb	r3, [r3, #0]
 8006762:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8006766:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800676a:	2b6c      	cmp	r3, #108	@ 0x6c
 800676c:	d003      	beq.n	8006776 <_VPrintTarget+0x1a2>
 800676e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006772:	2b68      	cmp	r3, #104	@ 0x68
 8006774:	d107      	bne.n	8006786 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	781b      	ldrb	r3, [r3, #0]
 800677a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	3301      	adds	r3, #1
 8006782:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8006784:	e7ef      	b.n	8006766 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8006786:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800678a:	2b25      	cmp	r3, #37	@ 0x25
 800678c:	f000 80b3 	beq.w	80068f6 <_VPrintTarget+0x322>
 8006790:	2b25      	cmp	r3, #37	@ 0x25
 8006792:	f2c0 80b7 	blt.w	8006904 <_VPrintTarget+0x330>
 8006796:	2b78      	cmp	r3, #120	@ 0x78
 8006798:	f300 80b4 	bgt.w	8006904 <_VPrintTarget+0x330>
 800679c:	2b58      	cmp	r3, #88	@ 0x58
 800679e:	f2c0 80b1 	blt.w	8006904 <_VPrintTarget+0x330>
 80067a2:	3b58      	subs	r3, #88	@ 0x58
 80067a4:	2b20      	cmp	r3, #32
 80067a6:	f200 80ad 	bhi.w	8006904 <_VPrintTarget+0x330>
 80067aa:	a201      	add	r2, pc, #4	@ (adr r2, 80067b0 <_VPrintTarget+0x1dc>)
 80067ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b0:	080068a7 	.word	0x080068a7
 80067b4:	08006905 	.word	0x08006905
 80067b8:	08006905 	.word	0x08006905
 80067bc:	08006905 	.word	0x08006905
 80067c0:	08006905 	.word	0x08006905
 80067c4:	08006905 	.word	0x08006905
 80067c8:	08006905 	.word	0x08006905
 80067cc:	08006905 	.word	0x08006905
 80067d0:	08006905 	.word	0x08006905
 80067d4:	08006905 	.word	0x08006905
 80067d8:	08006905 	.word	0x08006905
 80067dc:	08006835 	.word	0x08006835
 80067e0:	0800685b 	.word	0x0800685b
 80067e4:	08006905 	.word	0x08006905
 80067e8:	08006905 	.word	0x08006905
 80067ec:	08006905 	.word	0x08006905
 80067f0:	08006905 	.word	0x08006905
 80067f4:	08006905 	.word	0x08006905
 80067f8:	08006905 	.word	0x08006905
 80067fc:	08006905 	.word	0x08006905
 8006800:	08006905 	.word	0x08006905
 8006804:	08006905 	.word	0x08006905
 8006808:	08006905 	.word	0x08006905
 800680c:	08006905 	.word	0x08006905
 8006810:	080068d1 	.word	0x080068d1
 8006814:	08006905 	.word	0x08006905
 8006818:	08006905 	.word	0x08006905
 800681c:	08006905 	.word	0x08006905
 8006820:	08006905 	.word	0x08006905
 8006824:	08006881 	.word	0x08006881
 8006828:	08006905 	.word	0x08006905
 800682c:	08006905 	.word	0x08006905
 8006830:	080068a7 	.word	0x080068a7
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	1d19      	adds	r1, r3, #4
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	6011      	str	r1, [r2, #0]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 8006842:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006844:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        _StoreChar(&BufferDesc, c0);
 8006848:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800684c:	f107 0314 	add.w	r3, r7, #20
 8006850:	4611      	mov	r1, r2
 8006852:	4618      	mov	r0, r3
 8006854:	f7ff fd1c 	bl	8006290 <_StoreChar>
        break;
 8006858:	e055      	b.n	8006906 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	1d19      	adds	r1, r3, #4
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	6011      	str	r1, [r2, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8006868:	f107 0014 	add.w	r0, r7, #20
 800686c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800686e:	9301      	str	r3, [sp, #4]
 8006870:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006872:	9300      	str	r3, [sp, #0]
 8006874:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006876:	220a      	movs	r2, #10
 8006878:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800687a:	f7ff fe1b 	bl	80064b4 <_PrintInt>
        break;
 800687e:	e042      	b.n	8006906 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	1d19      	adds	r1, r3, #4
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	6011      	str	r1, [r2, #0]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 800688e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006890:	f107 0014 	add.w	r0, r7, #20
 8006894:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006896:	9301      	str	r3, [sp, #4]
 8006898:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800689a:	9300      	str	r3, [sp, #0]
 800689c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800689e:	220a      	movs	r2, #10
 80068a0:	f7ff fd72 	bl	8006388 <_PrintUnsigned>
        break;
 80068a4:	e02f      	b.n	8006906 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	1d19      	adds	r1, r3, #4
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	6011      	str	r1, [r2, #0]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 80068b4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80068b6:	f107 0014 	add.w	r0, r7, #20
 80068ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068bc:	9301      	str	r3, [sp, #4]
 80068be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068c4:	2210      	movs	r2, #16
 80068c6:	f7ff fd5f 	bl	8006388 <_PrintUnsigned>
        break;
 80068ca:	e01c      	b.n	8006906 <_VPrintTarget+0x332>
 80068cc:	20014410 	.word	0x20014410
      case 'p':
        v = va_arg(*pParamList, int);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	1d19      	adds	r1, r3, #4
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	6011      	str	r1, [r2, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 80068de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80068e0:	f107 0014 	add.w	r0, r7, #20
 80068e4:	2300      	movs	r3, #0
 80068e6:	9301      	str	r3, [sp, #4]
 80068e8:	2308      	movs	r3, #8
 80068ea:	9300      	str	r3, [sp, #0]
 80068ec:	2308      	movs	r3, #8
 80068ee:	2210      	movs	r2, #16
 80068f0:	f7ff fd4a 	bl	8006388 <_PrintUnsigned>
        break;
 80068f4:	e007      	b.n	8006906 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 80068f6:	f107 0314 	add.w	r3, r7, #20
 80068fa:	2125      	movs	r1, #37	@ 0x25
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7ff fcc7 	bl	8006290 <_StoreChar>
        break;
 8006902:	e000      	b.n	8006906 <_VPrintTarget+0x332>
      default:
        break;
 8006904:	bf00      	nop
      }
      sFormat++;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	3301      	adds	r3, #1
 800690a:	60fb      	str	r3, [r7, #12]
 800690c:	e007      	b.n	800691e <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 800690e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8006912:	f107 0314 	add.w	r3, r7, #20
 8006916:	4611      	mov	r1, r2
 8006918:	4618      	mov	r0, r3
 800691a:	f7ff fcb9 	bl	8006290 <_StoreChar>
    }
  } while (*sFormat);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	2b00      	cmp	r3, #0
 8006924:	f47f ae72 	bne.w	800660c <_VPrintTarget+0x38>
 8006928:	e000      	b.n	800692c <_VPrintTarget+0x358>
      break;
 800692a:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 800692c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692e:	2b00      	cmp	r3, #0
 8006930:	d041      	beq.n	80069b6 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8006932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	b2d2      	uxtb	r2, r2
 8006938:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 800693a:	69bb      	ldr	r3, [r7, #24]
 800693c:	643b      	str	r3, [r7, #64]	@ 0x40
 800693e:	6a3b      	ldr	r3, [r7, #32]
 8006940:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006942:	e00b      	b.n	800695c <_VPrintTarget+0x388>
 8006944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006946:	b2da      	uxtb	r2, r3
 8006948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800694a:	1c59      	adds	r1, r3, #1
 800694c:	6439      	str	r1, [r7, #64]	@ 0x40
 800694e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006952:	b2d2      	uxtb	r2, r2
 8006954:	701a      	strb	r2, [r3, #0]
 8006956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006958:	09db      	lsrs	r3, r3, #7
 800695a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800695c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800695e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006960:	d8f0      	bhi.n	8006944 <_VPrintTarget+0x370>
 8006962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006964:	1c5a      	adds	r2, r3, #1
 8006966:	643a      	str	r2, [r7, #64]	@ 0x40
 8006968:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800696a:	b2d2      	uxtb	r2, r2
 800696c:	701a      	strb	r2, [r3, #0]
 800696e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006970:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006976:	2300      	movs	r3, #0
 8006978:	637b      	str	r3, [r7, #52]	@ 0x34
 800697a:	e00b      	b.n	8006994 <_VPrintTarget+0x3c0>
 800697c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800697e:	b2da      	uxtb	r2, r3
 8006980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006982:	1c59      	adds	r1, r3, #1
 8006984:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006986:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800698a:	b2d2      	uxtb	r2, r2
 800698c:	701a      	strb	r2, [r3, #0]
 800698e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006990:	09db      	lsrs	r3, r3, #7
 8006992:	637b      	str	r3, [r7, #52]	@ 0x34
 8006994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006996:	2b7f      	cmp	r3, #127	@ 0x7f
 8006998:	d8f0      	bhi.n	800697c <_VPrintTarget+0x3a8>
 800699a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800699c:	1c5a      	adds	r2, r3, #1
 800699e:	63ba      	str	r2, [r7, #56]	@ 0x38
 80069a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069a2:	b2d2      	uxtb	r2, r2
 80069a4:	701a      	strb	r2, [r3, #0]
 80069a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a8:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	69b9      	ldr	r1, [r7, #24]
 80069ae:	221a      	movs	r2, #26
 80069b0:	4618      	mov	r0, r3
 80069b2:	f7ff fb85 	bl	80060c0 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 80069b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b8:	f383 8811 	msr	BASEPRI, r3
#endif
}
 80069bc:	bf00      	nop
 80069be:	3758      	adds	r7, #88	@ 0x58
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}

080069c4 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b086      	sub	sp, #24
 80069c8:	af02      	add	r7, sp, #8
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	607a      	str	r2, [r7, #4]
 80069d0:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80069d2:	2300      	movs	r3, #0
 80069d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80069d8:	4917      	ldr	r1, [pc, #92]	@ (8006a38 <SEGGER_SYSVIEW_Init+0x74>)
 80069da:	4818      	ldr	r0, [pc, #96]	@ (8006a3c <SEGGER_SYSVIEW_Init+0x78>)
 80069dc:	f7ff f93e 	bl	8005c5c <SEGGER_RTT_AllocUpBuffer>
 80069e0:	4603      	mov	r3, r0
 80069e2:	b2da      	uxtb	r2, r3
 80069e4:	4b16      	ldr	r3, [pc, #88]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 80069e6:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80069e8:	4b15      	ldr	r3, [pc, #84]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 80069ea:	785a      	ldrb	r2, [r3, #1]
 80069ec:	4b14      	ldr	r3, [pc, #80]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 80069ee:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80069f0:	4b13      	ldr	r3, [pc, #76]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 80069f2:	7e1b      	ldrb	r3, [r3, #24]
 80069f4:	4618      	mov	r0, r3
 80069f6:	2300      	movs	r3, #0
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	2308      	movs	r3, #8
 80069fc:	4a11      	ldr	r2, [pc, #68]	@ (8006a44 <SEGGER_SYSVIEW_Init+0x80>)
 80069fe:	490f      	ldr	r1, [pc, #60]	@ (8006a3c <SEGGER_SYSVIEW_Init+0x78>)
 8006a00:	f7ff f9b0 	bl	8005d64 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8006a04:	4b0e      	ldr	r3, [pc, #56]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a06:	2200      	movs	r2, #0
 8006a08:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8006a48 <SEGGER_SYSVIEW_Init+0x84>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a0c      	ldr	r2, [pc, #48]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a10:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8006a12:	4a0b      	ldr	r2, [pc, #44]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8006a18:	4a09      	ldr	r2, [pc, #36]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8006a1e:	4a08      	ldr	r2, [pc, #32]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8006a24:	4a06      	ldr	r2, [pc, #24]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8006a2a:	4b05      	ldr	r3, [pc, #20]	@ (8006a40 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8006a30:	bf00      	nop
 8006a32:	3710      	adds	r7, #16
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}
 8006a38:	200133d8 	.word	0x200133d8
 8006a3c:	08007c24 	.word	0x08007c24
 8006a40:	200143e0 	.word	0x200143e0
 8006a44:	200143d8 	.word	0x200143d8
 8006a48:	e0001004 	.word	0xe0001004

08006a4c <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8006a54:	4a04      	ldr	r2, [pc, #16]	@ (8006a68 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6113      	str	r3, [r2, #16]
}
 8006a5a:	bf00      	nop
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	200143e0 	.word	0x200143e0

08006a6c <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006a74:	f3ef 8311 	mrs	r3, BASEPRI
 8006a78:	f04f 0120 	mov.w	r1, #32
 8006a7c:	f381 8811 	msr	BASEPRI, r1
 8006a80:	60fb      	str	r3, [r7, #12]
 8006a82:	4808      	ldr	r0, [pc, #32]	@ (8006aa4 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006a84:	f7ff fa2b 	bl	8005ede <_PreparePacket>
 8006a88:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	68b9      	ldr	r1, [r7, #8]
 8006a8e:	68b8      	ldr	r0, [r7, #8]
 8006a90:	f7ff fb16 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f383 8811 	msr	BASEPRI, r3
}
 8006a9a:	bf00      	nop
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	20014410 	.word	0x20014410

08006aa8 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b088      	sub	sp, #32
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006ab2:	f3ef 8311 	mrs	r3, BASEPRI
 8006ab6:	f04f 0120 	mov.w	r1, #32
 8006aba:	f381 8811 	msr	BASEPRI, r1
 8006abe:	617b      	str	r3, [r7, #20]
 8006ac0:	4816      	ldr	r0, [pc, #88]	@ (8006b1c <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006ac2:	f7ff fa0c 	bl	8005ede <_PreparePacket>
 8006ac6:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	61fb      	str	r3, [r7, #28]
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	61bb      	str	r3, [r7, #24]
 8006ad4:	e00b      	b.n	8006aee <SEGGER_SYSVIEW_RecordU32+0x46>
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	b2da      	uxtb	r2, r3
 8006ada:	69fb      	ldr	r3, [r7, #28]
 8006adc:	1c59      	adds	r1, r3, #1
 8006ade:	61f9      	str	r1, [r7, #28]
 8006ae0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006ae4:	b2d2      	uxtb	r2, r2
 8006ae6:	701a      	strb	r2, [r3, #0]
 8006ae8:	69bb      	ldr	r3, [r7, #24]
 8006aea:	09db      	lsrs	r3, r3, #7
 8006aec:	61bb      	str	r3, [r7, #24]
 8006aee:	69bb      	ldr	r3, [r7, #24]
 8006af0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006af2:	d8f0      	bhi.n	8006ad6 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	1c5a      	adds	r2, r3, #1
 8006af8:	61fa      	str	r2, [r7, #28]
 8006afa:	69ba      	ldr	r2, [r7, #24]
 8006afc:	b2d2      	uxtb	r2, r2
 8006afe:	701a      	strb	r2, [r3, #0]
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	68f9      	ldr	r1, [r7, #12]
 8006b08:	6938      	ldr	r0, [r7, #16]
 8006b0a:	f7ff fad9 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	f383 8811 	msr	BASEPRI, r3
}
 8006b14:	bf00      	nop
 8006b16:	3720      	adds	r7, #32
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}
 8006b1c:	20014410 	.word	0x20014410

08006b20 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b08c      	sub	sp, #48	@ 0x30
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006b2c:	f3ef 8311 	mrs	r3, BASEPRI
 8006b30:	f04f 0120 	mov.w	r1, #32
 8006b34:	f381 8811 	msr	BASEPRI, r1
 8006b38:	61fb      	str	r3, [r7, #28]
 8006b3a:	4825      	ldr	r0, [pc, #148]	@ (8006bd0 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8006b3c:	f7ff f9cf 	bl	8005ede <_PreparePacket>
 8006b40:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b4e:	e00b      	b.n	8006b68 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8006b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b52:	b2da      	uxtb	r2, r3
 8006b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b56:	1c59      	adds	r1, r3, #1
 8006b58:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006b5a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b5e:	b2d2      	uxtb	r2, r2
 8006b60:	701a      	strb	r2, [r3, #0]
 8006b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b64:	09db      	lsrs	r3, r3, #7
 8006b66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b6c:	d8f0      	bhi.n	8006b50 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8006b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b70:	1c5a      	adds	r2, r3, #1
 8006b72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b76:	b2d2      	uxtb	r2, r2
 8006b78:	701a      	strb	r2, [r3, #0]
 8006b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b7c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	623b      	str	r3, [r7, #32]
 8006b86:	e00b      	b.n	8006ba0 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006b88:	6a3b      	ldr	r3, [r7, #32]
 8006b8a:	b2da      	uxtb	r2, r3
 8006b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8e:	1c59      	adds	r1, r3, #1
 8006b90:	6279      	str	r1, [r7, #36]	@ 0x24
 8006b92:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b96:	b2d2      	uxtb	r2, r2
 8006b98:	701a      	strb	r2, [r3, #0]
 8006b9a:	6a3b      	ldr	r3, [r7, #32]
 8006b9c:	09db      	lsrs	r3, r3, #7
 8006b9e:	623b      	str	r3, [r7, #32]
 8006ba0:	6a3b      	ldr	r3, [r7, #32]
 8006ba2:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ba4:	d8f0      	bhi.n	8006b88 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba8:	1c5a      	adds	r2, r3, #1
 8006baa:	627a      	str	r2, [r7, #36]	@ 0x24
 8006bac:	6a3a      	ldr	r2, [r7, #32]
 8006bae:	b2d2      	uxtb	r2, r2
 8006bb0:	701a      	strb	r2, [r3, #0]
 8006bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb4:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	6979      	ldr	r1, [r7, #20]
 8006bba:	69b8      	ldr	r0, [r7, #24]
 8006bbc:	f7ff fa80 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8006bc0:	69fb      	ldr	r3, [r7, #28]
 8006bc2:	f383 8811 	msr	BASEPRI, r3
}
 8006bc6:	bf00      	nop
 8006bc8:	3730      	adds	r7, #48	@ 0x30
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	20014410 	.word	0x20014410

08006bd4 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b08e      	sub	sp, #56	@ 0x38
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	60f8      	str	r0, [r7, #12]
 8006bdc:	60b9      	str	r1, [r7, #8]
 8006bde:	607a      	str	r2, [r7, #4]
 8006be0:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8006be2:	f3ef 8311 	mrs	r3, BASEPRI
 8006be6:	f04f 0120 	mov.w	r1, #32
 8006bea:	f381 8811 	msr	BASEPRI, r1
 8006bee:	61fb      	str	r3, [r7, #28]
 8006bf0:	4832      	ldr	r0, [pc, #200]	@ (8006cbc <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8006bf2:	f7ff f974 	bl	8005ede <_PreparePacket>
 8006bf6:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c04:	e00b      	b.n	8006c1e <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	b2da      	uxtb	r2, r3
 8006c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c0c:	1c59      	adds	r1, r3, #1
 8006c0e:	6379      	str	r1, [r7, #52]	@ 0x34
 8006c10:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c14:	b2d2      	uxtb	r2, r2
 8006c16:	701a      	strb	r2, [r3, #0]
 8006c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1a:	09db      	lsrs	r3, r3, #7
 8006c1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c20:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c22:	d8f0      	bhi.n	8006c06 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8006c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c26:	1c5a      	adds	r2, r3, #1
 8006c28:	637a      	str	r2, [r7, #52]	@ 0x34
 8006c2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c2c:	b2d2      	uxtb	r2, r2
 8006c2e:	701a      	strb	r2, [r3, #0]
 8006c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c32:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c3c:	e00b      	b.n	8006c56 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8006c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c40:	b2da      	uxtb	r2, r3
 8006c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c44:	1c59      	adds	r1, r3, #1
 8006c46:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006c48:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c4c:	b2d2      	uxtb	r2, r2
 8006c4e:	701a      	strb	r2, [r3, #0]
 8006c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c52:	09db      	lsrs	r3, r3, #7
 8006c54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c58:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c5a:	d8f0      	bhi.n	8006c3e <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8006c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5e:	1c5a      	adds	r2, r3, #1
 8006c60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c64:	b2d2      	uxtb	r2, r2
 8006c66:	701a      	strb	r2, [r3, #0]
 8006c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	623b      	str	r3, [r7, #32]
 8006c74:	e00b      	b.n	8006c8e <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8006c76:	6a3b      	ldr	r3, [r7, #32]
 8006c78:	b2da      	uxtb	r2, r3
 8006c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7c:	1c59      	adds	r1, r3, #1
 8006c7e:	6279      	str	r1, [r7, #36]	@ 0x24
 8006c80:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c84:	b2d2      	uxtb	r2, r2
 8006c86:	701a      	strb	r2, [r3, #0]
 8006c88:	6a3b      	ldr	r3, [r7, #32]
 8006c8a:	09db      	lsrs	r3, r3, #7
 8006c8c:	623b      	str	r3, [r7, #32]
 8006c8e:	6a3b      	ldr	r3, [r7, #32]
 8006c90:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c92:	d8f0      	bhi.n	8006c76 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c96:	1c5a      	adds	r2, r3, #1
 8006c98:	627a      	str	r2, [r7, #36]	@ 0x24
 8006c9a:	6a3a      	ldr	r2, [r7, #32]
 8006c9c:	b2d2      	uxtb	r2, r2
 8006c9e:	701a      	strb	r2, [r3, #0]
 8006ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca2:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	6979      	ldr	r1, [r7, #20]
 8006ca8:	69b8      	ldr	r0, [r7, #24]
 8006caa:	f7ff fa09 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	f383 8811 	msr	BASEPRI, r3
}
 8006cb4:	bf00      	nop
 8006cb6:	3738      	adds	r7, #56	@ 0x38
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	20014410 	.word	0x20014410

08006cc0 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b090      	sub	sp, #64	@ 0x40
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	607a      	str	r2, [r7, #4]
 8006ccc:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006cce:	f3ef 8311 	mrs	r3, BASEPRI
 8006cd2:	f04f 0120 	mov.w	r1, #32
 8006cd6:	f381 8811 	msr	BASEPRI, r1
 8006cda:	61fb      	str	r3, [r7, #28]
 8006cdc:	4840      	ldr	r0, [pc, #256]	@ (8006de0 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8006cde:	f7ff f8fe 	bl	8005ede <_PreparePacket>
 8006ce2:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006cf0:	e00b      	b.n	8006d0a <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8006cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf4:	b2da      	uxtb	r2, r3
 8006cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cf8:	1c59      	adds	r1, r3, #1
 8006cfa:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006cfc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d00:	b2d2      	uxtb	r2, r2
 8006d02:	701a      	strb	r2, [r3, #0]
 8006d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d06:	09db      	lsrs	r3, r3, #7
 8006d08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d0c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d0e:	d8f0      	bhi.n	8006cf2 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8006d10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d12:	1c5a      	adds	r2, r3, #1
 8006d14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006d16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d18:	b2d2      	uxtb	r2, r2
 8006d1a:	701a      	strb	r2, [r3, #0]
 8006d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d1e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d28:	e00b      	b.n	8006d42 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8006d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d2c:	b2da      	uxtb	r2, r3
 8006d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d30:	1c59      	adds	r1, r3, #1
 8006d32:	6379      	str	r1, [r7, #52]	@ 0x34
 8006d34:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d38:	b2d2      	uxtb	r2, r2
 8006d3a:	701a      	strb	r2, [r3, #0]
 8006d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3e:	09db      	lsrs	r3, r3, #7
 8006d40:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d44:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d46:	d8f0      	bhi.n	8006d2a <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8006d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d4a:	1c5a      	adds	r2, r3, #1
 8006d4c:	637a      	str	r2, [r7, #52]	@ 0x34
 8006d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d50:	b2d2      	uxtb	r2, r2
 8006d52:	701a      	strb	r2, [r3, #0]
 8006d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d56:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d60:	e00b      	b.n	8006d7a <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8006d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d64:	b2da      	uxtb	r2, r3
 8006d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d68:	1c59      	adds	r1, r3, #1
 8006d6a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006d6c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d70:	b2d2      	uxtb	r2, r2
 8006d72:	701a      	strb	r2, [r3, #0]
 8006d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d76:	09db      	lsrs	r3, r3, #7
 8006d78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d7e:	d8f0      	bhi.n	8006d62 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8006d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d82:	1c5a      	adds	r2, r3, #1
 8006d84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d88:	b2d2      	uxtb	r2, r2
 8006d8a:	701a      	strb	r2, [r3, #0]
 8006d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d8e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d96:	623b      	str	r3, [r7, #32]
 8006d98:	e00b      	b.n	8006db2 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8006d9a:	6a3b      	ldr	r3, [r7, #32]
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da0:	1c59      	adds	r1, r3, #1
 8006da2:	6279      	str	r1, [r7, #36]	@ 0x24
 8006da4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006da8:	b2d2      	uxtb	r2, r2
 8006daa:	701a      	strb	r2, [r3, #0]
 8006dac:	6a3b      	ldr	r3, [r7, #32]
 8006dae:	09db      	lsrs	r3, r3, #7
 8006db0:	623b      	str	r3, [r7, #32]
 8006db2:	6a3b      	ldr	r3, [r7, #32]
 8006db4:	2b7f      	cmp	r3, #127	@ 0x7f
 8006db6:	d8f0      	bhi.n	8006d9a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8006db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dba:	1c5a      	adds	r2, r3, #1
 8006dbc:	627a      	str	r2, [r7, #36]	@ 0x24
 8006dbe:	6a3a      	ldr	r2, [r7, #32]
 8006dc0:	b2d2      	uxtb	r2, r2
 8006dc2:	701a      	strb	r2, [r3, #0]
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc6:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006dc8:	68fa      	ldr	r2, [r7, #12]
 8006dca:	6979      	ldr	r1, [r7, #20]
 8006dcc:	69b8      	ldr	r0, [r7, #24]
 8006dce:	f7ff f977 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	f383 8811 	msr	BASEPRI, r3
}
 8006dd8:	bf00      	nop
 8006dda:	3740      	adds	r7, #64	@ 0x40
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	20014410 	.word	0x20014410

08006de4 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b08c      	sub	sp, #48	@ 0x30
 8006de8:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006dea:	4b59      	ldr	r3, [pc, #356]	@ (8006f50 <SEGGER_SYSVIEW_Start+0x16c>)
 8006dec:	2201      	movs	r2, #1
 8006dee:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006df0:	f3ef 8311 	mrs	r3, BASEPRI
 8006df4:	f04f 0120 	mov.w	r1, #32
 8006df8:	f381 8811 	msr	BASEPRI, r1
 8006dfc:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006dfe:	4b54      	ldr	r3, [pc, #336]	@ (8006f50 <SEGGER_SYSVIEW_Start+0x16c>)
 8006e00:	785b      	ldrb	r3, [r3, #1]
 8006e02:	220a      	movs	r2, #10
 8006e04:	4953      	ldr	r1, [pc, #332]	@ (8006f54 <SEGGER_SYSVIEW_Start+0x170>)
 8006e06:	4618      	mov	r0, r3
 8006e08:	f7f9 f9e2 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8006e12:	f7fe fbf7 	bl	8005604 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8006e16:	200a      	movs	r0, #10
 8006e18:	f7ff fe28 	bl	8006a6c <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006e1c:	f3ef 8311 	mrs	r3, BASEPRI
 8006e20:	f04f 0120 	mov.w	r1, #32
 8006e24:	f381 8811 	msr	BASEPRI, r1
 8006e28:	60bb      	str	r3, [r7, #8]
 8006e2a:	484b      	ldr	r0, [pc, #300]	@ (8006f58 <SEGGER_SYSVIEW_Start+0x174>)
 8006e2c:	f7ff f857 	bl	8005ede <_PreparePacket>
 8006e30:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e3a:	4b45      	ldr	r3, [pc, #276]	@ (8006f50 <SEGGER_SYSVIEW_Start+0x16c>)
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e40:	e00b      	b.n	8006e5a <SEGGER_SYSVIEW_Start+0x76>
 8006e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e44:	b2da      	uxtb	r2, r3
 8006e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e48:	1c59      	adds	r1, r3, #1
 8006e4a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006e4c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006e50:	b2d2      	uxtb	r2, r2
 8006e52:	701a      	strb	r2, [r3, #0]
 8006e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e56:	09db      	lsrs	r3, r3, #7
 8006e58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e5e:	d8f0      	bhi.n	8006e42 <SEGGER_SYSVIEW_Start+0x5e>
 8006e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e62:	1c5a      	adds	r2, r3, #1
 8006e64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e68:	b2d2      	uxtb	r2, r2
 8006e6a:	701a      	strb	r2, [r3, #0]
 8006e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e6e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e74:	4b36      	ldr	r3, [pc, #216]	@ (8006f50 <SEGGER_SYSVIEW_Start+0x16c>)
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	623b      	str	r3, [r7, #32]
 8006e7a:	e00b      	b.n	8006e94 <SEGGER_SYSVIEW_Start+0xb0>
 8006e7c:	6a3b      	ldr	r3, [r7, #32]
 8006e7e:	b2da      	uxtb	r2, r3
 8006e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e82:	1c59      	adds	r1, r3, #1
 8006e84:	6279      	str	r1, [r7, #36]	@ 0x24
 8006e86:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006e8a:	b2d2      	uxtb	r2, r2
 8006e8c:	701a      	strb	r2, [r3, #0]
 8006e8e:	6a3b      	ldr	r3, [r7, #32]
 8006e90:	09db      	lsrs	r3, r3, #7
 8006e92:	623b      	str	r3, [r7, #32]
 8006e94:	6a3b      	ldr	r3, [r7, #32]
 8006e96:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e98:	d8f0      	bhi.n	8006e7c <SEGGER_SYSVIEW_Start+0x98>
 8006e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9c:	1c5a      	adds	r2, r3, #1
 8006e9e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ea0:	6a3a      	ldr	r2, [r7, #32]
 8006ea2:	b2d2      	uxtb	r2, r2
 8006ea4:	701a      	strb	r2, [r3, #0]
 8006ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	61fb      	str	r3, [r7, #28]
 8006eae:	4b28      	ldr	r3, [pc, #160]	@ (8006f50 <SEGGER_SYSVIEW_Start+0x16c>)
 8006eb0:	691b      	ldr	r3, [r3, #16]
 8006eb2:	61bb      	str	r3, [r7, #24]
 8006eb4:	e00b      	b.n	8006ece <SEGGER_SYSVIEW_Start+0xea>
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	b2da      	uxtb	r2, r3
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	1c59      	adds	r1, r3, #1
 8006ebe:	61f9      	str	r1, [r7, #28]
 8006ec0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006ec4:	b2d2      	uxtb	r2, r2
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	09db      	lsrs	r3, r3, #7
 8006ecc:	61bb      	str	r3, [r7, #24]
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ed2:	d8f0      	bhi.n	8006eb6 <SEGGER_SYSVIEW_Start+0xd2>
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	1c5a      	adds	r2, r3, #1
 8006ed8:	61fa      	str	r2, [r7, #28]
 8006eda:	69ba      	ldr	r2, [r7, #24]
 8006edc:	b2d2      	uxtb	r2, r2
 8006ede:	701a      	strb	r2, [r3, #0]
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	617b      	str	r3, [r7, #20]
 8006ee8:	2300      	movs	r3, #0
 8006eea:	613b      	str	r3, [r7, #16]
 8006eec:	e00b      	b.n	8006f06 <SEGGER_SYSVIEW_Start+0x122>
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	b2da      	uxtb	r2, r3
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	1c59      	adds	r1, r3, #1
 8006ef6:	6179      	str	r1, [r7, #20]
 8006ef8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006efc:	b2d2      	uxtb	r2, r2
 8006efe:	701a      	strb	r2, [r3, #0]
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	09db      	lsrs	r3, r3, #7
 8006f04:	613b      	str	r3, [r7, #16]
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f0a:	d8f0      	bhi.n	8006eee <SEGGER_SYSVIEW_Start+0x10a>
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	1c5a      	adds	r2, r3, #1
 8006f10:	617a      	str	r2, [r7, #20]
 8006f12:	693a      	ldr	r2, [r7, #16]
 8006f14:	b2d2      	uxtb	r2, r2
 8006f16:	701a      	strb	r2, [r3, #0]
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006f1c:	2218      	movs	r2, #24
 8006f1e:	6839      	ldr	r1, [r7, #0]
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f7ff f8cd 	bl	80060c0 <_SendPacket>
      RECORD_END();
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006f2c:	4b08      	ldr	r3, [pc, #32]	@ (8006f50 <SEGGER_SYSVIEW_Start+0x16c>)
 8006f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d002      	beq.n	8006f3a <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006f34:	4b06      	ldr	r3, [pc, #24]	@ (8006f50 <SEGGER_SYSVIEW_Start+0x16c>)
 8006f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f38:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8006f3a:	f000 f9eb 	bl	8007314 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006f3e:	f000 f9b1 	bl	80072a4 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006f42:	f000 fc83 	bl	800784c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8006f46:	bf00      	nop
 8006f48:	3730      	adds	r7, #48	@ 0x30
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop
 8006f50:	200143e0 	.word	0x200143e0
 8006f54:	08007c50 	.word	0x08007c50
 8006f58:	20014410 	.word	0x20014410

08006f5c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b082      	sub	sp, #8
 8006f60:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006f62:	f3ef 8311 	mrs	r3, BASEPRI
 8006f66:	f04f 0120 	mov.w	r1, #32
 8006f6a:	f381 8811 	msr	BASEPRI, r1
 8006f6e:	607b      	str	r3, [r7, #4]
 8006f70:	480b      	ldr	r0, [pc, #44]	@ (8006fa0 <SEGGER_SYSVIEW_Stop+0x44>)
 8006f72:	f7fe ffb4 	bl	8005ede <_PreparePacket>
 8006f76:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006f78:	4b0a      	ldr	r3, [pc, #40]	@ (8006fa4 <SEGGER_SYSVIEW_Stop+0x48>)
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d007      	beq.n	8006f90 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006f80:	220b      	movs	r2, #11
 8006f82:	6839      	ldr	r1, [r7, #0]
 8006f84:	6838      	ldr	r0, [r7, #0]
 8006f86:	f7ff f89b 	bl	80060c0 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8006f8a:	4b06      	ldr	r3, [pc, #24]	@ (8006fa4 <SEGGER_SYSVIEW_Stop+0x48>)
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f383 8811 	msr	BASEPRI, r3
}
 8006f96:	bf00      	nop
 8006f98:	3708      	adds	r7, #8
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	20014410 	.word	0x20014410
 8006fa4:	200143e0 	.word	0x200143e0

08006fa8 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b08c      	sub	sp, #48	@ 0x30
 8006fac:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006fae:	f3ef 8311 	mrs	r3, BASEPRI
 8006fb2:	f04f 0120 	mov.w	r1, #32
 8006fb6:	f381 8811 	msr	BASEPRI, r1
 8006fba:	60fb      	str	r3, [r7, #12]
 8006fbc:	4845      	ldr	r0, [pc, #276]	@ (80070d4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006fbe:	f7fe ff8e 	bl	8005ede <_PreparePacket>
 8006fc2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006fcc:	4b42      	ldr	r3, [pc, #264]	@ (80070d8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006fd2:	e00b      	b.n	8006fec <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd6:	b2da      	uxtb	r2, r3
 8006fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fda:	1c59      	adds	r1, r3, #1
 8006fdc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006fde:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006fe2:	b2d2      	uxtb	r2, r2
 8006fe4:	701a      	strb	r2, [r3, #0]
 8006fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe8:	09db      	lsrs	r3, r3, #7
 8006fea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fee:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ff0:	d8f0      	bhi.n	8006fd4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff4:	1c5a      	adds	r2, r3, #1
 8006ff6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ff8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ffa:	b2d2      	uxtb	r2, r2
 8006ffc:	701a      	strb	r2, [r3, #0]
 8006ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007000:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	627b      	str	r3, [r7, #36]	@ 0x24
 8007006:	4b34      	ldr	r3, [pc, #208]	@ (80070d8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	623b      	str	r3, [r7, #32]
 800700c:	e00b      	b.n	8007026 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800700e:	6a3b      	ldr	r3, [r7, #32]
 8007010:	b2da      	uxtb	r2, r3
 8007012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007014:	1c59      	adds	r1, r3, #1
 8007016:	6279      	str	r1, [r7, #36]	@ 0x24
 8007018:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800701c:	b2d2      	uxtb	r2, r2
 800701e:	701a      	strb	r2, [r3, #0]
 8007020:	6a3b      	ldr	r3, [r7, #32]
 8007022:	09db      	lsrs	r3, r3, #7
 8007024:	623b      	str	r3, [r7, #32]
 8007026:	6a3b      	ldr	r3, [r7, #32]
 8007028:	2b7f      	cmp	r3, #127	@ 0x7f
 800702a:	d8f0      	bhi.n	800700e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800702c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800702e:	1c5a      	adds	r2, r3, #1
 8007030:	627a      	str	r2, [r7, #36]	@ 0x24
 8007032:	6a3a      	ldr	r2, [r7, #32]
 8007034:	b2d2      	uxtb	r2, r2
 8007036:	701a      	strb	r2, [r3, #0]
 8007038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	61fb      	str	r3, [r7, #28]
 8007040:	4b25      	ldr	r3, [pc, #148]	@ (80070d8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007042:	691b      	ldr	r3, [r3, #16]
 8007044:	61bb      	str	r3, [r7, #24]
 8007046:	e00b      	b.n	8007060 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	b2da      	uxtb	r2, r3
 800704c:	69fb      	ldr	r3, [r7, #28]
 800704e:	1c59      	adds	r1, r3, #1
 8007050:	61f9      	str	r1, [r7, #28]
 8007052:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007056:	b2d2      	uxtb	r2, r2
 8007058:	701a      	strb	r2, [r3, #0]
 800705a:	69bb      	ldr	r3, [r7, #24]
 800705c:	09db      	lsrs	r3, r3, #7
 800705e:	61bb      	str	r3, [r7, #24]
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	2b7f      	cmp	r3, #127	@ 0x7f
 8007064:	d8f0      	bhi.n	8007048 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	1c5a      	adds	r2, r3, #1
 800706a:	61fa      	str	r2, [r7, #28]
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	b2d2      	uxtb	r2, r2
 8007070:	701a      	strb	r2, [r3, #0]
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	617b      	str	r3, [r7, #20]
 800707a:	2300      	movs	r3, #0
 800707c:	613b      	str	r3, [r7, #16]
 800707e:	e00b      	b.n	8007098 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	b2da      	uxtb	r2, r3
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	1c59      	adds	r1, r3, #1
 8007088:	6179      	str	r1, [r7, #20]
 800708a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800708e:	b2d2      	uxtb	r2, r2
 8007090:	701a      	strb	r2, [r3, #0]
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	09db      	lsrs	r3, r3, #7
 8007096:	613b      	str	r3, [r7, #16]
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	2b7f      	cmp	r3, #127	@ 0x7f
 800709c:	d8f0      	bhi.n	8007080 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	1c5a      	adds	r2, r3, #1
 80070a2:	617a      	str	r2, [r7, #20]
 80070a4:	693a      	ldr	r2, [r7, #16]
 80070a6:	b2d2      	uxtb	r2, r2
 80070a8:	701a      	strb	r2, [r3, #0]
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80070ae:	2218      	movs	r2, #24
 80070b0:	6879      	ldr	r1, [r7, #4]
 80070b2:	68b8      	ldr	r0, [r7, #8]
 80070b4:	f7ff f804 	bl	80060c0 <_SendPacket>
  RECORD_END();
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80070be:	4b06      	ldr	r3, [pc, #24]	@ (80070d8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80070c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d002      	beq.n	80070cc <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80070c6:	4b04      	ldr	r3, [pc, #16]	@ (80070d8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80070c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ca:	4798      	blx	r3
  }
}
 80070cc:	bf00      	nop
 80070ce:	3730      	adds	r7, #48	@ 0x30
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}
 80070d4:	20014410 	.word	0x20014410
 80070d8:	200143e0 	.word	0x200143e0

080070dc <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80070dc:	b580      	push	{r7, lr}
 80070de:	b092      	sub	sp, #72	@ 0x48
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80070e4:	f3ef 8311 	mrs	r3, BASEPRI
 80070e8:	f04f 0120 	mov.w	r1, #32
 80070ec:	f381 8811 	msr	BASEPRI, r1
 80070f0:	617b      	str	r3, [r7, #20]
 80070f2:	486a      	ldr	r0, [pc, #424]	@ (800729c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80070f4:	f7fe fef3 	bl	8005ede <_PreparePacket>
 80070f8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	647b      	str	r3, [r7, #68]	@ 0x44
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	4b66      	ldr	r3, [pc, #408]	@ (80072a0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	1ad3      	subs	r3, r2, r3
 800710c:	643b      	str	r3, [r7, #64]	@ 0x40
 800710e:	e00b      	b.n	8007128 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8007110:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007112:	b2da      	uxtb	r2, r3
 8007114:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007116:	1c59      	adds	r1, r3, #1
 8007118:	6479      	str	r1, [r7, #68]	@ 0x44
 800711a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800711e:	b2d2      	uxtb	r2, r2
 8007120:	701a      	strb	r2, [r3, #0]
 8007122:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007124:	09db      	lsrs	r3, r3, #7
 8007126:	643b      	str	r3, [r7, #64]	@ 0x40
 8007128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800712a:	2b7f      	cmp	r3, #127	@ 0x7f
 800712c:	d8f0      	bhi.n	8007110 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800712e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007130:	1c5a      	adds	r2, r3, #1
 8007132:	647a      	str	r2, [r7, #68]	@ 0x44
 8007134:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007136:	b2d2      	uxtb	r2, r2
 8007138:	701a      	strb	r2, [r3, #0]
 800713a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800713c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007148:	e00b      	b.n	8007162 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800714a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714c:	b2da      	uxtb	r2, r3
 800714e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007150:	1c59      	adds	r1, r3, #1
 8007152:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8007154:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007158:	b2d2      	uxtb	r2, r2
 800715a:	701a      	strb	r2, [r3, #0]
 800715c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800715e:	09db      	lsrs	r3, r3, #7
 8007160:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007164:	2b7f      	cmp	r3, #127	@ 0x7f
 8007166:	d8f0      	bhi.n	800714a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8007168:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800716a:	1c5a      	adds	r2, r3, #1
 800716c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800716e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007170:	b2d2      	uxtb	r2, r2
 8007172:	701a      	strb	r2, [r3, #0]
 8007174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007176:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	2220      	movs	r2, #32
 800717e:	4619      	mov	r1, r3
 8007180:	68f8      	ldr	r0, [r7, #12]
 8007182:	f7fe fe5f 	bl	8005e44 <_EncodeStr>
 8007186:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8007188:	2209      	movs	r2, #9
 800718a:	68f9      	ldr	r1, [r7, #12]
 800718c:	6938      	ldr	r0, [r7, #16]
 800718e:	f7fe ff97 	bl	80060c0 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	637b      	str	r3, [r7, #52]	@ 0x34
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	4b40      	ldr	r3, [pc, #256]	@ (80072a0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80071a6:	e00b      	b.n	80071c0 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80071a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071aa:	b2da      	uxtb	r2, r3
 80071ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ae:	1c59      	adds	r1, r3, #1
 80071b0:	6379      	str	r1, [r7, #52]	@ 0x34
 80071b2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80071b6:	b2d2      	uxtb	r2, r2
 80071b8:	701a      	strb	r2, [r3, #0]
 80071ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071bc:	09db      	lsrs	r3, r3, #7
 80071be:	633b      	str	r3, [r7, #48]	@ 0x30
 80071c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80071c4:	d8f0      	bhi.n	80071a8 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80071c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	637a      	str	r2, [r7, #52]	@ 0x34
 80071cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071ce:	b2d2      	uxtb	r2, r2
 80071d0:	701a      	strb	r2, [r3, #0]
 80071d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071d4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071e0:	e00b      	b.n	80071fa <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80071e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e4:	b2da      	uxtb	r2, r3
 80071e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e8:	1c59      	adds	r1, r3, #1
 80071ea:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80071ec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80071f0:	b2d2      	uxtb	r2, r2
 80071f2:	701a      	strb	r2, [r3, #0]
 80071f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071f6:	09db      	lsrs	r3, r3, #7
 80071f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80071fe:	d8f0      	bhi.n	80071e2 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8007200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007202:	1c5a      	adds	r2, r3, #1
 8007204:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007206:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007208:	b2d2      	uxtb	r2, r2
 800720a:	701a      	strb	r2, [r3, #0]
 800720c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800720e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	627b      	str	r3, [r7, #36]	@ 0x24
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	691b      	ldr	r3, [r3, #16]
 8007218:	623b      	str	r3, [r7, #32]
 800721a:	e00b      	b.n	8007234 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800721c:	6a3b      	ldr	r3, [r7, #32]
 800721e:	b2da      	uxtb	r2, r3
 8007220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007222:	1c59      	adds	r1, r3, #1
 8007224:	6279      	str	r1, [r7, #36]	@ 0x24
 8007226:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800722a:	b2d2      	uxtb	r2, r2
 800722c:	701a      	strb	r2, [r3, #0]
 800722e:	6a3b      	ldr	r3, [r7, #32]
 8007230:	09db      	lsrs	r3, r3, #7
 8007232:	623b      	str	r3, [r7, #32]
 8007234:	6a3b      	ldr	r3, [r7, #32]
 8007236:	2b7f      	cmp	r3, #127	@ 0x7f
 8007238:	d8f0      	bhi.n	800721c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800723a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007240:	6a3a      	ldr	r2, [r7, #32]
 8007242:	b2d2      	uxtb	r2, r2
 8007244:	701a      	strb	r2, [r3, #0]
 8007246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007248:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	61fb      	str	r3, [r7, #28]
 800724e:	2300      	movs	r3, #0
 8007250:	61bb      	str	r3, [r7, #24]
 8007252:	e00b      	b.n	800726c <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	b2da      	uxtb	r2, r3
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	1c59      	adds	r1, r3, #1
 800725c:	61f9      	str	r1, [r7, #28]
 800725e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007262:	b2d2      	uxtb	r2, r2
 8007264:	701a      	strb	r2, [r3, #0]
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	09db      	lsrs	r3, r3, #7
 800726a:	61bb      	str	r3, [r7, #24]
 800726c:	69bb      	ldr	r3, [r7, #24]
 800726e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007270:	d8f0      	bhi.n	8007254 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8007272:	69fb      	ldr	r3, [r7, #28]
 8007274:	1c5a      	adds	r2, r3, #1
 8007276:	61fa      	str	r2, [r7, #28]
 8007278:	69ba      	ldr	r2, [r7, #24]
 800727a:	b2d2      	uxtb	r2, r2
 800727c:	701a      	strb	r2, [r3, #0]
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8007282:	2215      	movs	r2, #21
 8007284:	68f9      	ldr	r1, [r7, #12]
 8007286:	6938      	ldr	r0, [r7, #16]
 8007288:	f7fe ff1a 	bl	80060c0 <_SendPacket>
  RECORD_END();
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	f383 8811 	msr	BASEPRI, r3
}
 8007292:	bf00      	nop
 8007294:	3748      	adds	r7, #72	@ 0x48
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	20014410 	.word	0x20014410
 80072a0:	200143e0 	.word	0x200143e0

080072a4 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80072a4:	b580      	push	{r7, lr}
 80072a6:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80072a8:	4b07      	ldr	r3, [pc, #28]	@ (80072c8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80072aa:	6a1b      	ldr	r3, [r3, #32]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d008      	beq.n	80072c2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80072b0:	4b05      	ldr	r3, [pc, #20]	@ (80072c8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80072b2:	6a1b      	ldr	r3, [r3, #32]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d003      	beq.n	80072c2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80072ba:	4b03      	ldr	r3, [pc, #12]	@ (80072c8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80072bc:	6a1b      	ldr	r3, [r3, #32]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	4798      	blx	r3
  }
}
 80072c2:	bf00      	nop
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	200143e0 	.word	0x200143e0

080072cc <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b086      	sub	sp, #24
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80072d4:	f3ef 8311 	mrs	r3, BASEPRI
 80072d8:	f04f 0120 	mov.w	r1, #32
 80072dc:	f381 8811 	msr	BASEPRI, r1
 80072e0:	617b      	str	r3, [r7, #20]
 80072e2:	480b      	ldr	r0, [pc, #44]	@ (8007310 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80072e4:	f7fe fdfb 	bl	8005ede <_PreparePacket>
 80072e8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80072ea:	2280      	movs	r2, #128	@ 0x80
 80072ec:	6879      	ldr	r1, [r7, #4]
 80072ee:	6938      	ldr	r0, [r7, #16]
 80072f0:	f7fe fda8 	bl	8005e44 <_EncodeStr>
 80072f4:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80072f6:	220e      	movs	r2, #14
 80072f8:	68f9      	ldr	r1, [r7, #12]
 80072fa:	6938      	ldr	r0, [r7, #16]
 80072fc:	f7fe fee0 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	f383 8811 	msr	BASEPRI, r3
}
 8007306:	bf00      	nop
 8007308:	3718      	adds	r7, #24
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	20014410 	.word	0x20014410

08007314 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8007314:	b590      	push	{r4, r7, lr}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800731a:	4b15      	ldr	r3, [pc, #84]	@ (8007370 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800731c:	6a1b      	ldr	r3, [r3, #32]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d01a      	beq.n	8007358 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8007322:	4b13      	ldr	r3, [pc, #76]	@ (8007370 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007324:	6a1b      	ldr	r3, [r3, #32]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d015      	beq.n	8007358 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800732c:	4b10      	ldr	r3, [pc, #64]	@ (8007370 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800732e:	6a1b      	ldr	r3, [r3, #32]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4798      	blx	r3
 8007334:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8007338:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800733a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800733e:	f04f 0200 	mov.w	r2, #0
 8007342:	f04f 0300 	mov.w	r3, #0
 8007346:	000a      	movs	r2, r1
 8007348:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800734a:	4613      	mov	r3, r2
 800734c:	461a      	mov	r2, r3
 800734e:	4621      	mov	r1, r4
 8007350:	200d      	movs	r0, #13
 8007352:	f7ff fbe5 	bl	8006b20 <SEGGER_SYSVIEW_RecordU32x2>
 8007356:	e006      	b.n	8007366 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8007358:	4b06      	ldr	r3, [pc, #24]	@ (8007374 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4619      	mov	r1, r3
 800735e:	200c      	movs	r0, #12
 8007360:	f7ff fba2 	bl	8006aa8 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8007364:	bf00      	nop
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	bd90      	pop	{r4, r7, pc}
 800736e:	bf00      	nop
 8007370:	200143e0 	.word	0x200143e0
 8007374:	e0001004 	.word	0xe0001004

08007378 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8007378:	b580      	push	{r7, lr}
 800737a:	b086      	sub	sp, #24
 800737c:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800737e:	f3ef 8311 	mrs	r3, BASEPRI
 8007382:	f04f 0120 	mov.w	r1, #32
 8007386:	f381 8811 	msr	BASEPRI, r1
 800738a:	60fb      	str	r3, [r7, #12]
 800738c:	4819      	ldr	r0, [pc, #100]	@ (80073f4 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800738e:	f7fe fda6 	bl	8005ede <_PreparePacket>
 8007392:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8007394:	68bb      	ldr	r3, [r7, #8]
 8007396:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8007398:	4b17      	ldr	r3, [pc, #92]	@ (80073f8 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073a0:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	617b      	str	r3, [r7, #20]
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	613b      	str	r3, [r7, #16]
 80073aa:	e00b      	b.n	80073c4 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	b2da      	uxtb	r2, r3
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	1c59      	adds	r1, r3, #1
 80073b4:	6179      	str	r1, [r7, #20]
 80073b6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80073ba:	b2d2      	uxtb	r2, r2
 80073bc:	701a      	strb	r2, [r3, #0]
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	09db      	lsrs	r3, r3, #7
 80073c2:	613b      	str	r3, [r7, #16]
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80073c8:	d8f0      	bhi.n	80073ac <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	1c5a      	adds	r2, r3, #1
 80073ce:	617a      	str	r2, [r7, #20]
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	b2d2      	uxtb	r2, r2
 80073d4:	701a      	strb	r2, [r3, #0]
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80073da:	2202      	movs	r2, #2
 80073dc:	6879      	ldr	r1, [r7, #4]
 80073de:	68b8      	ldr	r0, [r7, #8]
 80073e0:	f7fe fe6e 	bl	80060c0 <_SendPacket>
  RECORD_END();
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f383 8811 	msr	BASEPRI, r3
}
 80073ea:	bf00      	nop
 80073ec:	3718      	adds	r7, #24
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}
 80073f2:	bf00      	nop
 80073f4:	20014410 	.word	0x20014410
 80073f8:	e000ed04 	.word	0xe000ed04

080073fc <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b082      	sub	sp, #8
 8007400:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007402:	f3ef 8311 	mrs	r3, BASEPRI
 8007406:	f04f 0120 	mov.w	r1, #32
 800740a:	f381 8811 	msr	BASEPRI, r1
 800740e:	607b      	str	r3, [r7, #4]
 8007410:	4807      	ldr	r0, [pc, #28]	@ (8007430 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8007412:	f7fe fd64 	bl	8005ede <_PreparePacket>
 8007416:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8007418:	2203      	movs	r2, #3
 800741a:	6839      	ldr	r1, [r7, #0]
 800741c:	6838      	ldr	r0, [r7, #0]
 800741e:	f7fe fe4f 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f383 8811 	msr	BASEPRI, r3
}
 8007428:	bf00      	nop
 800742a:	3708      	adds	r7, #8
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}
 8007430:	20014410 	.word	0x20014410

08007434 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800743a:	f3ef 8311 	mrs	r3, BASEPRI
 800743e:	f04f 0120 	mov.w	r1, #32
 8007442:	f381 8811 	msr	BASEPRI, r1
 8007446:	607b      	str	r3, [r7, #4]
 8007448:	4807      	ldr	r0, [pc, #28]	@ (8007468 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800744a:	f7fe fd48 	bl	8005ede <_PreparePacket>
 800744e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8007450:	2212      	movs	r2, #18
 8007452:	6839      	ldr	r1, [r7, #0]
 8007454:	6838      	ldr	r0, [r7, #0]
 8007456:	f7fe fe33 	bl	80060c0 <_SendPacket>
  RECORD_END();
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f383 8811 	msr	BASEPRI, r3
}
 8007460:	bf00      	nop
 8007462:	3708      	adds	r7, #8
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	20014410 	.word	0x20014410

0800746c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800746c:	b580      	push	{r7, lr}
 800746e:	b082      	sub	sp, #8
 8007470:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007472:	f3ef 8311 	mrs	r3, BASEPRI
 8007476:	f04f 0120 	mov.w	r1, #32
 800747a:	f381 8811 	msr	BASEPRI, r1
 800747e:	607b      	str	r3, [r7, #4]
 8007480:	4807      	ldr	r0, [pc, #28]	@ (80074a0 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8007482:	f7fe fd2c 	bl	8005ede <_PreparePacket>
 8007486:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8007488:	2211      	movs	r2, #17
 800748a:	6839      	ldr	r1, [r7, #0]
 800748c:	6838      	ldr	r0, [r7, #0]
 800748e:	f7fe fe17 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f383 8811 	msr	BASEPRI, r3
}
 8007498:	bf00      	nop
 800749a:	3708      	adds	r7, #8
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	20014410 	.word	0x20014410

080074a4 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b088      	sub	sp, #32
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80074ac:	f3ef 8311 	mrs	r3, BASEPRI
 80074b0:	f04f 0120 	mov.w	r1, #32
 80074b4:	f381 8811 	msr	BASEPRI, r1
 80074b8:	617b      	str	r3, [r7, #20]
 80074ba:	4819      	ldr	r0, [pc, #100]	@ (8007520 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80074bc:	f7fe fd0f 	bl	8005ede <_PreparePacket>
 80074c0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80074c6:	4b17      	ldr	r3, [pc, #92]	@ (8007524 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	1ad3      	subs	r3, r2, r3
 80074ce:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	61fb      	str	r3, [r7, #28]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	61bb      	str	r3, [r7, #24]
 80074d8:	e00b      	b.n	80074f2 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80074da:	69bb      	ldr	r3, [r7, #24]
 80074dc:	b2da      	uxtb	r2, r3
 80074de:	69fb      	ldr	r3, [r7, #28]
 80074e0:	1c59      	adds	r1, r3, #1
 80074e2:	61f9      	str	r1, [r7, #28]
 80074e4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80074e8:	b2d2      	uxtb	r2, r2
 80074ea:	701a      	strb	r2, [r3, #0]
 80074ec:	69bb      	ldr	r3, [r7, #24]
 80074ee:	09db      	lsrs	r3, r3, #7
 80074f0:	61bb      	str	r3, [r7, #24]
 80074f2:	69bb      	ldr	r3, [r7, #24]
 80074f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80074f6:	d8f0      	bhi.n	80074da <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80074f8:	69fb      	ldr	r3, [r7, #28]
 80074fa:	1c5a      	adds	r2, r3, #1
 80074fc:	61fa      	str	r2, [r7, #28]
 80074fe:	69ba      	ldr	r2, [r7, #24]
 8007500:	b2d2      	uxtb	r2, r2
 8007502:	701a      	strb	r2, [r3, #0]
 8007504:	69fb      	ldr	r3, [r7, #28]
 8007506:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8007508:	2208      	movs	r2, #8
 800750a:	68f9      	ldr	r1, [r7, #12]
 800750c:	6938      	ldr	r0, [r7, #16]
 800750e:	f7fe fdd7 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	f383 8811 	msr	BASEPRI, r3
}
 8007518:	bf00      	nop
 800751a:	3720      	adds	r7, #32
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}
 8007520:	20014410 	.word	0x20014410
 8007524:	200143e0 	.word	0x200143e0

08007528 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8007528:	b580      	push	{r7, lr}
 800752a:	b088      	sub	sp, #32
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007530:	f3ef 8311 	mrs	r3, BASEPRI
 8007534:	f04f 0120 	mov.w	r1, #32
 8007538:	f381 8811 	msr	BASEPRI, r1
 800753c:	617b      	str	r3, [r7, #20]
 800753e:	4819      	ldr	r0, [pc, #100]	@ (80075a4 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8007540:	f7fe fccd 	bl	8005ede <_PreparePacket>
 8007544:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800754a:	4b17      	ldr	r3, [pc, #92]	@ (80075a8 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	1ad3      	subs	r3, r2, r3
 8007552:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	61fb      	str	r3, [r7, #28]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	61bb      	str	r3, [r7, #24]
 800755c:	e00b      	b.n	8007576 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	b2da      	uxtb	r2, r3
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	1c59      	adds	r1, r3, #1
 8007566:	61f9      	str	r1, [r7, #28]
 8007568:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800756c:	b2d2      	uxtb	r2, r2
 800756e:	701a      	strb	r2, [r3, #0]
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	09db      	lsrs	r3, r3, #7
 8007574:	61bb      	str	r3, [r7, #24]
 8007576:	69bb      	ldr	r3, [r7, #24]
 8007578:	2b7f      	cmp	r3, #127	@ 0x7f
 800757a:	d8f0      	bhi.n	800755e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800757c:	69fb      	ldr	r3, [r7, #28]
 800757e:	1c5a      	adds	r2, r3, #1
 8007580:	61fa      	str	r2, [r7, #28]
 8007582:	69ba      	ldr	r2, [r7, #24]
 8007584:	b2d2      	uxtb	r2, r2
 8007586:	701a      	strb	r2, [r3, #0]
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800758c:	2204      	movs	r2, #4
 800758e:	68f9      	ldr	r1, [r7, #12]
 8007590:	6938      	ldr	r0, [r7, #16]
 8007592:	f7fe fd95 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	f383 8811 	msr	BASEPRI, r3
}
 800759c:	bf00      	nop
 800759e:	3720      	adds	r7, #32
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	20014410 	.word	0x20014410
 80075a8:	200143e0 	.word	0x200143e0

080075ac <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b088      	sub	sp, #32
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80075b4:	f3ef 8311 	mrs	r3, BASEPRI
 80075b8:	f04f 0120 	mov.w	r1, #32
 80075bc:	f381 8811 	msr	BASEPRI, r1
 80075c0:	617b      	str	r3, [r7, #20]
 80075c2:	4819      	ldr	r0, [pc, #100]	@ (8007628 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80075c4:	f7fe fc8b 	bl	8005ede <_PreparePacket>
 80075c8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80075ce:	4b17      	ldr	r3, [pc, #92]	@ (800762c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	1ad3      	subs	r3, r2, r3
 80075d6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	61fb      	str	r3, [r7, #28]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	61bb      	str	r3, [r7, #24]
 80075e0:	e00b      	b.n	80075fa <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	b2da      	uxtb	r2, r3
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	1c59      	adds	r1, r3, #1
 80075ea:	61f9      	str	r1, [r7, #28]
 80075ec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80075f0:	b2d2      	uxtb	r2, r2
 80075f2:	701a      	strb	r2, [r3, #0]
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	09db      	lsrs	r3, r3, #7
 80075f8:	61bb      	str	r3, [r7, #24]
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80075fe:	d8f0      	bhi.n	80075e2 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	1c5a      	adds	r2, r3, #1
 8007604:	61fa      	str	r2, [r7, #28]
 8007606:	69ba      	ldr	r2, [r7, #24]
 8007608:	b2d2      	uxtb	r2, r2
 800760a:	701a      	strb	r2, [r3, #0]
 800760c:	69fb      	ldr	r3, [r7, #28]
 800760e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8007610:	2206      	movs	r2, #6
 8007612:	68f9      	ldr	r1, [r7, #12]
 8007614:	6938      	ldr	r0, [r7, #16]
 8007616:	f7fe fd53 	bl	80060c0 <_SendPacket>
  RECORD_END();
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	f383 8811 	msr	BASEPRI, r3
}
 8007620:	bf00      	nop
 8007622:	3720      	adds	r7, #32
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}
 8007628:	20014410 	.word	0x20014410
 800762c:	200143e0 	.word	0x200143e0

08007630 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8007630:	b580      	push	{r7, lr}
 8007632:	b08a      	sub	sp, #40	@ 0x28
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800763a:	f3ef 8311 	mrs	r3, BASEPRI
 800763e:	f04f 0120 	mov.w	r1, #32
 8007642:	f381 8811 	msr	BASEPRI, r1
 8007646:	617b      	str	r3, [r7, #20]
 8007648:	4827      	ldr	r0, [pc, #156]	@ (80076e8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800764a:	f7fe fc48 	bl	8005ede <_PreparePacket>
 800764e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007654:	4b25      	ldr	r3, [pc, #148]	@ (80076ec <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8007656:	691b      	ldr	r3, [r3, #16]
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	1ad3      	subs	r3, r2, r3
 800765c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	627b      	str	r3, [r7, #36]	@ 0x24
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	623b      	str	r3, [r7, #32]
 8007666:	e00b      	b.n	8007680 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8007668:	6a3b      	ldr	r3, [r7, #32]
 800766a:	b2da      	uxtb	r2, r3
 800766c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766e:	1c59      	adds	r1, r3, #1
 8007670:	6279      	str	r1, [r7, #36]	@ 0x24
 8007672:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007676:	b2d2      	uxtb	r2, r2
 8007678:	701a      	strb	r2, [r3, #0]
 800767a:	6a3b      	ldr	r3, [r7, #32]
 800767c:	09db      	lsrs	r3, r3, #7
 800767e:	623b      	str	r3, [r7, #32]
 8007680:	6a3b      	ldr	r3, [r7, #32]
 8007682:	2b7f      	cmp	r3, #127	@ 0x7f
 8007684:	d8f0      	bhi.n	8007668 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8007686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007688:	1c5a      	adds	r2, r3, #1
 800768a:	627a      	str	r2, [r7, #36]	@ 0x24
 800768c:	6a3a      	ldr	r2, [r7, #32]
 800768e:	b2d2      	uxtb	r2, r2
 8007690:	701a      	strb	r2, [r3, #0]
 8007692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007694:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	61fb      	str	r3, [r7, #28]
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	61bb      	str	r3, [r7, #24]
 800769e:	e00b      	b.n	80076b8 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	b2da      	uxtb	r2, r3
 80076a4:	69fb      	ldr	r3, [r7, #28]
 80076a6:	1c59      	adds	r1, r3, #1
 80076a8:	61f9      	str	r1, [r7, #28]
 80076aa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80076ae:	b2d2      	uxtb	r2, r2
 80076b0:	701a      	strb	r2, [r3, #0]
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	09db      	lsrs	r3, r3, #7
 80076b6:	61bb      	str	r3, [r7, #24]
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80076bc:	d8f0      	bhi.n	80076a0 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 80076be:	69fb      	ldr	r3, [r7, #28]
 80076c0:	1c5a      	adds	r2, r3, #1
 80076c2:	61fa      	str	r2, [r7, #28]
 80076c4:	69ba      	ldr	r2, [r7, #24]
 80076c6:	b2d2      	uxtb	r2, r2
 80076c8:	701a      	strb	r2, [r3, #0]
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80076ce:	2207      	movs	r2, #7
 80076d0:	68f9      	ldr	r1, [r7, #12]
 80076d2:	6938      	ldr	r0, [r7, #16]
 80076d4:	f7fe fcf4 	bl	80060c0 <_SendPacket>
  RECORD_END();
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	f383 8811 	msr	BASEPRI, r3
}
 80076de:	bf00      	nop
 80076e0:	3728      	adds	r7, #40	@ 0x28
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	20014410 	.word	0x20014410
 80076ec:	200143e0 	.word	0x200143e0

080076f0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80076f8:	4b04      	ldr	r3, [pc, #16]	@ (800770c <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	1ad3      	subs	r3, r2, r3
}
 8007700:	4618      	mov	r0, r3
 8007702:	370c      	adds	r7, #12
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr
 800770c:	200143e0 	.word	0x200143e0

08007710 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8007710:	b580      	push	{r7, lr}
 8007712:	b08c      	sub	sp, #48	@ 0x30
 8007714:	af00      	add	r7, sp, #0
 8007716:	4603      	mov	r3, r0
 8007718:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800771a:	4b3b      	ldr	r3, [pc, #236]	@ (8007808 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d06d      	beq.n	80077fe <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8007722:	4b39      	ldr	r3, [pc, #228]	@ (8007808 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8007728:	2300      	movs	r3, #0
 800772a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800772c:	e008      	b.n	8007740 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800772e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8007734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007736:	2b00      	cmp	r3, #0
 8007738:	d007      	beq.n	800774a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800773a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800773c:	3301      	adds	r3, #1
 800773e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007740:	79fb      	ldrb	r3, [r7, #7]
 8007742:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007744:	429a      	cmp	r2, r3
 8007746:	d3f2      	bcc.n	800772e <SEGGER_SYSVIEW_SendModule+0x1e>
 8007748:	e000      	b.n	800774c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800774a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800774c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800774e:	2b00      	cmp	r3, #0
 8007750:	d055      	beq.n	80077fe <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007752:	f3ef 8311 	mrs	r3, BASEPRI
 8007756:	f04f 0120 	mov.w	r1, #32
 800775a:	f381 8811 	msr	BASEPRI, r1
 800775e:	617b      	str	r3, [r7, #20]
 8007760:	482a      	ldr	r0, [pc, #168]	@ (800780c <SEGGER_SYSVIEW_SendModule+0xfc>)
 8007762:	f7fe fbbc 	bl	8005ede <_PreparePacket>
 8007766:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007770:	79fb      	ldrb	r3, [r7, #7]
 8007772:	623b      	str	r3, [r7, #32]
 8007774:	e00b      	b.n	800778e <SEGGER_SYSVIEW_SendModule+0x7e>
 8007776:	6a3b      	ldr	r3, [r7, #32]
 8007778:	b2da      	uxtb	r2, r3
 800777a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777c:	1c59      	adds	r1, r3, #1
 800777e:	6279      	str	r1, [r7, #36]	@ 0x24
 8007780:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007784:	b2d2      	uxtb	r2, r2
 8007786:	701a      	strb	r2, [r3, #0]
 8007788:	6a3b      	ldr	r3, [r7, #32]
 800778a:	09db      	lsrs	r3, r3, #7
 800778c:	623b      	str	r3, [r7, #32]
 800778e:	6a3b      	ldr	r3, [r7, #32]
 8007790:	2b7f      	cmp	r3, #127	@ 0x7f
 8007792:	d8f0      	bhi.n	8007776 <SEGGER_SYSVIEW_SendModule+0x66>
 8007794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007796:	1c5a      	adds	r2, r3, #1
 8007798:	627a      	str	r2, [r7, #36]	@ 0x24
 800779a:	6a3a      	ldr	r2, [r7, #32]
 800779c:	b2d2      	uxtb	r2, r2
 800779e:	701a      	strb	r2, [r3, #0]
 80077a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a2:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	61fb      	str	r3, [r7, #28]
 80077a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	61bb      	str	r3, [r7, #24]
 80077ae:	e00b      	b.n	80077c8 <SEGGER_SYSVIEW_SendModule+0xb8>
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	b2da      	uxtb	r2, r3
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	1c59      	adds	r1, r3, #1
 80077b8:	61f9      	str	r1, [r7, #28]
 80077ba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80077be:	b2d2      	uxtb	r2, r2
 80077c0:	701a      	strb	r2, [r3, #0]
 80077c2:	69bb      	ldr	r3, [r7, #24]
 80077c4:	09db      	lsrs	r3, r3, #7
 80077c6:	61bb      	str	r3, [r7, #24]
 80077c8:	69bb      	ldr	r3, [r7, #24]
 80077ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80077cc:	d8f0      	bhi.n	80077b0 <SEGGER_SYSVIEW_SendModule+0xa0>
 80077ce:	69fb      	ldr	r3, [r7, #28]
 80077d0:	1c5a      	adds	r2, r3, #1
 80077d2:	61fa      	str	r2, [r7, #28]
 80077d4:	69ba      	ldr	r2, [r7, #24]
 80077d6:	b2d2      	uxtb	r2, r2
 80077d8:	701a      	strb	r2, [r3, #0]
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80077de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	2280      	movs	r2, #128	@ 0x80
 80077e4:	4619      	mov	r1, r3
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f7fe fb2c 	bl	8005e44 <_EncodeStr>
 80077ec:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80077ee:	2216      	movs	r2, #22
 80077f0:	68f9      	ldr	r1, [r7, #12]
 80077f2:	6938      	ldr	r0, [r7, #16]
 80077f4:	f7fe fc64 	bl	80060c0 <_SendPacket>
      RECORD_END();
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80077fe:	bf00      	nop
 8007800:	3730      	adds	r7, #48	@ 0x30
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	20014408 	.word	0x20014408
 800780c:	20014410 	.word	0x20014410

08007810 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8007816:	4b0c      	ldr	r3, [pc, #48]	@ (8007848 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00f      	beq.n	800783e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800781e:	4b0a      	ldr	r3, [pc, #40]	@ (8007848 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d002      	beq.n	8007832 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	691b      	ldr	r3, [r3, #16]
 8007836:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1f2      	bne.n	8007824 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800783e:	bf00      	nop
 8007840:	3708      	adds	r7, #8
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	20014408 	.word	0x20014408

0800784c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800784c:	b580      	push	{r7, lr}
 800784e:	b086      	sub	sp, #24
 8007850:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8007852:	f3ef 8311 	mrs	r3, BASEPRI
 8007856:	f04f 0120 	mov.w	r1, #32
 800785a:	f381 8811 	msr	BASEPRI, r1
 800785e:	60fb      	str	r3, [r7, #12]
 8007860:	4817      	ldr	r0, [pc, #92]	@ (80078c0 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8007862:	f7fe fb3c 	bl	8005ede <_PreparePacket>
 8007866:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	617b      	str	r3, [r7, #20]
 8007870:	4b14      	ldr	r3, [pc, #80]	@ (80078c4 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	613b      	str	r3, [r7, #16]
 8007876:	e00b      	b.n	8007890 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	b2da      	uxtb	r2, r3
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	1c59      	adds	r1, r3, #1
 8007880:	6179      	str	r1, [r7, #20]
 8007882:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007886:	b2d2      	uxtb	r2, r2
 8007888:	701a      	strb	r2, [r3, #0]
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	09db      	lsrs	r3, r3, #7
 800788e:	613b      	str	r3, [r7, #16]
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	2b7f      	cmp	r3, #127	@ 0x7f
 8007894:	d8f0      	bhi.n	8007878 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	1c5a      	adds	r2, r3, #1
 800789a:	617a      	str	r2, [r7, #20]
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	b2d2      	uxtb	r2, r2
 80078a0:	701a      	strb	r2, [r3, #0]
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80078a6:	221b      	movs	r2, #27
 80078a8:	6879      	ldr	r1, [r7, #4]
 80078aa:	68b8      	ldr	r0, [r7, #8]
 80078ac:	f7fe fc08 	bl	80060c0 <_SendPacket>
  RECORD_END();
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f383 8811 	msr	BASEPRI, r3
}
 80078b6:	bf00      	nop
 80078b8:	3718      	adds	r7, #24
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	20014410 	.word	0x20014410
 80078c4:	2001440c 	.word	0x2001440c

080078c8 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 80078c8:	b40f      	push	{r0, r1, r2, r3}
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b082      	sub	sp, #8
 80078ce:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 80078d0:	f107 0314 	add.w	r3, r7, #20
 80078d4:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 80078d6:	1d3b      	adds	r3, r7, #4
 80078d8:	461a      	mov	r2, r3
 80078da:	2100      	movs	r1, #0
 80078dc:	6938      	ldr	r0, [r7, #16]
 80078de:	f7fe fe79 	bl	80065d4 <_VPrintTarget>
  va_end(ParamList);
}
 80078e2:	bf00      	nop
 80078e4:	3708      	adds	r7, #8
 80078e6:	46bd      	mov	sp, r7
 80078e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078ec:	b004      	add	sp, #16
 80078ee:	4770      	bx	lr

080078f0 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b08a      	sub	sp, #40	@ 0x28
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80078f8:	f3ef 8311 	mrs	r3, BASEPRI
 80078fc:	f04f 0120 	mov.w	r1, #32
 8007900:	f381 8811 	msr	BASEPRI, r1
 8007904:	617b      	str	r3, [r7, #20]
 8007906:	4827      	ldr	r0, [pc, #156]	@ (80079a4 <SEGGER_SYSVIEW_Warn+0xb4>)
 8007908:	f7fe fae9 	bl	8005ede <_PreparePacket>
 800790c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800790e:	2280      	movs	r2, #128	@ 0x80
 8007910:	6879      	ldr	r1, [r7, #4]
 8007912:	6938      	ldr	r0, [r7, #16]
 8007914:	f7fe fa96 	bl	8005e44 <_EncodeStr>
 8007918:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	627b      	str	r3, [r7, #36]	@ 0x24
 800791e:	2301      	movs	r3, #1
 8007920:	623b      	str	r3, [r7, #32]
 8007922:	e00b      	b.n	800793c <SEGGER_SYSVIEW_Warn+0x4c>
 8007924:	6a3b      	ldr	r3, [r7, #32]
 8007926:	b2da      	uxtb	r2, r3
 8007928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800792a:	1c59      	adds	r1, r3, #1
 800792c:	6279      	str	r1, [r7, #36]	@ 0x24
 800792e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007932:	b2d2      	uxtb	r2, r2
 8007934:	701a      	strb	r2, [r3, #0]
 8007936:	6a3b      	ldr	r3, [r7, #32]
 8007938:	09db      	lsrs	r3, r3, #7
 800793a:	623b      	str	r3, [r7, #32]
 800793c:	6a3b      	ldr	r3, [r7, #32]
 800793e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007940:	d8f0      	bhi.n	8007924 <SEGGER_SYSVIEW_Warn+0x34>
 8007942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007944:	1c5a      	adds	r2, r3, #1
 8007946:	627a      	str	r2, [r7, #36]	@ 0x24
 8007948:	6a3a      	ldr	r2, [r7, #32]
 800794a:	b2d2      	uxtb	r2, r2
 800794c:	701a      	strb	r2, [r3, #0]
 800794e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007950:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	61fb      	str	r3, [r7, #28]
 8007956:	2300      	movs	r3, #0
 8007958:	61bb      	str	r3, [r7, #24]
 800795a:	e00b      	b.n	8007974 <SEGGER_SYSVIEW_Warn+0x84>
 800795c:	69bb      	ldr	r3, [r7, #24]
 800795e:	b2da      	uxtb	r2, r3
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	1c59      	adds	r1, r3, #1
 8007964:	61f9      	str	r1, [r7, #28]
 8007966:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800796a:	b2d2      	uxtb	r2, r2
 800796c:	701a      	strb	r2, [r3, #0]
 800796e:	69bb      	ldr	r3, [r7, #24]
 8007970:	09db      	lsrs	r3, r3, #7
 8007972:	61bb      	str	r3, [r7, #24]
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	2b7f      	cmp	r3, #127	@ 0x7f
 8007978:	d8f0      	bhi.n	800795c <SEGGER_SYSVIEW_Warn+0x6c>
 800797a:	69fb      	ldr	r3, [r7, #28]
 800797c:	1c5a      	adds	r2, r3, #1
 800797e:	61fa      	str	r2, [r7, #28]
 8007980:	69ba      	ldr	r2, [r7, #24]
 8007982:	b2d2      	uxtb	r2, r2
 8007984:	701a      	strb	r2, [r3, #0]
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800798a:	221a      	movs	r2, #26
 800798c:	68f9      	ldr	r1, [r7, #12]
 800798e:	6938      	ldr	r0, [r7, #16]
 8007990:	f7fe fb96 	bl	80060c0 <_SendPacket>
  RECORD_END();
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f383 8811 	msr	BASEPRI, r3
}
 800799a:	bf00      	nop
 800799c:	3728      	adds	r7, #40	@ 0x28
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	20014410 	.word	0x20014410

080079a8 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 80079a8:	b580      	push	{r7, lr}
 80079aa:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80079ac:	4b13      	ldr	r3, [pc, #76]	@ (80079fc <SEGGER_SYSVIEW_IsStarted+0x54>)
 80079ae:	7e1b      	ldrb	r3, [r3, #24]
 80079b0:	4619      	mov	r1, r3
 80079b2:	4a13      	ldr	r2, [pc, #76]	@ (8007a00 <SEGGER_SYSVIEW_IsStarted+0x58>)
 80079b4:	460b      	mov	r3, r1
 80079b6:	005b      	lsls	r3, r3, #1
 80079b8:	440b      	add	r3, r1
 80079ba:	00db      	lsls	r3, r3, #3
 80079bc:	4413      	add	r3, r2
 80079be:	336c      	adds	r3, #108	@ 0x6c
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	4b0e      	ldr	r3, [pc, #56]	@ (80079fc <SEGGER_SYSVIEW_IsStarted+0x54>)
 80079c4:	7e1b      	ldrb	r3, [r3, #24]
 80079c6:	4618      	mov	r0, r3
 80079c8:	490d      	ldr	r1, [pc, #52]	@ (8007a00 <SEGGER_SYSVIEW_IsStarted+0x58>)
 80079ca:	4603      	mov	r3, r0
 80079cc:	005b      	lsls	r3, r3, #1
 80079ce:	4403      	add	r3, r0
 80079d0:	00db      	lsls	r3, r3, #3
 80079d2:	440b      	add	r3, r1
 80079d4:	3370      	adds	r3, #112	@ 0x70
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	429a      	cmp	r2, r3
 80079da:	d00b      	beq.n	80079f4 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80079dc:	4b07      	ldr	r3, [pc, #28]	@ (80079fc <SEGGER_SYSVIEW_IsStarted+0x54>)
 80079de:	789b      	ldrb	r3, [r3, #2]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d107      	bne.n	80079f4 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80079e4:	4b05      	ldr	r3, [pc, #20]	@ (80079fc <SEGGER_SYSVIEW_IsStarted+0x54>)
 80079e6:	2201      	movs	r2, #1
 80079e8:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80079ea:	f7fe fa85 	bl	8005ef8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80079ee:	4b03      	ldr	r3, [pc, #12]	@ (80079fc <SEGGER_SYSVIEW_IsStarted+0x54>)
 80079f0:	2200      	movs	r2, #0
 80079f2:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 80079f4:	4b01      	ldr	r3, [pc, #4]	@ (80079fc <SEGGER_SYSVIEW_IsStarted+0x54>)
 80079f6:	781b      	ldrb	r3, [r3, #0]
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	bd80      	pop	{r7, pc}
 80079fc:	200143e0 	.word	0x200143e0
 8007a00:	20012f20 	.word	0x20012f20

08007a04 <memcmp>:
 8007a04:	b510      	push	{r4, lr}
 8007a06:	3901      	subs	r1, #1
 8007a08:	4402      	add	r2, r0
 8007a0a:	4290      	cmp	r0, r2
 8007a0c:	d101      	bne.n	8007a12 <memcmp+0xe>
 8007a0e:	2000      	movs	r0, #0
 8007a10:	e005      	b.n	8007a1e <memcmp+0x1a>
 8007a12:	7803      	ldrb	r3, [r0, #0]
 8007a14:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007a18:	42a3      	cmp	r3, r4
 8007a1a:	d001      	beq.n	8007a20 <memcmp+0x1c>
 8007a1c:	1b18      	subs	r0, r3, r4
 8007a1e:	bd10      	pop	{r4, pc}
 8007a20:	3001      	adds	r0, #1
 8007a22:	e7f2      	b.n	8007a0a <memcmp+0x6>

08007a24 <memset>:
 8007a24:	4402      	add	r2, r0
 8007a26:	4603      	mov	r3, r0
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d100      	bne.n	8007a2e <memset+0xa>
 8007a2c:	4770      	bx	lr
 8007a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8007a32:	e7f9      	b.n	8007a28 <memset+0x4>

08007a34 <__libc_init_array>:
 8007a34:	b570      	push	{r4, r5, r6, lr}
 8007a36:	4d0d      	ldr	r5, [pc, #52]	@ (8007a6c <__libc_init_array+0x38>)
 8007a38:	4c0d      	ldr	r4, [pc, #52]	@ (8007a70 <__libc_init_array+0x3c>)
 8007a3a:	1b64      	subs	r4, r4, r5
 8007a3c:	10a4      	asrs	r4, r4, #2
 8007a3e:	2600      	movs	r6, #0
 8007a40:	42a6      	cmp	r6, r4
 8007a42:	d109      	bne.n	8007a58 <__libc_init_array+0x24>
 8007a44:	4d0b      	ldr	r5, [pc, #44]	@ (8007a74 <__libc_init_array+0x40>)
 8007a46:	4c0c      	ldr	r4, [pc, #48]	@ (8007a78 <__libc_init_array+0x44>)
 8007a48:	f000 f826 	bl	8007a98 <_init>
 8007a4c:	1b64      	subs	r4, r4, r5
 8007a4e:	10a4      	asrs	r4, r4, #2
 8007a50:	2600      	movs	r6, #0
 8007a52:	42a6      	cmp	r6, r4
 8007a54:	d105      	bne.n	8007a62 <__libc_init_array+0x2e>
 8007a56:	bd70      	pop	{r4, r5, r6, pc}
 8007a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a5c:	4798      	blx	r3
 8007a5e:	3601      	adds	r6, #1
 8007a60:	e7ee      	b.n	8007a40 <__libc_init_array+0xc>
 8007a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a66:	4798      	blx	r3
 8007a68:	3601      	adds	r6, #1
 8007a6a:	e7f2      	b.n	8007a52 <__libc_init_array+0x1e>
 8007a6c:	08007c74 	.word	0x08007c74
 8007a70:	08007c74 	.word	0x08007c74
 8007a74:	08007c74 	.word	0x08007c74
 8007a78:	08007c78 	.word	0x08007c78

08007a7c <memcpy>:
 8007a7c:	440a      	add	r2, r1
 8007a7e:	4291      	cmp	r1, r2
 8007a80:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a84:	d100      	bne.n	8007a88 <memcpy+0xc>
 8007a86:	4770      	bx	lr
 8007a88:	b510      	push	{r4, lr}
 8007a8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a92:	4291      	cmp	r1, r2
 8007a94:	d1f9      	bne.n	8007a8a <memcpy+0xe>
 8007a96:	bd10      	pop	{r4, pc}

08007a98 <_init>:
 8007a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a9a:	bf00      	nop
 8007a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a9e:	bc08      	pop	{r3}
 8007aa0:	469e      	mov	lr, r3
 8007aa2:	4770      	bx	lr

08007aa4 <_fini>:
 8007aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aa6:	bf00      	nop
 8007aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007aaa:	bc08      	pop	{r3}
 8007aac:	469e      	mov	lr, r3
 8007aae:	4770      	bx	lr
