<?xml version="1.0" encoding="UTF-8" ?><!-- Created from PDF via Acrobat SaveAsXML --><!-- Mapping Table version: 28-February-2003 --><TaggedPDF-doc><?xpacket begin='﻿' id='W5M0MpCehiHzreSzNTczkc9d'?><?xpacket begin="﻿" id="W5M0MpCehiHzreSzNTczkc9d"?>
<x:xmpmeta xmlns:x="adobe:ns:meta/" x:xmptk="Adobe XMP Core 5.2-c001 63.139439, 2010/09/27-13:37:26        ">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
      <rdf:Description rdf:about=""
            xmlns:xmp="http://ns.adobe.com/xap/1.0/">
         <xmp:CreateDate>2007-10-17T16:19:50+03:00</xmp:CreateDate>
         <xmp:CreatorTool>Writer</xmp:CreatorTool>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:pdf="http://ns.adobe.com/pdf/1.3/">
         <pdf:Producer>OpenOffice.org 2.3</pdf:Producer>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:dc="http://purl.org/dc/elements/1.1/">
         <dc:format>xml</dc:format>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                           
<?xpacket end="w"?><?xpacket end='r'?><bookmark-tree><bookmark title=" 2 Floating Point numbers"><destination structID="LinkTarget_108"/></bookmark><bookmark title=" 3 Features"><destination structID="LinkTarget_109"/></bookmark><bookmark title=" 4.2 Port Diagram"><destination structID="LinkTarget_110"/></bookmark><bookmark title=" 4.3 Port Interface"><destination structID="LinkTarget_111"/></bookmark><bookmark title=" 6 Generator Usage"><destination structID="LinkTarget_112"/></bookmark><bookmark title=" 7 Deliverables"><destination structID="LinkTarget_113"/></bookmark><bookmark title="./parameters.txt"><destination structID="LinkTarget_114"/></bookmark><bookmark title=" 8 Verification"><destination structID="LinkTarget_115"/></bookmark></bookmark-tree><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_0.jpg"/>Think Silicon </Figure><P>VLSI Design &amp; Consultancy </P><P>DATASHEET </P><P><Link>Floating Point AddSub 
</Link>Version 1.0 
</P><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_1.jpg"/></Figure><P>1 Overview </P><P>The Think-Silicon Floating Point AddSub is a web configurable generator for standard IEEE 754 single precision floating point Adder/Subtractor. The generated modules support Denormalised numbers and perform rounding to nearest. </P><P id="LinkTarget_108">2 Floating Point numbers</P><P>The format of the IEEE 754 single precision numbers is shown in Table 2-1: </P><P>Table 2-1 IEEE 754 single precision floating point numbers format </P><Table><TR><TD>BITS </TD><TD>NAME </TD></TR><TR><TD>31 </TD><TD>sign </TD></TR><TR><TD>30:23 </TD><TD>exponent </TD></TR><TR><TD>22:0 </TD><TD>fraction </TD></TR></Table><Part><H5>DESCRIPTION </H5><P>This is the sign bit. 0 signifies a positive number and a 1 a negative number </P><P>This number defines the power of 2 that is multiplied by the fractional part. It also 
defines if the number is normal. 
These are fractional bits of the number. 
</P><P>The number is defined as follows: </P><P>×2127−exponent</P><P>number=−1sign×1. fraction </P><P>There are also special bit patterns that define +ve and -ve ∞ (infinity) as well as positive and negative ∅ (zero). Those patterns as are also supported and handled according to the standard. </P><P id="LinkTarget_109">3 Features </P><L><LI><LI_Label>• </LI_Label><LI_Title>IEEE-754 single precision floating point compliance </LI_Title></LI><LI><LI_Label>• </LI_Label><LI_Title>Denormalized numbers support </LI_Title></LI><LI><LI_Label>• </LI_Label><LI_Title>Rounding to the nearest </LI_Title></LI></L><P>4 Architecture </P></Part><Part><H3>4.1 Block Diagram </H3><P>The generated fp_addsub module Block Diagram is show in Figure 3-1. The IP module is fully combinatorial and performs addition or subtraction operations on A and B numbers. </P><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_2.jpg"/>fp_addsub A B Res sub <Caption><P>Figure 3-1 fp_addsub Block Diagram 
</P></Caption></Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_3.jpg"/>1 </Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_1.jpg"/></Figure></Part><Part><H3 id="LinkTarget_110">4.2 Port Diagram </H3><P>The Port Diagram of fp_addsub is hown in Figure 3-2. The input 32-bit ports, inA and inB comply to the IEEE-754 single precision floating point standard. The result of the addition/subtraction is placed in the Res output port and it is also encoded to comply to IEEE-754 single precision floating point standard. The fp_addsub module performs also comparison between the numbers in inA and inB ports. The result of the comparison is defined by the aGtB, aEqB, aLtB ports. </P><P><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_4.jpg"/>fp_addsub </Figure>Res[31:0] </P><P>inA[31:0] </P><P>unordered[31:0] inB[31:0] </P><P>aGtB </P><P>aEtB sub </P><P>aLtB </P><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_5.jpg"/></Figure><P>Figure 3-1 fp_addsub Port Diagram </P></Part><Part><H3 id="LinkTarget_111">4.3 Port Interface </H3><P>The Port Interface of the fp_addsub module is shown in Table 3-1. </P><P>Table 3-1 fp_addsub Port Interface </P><Table><TR><TD>PORT </TD><TD>TYPE </TD></TR><TR><TD>inA[31:0] </TD><TD>Input </TD></TR><TR><TD>inB[31:0] </TD><TD>Input </TD></TR><TR><TD>sub </TD><TD>Input </TD></TR><TR><TD>Res[31:0] </TD><TD>Output </TD></TR><TR><TD>unordered[31:0 </TD><TD>Output </TD></TR><TR><TD>aGtB </TD><TD>Output </TD></TR><TR><TD>aEtB </TD><TD>Output </TD></TR><TR><TD>aLtB </TD><TD>Output </TD></TR></Table><Sect><H5>DESCRIPTION </H5><P>The first addend number The second addend number Operation control. Should be set to 0 for addition and to 1 for subtraction The result from the addition/subtraction Unordered addition/subtraction result When 1 A is greater than B When 1 A is equal B When 1 A is less than B </P><P>5 Interfacing fp_addsub </P><P>The design is fully combinatorial, thus should you require to pipeline the unit, you are advised to do so at the synthesis level, using a balanced registers technique that will provide better results for your target technology. </P><P id="LinkTarget_112">6 Generator Usage </P><P>The Floating Point AddSub generator employs a graphical web user interface (GUI) for configuring and generating the fp_addsub module. In order to use the GUI you must sign-in Think Silicon Ltd web site. If already registered, click on Sign-in link in the upper, right side of the web page. Otherwise click on the Register link first and follow the instructions. The generator GUI page is shown in Figure 6-1. Press the Generate button in order to generate the fp_addsub module. </P><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_6.jpg"/>2 </Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_1.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_7.jpg"/><Caption><P>Figure 6-1 The Floating Point AddSub GUI page </P></Caption></Figure><P id="LinkTarget_113">7 Deliverables </P><P>The package generated with Floating Point AddSub consists of the present document and source code files in Verilog<Link>TM 1 </Link>HDL and C anguage. The files are listed in Table 7-1. </P><P>Table 7-1 Floating Point AddSub Deliverables </P><P id="LinkTarget_114">FILE ./src/fp_addsub.v ./src/tb_vectors.v ./src/gen_vectors.c ./src/Makefile ./parameters.txt ./doc/TSi_fp_addsub.pdf </P><P id="LinkTarget_115">8 Verification </P></Sect><Sect><H5>DESCRIPTION </H5><P>Floating Point Adder module Floating Point Adder testbench Floating Point Adder Test Vectors generator Makefile with simulation commands Floating Point Adder module configuration parameters The present document </P><P>The Verification Flow Diagram of the fp_addsub core is shown in Figure 8-1. 
</P><P>1 Verilog is a trademark of Cadence Design Automation.(http://www.cadence.com) 
</P><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_8.jpg"/>3 </Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_1.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_9.jpg"/>gen_vectors.c vectors.txt tb_vectors.v Pass or Fail <Caption><P>Figure 8-1 Verification Flow Diagram of the fp_addsub core </P></Caption></Figure><P>tb_vectors.v </P><P>The testbench is based on gcc and the Icarus Verilog simulator and we assume these are installed in your system. In order to generate test vectors and run the verification tests for the fp_addsub core, enter the commands shown in Figure 8-2 in a command line shell. </P><P>&gt; cd ./fp_addsub 
&gt; make 
</P><P>Figure 8-2 Verification commands for fp_addsub core </P><P>This should automatically compile the test vector generator and start the simulator. The simulator finishes with a pass or fail. The test vector generator and the netlist are written is standard C and Verilog<Link>TM 2</Link>, so other compilers and Simulators, such as NCVerilog<Link>TM 3 </Link>and MTI Modelsim<Link>TM 4 </Link>can be used. </P><P>2 Verilog is a trademark of Cadence Design Automation, UK (http://www.cadence.com) 3 NCVerilog is a trademark of Cadence Design Automation, UK (http://www.cadence.com) 4 MTI Modelsim is a trademark of Mentor Graphics (http://www.mentor.com) </P><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_10.jpg"/>4 </Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_1.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_11.jpg"/>5 </Figure><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_1.jpg"/></Figure></Sect></Part><Part><H3>Contact: </H3><P>Think Silicon Ltd Suite Β12 Patras Science Park Rion Achaias 26504 Greece </P><P>web: <Link>http://www.think-silicon.com </Link>email: <Link>info<Link>@</Link></Link><Link><Link>think-</Link><Link>silicon</Link></Link><Link>.com </Link>Tel: +30 2610 911543 </P><Figure><ImageData src="images/fpu_ip_thinksilicon_addsub_only_img_12.jpg"/>6 </Figure></Part></TaggedPDF-doc>