{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 21:44:20 2022 " "Info: Processing started: Tue Sep 13 21:44:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off COExp -c COExp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off COExp -c COExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dff_8bit " "Info: Found entity 1: Dff_8bit" {  } { { "Dff_8bit.bdf" "" { Schematic "E:/Computer Component Experiments/Dff_8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGs " "Info: Found entity 1: REGs" {  } { { "REGs.bdf" "" { Schematic "E:/Computer Component Experiments/REGs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dff_8bit " "Info: Elaborating entity \"Dff_8bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "E:/Computer Component Experiments/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 lpm_dff0:inst " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"lpm_dff0:inst\"" {  } { { "Dff_8bit.bdf" "inst" { Schematic "E:/Computer Component Experiments/Dff_8bit.bdf" { { 232 536 680 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff0:inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "E:/Computer Component Experiments/lpm_dff0.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff0:inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "E:/Computer Component Experiments/lpm_dff0.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff0:inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.tdf" "" { Text "E:/Computer Component Experiments/lpm_dff0.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is converted into an equivalent circuit using register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~_emulated\" and latch \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "d:/dianluruanjian-weishenmebunengyouzhongwen/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is converted into an equivalent circuit using register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]~_emulated\" and latch \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "d:/dianluruanjian-weishenmebunengyouzhongwen/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is converted into an equivalent circuit using register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]~_emulated\" and latch \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "d:/dianluruanjian-weishenmebunengyouzhongwen/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]\" is converted into an equivalent circuit using register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]~_emulated\" and latch \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "d:/dianluruanjian-weishenmebunengyouzhongwen/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" is converted into an equivalent circuit using register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]~_emulated\" and latch \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "d:/dianluruanjian-weishenmebunengyouzhongwen/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is converted into an equivalent circuit using register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~_emulated\" and latch \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "d:/dianluruanjian-weishenmebunengyouzhongwen/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is converted into an equivalent circuit using register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~_emulated\" and latch \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "d:/dianluruanjian-weishenmebunengyouzhongwen/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch " "Warning (13310): Register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is converted into an equivalent circuit using register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]~_emulated\" and latch \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]~latch\"" {  } { { "lpm_ff.tdf" "" { Text "d:/dianluruanjian-weishenmebunengyouzhongwen/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "COExp " "Warning: Ignored assignments for entity \"COExp\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity COExp -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity COExp -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity COExp -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity COExp -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Info: Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 21:44:21 2022 " "Info: Processing ended: Tue Sep 13 21:44:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
