<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     4688, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    24357, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    13121, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    12148, user inline pragmas are applied</column>
            <column name="">(4) simplification,    11270, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1996958 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    50611, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    50631, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    52171, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    51921, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    51897, loop and instruction simplification</column>
            <column name="">(2) parallelization,    51855, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    51855, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    51855, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    51849, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    52267, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:815" col2="4688" col3="11270" col4="51921" col5="51855" col6="52267">
                    <row id="13" col0="load_vr_for_task1" col1="slr0.cpp:9" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="1" col0="load_vA_for_task1" col1="slr0.cpp:44" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="12" col0="load_vp_for_task3" col1="slr0.cpp:79" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="5" col0="load_vA_for_task3" col1="slr0.cpp:114" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="16" col0="FT0_level0" col1="slr0.cpp:235" col2="2642" col3="8762" col4="25508" col5="25470" col6="25713">
                        <row id="18" col0="read_r_FT0" col1="slr0.cpp:383" col2="374" col3="135" col4="2328" col5="2327" col6="2362"/>
                        <row id="17" col0="read_A_FT0" col1="slr0.cpp:496" col2="370" col3="79" col4="2985" col5="2984" col6="3019"/>
                        <row id="7" col0="compute_FT0_level0" col1="slr0.cpp:223" col2="1518" col2_disp="1,518 (2 calls)" col3="8442" col3_disp="8,442 (2 calls)" col4="14190" col4_disp="14,190 (2 calls)" col5="14122" col5_disp="14,122 (2 calls)" col6="14264" col6_disp="14,264 (2 calls)">
                            <row id="17" col0="read_A_FT0" col1="slr0.cpp:496" col2="740" col2_disp=" 740 (2 calls)" col3="158" col3_disp="  158 (2 calls)" col4="5976" col4_disp="5,976 (2 calls)" col5="5972" col5_disp="5,972 (2 calls)" col6="6044" col6_disp="6,044 (2 calls)"/>
                            <row id="4" col0="task0_intra" col1="slr0.cpp:331" col2="30" col2_disp="  30 (2 calls)" col3="64" col3_disp="   64 (2 calls)" col4="34" col4_disp="   34 (2 calls)" col5="34" col5_disp="   34 (2 calls)" col6="36" col6_disp="   36 (2 calls)"/>
                            <row id="10" col0="task1_intra" col1="slr0.cpp:340" col2="96" col2_disp="  96 (2 calls)" col3="8044" col3_disp="8,044 (2 calls)" col4="7928" col4_disp="7,928 (2 calls)" col5="7896" col5_disp="7,896 (2 calls)" col6="7906" col6_disp="7,906 (2 calls)"/>
                            <row id="11" col0="write_s_FT0" col1="slr0.cpp:711" col2="622" col2_disp=" 622 (2 calls)" col3="146" col3_disp="  146 (2 calls)" col4="238" col4_disp="  238 (2 calls)" col5="206" col5_disp="  206 (2 calls)" col6="260" col6_disp="  260 (2 calls)"/>
                        </row>
                        <row id="11" col0="write_s_FT0" col1="slr0.cpp:711" col2="311" col3="73" col4="116" col5="100" col6="127"/>
                    </row>
                    <row id="14" col0="FT1_level0" col1="slr0.cpp:289" col2="1822" col3="2373" col4="25532" col5="25504" col6="25686">
                        <row id="3" col0="read_p_FT1" col1="slr0.cpp:571" col2="310" col3="91" col4="804" col5="803" col6="838"/>
                        <row id="15" col0="read_A_FT1" col1="slr0.cpp:636" col2="370" col3="99" col4="7170" col5="7169" col6="7207"/>
                        <row id="6" col0="compute_FT1_level0" col1="slr0.cpp:277" col2="1014" col2_disp="1,014 (2 calls)" col3="2126" col3_disp="2,126 (2 calls)" col4="16228" col4_disp="16,228 (2 calls)" col5="16182" col5_disp="16,182 (2 calls)" col6="16284" col6_disp="16,284 (2 calls)">
                            <row id="15" col0="read_A_FT1" col1="slr0.cpp:636" col2="740" col2_disp=" 740 (2 calls)" col3="198" col3_disp="  198 (2 calls)" col4="14346" col4_disp="14,346 (2 calls)" col5="14342" col5_disp="14,342 (2 calls)" col6="14420" col6_disp="14,420 (2 calls)"/>
                            <row id="2" col0="task2_intra" col1="slr0.cpp:357" col2="30" col2_disp="  30 (2 calls)" col3="40" col3_disp="   40 (2 calls)" col4="22" col4_disp="   22 (2 calls)" col5="22" col5_disp="   22 (2 calls)" col6="24" col6_disp="   24 (2 calls)"/>
                            <row id="9" col0="task3_intra" col1="slr0.cpp:366" col2="96" col2_disp="  96 (2 calls)" col3="1810" col3_disp="1,810 (2 calls)" col4="1772" col4_disp="1,772 (2 calls)" col5="1752" col5_disp="1,752 (2 calls)" col6="1762" col6_disp="1,762 (2 calls)"/>
                            <row id="8" col0="write_q_FT1" col1="slr0.cpp:784" col2="118" col2_disp=" 118 (2 calls)" col3="48" col3_disp="   48 (2 calls)" col4="74" col4_disp="   74 (2 calls)" col5="52" col5_disp="   52 (2 calls)" col6="60" col6_disp="   60 (2 calls)"/>
                        </row>
                        <row id="8" col0="write_q_FT1" col1="slr0.cpp:784" col2="59" col3="24" col4="34" col5="24" col6="27"/>
                    </row>
                    <row id="19" col0="store_vs_for_task1" col1="slr0.cpp:149" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                    <row id="20" col0="store_vq_for_task3" col1="slr0.cpp:200" col2="26" col3="10" col4="34" col5="34" col6="30"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

