<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="219" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals/Peripherals,Library/Processors and Peripherals,Project,Library" />
 <window width="1848" height="980" x="72" y="27" />
 <generation block_symbol_file="0" simulation="VERILOG" />
</preferences>
