# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller --top-module uart_controller --vpi --public-flat-rw --prefix Vtop -o uart_controller -LDFLAGS -Wl,-rpath,/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/libs -L/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --timing -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_controller.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_rx.sv /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_tx.sv"
S     19062 128044259  1767172152           0  1767172152           0 "xjSAAnECiHcMeUeYVRzKQW6HhuRPTcobboJFVMA7" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_controller.sv"
S      3832 127956607  1767145920           0  1767145920           0 "Z244np1ohlOZtri89cUsrGsH9QYUJEAXyhFH09UZ" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_rx.sv"
S      2756 127962082  1767147400           0  1767147400           0 "550lEdnBHCREDMA5BAqFnU0RvGBoaB5D9OH5815I" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_tx.sv"
T      5760 128073097  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop.cpp"
T      4084 128073096  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop.h"
T      2439 128073107  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop.mk"
T       669 128073095  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Dpi.cpp"
T       520 128073094  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Dpi.h"
T     18847 128073092  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Syms.cpp"
T      1471 128073093  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Syms.h"
T       290 128073104  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__TraceDecls__0__Slow.cpp"
T      8473 128073105  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Trace__0.cpp"
T     27049 128073103  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__Trace__0__Slow.cpp"
T      7854 128073099  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root.h"
T     57030 128073102  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root__0.cpp"
T     19261 128073101  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root__0__Slow.cpp"
T      1771 128073100  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop___024root__Slow.cpp"
T       773 128073098  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__pch.h"
T      2365 128073108  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__ver.d"
T         0        0  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop__verFiles.dat"
T      1753 128073106  1767177765           0  1767177765           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_controller/Vtop_classes.mk"
S  11730208 125263226  1766356077           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 125263345  1766356077           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 125263346  1766356077           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
