#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fa127f08350 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_0x7fa127f05620 .scope module, "tinyalu" "tinyalu" 3 1;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset_n";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 16 "result";
L_0x7fa127c15210 .functor NOT 1, L_0x7fa127c15150, C4<0>, C4<0>, C4<0>;
o0x7fa127d327b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fa127c152f0 .functor AND 1, o0x7fa127d327b8, L_0x7fa127c15210, C4<1>, C4<1>;
L_0x7fa127c15500 .functor AND 1, o0x7fa127d327b8, L_0x7fa127c153e0, C4<1>, C4<1>;
o0x7fa127d32008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fa127c142f0_0 .net "A", 7 0, o0x7fa127d32008;  0 drivers
o0x7fa127d32038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fa127c143a0_0 .net "B", 7 0, o0x7fa127d32038;  0 drivers
v0x7fa127c14480_0 .net *"_ivl_1", 0 0, L_0x7fa127c15150;  1 drivers
v0x7fa127c14510_0 .net *"_ivl_11", 0 0, L_0x7fa127c15610;  1 drivers
v0x7fa127c145b0_0 .net *"_ivl_15", 0 0, L_0x7fa127c15830;  1 drivers
v0x7fa127c146a0_0 .net *"_ivl_2", 0 0, L_0x7fa127c15210;  1 drivers
v0x7fa127c14750_0 .net *"_ivl_7", 0 0, L_0x7fa127c153e0;  1 drivers
o0x7fa127d32068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa127c14800_0 .net "clk", 0 0, o0x7fa127d32068;  0 drivers
v0x7fa127c148d0_0 .net "done", 0 0, L_0x7fa127c156b0;  1 drivers
v0x7fa127c149e0_0 .net "done_aax", 0 0, v0x7fa127c13110_0;  1 drivers
v0x7fa127c14a70_0 .net "done_mult", 0 0, v0x7fa127c13b80_0;  1 drivers
o0x7fa127d320c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fa127c14b00_0 .net "op", 2 0, o0x7fa127d320c8;  0 drivers
o0x7fa127d320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa127c14bd0_0 .net "reset_n", 0 0, o0x7fa127d320f8;  0 drivers
v0x7fa127c14ca0_0 .net "result", 15 0, L_0x7fa127c15900;  1 drivers
v0x7fa127c14d30_0 .net "result_aax", 15 0, v0x7fa127c13310_0;  1 drivers
v0x7fa127c14dc0_0 .net "result_mult", 15 0, v0x7fa127c14120_0;  1 drivers
v0x7fa127c14e50_0 .net "start", 0 0, o0x7fa127d327b8;  0 drivers
v0x7fa127c14fe0_0 .net "start_mult", 0 0, L_0x7fa127c15500;  1 drivers
v0x7fa127c15090_0 .net "start_single", 0 0, L_0x7fa127c152f0;  1 drivers
L_0x7fa127c15150 .part o0x7fa127d320c8, 2, 1;
L_0x7fa127c153e0 .part o0x7fa127d320c8, 2, 1;
L_0x7fa127c15610 .part o0x7fa127d320c8, 2, 1;
L_0x7fa127c156b0 .functor MUXZ 1, v0x7fa127c13110_0, v0x7fa127c13b80_0, L_0x7fa127c15610, C4<>;
L_0x7fa127c15830 .part o0x7fa127d320c8, 2, 1;
L_0x7fa127c15900 .functor MUXZ 16, v0x7fa127c13310_0, v0x7fa127c14120_0, L_0x7fa127c15830, C4<>;
S_0x7fa127f0cf20 .scope module, "and_add_xor" "single_cycle" 3 17, 3 31 0, S_0x7fa127f05620;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset_n";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 16 "result";
v0x7fa127f09980_0 .net "A", 7 0, o0x7fa127d32008;  alias, 0 drivers
v0x7fa127c12fa0_0 .net "B", 7 0, o0x7fa127d32038;  alias, 0 drivers
v0x7fa127c13060_0 .net "clk", 0 0, o0x7fa127d32068;  alias, 0 drivers
v0x7fa127c13110_0 .var "done", 0 0;
v0x7fa127c131a0_0 .net "op", 2 0, o0x7fa127d320c8;  alias, 0 drivers
v0x7fa127c13270_0 .net "reset_n", 0 0, o0x7fa127d320f8;  alias, 0 drivers
v0x7fa127c13310_0 .var "result", 15 0;
v0x7fa127c133c0_0 .net "start", 0 0, L_0x7fa127c152f0;  alias, 1 drivers
E_0x7fa127f04f40 .event posedge, v0x7fa127c13060_0;
S_0x7fa127c13520 .scope module, "mult" "three_cycle" 3 20, 3 59 0, S_0x7fa127f05620;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset_n";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 16 "result";
v0x7fa127c137f0_0 .net "A", 7 0, o0x7fa127d32008;  alias, 0 drivers
v0x7fa127c138a0_0 .net "B", 7 0, o0x7fa127d32038;  alias, 0 drivers
v0x7fa127c13950_0 .var "a_int", 7 0;
v0x7fa127c13a00_0 .var "b_int", 7 0;
v0x7fa127c13ab0_0 .net "clk", 0 0, o0x7fa127d32068;  alias, 0 drivers
v0x7fa127c13b80_0 .var "done", 0 0;
v0x7fa127c13c10_0 .var "done1", 0 0;
v0x7fa127c13cb0_0 .var "done2", 0 0;
v0x7fa127c13d50_0 .var "done3", 0 0;
v0x7fa127c13e70_0 .var "mult1", 15 0;
v0x7fa127c13f20_0 .var "mult2", 15 0;
v0x7fa127c13fd0_0 .net "op", 2 0, o0x7fa127d320c8;  alias, 0 drivers
v0x7fa127c14090_0 .net "reset_n", 0 0, o0x7fa127d320f8;  alias, 0 drivers
v0x7fa127c14120_0 .var "result", 15 0;
v0x7fa127c141b0_0 .net "start", 0 0, L_0x7fa127c15500;  alias, 1 drivers
    .scope S_0x7fa127f0cf20;
T_0 ;
    %wait E_0x7fa127f04f40;
    %load/vec4 v0x7fa127c13270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa127c13310_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa127c131a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x7fa127f09980_0;
    %pad/u 16;
    %load/vec4 v0x7fa127c12fa0_0;
    %pad/u 16;
    %add;
    %assign/vec4 v0x7fa127c13310_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x7fa127f09980_0;
    %pad/u 16;
    %load/vec4 v0x7fa127c12fa0_0;
    %pad/u 16;
    %and;
    %assign/vec4 v0x7fa127c13310_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fa127f09980_0;
    %pad/u 16;
    %load/vec4 v0x7fa127c12fa0_0;
    %pad/u 16;
    %xor;
    %assign/vec4 v0x7fa127c13310_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa127f0cf20;
T_1 ;
    %wait E_0x7fa127f04f40;
    %load/vec4 v0x7fa127c13270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa127c13110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa127c133c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa127c131a0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x7fa127c13110_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa127c13520;
T_2 ;
    %wait E_0x7fa127f04f40;
    %load/vec4 v0x7fa127c14090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa127c13b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa127c13d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa127c13cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa127c13c10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa127c13950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa127c13a00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa127c13e70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa127c13f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa127c14120_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa127c137f0_0;
    %assign/vec4 v0x7fa127c13950_0, 0;
    %load/vec4 v0x7fa127c138a0_0;
    %assign/vec4 v0x7fa127c13a00_0, 0;
    %load/vec4 v0x7fa127c13950_0;
    %pad/u 16;
    %load/vec4 v0x7fa127c13a00_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x7fa127c13e70_0, 0;
    %load/vec4 v0x7fa127c13e70_0;
    %assign/vec4 v0x7fa127c13f20_0, 0;
    %load/vec4 v0x7fa127c13f20_0;
    %assign/vec4 v0x7fa127c14120_0, 0;
    %load/vec4 v0x7fa127c141b0_0;
    %load/vec4 v0x7fa127c13b80_0;
    %nor/r;
    %and;
    %assign/vec4 v0x7fa127c13d50_0, 0;
    %load/vec4 v0x7fa127c13d50_0;
    %load/vec4 v0x7fa127c13b80_0;
    %nor/r;
    %and;
    %assign/vec4 v0x7fa127c13cb0_0, 0;
    %load/vec4 v0x7fa127c13cb0_0;
    %load/vec4 v0x7fa127c13b80_0;
    %nor/r;
    %and;
    %assign/vec4 v0x7fa127c13c10_0, 0;
    %load/vec4 v0x7fa127c13c10_0;
    %load/vec4 v0x7fa127c13b80_0;
    %nor/r;
    %and;
    %assign/vec4 v0x7fa127c13b80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/Users/raysalemi/PycharmProjects/pyuvm/tinyalu_example/tests/../hdl/verilog/tinyalu.sv";
