# riscv_cpu

A five-stage RISC-V CPU with tournament branch predictor, pipelined L1 cache, 4-way set-associative L2 cache, and various forwarding paths.
