# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd" \
"../../../../Lab 9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab 9.srcs/sources_1/new/Reg.vhd" \
"../../../../Lab 9.srcs/sources_1/new/RegisterBank.vhd" \
"../../../../Lab 9.srcs/sim_1/new/RegBank_Sim.vhd" \

# Do not sort compile order
nosort
