[Inputs]
wreg_i
whilo_i
resetn
=wdata_i[31:0]=
=wd_i[4:0]=
=hi_i[31:0]=
=lo_i[31:0]=
[Outputs]
wreg_o
whilo_o
=wdata_o[31:0]=
=wd_o[4:0]=
=hi_o[31:0]=
=lo_o[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel MEM

