
*** Running vivado
    with args -log design_1_zybo_tx_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_zybo_tx_top_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_zybo_tx_top_0_0.tcl -notrace
Command: synth_design -top design_1_zybo_tx_top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 371.016 ; gain = 100.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_zybo_tx_top_0_0' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ip/design_1_zybo_tx_top_0_0/synth/design_1_zybo_tx_top_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_tx_top' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/zybo_tx_top.v:23]
INFO: [Synth 8-638] synthesizing module 'fpq10000' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/fpq10000.v:22]
INFO: [Synth 8-256] done synthesizing module 'fpq10000' (1#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/fpq10000.v:22]
INFO: [Synth 8-638] synthesizing module 'transmit' [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter StART bound to: 2'b01 
	Parameter STOP bound to: 2'b10 
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:59]
WARNING: [Synth 8-567] referenced signal 'clk1' should be on the sensitivity list [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:59]
WARNING: [Synth 8-567] referenced signal 'reg_tx_x' should be on the sensitivity list [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:59]
WARNING: [Synth 8-567] referenced signal 'reg_tx_y' should be on the sensitivity list [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:59]
WARNING: [Synth 8-567] referenced signal 'X' should be on the sensitivity list [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:59]
WARNING: [Synth 8-567] referenced signal 'Y' should be on the sensitivity list [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:59]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:99]
WARNING: [Synth 8-567] referenced signal 'clk1' should be on the sensitivity list [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:99]
WARNING: [Synth 8-567] referenced signal 'reg_tx_x' should be on the sensitivity list [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:99]
WARNING: [Synth 8-567] referenced signal 'reg_tx_y' should be on the sensitivity list [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:99]
INFO: [Synth 8-256] done synthesizing module 'transmit' (2#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/transmit.v:23]
INFO: [Synth 8-256] done synthesizing module 'zybo_tx_top' (3#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ipshared/e8ba/zybo_tx_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_zybo_tx_top_0_0' (4#1) [d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ip/design_1_zybo_tx_top_0_0/synth/design_1_zybo_tx_top_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 423.250 ; gain = 152.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 423.250 ; gain = 152.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 743.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 743.930 ; gain = 473.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 743.930 ; gain = 473.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 743.930 ; gain = 473.090
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_tx_x_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 743.930 ; gain = 473.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpq10000 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module transmit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/fpq1/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/fpq1/cout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "inst/tx1/clk1_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 743.930 ; gain = 473.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 747.457 ; gain = 476.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 747.531 ; gain = 476.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 767.832 ; gain = 496.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 767.832 ; gain = 496.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 767.832 ; gain = 496.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 767.832 ; gain = 496.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 767.832 ; gain = 496.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 767.832 ; gain = 496.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 767.832 ; gain = 496.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |     8|
|4     |LUT3   |    23|
|5     |LUT4   |     6|
|6     |LUT5   |    40|
|7     |LUT6   |    16|
|8     |FDCE   |    57|
|9     |FDPE   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   168|
|2     |  inst   |zybo_tx_top |   168|
|3     |    fpq1 |fpq10000    |    82|
|4     |    tx1  |transmit    |    86|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 767.832 ; gain = 496.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 767.832 ; gain = 176.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 767.832 ; gain = 496.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 767.832 ; gain = 508.465
INFO: [Common 17-1381] The checkpoint 'D:/micropc_project1/our_project2/our_project2.runs/design_1_zybo_tx_top_0_0_synth_1/design_1_zybo_tx_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/ip/design_1_zybo_tx_top_0_0/design_1_zybo_tx_top_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/micropc_project1/our_project2/our_project2.runs/design_1_zybo_tx_top_0_0_synth_1/design_1_zybo_tx_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_zybo_tx_top_0_0_utilization_synth.rpt -pb design_1_zybo_tx_top_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 767.832 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 27 20:25:23 2018...
