This example shows the PLL usage on Nexys 4 DDR FPGA board. 
