{
  "module_name": "sm6350.h",
  "hash_id": "56f370cf0a492028768aa563f60392e44e835ddd6f5d58a43c006eb58506daff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sm6350.h",
  "human_readable_source": " \n \n\n#ifndef __DRIVERS_INTERCONNECT_QCOM_SM6350_H\n#define __DRIVERS_INTERCONNECT_QCOM_SM6350_H\n\n#define SM6350_A1NOC_SNOC_MAS\t\t\t0\n#define SM6350_A1NOC_SNOC_SLV\t\t\t1\n#define SM6350_A2NOC_SNOC_MAS\t\t\t2\n#define SM6350_A2NOC_SNOC_SLV\t\t\t3\n#define SM6350_MASTER_A1NOC_CFG\t\t\t4\n#define SM6350_MASTER_A2NOC_CFG\t\t\t5\n#define SM6350_MASTER_AMPSS_M0\t\t\t6\n#define SM6350_MASTER_CAMNOC_HF\t\t\t7\n#define SM6350_MASTER_CAMNOC_HF0_UNCOMP\t\t8\n#define SM6350_MASTER_CAMNOC_ICP\t\t9\n#define SM6350_MASTER_CAMNOC_ICP_UNCOMP\t\t10\n#define SM6350_MASTER_CAMNOC_SF\t\t\t11\n#define SM6350_MASTER_CAMNOC_SF_UNCOMP\t\t12\n#define SM6350_MASTER_CNOC_DC_NOC\t\t13\n#define SM6350_MASTER_CNOC_MNOC_CFG\t\t14\n#define SM6350_MASTER_COMPUTE_NOC\t\t15\n#define SM6350_MASTER_CRYPTO_CORE_0\t\t16\n#define SM6350_MASTER_EMMC\t\t\t17\n#define SM6350_MASTER_GEM_NOC_CFG\t\t18\n#define SM6350_MASTER_GEM_NOC_SNOC\t\t19\n#define SM6350_MASTER_GIC\t\t\t20\n#define SM6350_MASTER_GRAPHICS_3D\t\t21\n#define SM6350_MASTER_IPA\t\t\t22\n#define SM6350_MASTER_LLCC\t\t\t23\n#define SM6350_MASTER_MDP_PORT0\t\t\t24\n#define SM6350_MASTER_MNOC_HF_MEM_NOC\t\t25\n#define SM6350_MASTER_MNOC_SF_MEM_NOC\t\t26\n#define SM6350_MASTER_NPU\t\t\t27\n#define SM6350_MASTER_NPU_NOC_CFG\t\t28\n#define SM6350_MASTER_NPU_PROC\t\t\t29\n#define SM6350_MASTER_NPU_SYS\t\t\t30\n#define SM6350_MASTER_PIMEM\t\t\t31\n#define SM6350_MASTER_QDSS_BAM\t\t\t32\n#define SM6350_MASTER_QDSS_DAP\t\t\t33\n#define SM6350_MASTER_QDSS_ETR\t\t\t34\n#define SM6350_MASTER_QUP_0\t\t\t35\n#define SM6350_MASTER_QUP_1\t\t\t36\n#define SM6350_MASTER_QUP_CORE_0\t\t37\n#define SM6350_MASTER_QUP_CORE_1\t\t38\n#define SM6350_MASTER_SDCC_2\t\t\t39\n#define SM6350_MASTER_SNOC_CFG\t\t\t40\n#define SM6350_MASTER_SNOC_GC_MEM_NOC\t\t41\n#define SM6350_MASTER_SNOC_SF_MEM_NOC\t\t42\n#define SM6350_MASTER_SYS_TCU\t\t\t43\n#define SM6350_MASTER_UFS_MEM\t\t\t44\n#define SM6350_MASTER_USB3\t\t\t45\n#define SM6350_MASTER_VIDEO_P0\t\t\t46\n#define SM6350_MASTER_VIDEO_PROC\t\t47\n#define SM6350_SLAVE_A1NOC_CFG\t\t\t48\n#define SM6350_SLAVE_A2NOC_CFG\t\t\t49\n#define SM6350_SLAVE_AHB2PHY\t\t\t50\n#define SM6350_SLAVE_AHB2PHY_2\t\t\t51\n#define SM6350_SLAVE_AOSS\t\t\t52\n#define SM6350_SLAVE_APPSS\t\t\t53\n#define SM6350_SLAVE_BOOT_ROM\t\t\t54\n#define SM6350_SLAVE_CAMERA_CFG\t\t\t55\n#define SM6350_SLAVE_CAMERA_NRT_THROTTLE_CFG\t56\n#define SM6350_SLAVE_CAMERA_RT_THROTTLE_CFG\t57\n#define SM6350_SLAVE_CAMNOC_UNCOMP\t\t58\n#define SM6350_SLAVE_CDSP_GEM_NOC\t\t59\n#define SM6350_SLAVE_CLK_CTL\t\t\t60\n#define SM6350_SLAVE_CNOC_DDRSS\t\t\t61\n#define SM6350_SLAVE_CNOC_MNOC_CFG\t\t62\n#define SM6350_SLAVE_CNOC_MSS\t\t\t63\n#define SM6350_SLAVE_CRYPTO_0_CFG\t\t64\n#define SM6350_SLAVE_DCC_CFG\t\t\t65\n#define SM6350_SLAVE_DISPLAY_CFG\t\t66\n#define SM6350_SLAVE_DISPLAY_THROTTLE_CFG\t67\n#define SM6350_SLAVE_EBI_CH0\t\t\t68\n#define SM6350_SLAVE_EMMC_CFG\t\t\t69\n#define SM6350_SLAVE_GEM_NOC_CFG\t\t70\n#define SM6350_SLAVE_GEM_NOC_SNOC\t\t71\n#define SM6350_SLAVE_GLM\t\t\t72\n#define SM6350_SLAVE_GRAPHICS_3D_CFG\t\t73\n#define SM6350_SLAVE_IMEM_CFG\t\t\t74\n#define SM6350_SLAVE_IPA_CFG\t\t\t75\n#define SM6350_SLAVE_ISENSE_CFG\t\t\t76\n#define SM6350_SLAVE_LLCC\t\t\t77\n#define SM6350_SLAVE_LLCC_CFG\t\t\t78\n#define SM6350_SLAVE_MCDMA_MS_MPU_CFG\t\t79\n#define SM6350_SLAVE_MNOC_HF_MEM_NOC\t\t80\n#define SM6350_SLAVE_MNOC_SF_MEM_NOC\t\t81\n#define SM6350_SLAVE_MSS_PROC_MS_MPU_CFG\t82\n#define SM6350_SLAVE_NPU_CAL_DP0\t\t83\n#define SM6350_SLAVE_NPU_CFG\t\t\t84\n#define SM6350_SLAVE_NPU_COMPUTE_NOC\t\t85\n#define SM6350_SLAVE_NPU_CP\t\t\t86\n#define SM6350_SLAVE_NPU_DPM\t\t\t87\n#define SM6350_SLAVE_NPU_INT_DMA_BWMON_CFG\t88\n#define SM6350_SLAVE_NPU_LLM_CFG\t\t89\n#define SM6350_SLAVE_NPU_TCM\t\t\t90\n#define SM6350_SLAVE_OCIMEM\t\t\t91\n#define SM6350_SLAVE_PDM\t\t\t92\n#define SM6350_SLAVE_PIMEM\t\t\t93\n#define SM6350_SLAVE_PIMEM_CFG\t\t\t94\n#define SM6350_SLAVE_PRNG\t\t\t95\n#define SM6350_SLAVE_QDSS_CFG\t\t\t96\n#define SM6350_SLAVE_QDSS_STM\t\t\t97\n#define SM6350_SLAVE_QM_CFG\t\t\t98\n#define SM6350_SLAVE_QM_MPU_CFG\t\t\t99\n#define SM6350_SLAVE_QUP_0\t\t\t100\n#define SM6350_SLAVE_QUP_1\t\t\t101\n#define SM6350_SLAVE_QUP_CORE_0\t\t\t102\n#define SM6350_SLAVE_QUP_CORE_1\t\t\t103\n#define SM6350_SLAVE_RBCPR_CX_CFG\t\t104\n#define SM6350_SLAVE_RBCPR_MX_CFG\t\t105\n#define SM6350_SLAVE_SDCC_2\t\t\t106\n#define SM6350_SLAVE_SECURITY\t\t\t107\n#define SM6350_SLAVE_SERVICE_A1NOC\t\t108\n#define SM6350_SLAVE_SERVICE_A2NOC\t\t109\n#define SM6350_SLAVE_SERVICE_CNOC\t\t110\n#define SM6350_SLAVE_SERVICE_GEM_NOC\t\t111\n#define SM6350_SLAVE_SERVICE_MNOC\t\t112\n#define SM6350_SLAVE_SERVICE_NPU_NOC\t\t113\n#define SM6350_SLAVE_SERVICE_SNOC\t\t114\n#define SM6350_SLAVE_SNOC_CFG\t\t\t115\n#define SM6350_SLAVE_SNOC_GEM_NOC_GC\t\t116\n#define SM6350_SLAVE_SNOC_GEM_NOC_SF\t\t117\n#define SM6350_SLAVE_TCSR\t\t\t118\n#define SM6350_SLAVE_TCU\t\t\t119\n#define SM6350_SLAVE_UFS_MEM_CFG\t\t120\n#define SM6350_SLAVE_USB3\t\t\t121\n#define SM6350_SLAVE_VENUS_CFG\t\t\t122\n#define SM6350_SLAVE_VENUS_THROTTLE_CFG\t\t123\n#define SM6350_SLAVE_VSENSE_CTRL_CFG\t\t124\n#define SM6350_SNOC_CNOC_MAS\t\t\t125\n#define SM6350_SNOC_CNOC_SLV\t\t\t126\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}