# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BCDconv.srcs/sources_1/new/BCDconv.vhd" \
"../../../../BCDconv.srcs/sim_1/new/BCDconv_tb.vhd" \

# Do not sort compile order
nosort
