intern journal vlsi design communic system vlsic februari doi vlsic effici cntfet base input minor gate samira shirinabadi ronak mohammad hossein keivan electr comput engin shahid beheshti univers tehran iran quantum comput lab shahid beheshti univers tehran iran navi abstract complementari metal oxid semiconductor technolog cmos face critic challeng nano scale regim cntfet carbon nanotub field transistor technolog promis altern cmos technolog paper propos novel input minor gate cntfet technolog cntfet minor function util vote system decis make data mine propos input minor gate util fewer transistor convent cmos method util transistor implement sum product propos input minor gate input nand gate implement better convent design term delay energi effici deriv power output keyword nanoelectron minor function cntfet technolog logic gate introduct gordon moor predict number transistor chip duplic month embed transistor chip featur size reduc complementari metal oxid semiconductor cmos suitabl futur nano scale regim scale featur size cmos technolog challeng appear lithographi limit larg parametr variat high power densiti critic challeng overcom difficulti challeng nanometr scale technolog emerg novel technolog carbon nanotub field transistor cntfet quantum dot cellular automata qca benzen ring transistor singl electron transistor set cntfet feasibl cmos structur minor function complementari behaviour major function complet function gate capabl implement gate nand input minor gate binari input singl output will equal input output will minor vote input consid complementari carri arithmet summat minor function data mine vote system design input minor intern journal vlsi design communic system vlsic februari function case fast minimum cost logic gate larg fan requir design input minor function gate deriv input logic gate input nand easier reliabl major base structur util convent fault toler architectur nano scale technolog implement input minor function convent method sum product sop difficult cost implement convent cmos style number transistor multipli pull pull network number sop number transistor calcul describ eqn sop number input transistor work input minor function gate propos compos high speed cntfet remind paper organ review cntfet technolog provid novel input minor function gate propos simul conclus present cntfet technolog carbon nanotub cnt consist graphen sheet roll cylindr structur cnts classifi group swcnt mwcnt cylind multi cylind swcnt dimension vector uur uur uur uur call chiral vector specifi electr properti swcnt zigzag structur swcnt armchair structur chiral vector defin swcnt semiconduct swcnt metal conduct semiconduct determin diamet swcnt draw carbon molecul regular hexagon circl fig intern journal vlsi design communic system vlsic februari figur unrol graphit sheet figur triangular abd isoscel consid rectangular triangl abc triangular relationship determin sin chiral vector calcul cos carbon carbon atom distanc diamet cnt calcul relat cnt structur oper carbon nanotub field transistor tradit silicon transistor conduct channel cntfet consist semiconduct swcnts threshold voltag cntfet calcul cnt cnt structur oper carbon nanotub field transistor tradit silicon transistor conduct channel cntfet consist semiconduct swcnts threshold voltag cntfet calcul intern journal vlsi design communic system vlsic februari cnt cnt vpi carbon bond energi amount tight bond model equal unit charg electron effect effort fabric cnfet base integr circuit instanc fabric cmos style cnfet base invert report fabric vlsi compat cnfet base common combin sequenti circuit report propos work propos input minor function gate fig cntfet act capacitor connect cntfet base invert truth tabl input minor function row reduc size truth tabl summat input demonstr tabl tabl truth tabl input minor function eqn formul function present truth tabl minor intern journal vlsi design communic system vlsic februari figur propos design input minor function describ structur propos circuit middl point circuit fig voltag correspond scale sum input result voltag level point express eqn input minor function inher voter reflect major vote minor vote output invert threshold util generat expect output inputsinvert threshold voltag transfer characterist vtc curv invert fig figur vct invert input minor gate build block effici input nand gate input gate design basic input logic gate base propos input minor gate present fig intern journal vlsi design communic system vlsic februari figur schemat input minor gate nand gate base minor simul propos input minor function gate simul synopsi hspice cmos technolog compact spice model cntfet room temperatur suppli voltag output load capacit model design unipolar mosfet cntfet devic transistor cnts schottki barrier parasit includ gate sourc drain resist capacit cnt charg screen consid model tabl paramet model valu explan paramet provid simul includ propag delay averag power consumpt averag energi consumpt calcul present tabl tabl cntfet model paramet paramet explan lch physic channel length lgeff free path intrins cnt channel lss length dope cnt sourc side extens region ldd length dope cnt drain side extens kgate dielectr constant high top gate dielectr materi tox thick high top gate dielectr materi csub coupl capacit channel region substrat efi fermi level dope tube tabl simul propos minor gate versus frequenc variat frequenc mhz delay power energi consumpt energi consumpt product averag power propag delay circuit trade major perform metric simul amount vdd present tabl intern journal vlsi design communic system vlsic februari tabl simul propos minor gate versus power suppli variat vdd delay power energi consumpt instanc perform input convent cmos nand gate fig compar input nand gate deriv propos input minor function gate fig fig demonstr fig three input minor gate connect ground implement cntfet cntfet number tube time greater cntfet input util figur convent input nand propos minor base input nand gate simul list tabl demonstr improv term energi consumpt term delay larg load capacit demonstr high drive capabl propos design propag delay energi consumpt design plot versus load capacit fig fig tabl simul minor base convent input nand vdd delay energi consumpt convent nand propos nand convent nand propos nand conclus work fulli cntfet base input minor function gate propos design effici input logic gate propos input minor function gate cntfet implement function convent cntfet requir novel input minor gate intern journal vlsi design communic system vlsic februari improv term number util cntfet propos gate logic complet logic gate deriv gate simul instanc input nand gate base propos design outperform convent design term delay energi effici deriv power output figur delay versus load capacit figur energi consumpt versus load capacit refer moor cram compon integr circuit proceed ieee kim challeng nanoscal mosfet emerg nanoelectron transact electr electron materi moaiyeri doostaregan navi design energi effici robust ternari circuit nanotechnolog circuit devic system iet convent nand propos nand cload convent nand propos nand cload intern journal vlsi design communic system vlsic februari han boykin chen liang fort reliabl comput structur major logic ieee transact nanotechnolog sharifi momeni navi cnfet base basic gate novel full adder cell intern journal vlsi design communic system vlsic ghorbani sarkhosh fayyazi keshavarzian novel full adder cell base carbon nanotub field transistor intern journal vlsi design communic system vlsic ghasemi moaiyeri navi full adder cell molecular electron intern journal vlsi design communic system vlsic lin yang bhattacharya wang zhang east mazumd haddad monolith integr inp base minor logic gate rtd hbt heterostructur intern confer indium phosphid materi akiba kaneda almuallim turn major vote classifi singl decis tree proceed ieee intern confer tool artifici intellig berg hasanbegov aunet muller element base minor function ultra low voltag suppli ieee intern symposium design diagnost electron circuit system ddec navi moaiyeri faghih mirzae hashemipour mazloom nezhad low power full adder base major gate elsevi microelectron journal danecek silhavi fault toler control system base major vote kalman filter intern confer telecommun signal process tsp mceuen fuhrer park singl wall carbon nanotub electron ieee transact nanotechnolog deng devic model circuit perform evalu nanoscal devic silicon technolog node carbon nanotub field transistor doctor dissert stanford univers lin kim lombardi novel cntfet base ternari logic gate design ieee intern midwest symposium circuit system liu lee zhou carbon nanotub field invert appli physic letter patil lin zhang wei anderson wong mitra scalabl carbon nanotub comput storag circuit immun metal misposit carbon nanotub ieee transact nanotechnolog kim kim high speed low power transceiv design cnfet cnt bundl interconnect ieee intern soc confer deng wong compact spice model carbon nanotub field transistor includ nonid applic model intrins channel region ieee transact electron devic deng wong compact spice model carbon nanotub field transistor includ nonid applic full devic model circuit perform benchmark ieee transact electron devic moaiyeri chavoshisani jalali navi hashemipour high perform mix mode univers min max circuit nanotechnolog circuit system signal process 