Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue Aug 30 12:47:39 2022
| Host             : Loong running 64-bit major release  (build 9200)
| Command          : report_power -file teach_soc_top_power_routed.rpt -pb teach_soc_top_power_summary_routed.pb -rpx teach_soc_top_power_routed.rpx
| Design           : teach_soc_top
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 44.415 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 43.900                           |
| Device Static (W)        | 0.514                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    13.427 |     3859 |       --- |             --- |
|   LUT as Logic |    12.440 |     1563 |     20800 |            7.51 |
|   Register     |     0.364 |     1578 |     41600 |            3.79 |
|   F7/F8 Muxes  |     0.362 |      384 |     32600 |            1.18 |
|   CARRY4       |     0.238 |       51 |      8150 |            0.63 |
|   BUFG         |     0.023 |        4 |        32 |           12.50 |
|   Others       |     0.000 |      114 |       --- |             --- |
| Signals        |    19.223 |     3017 |       --- |             --- |
| Block RAM      |     0.338 |       46 |        50 |           92.00 |
| PLL            |     3.412 |        1 |         5 |           20.00 |
| I/O            |     7.500 |       46 |       210 |           21.90 |
| Static Power   |     0.514 |          |           |                 |
| Total          |    44.415 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    33.795 |      33.440 |      0.355 |
| Vccaux    |       1.800 |     1.958 |       1.905 |      0.053 |
| Vcco33    |       3.300 |     2.123 |       2.122 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.055 |       0.030 |      0.024 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| teach_soc_top          |    43.900 |
|   clk_pll              |     3.590 |
|     inst               |     3.590 |
|   confreg              |     0.181 |
|   cpu                  |    28.758 |
|     _alu               |     7.472 |
|     _br                |     1.299 |
|     _dmemreq           |     0.223 |
|     _ex2mem            |     0.186 |
|     _id2ex             |     0.970 |
|     _if2id             |     3.784 |
|     _mem2wb            |     0.379 |
|     _mmu               |     1.192 |
|     _pc2if             |     0.201 |
|     _regfile           |     9.010 |
|   inst_ram             |     3.542 |
|     U0                 |     3.542 |
|       inst_blk_mem_gen |     3.542 |
|   vga                  |     0.314 |
+------------------------+-----------+


