

================================================================
== Vivado HLS Report for 'packet_filtering'
================================================================
* Date:           Tue Mar 19 00:05:45 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mac_addr_filter_v4
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.940|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.94>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%debug_bit_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %debug_bit_V)"   --->   Operation 3 'read' 'debug_bit_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%src_mac_addr_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %src_mac_addr_V)"   --->   Operation 4 'read' 'src_mac_addr_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_V_load = load i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:54]   --->   Operation 5 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_last_V = load i1* @first_packet_org_las, align 1" [mac_addr/mac_adddr_filter_v4.cpp:89]   --->   Operation 6 'load' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64* @first_packet_in_data, align 8" [mac_addr/mac_adddr_filter_v4.cpp:68]   --->   Operation 7 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = load i1* @second_packet_org_la, align 1" [mac_addr/mac_adddr_filter_v4.cpp:96]   --->   Operation 8 'load' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%app_packet_out_last_1 = load i1* @app_packet_out_last_s, align 1" [mac_addr/mac_adddr_filter_v4.cpp:108]   --->   Operation 9 'load' 'app_packet_out_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.87ns)   --->   "switch i4 %state_V_load, label %._crit_edge294 [
    i4 0, label %0
    i4 1, label %2
    i4 2, label %3
    i4 3, label %4
    i4 4, label %5
    i4 5, label %7
    i4 6, label %8
    i4 7, label %9
  ]" [mac_addr/mac_adddr_filter_v4.cpp:54]   --->   Operation 10 'switch' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Operation 11 'nbreadreq' 'tmp_3' <Predicate = (state_V_load == 7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.83ns)   --->   "br i1 %tmp_3, label %10, label %._crit_edge298" [mac_addr/mac_adddr_filter_v4.cpp:130]   --->   Operation 12 'br' <Predicate = (state_V_load == 7)> <Delay = 0.83>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_8_2 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Operation 13 'read' 'tmp_8_2' <Predicate = (state_V_load == 7 & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp_8_2, i32 64)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:131]   --->   Operation 14 'bitselect' 'tmp_last_V_3' <Predicate = (state_V_load == 7 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V_3, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:134]   --->   Operation 15 'store' <Predicate = (state_V_load == 7 & tmp_3)> <Delay = 1.00>
ST_1 : Operation 16 [1/1] (0.83ns)   --->   "br label %._crit_edge298" [mac_addr/mac_adddr_filter_v4.cpp:136]   --->   Operation 16 'br' <Predicate = (state_V_load == 7 & tmp_3)> <Delay = 0.83>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node storemerge_cast_cast)   --->   "%app_packet_out_last_3 = phi i1 [ %tmp_last_V_3, %10 ], [ %app_packet_out_last_1, %9 ]"   --->   Operation 17 'phi' 'app_packet_out_last_3' <Predicate = (state_V_load == 7)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.30ns) (out node of the LUT)   --->   "%storemerge_cast_cast = select i1 %app_packet_out_last_3, i4 0, i4 7" [mac_addr/mac_adddr_filter_v4.cpp:137]   --->   Operation 18 'select' 'storemerge_cast_cast' <Predicate = (state_V_load == 7)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "store i4 %storemerge_cast_cast, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:138]   --->   Operation 19 'store' <Predicate = (state_V_load == 7)> <Delay = 1.21>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:143]   --->   Operation 20 'br' <Predicate = (state_V_load == 7)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V_1, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:125]   --->   Operation 21 'store' <Predicate = (state_V_load == 6)> <Delay = 1.00>
ST_1 : Operation 22 [1/1] (1.21ns)   --->   "store i4 7, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:127]   --->   Operation 22 'store' <Predicate = (state_V_load == 6)> <Delay = 1.21>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:128]   --->   Operation 23 'br' <Predicate = (state_V_load == 6)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:118]   --->   Operation 24 'store' <Predicate = (state_V_load == 5)> <Delay = 1.00>
ST_1 : Operation 25 [1/1] (1.21ns)   --->   "store i4 6, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:120]   --->   Operation 25 'store' <Predicate = (state_V_load == 5)> <Delay = 1.21>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:121]   --->   Operation 26 'br' <Predicate = (state_V_load == 5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Operation 27 'nbreadreq' 'tmp_2' <Predicate = (state_V_load == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.83ns)   --->   "br i1 %tmp_2, label %6, label %._crit_edge297" [mac_addr/mac_adddr_filter_v4.cpp:101]   --->   Operation 28 'br' <Predicate = (state_V_load == 4)> <Delay = 0.83>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_464 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Operation 29 'read' 'tmp_464' <Predicate = (state_V_load == 4 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp_464, i32 64)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:102]   --->   Operation 30 'bitselect' 'tmp_last_V_2' <Predicate = (state_V_load == 4 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V_2, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:105]   --->   Operation 31 'store' <Predicate = (state_V_load == 4 & tmp_2)> <Delay = 1.00>
ST_1 : Operation 32 [1/1] (0.83ns)   --->   "br label %._crit_edge297" [mac_addr/mac_adddr_filter_v4.cpp:107]   --->   Operation 32 'br' <Predicate = (state_V_load == 4 & tmp_2)> <Delay = 0.83>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node storemerge1_cast_cas)   --->   "%app_packet_out_last_2 = phi i1 [ %tmp_last_V_2, %6 ], [ %app_packet_out_last_1, %5 ]"   --->   Operation 33 'phi' 'app_packet_out_last_2' <Predicate = (state_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.30ns) (out node of the LUT)   --->   "%storemerge1_cast_cas = select i1 %app_packet_out_last_2, i4 0, i4 4" [mac_addr/mac_adddr_filter_v4.cpp:108]   --->   Operation 34 'select' 'storemerge1_cast_cas' <Predicate = (state_V_load == 4)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.21ns)   --->   "store i4 %storemerge1_cast_cas, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:109]   --->   Operation 35 'store' <Predicate = (state_V_load == 4)> <Delay = 1.21>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:114]   --->   Operation 36 'br' <Predicate = (state_V_load == 4)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V_1, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:96]   --->   Operation 37 'store' <Predicate = (state_V_load == 3)> <Delay = 1.00>
ST_1 : Operation 38 [1/1] (1.21ns)   --->   "store i4 4, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:98]   --->   Operation 38 'store' <Predicate = (state_V_load == 3)> <Delay = 1.21>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:99]   --->   Operation 39 'br' <Predicate = (state_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "store i1 %tmp_last_V, i1* @app_packet_out_last_s, align 8" [mac_addr/mac_adddr_filter_v4.cpp:89]   --->   Operation 40 'store' <Predicate = (state_V_load == 2)> <Delay = 1.00>
ST_1 : Operation 41 [1/1] (1.21ns)   --->   "store i4 3, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:91]   --->   Operation 41 'store' <Predicate = (state_V_load == 2)> <Delay = 1.21>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:92]   --->   Operation 42 'br' <Predicate = (state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Operation 43 'nbreadreq' 'tmp_1' <Predicate = (state_V_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_151 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Operation 44 'read' 'tmp_151' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V_1 = trunc i73 %tmp_151 to i64" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 45 'trunc' 'lhs_V_1' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp_151, i32 64)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 46 'bitselect' 'tmp_16' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i1 %tmp_16, i1* @second_packet_org_la, align 8" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 47 'store' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_tkeep_V_5_load_n = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_151, i32 65, i32 72)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 48 'partselect' 'tmp_tkeep_V_5_load_n' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i73 %tmp_151 to i8"   --->   Operation 49 'trunc' 'tmp_17' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_151, i32 8, i32 15)"   --->   Operation 50 'partselect' 'tmp_15' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_151, i32 16, i32 23)"   --->   Operation 51 'partselect' 'tmp_18' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_151, i32 24, i32 31)"   --->   Operation 52 'partselect' 'tmp_19' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i64 %p_Val2_s to i16" [mac_addr/mac_adddr_filter_v4.cpp:68]   --->   Operation 53 'trunc' 'tmp_20' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%observedAddress_V = call i48 @_ssdm_op_BitConcatenate.i48.i16.i8.i8.i8.i8(i16 %tmp_20, i8 %tmp_17, i8 %tmp_15, i8 %tmp_18, i8 %tmp_19)" [mac_addr/mac_adddr_filter_v4.cpp:68]   --->   Operation 54 'bitconcatenate' 'observedAddress_V' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.38ns)   --->   "%tmp_s = icmp eq i48 %observedAddress_V, %src_mac_addr_V_read" [mac_addr/mac_adddr_filter_v4.cpp:75]   --->   Operation 55 'icmp' 'tmp_s' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node storemerge3_cast_cas)   --->   "%tmp_22 = or i1 %tmp_s, %debug_bit_V_read" [mac_addr/mac_adddr_filter_v4.cpp:75]   --->   Operation 56 'or' 'tmp_22' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.33ns) (out node of the LUT)   --->   "%storemerge3_cast_cas = select i1 %tmp_22, i4 5, i4 2" [mac_addr/mac_adddr_filter_v4.cpp:72]   --->   Operation 57 'select' 'storemerge3_cast_cas' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.21ns)   --->   "store i4 %storemerge3_cast_cas, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:72]   --->   Operation 58 'store' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 1.21>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:85]   --->   Operation 59 'br' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Operation 60 'nbreadreq' 'tmp' <Predicate = (state_V_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp38 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Operation 61 'read' 'tmp38' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V = trunc i73 %tmp38 to i64" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 62 'trunc' 'lhs_V' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp38, i32 64)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 63 'bitselect' 'tmp_5' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "store i1 %tmp_5, i1* @first_packet_org_las, align 8" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 64 'store' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_tkeep_V_4_load_n = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 65, i32 72)" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 65 'partselect' 'tmp_tkeep_V_4_load_n' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i73 %tmp38 to i8"   --->   Operation 66 'trunc' 'tmp_8' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 56, i32 63)"   --->   Operation 67 'partselect' 'tmp_4' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 8, i32 15)"   --->   Operation 68 'partselect' 'tmp_9' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 16, i32 23)"   --->   Operation 69 'partselect' 'tmp_10' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 32, i32 39)"   --->   Operation 70 'partselect' 'tmp_11' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 48, i32 55)"   --->   Operation 71 'partselect' 'tmp_12' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 24, i32 31)"   --->   Operation 72 'partselect' 'tmp_13' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp38, i32 40, i32 47)"   --->   Operation 73 'partselect' 'tmp_14' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%x_V = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp_8, i8 %tmp_9, i8 %tmp_10, i8 %tmp_13, i8 %tmp_11, i8 %tmp_14, i8 %tmp_12, i8 %tmp_4)" [mac_addr/mac_adddr_filter_v4.cpp:21->mac_addr/mac_adddr_filter_v4.cpp:60]   --->   Operation 74 'bitconcatenate' 'x_V' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i64 %x_V, i64* @first_packet_in_data, align 8" [mac_addr/mac_adddr_filter_v4.cpp:60]   --->   Operation 75 'store' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.21ns)   --->   "store i4 1, i4* @state_V, align 1" [mac_addr/mac_adddr_filter_v4.cpp:61]   --->   Operation 76 'store' <Predicate = (state_V_load == 0 & tmp)> <Delay = 1.21>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "br label %._crit_edge294" [mac_addr/mac_adddr_filter_v4.cpp:63]   --->   Operation 77 'br' <Predicate = (state_V_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %from_eth_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %to_pr_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %to_shell_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %to_shell_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %to_pr_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %from_eth_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mac_addr/mac_adddr_filter_v4.cpp:42]   --->   Operation 84 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_V = load i64* @first_packet_org_dat, align 8" [mac_addr/mac_adddr_filter_v4.cpp:88]   --->   Operation 85 'load' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_tkeep_V = load i8* @first_packet_org_tke, align 1" [mac_addr/mac_adddr_filter_v4.cpp:87]   --->   Operation 86 'load' 'tmp_tkeep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = load i64* @second_packet_org_da, align 8" [mac_addr/mac_adddr_filter_v4.cpp:95]   --->   Operation 87 'load' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_tkeep_V_1 = load i8* @second_packet_org_tk, align 1" [mac_addr/mac_adddr_filter_v4.cpp:94]   --->   Operation 88 'load' 'tmp_tkeep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_shell_V, i73 %tmp_8_2)"   --->   Operation 89 'write' <Predicate = (state_V_load == 7 & tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_7 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V_1, i1 %tmp_last_V_1, i64 %tmp_data_V_1)" [mac_addr/mac_adddr_filter_v4.cpp:126]   --->   Operation 90 'bitconcatenate' 'tmp_7' <Predicate = (state_V_load == 6)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_shell_V, i73 %tmp_7)" [mac_addr/mac_adddr_filter_v4.cpp:126]   --->   Operation 91 'write' <Predicate = (state_V_load == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_6 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V, i1 %tmp_last_V, i64 %tmp_data_V)" [mac_addr/mac_adddr_filter_v4.cpp:119]   --->   Operation 92 'bitconcatenate' 'tmp_6' <Predicate = (state_V_load == 5)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_shell_V, i73 %tmp_6)" [mac_addr/mac_adddr_filter_v4.cpp:119]   --->   Operation 93 'write' <Predicate = (state_V_load == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_pr_V, i73 %tmp_464)"   --->   Operation 94 'write' <Predicate = (state_V_load == 4 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_37 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V_1, i1 %tmp_last_V_1, i64 %tmp_data_V_1)" [mac_addr/mac_adddr_filter_v4.cpp:97]   --->   Operation 95 'bitconcatenate' 'tmp_37' <Predicate = (state_V_load == 3)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_pr_V, i73 %tmp_37)" [mac_addr/mac_adddr_filter_v4.cpp:97]   --->   Operation 96 'write' <Predicate = (state_V_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_21 = call i73 @_ssdm_op_BitConcatenate.i73.i8.i1.i64(i8 %tmp_tkeep_V, i1 %tmp_last_V, i64 %tmp_data_V)" [mac_addr/mac_adddr_filter_v4.cpp:90]   --->   Operation 97 'bitconcatenate' 'tmp_21' <Predicate = (state_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i73P(i73* %to_pr_V, i73 %tmp_21)" [mac_addr/mac_adddr_filter_v4.cpp:90]   --->   Operation 98 'write' <Predicate = (state_V_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %_ZlsILi64ELb1EEN11ap_int_baseIXT_ELb0EXleT_Li64EEE5RTypeIXLi32EEXLb1EEE4arg1ERK12ap_range_refIXT_EXT0_EEi.exit_ifconv, label %._crit_edge296" [mac_addr/mac_adddr_filter_v4.cpp:65]   --->   Operation 99 'br' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "store i64 %lhs_V_1, i64* @second_packet_org_da, align 8" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 100 'store' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "store i8 %tmp_tkeep_V_5_load_n, i8* @second_packet_org_tk, align 1" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:66]   --->   Operation 101 'store' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br label %._crit_edge296" [mac_addr/mac_adddr_filter_v4.cpp:84]   --->   Operation 102 'br' <Predicate = (state_V_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge295" [mac_addr/mac_adddr_filter_v4.cpp:58]   --->   Operation 103 'br' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "store i64 %lhs_V, i64* @first_packet_org_dat, align 8" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 104 'store' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "store i8 %tmp_tkeep_V_4_load_n, i8* @first_packet_org_tke, align 1" [mac_addr/mac_adddr_filter_v4.cpp:11->mac_addr/mac_adddr_filter_v4.cpp:59]   --->   Operation 105 'store' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "br label %._crit_edge295" [mac_addr/mac_adddr_filter_v4.cpp:62]   --->   Operation 106 'br' <Predicate = (state_V_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [mac_addr/mac_adddr_filter_v4.cpp:145]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.94ns
The critical path consists of the following:
	wire read on port 'src_mac_addr_V' [22]  (0 ns)
	'icmp' operation ('tmp_s', mac_addr/mac_adddr_filter_v4.cpp:75) [103]  (1.39 ns)
	'or' operation ('tmp_22', mac_addr/mac_adddr_filter_v4.cpp:75) [104]  (0 ns)
	'select' operation ('storemerge3_cast_cas', mac_addr/mac_adddr_filter_v4.cpp:72) [105]  (0.337 ns)
	'store' operation (mac_addr/mac_adddr_filter_v4.cpp:72) of variable 'storemerge3_cast_cas', mac_addr/mac_adddr_filter_v4.cpp:72 on static variable 'state_V' [106]  (1.21 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
