ARM GAS  /tmp/ccI6Ivjf.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   5              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   6              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   7              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   8              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   9              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  10              		.eabi_attribute 30, 4	@ Tag_ABI_optimization_goals
  11              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  12              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  13              		.file	"delay.c"
  14              	@ GNU C17 (GNU Arm Embedded Toolchain 10.3-2021.10) version 10.3.1 20210824 (release) (arm-none-eab
  15              	@	compiled by GNU C version 4.8.4, GMP version 6.1.0, MPFR version 3.1.4, MPC version 1.0.3, isl ve
  16              	
  17              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  18              	@ options passed:  -I . -I ../3-ComProcessos
  19              	@ -I ../stm32f10x_lib/CMSIS/CM3/CoreSupport
  20              	@ -I ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x
  21              	@ -I ../stm32f10x_lib/STM32F10x_StdPeriph_Driver/inc
  22              	@ -I ../stm32f10x_lib/STM32F10x_StdPeriph_Driver -I ../freertos/include
  23              	@ -I ../freertos/portable/GCC/ARM_CM3 -imultilib thumb/v7-m/nofp
  24              	@ -iprefix /usr/bin/../lib/gcc/arm-none-eabi/10.3.1/
  25              	@ -isysroot /usr/bin/../arm-none-eabi -D__USES_INITFINI__ -D STM32F10X_MD
  26              	@ -D USE_STDPERIPH_DRIVER -D HSE_VALUE=8000000 -D RUN_FROM_FLASH=1
  27              	@ ../3-ComProcessos/delay.c -mcpu=cortex-m3 -mthumb -mfloat-abi=soft
  28              	@ -mlibarch=armv7-m -march=armv7-m -auxbase-strip ../3-ComProcessos/delay.o
  29              	@ -g -gdwarf-2 -Os -Wall -fomit-frame-pointer -fverbose-asm
  30              	@ options enabled:  -faggressive-loop-optimizations -fallocation-dce
  31              	@ -fauto-inc-dec -fbranch-count-reg -fcaller-saves -fcode-hoisting
  32              	@ -fcombine-stack-adjustments -fcompare-elim -fcprop-registers
  33              	@ -fcrossjumping -fcse-follow-jumps -fdefer-pop
  34              	@ -fdelete-null-pointer-checks -fdevirtualize -fdevirtualize-speculatively
  35              	@ -fdwarf2-cfi-asm -fearly-inlining -feliminate-unused-debug-symbols
  36              	@ -feliminate-unused-debug-types -fexpensive-optimizations
  37              	@ -fforward-propagate -ffp-int-builtin-inexact -ffunction-cse -fgcse
  38              	@ -fgcse-lm -fgnu-unique -fguess-branch-probability -fhoist-adjacent-loads
  39              	@ -fident -fif-conversion -fif-conversion2 -findirect-inlining -finline
  40              	@ -finline-atomics -finline-functions -finline-functions-called-once
  41              	@ -finline-small-functions -fipa-bit-cp -fipa-cp -fipa-icf
  42              	@ -fipa-icf-functions -fipa-icf-variables -fipa-profile -fipa-pure-const
  43              	@ -fipa-ra -fipa-reference -fipa-reference-addressable -fipa-sra
  44              	@ -fipa-stack-alignment -fipa-vrp -fira-hoist-pressure
  45              	@ -fira-share-save-slots -fira-share-spill-slots
  46              	@ -fisolate-erroneous-paths-dereference -fivopts -fkeep-static-consts
  47              	@ -fleading-underscore -flifetime-dse -flra-remat -fmath-errno
  48              	@ -fmerge-constants -fmerge-debug-strings -fmove-loop-invariants
  49              	@ -fomit-frame-pointer -foptimize-sibling-calls -fpartial-inlining
  50              	@ -fpeephole -fpeephole2 -fplt -fprefetch-loop-arrays -freg-struct-return
  51              	@ -freorder-blocks -freorder-functions -frerun-cse-after-loop
  52              	@ -fsched-critical-path-heuristic -fsched-dep-count-heuristic
  53              	@ -fsched-group-heuristic -fsched-interblock -fsched-last-insn-heuristic
  54              	@ -fsched-pressure -fsched-rank-heuristic -fsched-spec
  55              	@ -fsched-spec-insn-heuristic -fsched-stalled-insns-dep -fschedule-insns2
  56              	@ -fsection-anchors -fsemantic-interposition -fshow-column
  57              	@ -fshrink-wrap-separate -fsigned-zeros -fsplit-ivs-in-unroller
ARM GAS  /tmp/ccI6Ivjf.s 			page 2


  58              	@ -fsplit-wide-types -fssa-backprop -fssa-phiopt -fstdarg-opt
  59              	@ -fstore-merging -fstrict-aliasing -fstrict-volatile-bitfields
  60              	@ -fsync-libcalls -fthread-jumps -ftoplevel-reorder -ftrapping-math
  61              	@ -ftree-bit-ccp -ftree-builtin-call-dce -ftree-ccp -ftree-ch
  62              	@ -ftree-coalesce-vars -ftree-copy-prop -ftree-cselim -ftree-dce
  63              	@ -ftree-dominator-opts -ftree-dse -ftree-forwprop -ftree-fre
  64              	@ -ftree-loop-distribute-patterns -ftree-loop-if-convert -ftree-loop-im
  65              	@ -ftree-loop-ivcanon -ftree-loop-optimize -ftree-parallelize-loops=
  66              	@ -ftree-phiprop -ftree-pre -ftree-pta -ftree-reassoc -ftree-scev-cprop
  67              	@ -ftree-sink -ftree-slsr -ftree-sra -ftree-switch-conversion
  68              	@ -ftree-tail-merge -ftree-ter -ftree-vrp -funit-at-a-time -fvar-tracking
  69              	@ -fvar-tracking-assignments -fverbose-asm -fzero-initialized-in-bss
  70              	@ -masm-syntax-unified -mbe32 -mfix-cortex-m3-ldrd -mlittle-endian
  71              	@ -mpic-data-is-text-relative -msched-prolog -mthumb -munaligned-access
  72              	@ -mvectorize-with-neon-quad
  73              	
  74              		.text
  75              	.Ltext0:
  76              		.cfi_sections	.debug_frame
  77              		.align	1
  78              		.global	DelayInit
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  82              		.type	DelayInit, %function
  83              	DelayInit:
  84              	.LFB29:
  85              		.file 1 "../3-ComProcessos/delay.c"
   1:../3-ComProcessos/delay.c **** /**
   2:../3-ComProcessos/delay.c ****   ******************************************************************************
   3:../3-ComProcessos/delay.c ****   * @file		delay.c
   4:../3-ComProcessos/delay.c ****   * @author	Yohanes Erwin Setiawan
   5:../3-ComProcessos/delay.c ****   * @date		10 January 2016
   6:../3-ComProcessos/delay.c ****   ******************************************************************************
   7:../3-ComProcessos/delay.c ****   */
   8:../3-ComProcessos/delay.c **** 	
   9:../3-ComProcessos/delay.c **** #include "delay.h"
  10:../3-ComProcessos/delay.c **** 
  11:../3-ComProcessos/delay.c **** // For store tick counts in us
  12:../3-ComProcessos/delay.c **** static __IO uint32_t usTicks;
  13:../3-ComProcessos/delay.c **** 
  14:../3-ComProcessos/delay.c **** // SysTick_Handler function will be called every 1 us
  15:../3-ComProcessos/delay.c **** /*
  16:../3-ComProcessos/delay.c **** void SysTick_Handler()
  17:../3-ComProcessos/delay.c **** {
  18:../3-ComProcessos/delay.c **** 	if (usTicks != 0)
  19:../3-ComProcessos/delay.c **** 	{
  20:../3-ComProcessos/delay.c **** 		usTicks--;
  21:../3-ComProcessos/delay.c **** 	}
  22:../3-ComProcessos/delay.c **** }
  23:../3-ComProcessos/delay.c **** */
  24:../3-ComProcessos/delay.c **** 
  25:../3-ComProcessos/delay.c **** void DelayInit()
  26:../3-ComProcessos/delay.c **** {
  86              		.loc 1 26 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccI6Ivjf.s 			page 3


  89              		@ frame_needed = 0, uses_anonymous_args = 0
  27:../3-ComProcessos/delay.c **** 	// Update SystemCoreClock value
  28:../3-ComProcessos/delay.c **** 	SystemCoreClockUpdate();
  90              		.loc 1 28 2 view .LVU1
  91              	@ ../3-ComProcessos/delay.c:26: {
  26:../3-ComProcessos/delay.c **** 	// Update SystemCoreClock value
  92              		.loc 1 26 1 is_stmt 0 view .LVU2
  93 0000 08B5     		push	{r3, lr}	@
  94              	.LCFI0:
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 3, -8
  97              		.cfi_offset 14, -4
  98              	@ ../3-ComProcessos/delay.c:28: 	SystemCoreClockUpdate();
  99              		.loc 1 28 2 view .LVU3
 100 0002 FFF7FEFF 		bl	SystemCoreClockUpdate		@
 101              	.LVL0:
  29:../3-ComProcessos/delay.c **** 	// Configure the SysTick timer to overflow every 1 us
  30:../3-ComProcessos/delay.c **** 	SysTick_Config(SystemCoreClock / 1000000);
 102              		.loc 1 30 2 is_stmt 1 view .LVU4
 103              	.LBB10:
 104              	.LBI10:
 105              		.file 2 "../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
   8:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  29:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
ARM GAS  /tmp/ccI6Ivjf.s 			page 4


  36:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
  38:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  54:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
  65:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  71:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
ARM GAS  /tmp/ccI6Ivjf.s 			page 5


  93:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
  95:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 104:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 105:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 128:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccI6Ivjf.s 			page 6


 150:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 185:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccI6Ivjf.s 			page 7


 207:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 219:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 236:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 242:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
ARM GAS  /tmp/ccI6Ivjf.s 			page 8


 264:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 293:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 299:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
 314:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
ARM GAS  /tmp/ccI6Ivjf.s 			page 9


 321:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 323:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 333:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 350:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 356:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
ARM GAS  /tmp/ccI6Ivjf.s 			page 10


 378:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 380:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 390:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
 413:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
ARM GAS  /tmp/ccI6Ivjf.s 			page 11


 435:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 446:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
ARM GAS  /tmp/ccI6Ivjf.s 			page 12


 492:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 494:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 503:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 504:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 510:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
ARM GAS  /tmp/ccI6Ivjf.s 			page 13


 549:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 560:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 567:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 578:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 584:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccI6Ivjf.s 			page 14


 606:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 635:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 641:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 656:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
ARM GAS  /tmp/ccI6Ivjf.s 			page 15


 663:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 665:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 713:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
ARM GAS  /tmp/ccI6Ivjf.s 			page 16


 720:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 722:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 738:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 749:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
ARM GAS  /tmp/ccI6Ivjf.s 			page 17


 777:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
ARM GAS  /tmp/ccI6Ivjf.s 			page 18


 834:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 836:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 845:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 846:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 863:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 869:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
ARM GAS  /tmp/ccI6Ivjf.s 			page 19


 891:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 903:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 926:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 941:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
ARM GAS  /tmp/ccI6Ivjf.s 			page 20


 948:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 950:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 959:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 960:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 966:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 983:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 998:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
ARM GAS  /tmp/ccI6Ivjf.s 			page 21


1005:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1007:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
1023:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1055:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
ARM GAS  /tmp/ccI6Ivjf.s 			page 22


1062:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1064:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1080:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1091:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1097:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/ccI6Ivjf.s 			page 23


1119:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1121:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1131:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1137:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1154:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1169:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
ARM GAS  /tmp/ccI6Ivjf.s 			page 24


1176:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1178:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1188:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1219:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1220:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1221:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1223:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1224:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1225:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1226:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1227:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1229:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1230:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1232:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
ARM GAS  /tmp/ccI6Ivjf.s 			page 25


1233:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1234:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1237:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1239:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1240:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1242:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1243:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1244:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1246:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1247:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1249:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1250:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1252:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1254:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1257:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1259:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1260:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
1261:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1262:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
1263:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1264:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
1265:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1266:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1268:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1269:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
1270:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1271:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
1272:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1273:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
1274:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1275:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1277:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1278:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1280:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
1281:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1282:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1284:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1286:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1287:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1289:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
ARM GAS  /tmp/ccI6Ivjf.s 			page 26


1290:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1291:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1293:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1295:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1296:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1298:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
1299:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1300:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
1301:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1302:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1304:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1305:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1307:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1308:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1309:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1310:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1311:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1313:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1314:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1315:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** * 
1316:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** *  @return Control value
1317:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1318:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1319:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1320:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1322:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1323:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1324:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1325:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1326:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1327:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1328:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1329:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1331:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1332:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1334:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1335:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1336:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1337:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in integer value
1338:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1339:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1341:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1342:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1344:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1345:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1346:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/ccI6Ivjf.s 			page 27


1347:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1349:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1351:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1352:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1354:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1355:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1356:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1357:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1359:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1361:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1362:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1363:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1364:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1365:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1366:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1367:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1368:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1369:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1371:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1372:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1374:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1375:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1376:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1377:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1379:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1381:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1382:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1384:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1385:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1386:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1387:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1389:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1391:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1392:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1394:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1395:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1396:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1397:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1399:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1401:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1402:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/ccI6Ivjf.s 			page 28


1404:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1405:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1406:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1407:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1408:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1410:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1412:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1413:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1415:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1416:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1417:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1418:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1419:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1421:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1423:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1424:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1426:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1427:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1428:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1429:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1430:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1432:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1434:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1435:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* TASKING carm specific functions */
1437:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1438:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*
1439:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Including the CMSIS ones.
1442:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1443:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1444:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
1445:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1446:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1447:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   Core  Function Interface containing:
1449:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core NVIC Functions
1450:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core SysTick Functions
1451:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core Reset Functions
1452:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** */
1453:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@{*/
1454:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1455:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1457:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1458:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1460:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
ARM GAS  /tmp/ccI6Ivjf.s 			page 29


1461:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1462:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1468:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1470:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t reg_value;
1471:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1473:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1480:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1481:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1482:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1484:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return priority grouping field 
1485:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1486:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1489:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1491:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1493:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1494:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1495:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1497:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1499:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1502:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1504:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1505:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1506:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1507:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1508:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Disable the interrupt line for external interrupt specified
1509:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1510:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to disable
1511:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1512:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
1513:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1514:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1515:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1516:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1517:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
ARM GAS  /tmp/ccI6Ivjf.s 			page 30


1518:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1519:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1520:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1521:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the interrupt pending bit for a device specific interrupt source
1522:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1523:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the device specifc interrupt
1524:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt pending, 0 = interrupt not pending
1525:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1526:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the pending register in NVIC and return 1 if its status is pending, 
1527:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0
1528:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1529:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1530:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1531:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1532:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1533:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1534:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1535:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the pending bit for an external interrupt
1536:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1537:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for set pending
1538:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1539:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the pending bit for the specified interrupt.
1540:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1541:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1542:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1543:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1544:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1545:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1546:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1547:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1548:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Clear the pending bit for an external interrupt
1549:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1550:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for clear pending
1551:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1552:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Clear the pending bit for the specified interrupt. 
1553:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1554:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1555:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1556:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1557:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1558:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1559:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1560:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1561:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the active bit for an external interrupt
1562:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1563:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for read active bit
1564:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt active, 0 = interrupt not active
1565:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1566:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the active register in NVIC and returns 1 if its status is active, 
1567:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0.
1568:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1569:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1570:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1571:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1572:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1573:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1574:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
ARM GAS  /tmp/ccI6Ivjf.s 			page 31


1575:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the priority for an interrupt
1576:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1577:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for set priority
1578:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priority  The priority to set
1579:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1580:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority for the specified interrupt. The interrupt 
1581:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1582:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1583:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1584:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1585:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1586:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1587:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1588:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
1589:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1590:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1591:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1592:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1593:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1594:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1595:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the priority for an interrupt
1596:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1597:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for get priority
1598:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return           The priority for the interrupt
1599:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1600:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the priority for the specified interrupt. The interrupt 
1601:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1602:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1603:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1604:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The returned priority value is automatically aligned to the implemented
1605:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits of the microcontroller.
1606:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1607:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1608:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1609:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1610:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1611:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1612:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
1613:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1614:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1615:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1616:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1617:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1618:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1619:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1620:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Encode the priority for an interrupt
1621:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1622:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup    The used priority group
1623:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PreemptPriority  The preemptive priority value (starting from 0)
1624:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  SubPriority      The sub priority value (starting from 0)
1625:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return                  The encoded priority for the interrupt
1626:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1627:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Encode the priority for an interrupt with the given priority group,
1628:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * preemptive priority value and sub priority value.
1629:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1630:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1631:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/ccI6Ivjf.s 			page 32


1632:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The returned priority value can be used for NVIC_SetPriority(...) function
1633:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1634:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1635:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1636:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1637:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PreemptPriorityBits;
1638:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t SubPriorityBits;
1639:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1640:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1641:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1642:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  
1643:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return (
1644:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1645:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1646:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****          );
1647:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1648:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1649:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1650:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1651:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Decode the priority of an interrupt
1652:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1653:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  Priority           The priority for the interrupt
1654:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup      The used priority group
1655:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  pPreemptPriority   The preemptive priority value (starting from 0)
1656:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  pSubPriority       The sub priority value (starting from 0)
1657:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1658:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Decode an interrupt priority value with the given priority group to 
1659:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * preemptive priority value and sub priority value.
1660:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1661:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1662:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1663:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The priority value can be retrieved with NVIC_GetPriority(...) function
1664:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1665:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1666:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1667:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1668:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PreemptPriorityBits;
1669:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t SubPriorityBits;
1670:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1671:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1672:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1673:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1674:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1675:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1676:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1677:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1678:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1679:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1680:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##################################    SysTick function  ########################################
1681:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1682:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)
1683:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1684:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1685:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Initialize and start the SysTick counter and its interrupt.
1686:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1687:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   ticks   number of ticks between two interrupts
1688:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return  1 = failed, 0 = successful
ARM GAS  /tmp/ccI6Ivjf.s 			page 33


1689:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1690:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Initialise the system tick timer and its interrupt and start the
1691:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * system tick timer / counter in free running mode to generate 
1692:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  * periodical interrupts.
1693:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1694:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
 106              		.loc 2 1694 26 view .LVU5
 107              	.LBB11:
1695:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** { 
1696:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 108              		.loc 2 1696 3 view .LVU6
1697:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                                                                
1698:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 109              		.loc 2 1698 3 view .LVU7
 110              	.LBE11:
 111              	.LBE10:
 112              	@ ../3-ComProcessos/delay.c:30: 	SysTick_Config(SystemCoreClock / 1000000);
 113              		.loc 1 30 2 is_stmt 0 view .LVU8
 114 0006 094B     		ldr	r3, .L2	@ tmp116,
 115              	.LVL1:
 116              		.loc 1 30 2 view .LVU9
 117 0008 094A     		ldr	r2, .L2+4	@ tmp120,
 118 000a 1B68     		ldr	r3, [r3]	@ SystemCoreClock, SystemCoreClock
 119              	.LVL2:
 120              	.LBB18:
 121              	.LBB16:
 122              	.LBB12:
 123              	.LBB13:
 124              	@ ../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h:1589:     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] 
1589:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
 125              		.loc 2 1589 42 view .LVU10
 126 000c F021     		movs	r1, #240	@ tmp123,
 127              	.LBE13:
 128              	.LBE12:
 129              	.LBE16:
 130              	.LBE18:
 131              	@ ../3-ComProcessos/delay.c:30: 	SysTick_Config(SystemCoreClock / 1000000);
 132              		.loc 1 30 2 view .LVU11
 133 000e B3FBF2F3 		udiv	r3, r3, r2	@ tmp119, SystemCoreClock, tmp120
 134              	.LVL3:
 135              	.LBB19:
 136              	.LBB17:
 137              	@ ../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h:1698:   SysTick->LOAD  = (ticks & SysTick_LOAD_
 138              		.loc 2 1698 18 view .LVU12
 139 0012 4FF0E022 		mov	r2, #-536813568	@ tmp121,
 140              	@ ../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h:1698:   SysTick->LOAD  = (ticks & SysTick_LOAD_
 141              		.loc 2 1698 54 view .LVU13
 142 0016 013B     		subs	r3, r3, #1	@ _7, tmp119,
 143              	.LVL4:
 144              	@ ../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h:1698:   SysTick->LOAD  = (ticks & SysTick_LOAD_
 145              		.loc 2 1698 18 view .LVU14
 146 0018 5361     		str	r3, [r2, #20]	@ _7, MEM[(struct SysTick_Type *)3758153744B].LOAD
1699:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
 147              		.loc 2 1699 3 is_stmt 1 view .LVU15
 148              	.LVL5:
 149              	.LBB15:
 150              	.LBI12:
ARM GAS  /tmp/ccI6Ivjf.s 			page 34


1586:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 151              		.loc 2 1586 22 view .LVU16
 152              	.LBB14:
1588:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 153              		.loc 2 1588 3 view .LVU17
1589:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
 154              		.loc 2 1589 5 view .LVU18
 155              	@ ../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h:1589:     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] 
1589:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
 156              		.loc 2 1589 42 is_stmt 0 view .LVU19
 157 001a 064B     		ldr	r3, .L2+8	@ tmp122,
 158              	.LVL6:
1589:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
 159              		.loc 2 1589 42 view .LVU20
 160 001c 83F82310 		strb	r1, [r3, #35]	@ tmp123, MEM[(struct SCB_Type *)3758157056B].SHP[11]
 161              	.LVL7:
1589:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
 162              		.loc 2 1589 42 view .LVU21
 163              	.LBE14:
 164              	.LBE15:
1700:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 165              		.loc 2 1700 3 is_stmt 1 view .LVU22
 166              	@ ../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h:1700:   SysTick->VAL   = 0;                    
 167              		.loc 2 1700 18 is_stmt 0 view .LVU23
 168 0020 0023     		movs	r3, #0	@ tmp126,
 169 0022 9361     		str	r3, [r2, #24]	@ tmp126, MEM[(struct SysTick_Type *)3758153744B].VAL
1701:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 170              		.loc 2 1701 3 is_stmt 1 view .LVU24
 171              	@ ../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h:1701:   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE
 172              		.loc 2 1701 18 is_stmt 0 view .LVU25
 173 0024 0723     		movs	r3, #7	@ tmp128,
 174 0026 1361     		str	r3, [r2, #16]	@ tmp128, MEM[(struct SysTick_Type *)3758153744B].CTRL
1702:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   | 
1703:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1704:../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h ****   return (0);                                                  /* Function successful */
 175              		.loc 2 1704 3 is_stmt 1 view .LVU26
 176              		.loc 2 1704 3 is_stmt 0 view .LVU27
 177              	.LBE17:
 178              	.LBE19:
 179              	@ ../3-ComProcessos/delay.c:31: }
  31:../3-ComProcessos/delay.c **** }
 180              		.loc 1 31 1 view .LVU28
 181 0028 08BD     		pop	{r3, pc}	@
 182              	.L3:
 183 002a 00BF     		.align	2
 184              	.L2:
 185 002c 00000000 		.word	SystemCoreClock
 186 0030 40420F00 		.word	1000000
 187 0034 00ED00E0 		.word	-536810240
 188              		.cfi_endproc
 189              	.LFE29:
 190              		.size	DelayInit, .-DelayInit
 191              		.align	1
 192              		.global	DelayUs
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
ARM GAS  /tmp/ccI6Ivjf.s 			page 35


 196              		.type	DelayUs, %function
 197              	DelayUs:
 198              	.LVL8:
 199              	.LFB30:
  32:../3-ComProcessos/delay.c **** 
  33:../3-ComProcessos/delay.c **** void DelayUs(uint32_t us)
  34:../3-ComProcessos/delay.c **** {
 200              		.loc 1 34 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		@ link register save eliminated.
  35:../3-ComProcessos/delay.c **** 	// Reload us value
  36:../3-ComProcessos/delay.c **** 	usTicks = us;
 205              		.loc 1 36 2 view .LVU30
 206              	@ ../3-ComProcessos/delay.c:36: 	usTicks = us;
 207              		.loc 1 36 10 is_stmt 0 view .LVU31
 208 0038 024B     		ldr	r3, .L7	@ tmp115,
 209 003a 1860     		str	r0, [r3]	@ us, usTicks
  37:../3-ComProcessos/delay.c **** 	// Wait until usTick reach zero
  38:../3-ComProcessos/delay.c **** 	while (usTicks);
 210              		.loc 1 38 2 is_stmt 1 view .LVU32
 211              	.L5:
 212              		.loc 1 38 17 discriminator 1 view .LVU33
 213              		.loc 1 38 8 discriminator 1 view .LVU34
 214              	@ ../3-ComProcessos/delay.c:38: 	while (usTicks);
 215              		.loc 1 38 9 is_stmt 0 discriminator 1 view .LVU35
 216 003c 1A68     		ldr	r2, [r3]	@ usTicks.2_1, usTicks
 217              	@ ../3-ComProcessos/delay.c:38: 	while (usTicks);
 218              		.loc 1 38 8 discriminator 1 view .LVU36
 219 003e 002A     		cmp	r2, #0	@ usTicks.2_1
 220 0040 FCD1     		bne	.L5	@
 221              	@ ../3-ComProcessos/delay.c:39: }
  39:../3-ComProcessos/delay.c **** }
 222              		.loc 1 39 1 view .LVU37
 223 0042 7047     		bx	lr	@
 224              	.L8:
 225              		.align	2
 226              	.L7:
 227 0044 00000000 		.word	.LANCHOR0
 228              		.cfi_endproc
 229              	.LFE30:
 230              		.size	DelayUs, .-DelayUs
 231              		.align	1
 232              		.global	DelayMs
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.type	DelayMs, %function
 237              	DelayMs:
 238              	.LVL9:
 239              	.LFB31:
  40:../3-ComProcessos/delay.c **** 
  41:../3-ComProcessos/delay.c **** void DelayMs(uint32_t ms)
  42:../3-ComProcessos/delay.c **** {
 240              		.loc 1 42 1 is_stmt 1 view -0
 241              		.cfi_startproc
ARM GAS  /tmp/ccI6Ivjf.s 			page 36


 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              		.loc 1 42 1 is_stmt 0 view .LVU39
 245 0048 0146     		mov	r1, r0	@ ms, tmp115
  43:../3-ComProcessos/delay.c **** 	// Wait until ms reach zero
  44:../3-ComProcessos/delay.c **** 	while (ms--)
 246              		.loc 1 44 2 is_stmt 1 view .LVU40
 247              	@ ../3-ComProcessos/delay.c:42: {
  42:../3-ComProcessos/delay.c **** 	// Wait until ms reach zero
 248              		.loc 1 42 1 is_stmt 0 view .LVU41
 249 004a 08B5     		push	{r3, lr}	@
 250              	.LCFI1:
 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 3, -8
 253              		.cfi_offset 14, -4
 254              	.LVL10:
 255              	.L10:
 256              		.loc 1 44 8 is_stmt 1 view .LVU42
 257              		.loc 1 44 8 is_stmt 0 view .LVU43
 258 004c 01B9     		cbnz	r1, .L11	@ ms,
 259              	@ ../3-ComProcessos/delay.c:49: }
  45:../3-ComProcessos/delay.c **** 	{
  46:../3-ComProcessos/delay.c **** 		// Delay 1ms
  47:../3-ComProcessos/delay.c **** 		DelayUs(1000);
  48:../3-ComProcessos/delay.c **** 	}
  49:../3-ComProcessos/delay.c **** }
 260              		.loc 1 49 1 view .LVU44
 261 004e 08BD     		pop	{r3, pc}	@
 262              	.L11:
  47:../3-ComProcessos/delay.c **** 	}
 263              		.loc 1 47 3 is_stmt 1 view .LVU45
 264 0050 4FF47A70 		mov	r0, #1000	@,
 265 0054 FFF7FEFF 		bl	DelayUs		@
 266              	.LVL11:
 267 0058 0139     		subs	r1, r1, #1	@ ms, ms,
 268              	.LVL12:
  47:../3-ComProcessos/delay.c **** 	}
 269              		.loc 1 47 3 is_stmt 0 view .LVU46
 270 005a F7E7     		b	.L10		@
 271              		.cfi_endproc
 272              	.LFE31:
 273              		.size	DelayMs, .-DelayMs
 274              		.bss
 275              		.align	2
 276              		.set	.LANCHOR0,. + 0
 277              		.type	usTicks, %object
 278              		.size	usTicks, 4
 279              	usTicks:
 280 0000 00000000 		.space	4
 281              		.text
 282              	.Letext0:
 283              		.file 3 "../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 284              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 285              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 286              		.file 6 "../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 287              		.section	.debug_info,"",%progbits
 288              	.Ldebug_info0:
ARM GAS  /tmp/ccI6Ivjf.s 			page 37


 289 0000 7B060000 		.4byte	0x67b
 290 0004 0200     		.2byte	0x2
 291 0006 00000000 		.4byte	.Ldebug_abbrev0
 292 000a 04       		.byte	0x4
 293 000b 01       		.uleb128 0x1
 294 000c 72000000 		.4byte	.LASF102
 295 0010 0C       		.byte	0xc
 296 0011 0D040000 		.4byte	.LASF103
 297 0015 33000000 		.4byte	.LASF104
 298 0019 00000000 		.4byte	.Ltext0
 299 001d 5C000000 		.4byte	.Letext0
 300 0021 00000000 		.4byte	.Ldebug_line0
 301 0025 02       		.uleb128 0x2
 302 0026 04       		.byte	0x4
 303 0027 07       		.byte	0x7
 304 0028 32030000 		.4byte	.LASF51
 305 002c 03       		.uleb128 0x3
 306 002d 57010000 		.4byte	.LASF100
 307 0031 05       		.byte	0x5
 308 0032 01       		.byte	0x1
 309 0033 71010000 		.4byte	0x171
 310 0037 03       		.byte	0x3
 311 0038 A7       		.byte	0xa7
 312 0039 0E       		.byte	0xe
 313 003a 71010000 		.4byte	0x171
 314 003e 04       		.uleb128 0x4
 315 003f D6040000 		.4byte	.LASF0
 316 0043 72       		.sleb128 -14
 317 0044 04       		.uleb128 0x4
 318 0045 9A040000 		.4byte	.LASF1
 319 0049 74       		.sleb128 -12
 320 004a 04       		.uleb128 0x4
 321 004b 4A030000 		.4byte	.LASF2
 322 004f 75       		.sleb128 -11
 323 0050 04       		.uleb128 0x4
 324 0051 E6010000 		.4byte	.LASF3
 325 0055 76       		.sleb128 -10
 326 0056 04       		.uleb128 0x4
 327 0057 5D030000 		.4byte	.LASF4
 328 005b 7B       		.sleb128 -5
 329 005c 04       		.uleb128 0x4
 330 005d 45010000 		.4byte	.LASF5
 331 0061 7C       		.sleb128 -4
 332 0062 04       		.uleb128 0x4
 333 0063 7D050000 		.4byte	.LASF6
 334 0067 7E       		.sleb128 -2
 335 0068 04       		.uleb128 0x4
 336 0069 0B000000 		.4byte	.LASF7
 337 006d 7F       		.sleb128 -1
 338 006e 05       		.uleb128 0x5
 339 006f 4B020000 		.4byte	.LASF8
 340 0073 00       		.byte	0
 341 0074 05       		.uleb128 0x5
 342 0075 EA040000 		.4byte	.LASF9
 343 0079 01       		.byte	0x1
 344 007a 05       		.uleb128 0x5
 345 007b 15010000 		.4byte	.LASF10
ARM GAS  /tmp/ccI6Ivjf.s 			page 38


 346 007f 02       		.byte	0x2
 347 0080 05       		.uleb128 0x5
 348 0081 B0040000 		.4byte	.LASF11
 349 0085 03       		.byte	0x3
 350 0086 05       		.uleb128 0x5
 351 0087 C3010000 		.4byte	.LASF12
 352 008b 04       		.byte	0x4
 353 008c 05       		.uleb128 0x5
 354 008d F2000000 		.4byte	.LASF13
 355 0091 05       		.byte	0x5
 356 0092 05       		.uleb128 0x5
 357 0093 89050000 		.4byte	.LASF14
 358 0097 06       		.byte	0x6
 359 0098 05       		.uleb128 0x5
 360 0099 FB000000 		.4byte	.LASF15
 361 009d 07       		.byte	0x7
 362 009e 05       		.uleb128 0x5
 363 009f 27030000 		.4byte	.LASF16
 364 00a3 08       		.byte	0x8
 365 00a4 05       		.uleb128 0x5
 366 00a5 2E050000 		.4byte	.LASF17
 367 00a9 09       		.byte	0x9
 368 00aa 05       		.uleb128 0x5
 369 00ab 3F030000 		.4byte	.LASF18
 370 00af 0A       		.byte	0xa
 371 00b0 05       		.uleb128 0x5
 372 00b1 D3010000 		.4byte	.LASF19
 373 00b5 0B       		.byte	0xb
 374 00b6 05       		.uleb128 0x5
 375 00b7 44040000 		.4byte	.LASF20
 376 00bb 0C       		.byte	0xc
 377 00bc 05       		.uleb128 0x5
 378 00bd 05020000 		.4byte	.LASF21
 379 00c1 0D       		.byte	0xd
 380 00c2 05       		.uleb128 0x5
 381 00c3 B0010000 		.4byte	.LASF22
 382 00c7 0E       		.byte	0xe
 383 00c8 05       		.uleb128 0x5
 384 00c9 6B040000 		.4byte	.LASF23
 385 00cd 0F       		.byte	0xf
 386 00ce 05       		.uleb128 0x5
 387 00cf 66010000 		.4byte	.LASF24
 388 00d3 10       		.byte	0x10
 389 00d4 05       		.uleb128 0x5
 390 00d5 1B050000 		.4byte	.LASF25
 391 00d9 11       		.byte	0x11
 392 00da 05       		.uleb128 0x5
 393 00db 7A020000 		.4byte	.LASF26
 394 00df 12       		.byte	0x12
 395 00e0 05       		.uleb128 0x5
 396 00e1 76030000 		.4byte	.LASF27
 397 00e5 13       		.byte	0x13
 398 00e6 05       		.uleb128 0x5
 399 00e7 30010000 		.4byte	.LASF28
 400 00eb 14       		.byte	0x14
 401 00ec 05       		.uleb128 0x5
 402 00ed 27040000 		.4byte	.LASF29
ARM GAS  /tmp/ccI6Ivjf.s 			page 39


 403 00f1 15       		.byte	0x15
 404 00f2 05       		.uleb128 0x5
 405 00f3 25000000 		.4byte	.LASF30
 406 00f7 16       		.byte	0x16
 407 00f8 05       		.uleb128 0x5
 408 00f9 69030000 		.4byte	.LASF31
 409 00fd 17       		.byte	0x17
 410 00fe 05       		.uleb128 0x5
 411 00ff E2030000 		.4byte	.LASF32
 412 0103 18       		.byte	0x18
 413 0104 05       		.uleb128 0x5
 414 0105 09050000 		.4byte	.LASF33
 415 0109 19       		.byte	0x19
 416 010a 05       		.uleb128 0x5
 417 010b B9040000 		.4byte	.LASF34
 418 010f 1A       		.byte	0x1a
 419 0110 05       		.uleb128 0x5
 420 0111 C6020000 		.4byte	.LASF35
 421 0115 1B       		.byte	0x1b
 422 0116 05       		.uleb128 0x5
 423 0117 9F020000 		.4byte	.LASF36
 424 011b 1C       		.byte	0x1c
 425 011c 05       		.uleb128 0x5
 426 011d 73050000 		.4byte	.LASF37
 427 0121 1D       		.byte	0x1d
 428 0122 05       		.uleb128 0x5
 429 0123 95020000 		.4byte	.LASF38
 430 0127 1E       		.byte	0x1e
 431 0128 05       		.uleb128 0x5
 432 0129 6D020000 		.4byte	.LASF39
 433 012d 1F       		.byte	0x1f
 434 012e 05       		.uleb128 0x5
 435 012f 66050000 		.4byte	.LASF40
 436 0133 20       		.byte	0x20
 437 0134 05       		.uleb128 0x5
 438 0135 18000000 		.4byte	.LASF41
 439 0139 21       		.byte	0x21
 440 013a 05       		.uleb128 0x5
 441 013b D8020000 		.4byte	.LASF42
 442 013f 22       		.byte	0x22
 443 0140 05       		.uleb128 0x5
 444 0141 5C010000 		.4byte	.LASF43
 445 0145 23       		.byte	0x23
 446 0146 05       		.uleb128 0x5
 447 0147 C5030000 		.4byte	.LASF44
 448 014b 24       		.byte	0x24
 449 014c 05       		.uleb128 0x5
 450 014d 34020000 		.4byte	.LASF45
 451 0151 25       		.byte	0x25
 452 0152 05       		.uleb128 0x5
 453 0153 FD040000 		.4byte	.LASF46
 454 0157 26       		.byte	0x26
 455 0158 05       		.uleb128 0x5
 456 0159 79010000 		.4byte	.LASF47
 457 015d 27       		.byte	0x27
 458 015e 05       		.uleb128 0x5
 459 015f 5E020000 		.4byte	.LASF48
ARM GAS  /tmp/ccI6Ivjf.s 			page 40


 460 0163 28       		.byte	0x28
 461 0164 05       		.uleb128 0x5
 462 0165 CF030000 		.4byte	.LASF49
 463 0169 29       		.byte	0x29
 464 016a 05       		.uleb128 0x5
 465 016b 3E050000 		.4byte	.LASF50
 466 016f 2A       		.byte	0x2a
 467 0170 00       		.byte	0
 468 0171 02       		.uleb128 0x2
 469 0172 01       		.byte	0x1
 470 0173 06       		.byte	0x6
 471 0174 FE020000 		.4byte	.LASF52
 472 0178 06       		.uleb128 0x6
 473 0179 E5020000 		.4byte	.LASF53
 474 017d 03       		.byte	0x3
 475 017e D801     		.2byte	0x1d8
 476 0180 03       		.byte	0x3
 477 0181 2C000000 		.4byte	0x2c
 478 0185 07       		.uleb128 0x7
 479 0186 86020000 		.4byte	.LASF54
 480 018a 04       		.byte	0x4
 481 018b 2B       		.byte	0x2b
 482 018c 18       		.byte	0x18
 483 018d 91010000 		.4byte	0x191
 484 0191 02       		.uleb128 0x2
 485 0192 01       		.byte	0x1
 486 0193 08       		.byte	0x8
 487 0194 B8020000 		.4byte	.LASF55
 488 0198 02       		.uleb128 0x2
 489 0199 02       		.byte	0x2
 490 019a 05       		.byte	0x5
 491 019b 21010000 		.4byte	.LASF56
 492 019f 02       		.uleb128 0x2
 493 01a0 02       		.byte	0x2
 494 01a1 07       		.byte	0x7
 495 01a2 97030000 		.4byte	.LASF57
 496 01a6 02       		.uleb128 0x2
 497 01a7 04       		.byte	0x4
 498 01a8 05       		.byte	0x5
 499 01a9 55020000 		.4byte	.LASF58
 500 01ad 07       		.uleb128 0x7
 501 01ae CB040000 		.4byte	.LASF59
 502 01b2 04       		.byte	0x4
 503 01b3 4F       		.byte	0x4f
 504 01b4 19       		.byte	0x19
 505 01b5 B9010000 		.4byte	0x1b9
 506 01b9 02       		.uleb128 0x2
 507 01ba 04       		.byte	0x4
 508 01bb 07       		.byte	0x7
 509 01bc 88040000 		.4byte	.LASF60
 510 01c0 02       		.uleb128 0x2
 511 01c1 08       		.byte	0x8
 512 01c2 05       		.byte	0x5
 513 01c3 26020000 		.4byte	.LASF61
 514 01c7 02       		.uleb128 0x2
 515 01c8 08       		.byte	0x8
 516 01c9 07       		.byte	0x7
ARM GAS  /tmp/ccI6Ivjf.s 			page 41


 517 01ca 0A030000 		.4byte	.LASF62
 518 01ce 08       		.uleb128 0x8
 519 01cf 04       		.byte	0x4
 520 01d0 05       		.byte	0x5
 521 01d1 696E7400 		.ascii	"int\000"
 522 01d5 07       		.uleb128 0x7
 523 01d6 95010000 		.4byte	.LASF63
 524 01da 05       		.byte	0x5
 525 01db 18       		.byte	0x18
 526 01dc 13       		.byte	0x13
 527 01dd 85010000 		.4byte	0x185
 528 01e1 09       		.uleb128 0x9
 529 01e2 D5010000 		.4byte	0x1d5
 530 01e6 07       		.uleb128 0x7
 531 01e7 A9020000 		.4byte	.LASF64
 532 01eb 05       		.byte	0x5
 533 01ec 30       		.byte	0x30
 534 01ed 14       		.byte	0x14
 535 01ee AD010000 		.4byte	0x1ad
 536 01f2 09       		.uleb128 0x9
 537 01f3 E6010000 		.4byte	0x1e6
 538 01f7 0A       		.uleb128 0xa
 539 01f8 F2010000 		.4byte	0x1f2
 540 01fc 0B       		.uleb128 0xb
 541 01fd 040E     		.2byte	0xe04
 542 01ff 02       		.byte	0x2
 543 0200 84       		.byte	0x84
 544 0201 09       		.byte	0x9
 545 0202 D4020000 		.4byte	0x2d4
 546 0206 0C       		.uleb128 0xc
 547 0207 90010000 		.4byte	.LASF65
 548 020b 02       		.byte	0x2
 549 020c 86       		.byte	0x86
 550 020d 11       		.byte	0x11
 551 020e E4020000 		.4byte	0x2e4
 552 0212 02       		.byte	0x2
 553 0213 23       		.byte	0x23
 554 0214 00       		.uleb128 0
 555 0215 0C       		.uleb128 0xc
 556 0216 3A040000 		.4byte	.LASF66
 557 021a 02       		.byte	0x2
 558 021b 87       		.byte	0x87
 559 021c 11       		.byte	0x11
 560 021d E9020000 		.4byte	0x2e9
 561 0221 02       		.byte	0x2
 562 0222 23       		.byte	0x23
 563 0223 20       		.uleb128 0x20
 564 0224 0C       		.uleb128 0xc
 565 0225 58030000 		.4byte	.LASF67
 566 0229 02       		.byte	0x2
 567 022a 88       		.byte	0x88
 568 022b 11       		.byte	0x11
 569 022c E4020000 		.4byte	0x2e4
 570 0230 03       		.byte	0x3
 571 0231 23       		.byte	0x23
 572 0232 8001     		.uleb128 0x80
 573 0234 0C       		.uleb128 0xc
ARM GAS  /tmp/ccI6Ivjf.s 			page 42


 574 0235 1D020000 		.4byte	.LASF68
 575 0239 02       		.byte	0x2
 576 023a 89       		.byte	0x89
 577 023b 11       		.byte	0x11
 578 023c E9020000 		.4byte	0x2e9
 579 0240 03       		.byte	0x3
 580 0241 23       		.byte	0x23
 581 0242 A001     		.uleb128 0xa0
 582 0244 0C       		.uleb128 0xc
 583 0245 2B010000 		.4byte	.LASF69
 584 0249 02       		.byte	0x2
 585 024a 8A       		.byte	0x8a
 586 024b 11       		.byte	0x11
 587 024c E4020000 		.4byte	0x2e4
 588 0250 03       		.byte	0x3
 589 0251 23       		.byte	0x23
 590 0252 8002     		.uleb128 0x100
 591 0254 0C       		.uleb128 0xc
 592 0255 57040000 		.4byte	.LASF70
 593 0259 02       		.byte	0x2
 594 025a 8B       		.byte	0x8b
 595 025b 11       		.byte	0x11
 596 025c E9020000 		.4byte	0x2e9
 597 0260 03       		.byte	0x3
 598 0261 23       		.byte	0x23
 599 0262 A002     		.uleb128 0x120
 600 0264 0C       		.uleb128 0xc
 601 0265 F9020000 		.4byte	.LASF71
 602 0269 02       		.byte	0x2
 603 026a 8C       		.byte	0x8c
 604 026b 11       		.byte	0x11
 605 026c E4020000 		.4byte	0x2e4
 606 0270 03       		.byte	0x3
 607 0271 23       		.byte	0x23
 608 0272 8003     		.uleb128 0x180
 609 0274 0C       		.uleb128 0xc
 610 0275 61040000 		.4byte	.LASF72
 611 0279 02       		.byte	0x2
 612 027a 8D       		.byte	0x8d
 613 027b 11       		.byte	0x11
 614 027c E9020000 		.4byte	0x2e9
 615 0280 03       		.byte	0x3
 616 0281 23       		.byte	0x23
 617 0282 A003     		.uleb128 0x1a0
 618 0284 0C       		.uleb128 0xc
 619 0285 06000000 		.4byte	.LASF73
 620 0289 02       		.byte	0x2
 621 028a 8E       		.byte	0x8e
 622 028b 11       		.byte	0x11
 623 028c E4020000 		.4byte	0x2e4
 624 0290 03       		.byte	0x3
 625 0291 23       		.byte	0x23
 626 0292 8004     		.uleb128 0x200
 627 0294 0C       		.uleb128 0xc
 628 0295 9D010000 		.4byte	.LASF74
 629 0299 02       		.byte	0x2
 630 029a 8F       		.byte	0x8f
ARM GAS  /tmp/ccI6Ivjf.s 			page 43


 631 029b 11       		.byte	0x11
 632 029c F9020000 		.4byte	0x2f9
 633 02a0 03       		.byte	0x3
 634 02a1 23       		.byte	0x23
 635 02a2 A004     		.uleb128 0x220
 636 02a4 0D       		.uleb128 0xd
 637 02a5 495000   		.ascii	"IP\000"
 638 02a8 02       		.byte	0x2
 639 02a9 90       		.byte	0x90
 640 02aa 11       		.byte	0x11
 641 02ab 19030000 		.4byte	0x319
 642 02af 03       		.byte	0x3
 643 02b0 23       		.byte	0x23
 644 02b1 8006     		.uleb128 0x300
 645 02b3 0C       		.uleb128 0xc
 646 02b4 7E040000 		.4byte	.LASF75
 647 02b8 02       		.byte	0x2
 648 02b9 91       		.byte	0x91
 649 02ba 11       		.byte	0x11
 650 02bb 1E030000 		.4byte	0x31e
 651 02bf 03       		.byte	0x3
 652 02c0 23       		.byte	0x23
 653 02c1 F007     		.uleb128 0x3f0
 654 02c3 0C       		.uleb128 0xc
 655 02c4 CE010000 		.4byte	.LASF76
 656 02c8 02       		.byte	0x2
 657 02c9 92       		.byte	0x92
 658 02ca 11       		.byte	0x11
 659 02cb F2010000 		.4byte	0x1f2
 660 02cf 03       		.byte	0x3
 661 02d0 23       		.byte	0x23
 662 02d1 801C     		.uleb128 0xe00
 663 02d3 00       		.byte	0
 664 02d4 0E       		.uleb128 0xe
 665 02d5 F2010000 		.4byte	0x1f2
 666 02d9 E4020000 		.4byte	0x2e4
 667 02dd 0F       		.uleb128 0xf
 668 02de 25000000 		.4byte	0x25
 669 02e2 07       		.byte	0x7
 670 02e3 00       		.byte	0
 671 02e4 09       		.uleb128 0x9
 672 02e5 D4020000 		.4byte	0x2d4
 673 02e9 0E       		.uleb128 0xe
 674 02ea E6010000 		.4byte	0x1e6
 675 02ee F9020000 		.4byte	0x2f9
 676 02f2 0F       		.uleb128 0xf
 677 02f3 25000000 		.4byte	0x25
 678 02f7 17       		.byte	0x17
 679 02f8 00       		.byte	0
 680 02f9 0E       		.uleb128 0xe
 681 02fa E6010000 		.4byte	0x1e6
 682 02fe 09030000 		.4byte	0x309
 683 0302 0F       		.uleb128 0xf
 684 0303 25000000 		.4byte	0x25
 685 0307 37       		.byte	0x37
 686 0308 00       		.byte	0
 687 0309 0E       		.uleb128 0xe
ARM GAS  /tmp/ccI6Ivjf.s 			page 44


 688 030a E1010000 		.4byte	0x1e1
 689 030e 19030000 		.4byte	0x319
 690 0312 0F       		.uleb128 0xf
 691 0313 25000000 		.4byte	0x25
 692 0317 EF       		.byte	0xef
 693 0318 00       		.byte	0
 694 0319 09       		.uleb128 0x9
 695 031a 09030000 		.4byte	0x309
 696 031e 0E       		.uleb128 0xe
 697 031f E6010000 		.4byte	0x1e6
 698 0323 2F030000 		.4byte	0x32f
 699 0327 10       		.uleb128 0x10
 700 0328 25000000 		.4byte	0x25
 701 032c 8302     		.2byte	0x283
 702 032e 00       		.byte	0
 703 032f 07       		.uleb128 0x7
 704 0330 EF020000 		.4byte	.LASF77
 705 0334 02       		.byte	0x2
 706 0335 93       		.byte	0x93
 707 0336 04       		.byte	0x4
 708 0337 FC010000 		.4byte	0x1fc
 709 033b 11       		.uleb128 0x11
 710 033c 74       		.byte	0x74
 711 033d 02       		.byte	0x2
 712 033e 9B       		.byte	0x9b
 713 033f 09       		.byte	0x9
 714 0340 62040000 		.4byte	0x462
 715 0344 0C       		.uleb128 0xc
 716 0345 85010000 		.4byte	.LASF78
 717 0349 02       		.byte	0x2
 718 034a 9D       		.byte	0x9d
 719 034b 11       		.byte	0x11
 720 034c F7010000 		.4byte	0x1f7
 721 0350 02       		.byte	0x2
 722 0351 23       		.byte	0x23
 723 0352 00       		.uleb128 0
 724 0353 0C       		.uleb128 0xc
 725 0354 18020000 		.4byte	.LASF79
 726 0358 02       		.byte	0x2
 727 0359 9E       		.byte	0x9e
 728 035a 11       		.byte	0x11
 729 035b F2010000 		.4byte	0x1f2
 730 035f 02       		.byte	0x2
 731 0360 23       		.byte	0x23
 732 0361 04       		.uleb128 0x4
 733 0362 0C       		.uleb128 0xc
 734 0363 AA030000 		.4byte	.LASF80
 735 0367 02       		.byte	0x2
 736 0368 9F       		.byte	0x9f
 737 0369 11       		.byte	0x11
 738 036a F2010000 		.4byte	0x1f2
 739 036e 02       		.byte	0x2
 740 036f 23       		.byte	0x23
 741 0370 08       		.uleb128 0x8
 742 0371 0C       		.uleb128 0xc
 743 0372 B2020000 		.4byte	.LASF81
 744 0376 02       		.byte	0x2
ARM GAS  /tmp/ccI6Ivjf.s 			page 45


 745 0377 A0       		.byte	0xa0
 746 0378 11       		.byte	0x11
 747 0379 F2010000 		.4byte	0x1f2
 748 037d 02       		.byte	0x2
 749 037e 23       		.byte	0x23
 750 037f 0C       		.uleb128 0xc
 751 0380 0D       		.uleb128 0xd
 752 0381 53435200 		.ascii	"SCR\000"
 753 0385 02       		.byte	0x2
 754 0386 A1       		.byte	0xa1
 755 0387 11       		.byte	0x11
 756 0388 F2010000 		.4byte	0x1f2
 757 038c 02       		.byte	0x2
 758 038d 23       		.byte	0x23
 759 038e 10       		.uleb128 0x10
 760 038f 0D       		.uleb128 0xd
 761 0390 43435200 		.ascii	"CCR\000"
 762 0394 02       		.byte	0x2
 763 0395 A2       		.byte	0xa2
 764 0396 11       		.byte	0x11
 765 0397 F2010000 		.4byte	0x1f2
 766 039b 02       		.byte	0x2
 767 039c 23       		.byte	0x23
 768 039d 14       		.uleb128 0x14
 769 039e 0D       		.uleb128 0xd
 770 039f 53485000 		.ascii	"SHP\000"
 771 03a3 02       		.byte	0x2
 772 03a4 A3       		.byte	0xa3
 773 03a5 11       		.byte	0x11
 774 03a6 72040000 		.4byte	0x472
 775 03aa 02       		.byte	0x2
 776 03ab 23       		.byte	0x23
 777 03ac 18       		.uleb128 0x18
 778 03ad 0C       		.uleb128 0xc
 779 03ae 21030000 		.4byte	.LASF82
 780 03b2 02       		.byte	0x2
 781 03b3 A4       		.byte	0xa4
 782 03b4 11       		.byte	0x11
 783 03b5 F2010000 		.4byte	0x1f2
 784 03b9 02       		.byte	0x2
 785 03ba 23       		.byte	0x23
 786 03bb 24       		.uleb128 0x24
 787 03bc 0C       		.uleb128 0xc
 788 03bd 90020000 		.4byte	.LASF83
 789 03c1 02       		.byte	0x2
 790 03c2 A5       		.byte	0xa5
 791 03c3 11       		.byte	0x11
 792 03c4 F2010000 		.4byte	0x1f2
 793 03c8 02       		.byte	0x2
 794 03c9 23       		.byte	0x23
 795 03ca 28       		.uleb128 0x28
 796 03cb 0C       		.uleb128 0xc
 797 03cc 08040000 		.4byte	.LASF84
 798 03d0 02       		.byte	0x2
 799 03d1 A6       		.byte	0xa6
 800 03d2 11       		.byte	0x11
 801 03d3 F2010000 		.4byte	0x1f2
ARM GAS  /tmp/ccI6Ivjf.s 			page 46


 802 03d7 02       		.byte	0x2
 803 03d8 23       		.byte	0x23
 804 03d9 2C       		.uleb128 0x2c
 805 03da 0C       		.uleb128 0xc
 806 03db DD030000 		.4byte	.LASF85
 807 03df 02       		.byte	0x2
 808 03e0 A7       		.byte	0xa7
 809 03e1 11       		.byte	0x11
 810 03e2 F2010000 		.4byte	0x1f2
 811 03e6 02       		.byte	0x2
 812 03e7 23       		.byte	0x23
 813 03e8 30       		.uleb128 0x30
 814 03e9 0C       		.uleb128 0xc
 815 03ea 0F010000 		.4byte	.LASF86
 816 03ee 02       		.byte	0x2
 817 03ef A8       		.byte	0xa8
 818 03f0 11       		.byte	0x11
 819 03f1 F2010000 		.4byte	0x1f2
 820 03f5 02       		.byte	0x2
 821 03f6 23       		.byte	0x23
 822 03f7 34       		.uleb128 0x34
 823 03f8 0C       		.uleb128 0xc
 824 03f9 46020000 		.4byte	.LASF87
 825 03fd 02       		.byte	0x2
 826 03fe A9       		.byte	0xa9
 827 03ff 11       		.byte	0x11
 828 0400 F2010000 		.4byte	0x1f2
 829 0404 02       		.byte	0x2
 830 0405 23       		.byte	0x23
 831 0406 38       		.uleb128 0x38
 832 0407 0C       		.uleb128 0xc
 833 0408 39050000 		.4byte	.LASF88
 834 040c 02       		.byte	0x2
 835 040d AA       		.byte	0xaa
 836 040e 11       		.byte	0x11
 837 040f F2010000 		.4byte	0x1f2
 838 0413 02       		.byte	0x2
 839 0414 23       		.byte	0x23
 840 0415 3C       		.uleb128 0x3c
 841 0416 0D       		.uleb128 0xd
 842 0417 50465200 		.ascii	"PFR\000"
 843 041b 02       		.byte	0x2
 844 041c AB       		.byte	0xab
 845 041d 11       		.byte	0x11
 846 041e 8C040000 		.4byte	0x48c
 847 0422 02       		.byte	0x2
 848 0423 23       		.byte	0x23
 849 0424 40       		.uleb128 0x40
 850 0425 0D       		.uleb128 0xd
 851 0426 44465200 		.ascii	"DFR\000"
 852 042a 02       		.byte	0x2
 853 042b AC       		.byte	0xac
 854 042c 11       		.byte	0x11
 855 042d F7010000 		.4byte	0x1f7
 856 0431 02       		.byte	0x2
 857 0432 23       		.byte	0x23
 858 0433 48       		.uleb128 0x48
ARM GAS  /tmp/ccI6Ivjf.s 			page 47


 859 0434 0D       		.uleb128 0xd
 860 0435 41445200 		.ascii	"ADR\000"
 861 0439 02       		.byte	0x2
 862 043a AD       		.byte	0xad
 863 043b 11       		.byte	0x11
 864 043c F7010000 		.4byte	0x1f7
 865 0440 02       		.byte	0x2
 866 0441 23       		.byte	0x23
 867 0442 4C       		.uleb128 0x4c
 868 0443 0C       		.uleb128 0xc
 869 0444 35040000 		.4byte	.LASF89
 870 0448 02       		.byte	0x2
 871 0449 AE       		.byte	0xae
 872 044a 11       		.byte	0x11
 873 044b A6040000 		.4byte	0x4a6
 874 044f 02       		.byte	0x2
 875 0450 23       		.byte	0x23
 876 0451 50       		.uleb128 0x50
 877 0452 0C       		.uleb128 0xc
 878 0453 D3020000 		.4byte	.LASF90
 879 0457 02       		.byte	0x2
 880 0458 AF       		.byte	0xaf
 881 0459 11       		.byte	0x11
 882 045a C0040000 		.4byte	0x4c0
 883 045e 02       		.byte	0x2
 884 045f 23       		.byte	0x23
 885 0460 60       		.uleb128 0x60
 886 0461 00       		.byte	0
 887 0462 0E       		.uleb128 0xe
 888 0463 E1010000 		.4byte	0x1e1
 889 0467 72040000 		.4byte	0x472
 890 046b 0F       		.uleb128 0xf
 891 046c 25000000 		.4byte	0x25
 892 0470 0B       		.byte	0xb
 893 0471 00       		.byte	0
 894 0472 09       		.uleb128 0x9
 895 0473 62040000 		.4byte	0x462
 896 0477 0E       		.uleb128 0xe
 897 0478 F7010000 		.4byte	0x1f7
 898 047c 87040000 		.4byte	0x487
 899 0480 0F       		.uleb128 0xf
 900 0481 25000000 		.4byte	0x25
 901 0485 01       		.byte	0x1
 902 0486 00       		.byte	0
 903 0487 0A       		.uleb128 0xa
 904 0488 77040000 		.4byte	0x477
 905 048c 09       		.uleb128 0x9
 906 048d 87040000 		.4byte	0x487
 907 0491 0E       		.uleb128 0xe
 908 0492 F7010000 		.4byte	0x1f7
 909 0496 A1040000 		.4byte	0x4a1
 910 049a 0F       		.uleb128 0xf
 911 049b 25000000 		.4byte	0x25
 912 049f 03       		.byte	0x3
 913 04a0 00       		.byte	0
 914 04a1 0A       		.uleb128 0xa
 915 04a2 91040000 		.4byte	0x491
ARM GAS  /tmp/ccI6Ivjf.s 			page 48


 916 04a6 09       		.uleb128 0x9
 917 04a7 A1040000 		.4byte	0x4a1
 918 04ab 0E       		.uleb128 0xe
 919 04ac F7010000 		.4byte	0x1f7
 920 04b0 BB040000 		.4byte	0x4bb
 921 04b4 0F       		.uleb128 0xf
 922 04b5 25000000 		.4byte	0x25
 923 04b9 04       		.byte	0x4
 924 04ba 00       		.byte	0
 925 04bb 0A       		.uleb128 0xa
 926 04bc AB040000 		.4byte	0x4ab
 927 04c0 09       		.uleb128 0x9
 928 04c1 BB040000 		.4byte	0x4bb
 929 04c5 07       		.uleb128 0x7
 930 04c6 A7010000 		.4byte	.LASF91
 931 04ca 02       		.byte	0x2
 932 04cb B0       		.byte	0xb0
 933 04cc 03       		.byte	0x3
 934 04cd 3B030000 		.4byte	0x33b
 935 04d1 12       		.uleb128 0x12
 936 04d2 10       		.byte	0x10
 937 04d3 02       		.byte	0x2
 938 04d4 6D01     		.2byte	0x16d
 939 04d6 09       		.byte	0x9
 940 04d7 1C050000 		.4byte	0x51c
 941 04db 13       		.uleb128 0x13
 942 04dc 8B010000 		.4byte	.LASF92
 943 04e0 02       		.byte	0x2
 944 04e1 6F01     		.2byte	0x16f
 945 04e3 11       		.byte	0x11
 946 04e4 F2010000 		.4byte	0x1f2
 947 04e8 02       		.byte	0x2
 948 04e9 23       		.byte	0x23
 949 04ea 00       		.uleb128 0
 950 04eb 13       		.uleb128 0x13
 951 04ec 16050000 		.4byte	.LASF93
 952 04f0 02       		.byte	0x2
 953 04f1 7001     		.2byte	0x170
 954 04f3 11       		.byte	0x11
 955 04f4 F2010000 		.4byte	0x1f2
 956 04f8 02       		.byte	0x2
 957 04f9 23       		.byte	0x23
 958 04fa 04       		.uleb128 0x4
 959 04fb 14       		.uleb128 0x14
 960 04fc 56414C00 		.ascii	"VAL\000"
 961 0500 02       		.byte	0x2
 962 0501 7101     		.2byte	0x171
 963 0503 11       		.byte	0x11
 964 0504 F2010000 		.4byte	0x1f2
 965 0508 02       		.byte	0x2
 966 0509 23       		.byte	0x23
 967 050a 08       		.uleb128 0x8
 968 050b 13       		.uleb128 0x13
 969 050c 40020000 		.4byte	.LASF94
 970 0510 02       		.byte	0x2
 971 0511 7201     		.2byte	0x172
 972 0513 11       		.byte	0x11
ARM GAS  /tmp/ccI6Ivjf.s 			page 49


 973 0514 F7010000 		.4byte	0x1f7
 974 0518 02       		.byte	0x2
 975 0519 23       		.byte	0x23
 976 051a 0C       		.uleb128 0xc
 977 051b 00       		.byte	0
 978 051c 06       		.uleb128 0x6
 979 051d 8A030000 		.4byte	.LASF95
 980 0521 02       		.byte	0x2
 981 0522 7301     		.2byte	0x173
 982 0524 03       		.byte	0x3
 983 0525 D1040000 		.4byte	0x4d1
 984 0529 15       		.uleb128 0x15
 985 052a F8030000 		.4byte	.LASF105
 986 052e 06       		.byte	0x6
 987 052f 35       		.byte	0x35
 988 0530 11       		.byte	0x11
 989 0531 E6010000 		.4byte	0x1e6
 990 0535 01       		.byte	0x1
 991 0536 01       		.byte	0x1
 992 0537 16       		.uleb128 0x16
 993 0538 4D050000 		.4byte	.LASF106
 994 053c 01       		.byte	0x1
 995 053d 0C       		.byte	0xc
 996 053e 16       		.byte	0x16
 997 053f F2010000 		.4byte	0x1f2
 998 0543 05       		.byte	0x5
 999 0544 03       		.byte	0x3
 1000 0545 00000000 		.4byte	usTicks
 1001 0549 17       		.uleb128 0x17
 1002 054a 01       		.byte	0x1
 1003 054b F0030000 		.4byte	.LASF96
 1004 054f 01       		.byte	0x1
 1005 0550 29       		.byte	0x29
 1006 0551 06       		.byte	0x6
 1007 0552 01       		.byte	0x1
 1008 0553 48000000 		.4byte	.LFB31
 1009 0557 5C000000 		.4byte	.LFE31
 1010 055b 00000000 		.4byte	.LLST4
 1011 055f 01       		.byte	0x1
 1012 0560 88050000 		.4byte	0x588
 1013 0564 18       		.uleb128 0x18
 1014 0565 6D7300   		.ascii	"ms\000"
 1015 0568 01       		.byte	0x1
 1016 0569 29       		.byte	0x29
 1017 056a 17       		.byte	0x17
 1018 056b E6010000 		.4byte	0x1e6
 1019 056f 28000000 		.4byte	.LLST5
 1020 0573 20000000 		.4byte	.LVUS5
 1021 0577 19       		.uleb128 0x19
 1022 0578 58000000 		.4byte	.LVL11
 1023 057c 88050000 		.4byte	0x588
 1024 0580 1A       		.uleb128 0x1a
 1025 0581 01       		.byte	0x1
 1026 0582 50       		.byte	0x50
 1027 0583 02       		.byte	0x2
 1028 0584 70       		.byte	0x70
 1029 0585 00       		.sleb128 0
ARM GAS  /tmp/ccI6Ivjf.s 			page 50


 1030 0586 00       		.byte	0
 1031 0587 00       		.byte	0
 1032 0588 1B       		.uleb128 0x1b
 1033 0589 01       		.byte	0x1
 1034 058a 94050000 		.4byte	.LASF97
 1035 058e 01       		.byte	0x1
 1036 058f 21       		.byte	0x21
 1037 0590 06       		.byte	0x6
 1038 0591 01       		.byte	0x1
 1039 0592 38000000 		.4byte	.LFB30
 1040 0596 48000000 		.4byte	.LFE30
 1041 059a 02       		.byte	0x2
 1042 059b 7D       		.byte	0x7d
 1043 059c 00       		.sleb128 0
 1044 059d 01       		.byte	0x1
 1045 059e B0050000 		.4byte	0x5b0
 1046 05a2 1C       		.uleb128 0x1c
 1047 05a3 757300   		.ascii	"us\000"
 1048 05a6 01       		.byte	0x1
 1049 05a7 21       		.byte	0x21
 1050 05a8 17       		.byte	0x17
 1051 05a9 E6010000 		.4byte	0x1e6
 1052 05ad 01       		.byte	0x1
 1053 05ae 50       		.byte	0x50
 1054 05af 00       		.byte	0
 1055 05b0 17       		.uleb128 0x17
 1056 05b1 01       		.byte	0x1
 1057 05b2 F3040000 		.4byte	.LASF98
 1058 05b6 01       		.byte	0x1
 1059 05b7 19       		.byte	0x19
 1060 05b8 06       		.byte	0x6
 1061 05b9 01       		.byte	0x1
 1062 05ba 00000000 		.4byte	.LFB29
 1063 05be 38000000 		.4byte	.LFE29
 1064 05c2 5E000000 		.4byte	.LLST0
 1065 05c6 01       		.byte	0x1
 1066 05c7 25060000 		.4byte	0x625
 1067 05cb 1D       		.uleb128 0x1d
 1068 05cc 25060000 		.4byte	0x625
 1069 05d0 06000000 		.4byte	.LBI10
 1070 05d4 01       		.byte	.LVU5
 1071 05d5 00000000 		.4byte	.Ldebug_ranges0+0
 1072 05d9 01       		.byte	0x1
 1073 05da 1E       		.byte	0x1e
 1074 05db 02       		.byte	0x2
 1075 05dc 1B060000 		.4byte	0x61b
 1076 05e0 1E       		.uleb128 0x1e
 1077 05e1 38060000 		.4byte	0x638
 1078 05e5 88000000 		.4byte	.LLST1
 1079 05e9 7E000000 		.4byte	.LVUS1
 1080 05ed 1F       		.uleb128 0x1f
 1081 05ee 46060000 		.4byte	0x646
 1082 05f2 1A000000 		.4byte	.LBI12
 1083 05f6 01       		.byte	.LVU16
 1084 05f7 20000000 		.4byte	.Ldebug_ranges0+0x20
 1085 05fb 02       		.byte	0x2
 1086 05fc A306     		.2byte	0x6a3
ARM GAS  /tmp/ccI6Ivjf.s 			page 51


 1087 05fe 03       		.byte	0x3
 1088 05ff 1E       		.uleb128 0x1e
 1089 0600 62060000 		.4byte	0x662
 1090 0604 ED000000 		.4byte	.LLST2
 1091 0608 EB000000 		.4byte	.LVUS2
 1092 060c 1E       		.uleb128 0x1e
 1093 060d 55060000 		.4byte	0x655
 1094 0611 03010000 		.4byte	.LLST3
 1095 0615 01010000 		.4byte	.LVUS3
 1096 0619 00       		.byte	0
 1097 061a 00       		.byte	0
 1098 061b 20       		.uleb128 0x20
 1099 061c 06000000 		.4byte	.LVL0
 1100 0620 70060000 		.4byte	0x670
 1101 0624 00       		.byte	0
 1102 0625 21       		.uleb128 0x21
 1103 0626 F6010000 		.4byte	.LASF107
 1104 062a 02       		.byte	0x2
 1105 062b 9E06     		.2byte	0x69e
 1106 062d 1A       		.byte	0x1a
 1107 062e 01       		.byte	0x1
 1108 062f E6010000 		.4byte	0x1e6
 1109 0633 03       		.byte	0x3
 1110 0634 46060000 		.4byte	0x646
 1111 0638 22       		.uleb128 0x22
 1112 0639 00000000 		.4byte	.LASF99
 1113 063d 02       		.byte	0x2
 1114 063e 9E06     		.2byte	0x69e
 1115 0640 32       		.byte	0x32
 1116 0641 E6010000 		.4byte	0x1e6
 1117 0645 00       		.byte	0
 1118 0646 23       		.uleb128 0x23
 1119 0647 55050000 		.4byte	.LASF108
 1120 064b 02       		.byte	0x2
 1121 064c 3206     		.2byte	0x632
 1122 064e 16       		.byte	0x16
 1123 064f 01       		.byte	0x1
 1124 0650 03       		.byte	0x3
 1125 0651 70060000 		.4byte	0x670
 1126 0655 22       		.uleb128 0x22
 1127 0656 57010000 		.4byte	.LASF100
 1128 065a 02       		.byte	0x2
 1129 065b 3206     		.2byte	0x632
 1130 065d 31       		.byte	0x31
 1131 065e 78010000 		.4byte	0x178
 1132 0662 22       		.uleb128 0x22
 1133 0663 06010000 		.4byte	.LASF101
 1134 0667 02       		.byte	0x2
 1135 0668 3206     		.2byte	0x632
 1136 066a 40       		.byte	0x40
 1137 066b E6010000 		.4byte	0x1e6
 1138 066f 00       		.byte	0
 1139 0670 24       		.uleb128 0x24
 1140 0671 01       		.byte	0x1
 1141 0672 01       		.byte	0x1
 1142 0673 AF030000 		.4byte	.LASF109
 1143 0677 AF030000 		.4byte	.LASF109
ARM GAS  /tmp/ccI6Ivjf.s 			page 52


 1144 067b 06       		.byte	0x6
 1145 067c 50       		.byte	0x50
 1146 067d 0D       		.byte	0xd
 1147 067e 00       		.byte	0
 1148              		.section	.debug_abbrev,"",%progbits
 1149              	.Ldebug_abbrev0:
 1150 0000 01       		.uleb128 0x1
 1151 0001 11       		.uleb128 0x11
 1152 0002 01       		.byte	0x1
 1153 0003 25       		.uleb128 0x25
 1154 0004 0E       		.uleb128 0xe
 1155 0005 13       		.uleb128 0x13
 1156 0006 0B       		.uleb128 0xb
 1157 0007 03       		.uleb128 0x3
 1158 0008 0E       		.uleb128 0xe
 1159 0009 1B       		.uleb128 0x1b
 1160 000a 0E       		.uleb128 0xe
 1161 000b 11       		.uleb128 0x11
 1162 000c 01       		.uleb128 0x1
 1163 000d 12       		.uleb128 0x12
 1164 000e 01       		.uleb128 0x1
 1165 000f 10       		.uleb128 0x10
 1166 0010 06       		.uleb128 0x6
 1167 0011 00       		.byte	0
 1168 0012 00       		.byte	0
 1169 0013 02       		.uleb128 0x2
 1170 0014 24       		.uleb128 0x24
 1171 0015 00       		.byte	0
 1172 0016 0B       		.uleb128 0xb
 1173 0017 0B       		.uleb128 0xb
 1174 0018 3E       		.uleb128 0x3e
 1175 0019 0B       		.uleb128 0xb
 1176 001a 03       		.uleb128 0x3
 1177 001b 0E       		.uleb128 0xe
 1178 001c 00       		.byte	0
 1179 001d 00       		.byte	0
 1180 001e 03       		.uleb128 0x3
 1181 001f 04       		.uleb128 0x4
 1182 0020 01       		.byte	0x1
 1183 0021 03       		.uleb128 0x3
 1184 0022 0E       		.uleb128 0xe
 1185 0023 3E       		.uleb128 0x3e
 1186 0024 0B       		.uleb128 0xb
 1187 0025 0B       		.uleb128 0xb
 1188 0026 0B       		.uleb128 0xb
 1189 0027 49       		.uleb128 0x49
 1190 0028 13       		.uleb128 0x13
 1191 0029 3A       		.uleb128 0x3a
 1192 002a 0B       		.uleb128 0xb
 1193 002b 3B       		.uleb128 0x3b
 1194 002c 0B       		.uleb128 0xb
 1195 002d 39       		.uleb128 0x39
 1196 002e 0B       		.uleb128 0xb
 1197 002f 01       		.uleb128 0x1
 1198 0030 13       		.uleb128 0x13
 1199 0031 00       		.byte	0
 1200 0032 00       		.byte	0
ARM GAS  /tmp/ccI6Ivjf.s 			page 53


 1201 0033 04       		.uleb128 0x4
 1202 0034 28       		.uleb128 0x28
 1203 0035 00       		.byte	0
 1204 0036 03       		.uleb128 0x3
 1205 0037 0E       		.uleb128 0xe
 1206 0038 1C       		.uleb128 0x1c
 1207 0039 0D       		.uleb128 0xd
 1208 003a 00       		.byte	0
 1209 003b 00       		.byte	0
 1210 003c 05       		.uleb128 0x5
 1211 003d 28       		.uleb128 0x28
 1212 003e 00       		.byte	0
 1213 003f 03       		.uleb128 0x3
 1214 0040 0E       		.uleb128 0xe
 1215 0041 1C       		.uleb128 0x1c
 1216 0042 0B       		.uleb128 0xb
 1217 0043 00       		.byte	0
 1218 0044 00       		.byte	0
 1219 0045 06       		.uleb128 0x6
 1220 0046 16       		.uleb128 0x16
 1221 0047 00       		.byte	0
 1222 0048 03       		.uleb128 0x3
 1223 0049 0E       		.uleb128 0xe
 1224 004a 3A       		.uleb128 0x3a
 1225 004b 0B       		.uleb128 0xb
 1226 004c 3B       		.uleb128 0x3b
 1227 004d 05       		.uleb128 0x5
 1228 004e 39       		.uleb128 0x39
 1229 004f 0B       		.uleb128 0xb
 1230 0050 49       		.uleb128 0x49
 1231 0051 13       		.uleb128 0x13
 1232 0052 00       		.byte	0
 1233 0053 00       		.byte	0
 1234 0054 07       		.uleb128 0x7
 1235 0055 16       		.uleb128 0x16
 1236 0056 00       		.byte	0
 1237 0057 03       		.uleb128 0x3
 1238 0058 0E       		.uleb128 0xe
 1239 0059 3A       		.uleb128 0x3a
 1240 005a 0B       		.uleb128 0xb
 1241 005b 3B       		.uleb128 0x3b
 1242 005c 0B       		.uleb128 0xb
 1243 005d 39       		.uleb128 0x39
 1244 005e 0B       		.uleb128 0xb
 1245 005f 49       		.uleb128 0x49
 1246 0060 13       		.uleb128 0x13
 1247 0061 00       		.byte	0
 1248 0062 00       		.byte	0
 1249 0063 08       		.uleb128 0x8
 1250 0064 24       		.uleb128 0x24
 1251 0065 00       		.byte	0
 1252 0066 0B       		.uleb128 0xb
 1253 0067 0B       		.uleb128 0xb
 1254 0068 3E       		.uleb128 0x3e
 1255 0069 0B       		.uleb128 0xb
 1256 006a 03       		.uleb128 0x3
 1257 006b 08       		.uleb128 0x8
ARM GAS  /tmp/ccI6Ivjf.s 			page 54


 1258 006c 00       		.byte	0
 1259 006d 00       		.byte	0
 1260 006e 09       		.uleb128 0x9
 1261 006f 35       		.uleb128 0x35
 1262 0070 00       		.byte	0
 1263 0071 49       		.uleb128 0x49
 1264 0072 13       		.uleb128 0x13
 1265 0073 00       		.byte	0
 1266 0074 00       		.byte	0
 1267 0075 0A       		.uleb128 0xa
 1268 0076 26       		.uleb128 0x26
 1269 0077 00       		.byte	0
 1270 0078 49       		.uleb128 0x49
 1271 0079 13       		.uleb128 0x13
 1272 007a 00       		.byte	0
 1273 007b 00       		.byte	0
 1274 007c 0B       		.uleb128 0xb
 1275 007d 13       		.uleb128 0x13
 1276 007e 01       		.byte	0x1
 1277 007f 0B       		.uleb128 0xb
 1278 0080 05       		.uleb128 0x5
 1279 0081 3A       		.uleb128 0x3a
 1280 0082 0B       		.uleb128 0xb
 1281 0083 3B       		.uleb128 0x3b
 1282 0084 0B       		.uleb128 0xb
 1283 0085 39       		.uleb128 0x39
 1284 0086 0B       		.uleb128 0xb
 1285 0087 01       		.uleb128 0x1
 1286 0088 13       		.uleb128 0x13
 1287 0089 00       		.byte	0
 1288 008a 00       		.byte	0
 1289 008b 0C       		.uleb128 0xc
 1290 008c 0D       		.uleb128 0xd
 1291 008d 00       		.byte	0
 1292 008e 03       		.uleb128 0x3
 1293 008f 0E       		.uleb128 0xe
 1294 0090 3A       		.uleb128 0x3a
 1295 0091 0B       		.uleb128 0xb
 1296 0092 3B       		.uleb128 0x3b
 1297 0093 0B       		.uleb128 0xb
 1298 0094 39       		.uleb128 0x39
 1299 0095 0B       		.uleb128 0xb
 1300 0096 49       		.uleb128 0x49
 1301 0097 13       		.uleb128 0x13
 1302 0098 38       		.uleb128 0x38
 1303 0099 0A       		.uleb128 0xa
 1304 009a 00       		.byte	0
 1305 009b 00       		.byte	0
 1306 009c 0D       		.uleb128 0xd
 1307 009d 0D       		.uleb128 0xd
 1308 009e 00       		.byte	0
 1309 009f 03       		.uleb128 0x3
 1310 00a0 08       		.uleb128 0x8
 1311 00a1 3A       		.uleb128 0x3a
 1312 00a2 0B       		.uleb128 0xb
 1313 00a3 3B       		.uleb128 0x3b
 1314 00a4 0B       		.uleb128 0xb
ARM GAS  /tmp/ccI6Ivjf.s 			page 55


 1315 00a5 39       		.uleb128 0x39
 1316 00a6 0B       		.uleb128 0xb
 1317 00a7 49       		.uleb128 0x49
 1318 00a8 13       		.uleb128 0x13
 1319 00a9 38       		.uleb128 0x38
 1320 00aa 0A       		.uleb128 0xa
 1321 00ab 00       		.byte	0
 1322 00ac 00       		.byte	0
 1323 00ad 0E       		.uleb128 0xe
 1324 00ae 01       		.uleb128 0x1
 1325 00af 01       		.byte	0x1
 1326 00b0 49       		.uleb128 0x49
 1327 00b1 13       		.uleb128 0x13
 1328 00b2 01       		.uleb128 0x1
 1329 00b3 13       		.uleb128 0x13
 1330 00b4 00       		.byte	0
 1331 00b5 00       		.byte	0
 1332 00b6 0F       		.uleb128 0xf
 1333 00b7 21       		.uleb128 0x21
 1334 00b8 00       		.byte	0
 1335 00b9 49       		.uleb128 0x49
 1336 00ba 13       		.uleb128 0x13
 1337 00bb 2F       		.uleb128 0x2f
 1338 00bc 0B       		.uleb128 0xb
 1339 00bd 00       		.byte	0
 1340 00be 00       		.byte	0
 1341 00bf 10       		.uleb128 0x10
 1342 00c0 21       		.uleb128 0x21
 1343 00c1 00       		.byte	0
 1344 00c2 49       		.uleb128 0x49
 1345 00c3 13       		.uleb128 0x13
 1346 00c4 2F       		.uleb128 0x2f
 1347 00c5 05       		.uleb128 0x5
 1348 00c6 00       		.byte	0
 1349 00c7 00       		.byte	0
 1350 00c8 11       		.uleb128 0x11
 1351 00c9 13       		.uleb128 0x13
 1352 00ca 01       		.byte	0x1
 1353 00cb 0B       		.uleb128 0xb
 1354 00cc 0B       		.uleb128 0xb
 1355 00cd 3A       		.uleb128 0x3a
 1356 00ce 0B       		.uleb128 0xb
 1357 00cf 3B       		.uleb128 0x3b
 1358 00d0 0B       		.uleb128 0xb
 1359 00d1 39       		.uleb128 0x39
 1360 00d2 0B       		.uleb128 0xb
 1361 00d3 01       		.uleb128 0x1
 1362 00d4 13       		.uleb128 0x13
 1363 00d5 00       		.byte	0
 1364 00d6 00       		.byte	0
 1365 00d7 12       		.uleb128 0x12
 1366 00d8 13       		.uleb128 0x13
 1367 00d9 01       		.byte	0x1
 1368 00da 0B       		.uleb128 0xb
 1369 00db 0B       		.uleb128 0xb
 1370 00dc 3A       		.uleb128 0x3a
 1371 00dd 0B       		.uleb128 0xb
ARM GAS  /tmp/ccI6Ivjf.s 			page 56


 1372 00de 3B       		.uleb128 0x3b
 1373 00df 05       		.uleb128 0x5
 1374 00e0 39       		.uleb128 0x39
 1375 00e1 0B       		.uleb128 0xb
 1376 00e2 01       		.uleb128 0x1
 1377 00e3 13       		.uleb128 0x13
 1378 00e4 00       		.byte	0
 1379 00e5 00       		.byte	0
 1380 00e6 13       		.uleb128 0x13
 1381 00e7 0D       		.uleb128 0xd
 1382 00e8 00       		.byte	0
 1383 00e9 03       		.uleb128 0x3
 1384 00ea 0E       		.uleb128 0xe
 1385 00eb 3A       		.uleb128 0x3a
 1386 00ec 0B       		.uleb128 0xb
 1387 00ed 3B       		.uleb128 0x3b
 1388 00ee 05       		.uleb128 0x5
 1389 00ef 39       		.uleb128 0x39
 1390 00f0 0B       		.uleb128 0xb
 1391 00f1 49       		.uleb128 0x49
 1392 00f2 13       		.uleb128 0x13
 1393 00f3 38       		.uleb128 0x38
 1394 00f4 0A       		.uleb128 0xa
 1395 00f5 00       		.byte	0
 1396 00f6 00       		.byte	0
 1397 00f7 14       		.uleb128 0x14
 1398 00f8 0D       		.uleb128 0xd
 1399 00f9 00       		.byte	0
 1400 00fa 03       		.uleb128 0x3
 1401 00fb 08       		.uleb128 0x8
 1402 00fc 3A       		.uleb128 0x3a
 1403 00fd 0B       		.uleb128 0xb
 1404 00fe 3B       		.uleb128 0x3b
 1405 00ff 05       		.uleb128 0x5
 1406 0100 39       		.uleb128 0x39
 1407 0101 0B       		.uleb128 0xb
 1408 0102 49       		.uleb128 0x49
 1409 0103 13       		.uleb128 0x13
 1410 0104 38       		.uleb128 0x38
 1411 0105 0A       		.uleb128 0xa
 1412 0106 00       		.byte	0
 1413 0107 00       		.byte	0
 1414 0108 15       		.uleb128 0x15
 1415 0109 34       		.uleb128 0x34
 1416 010a 00       		.byte	0
 1417 010b 03       		.uleb128 0x3
 1418 010c 0E       		.uleb128 0xe
 1419 010d 3A       		.uleb128 0x3a
 1420 010e 0B       		.uleb128 0xb
 1421 010f 3B       		.uleb128 0x3b
 1422 0110 0B       		.uleb128 0xb
 1423 0111 39       		.uleb128 0x39
 1424 0112 0B       		.uleb128 0xb
 1425 0113 49       		.uleb128 0x49
 1426 0114 13       		.uleb128 0x13
 1427 0115 3F       		.uleb128 0x3f
 1428 0116 0C       		.uleb128 0xc
ARM GAS  /tmp/ccI6Ivjf.s 			page 57


 1429 0117 3C       		.uleb128 0x3c
 1430 0118 0C       		.uleb128 0xc
 1431 0119 00       		.byte	0
 1432 011a 00       		.byte	0
 1433 011b 16       		.uleb128 0x16
 1434 011c 34       		.uleb128 0x34
 1435 011d 00       		.byte	0
 1436 011e 03       		.uleb128 0x3
 1437 011f 0E       		.uleb128 0xe
 1438 0120 3A       		.uleb128 0x3a
 1439 0121 0B       		.uleb128 0xb
 1440 0122 3B       		.uleb128 0x3b
 1441 0123 0B       		.uleb128 0xb
 1442 0124 39       		.uleb128 0x39
 1443 0125 0B       		.uleb128 0xb
 1444 0126 49       		.uleb128 0x49
 1445 0127 13       		.uleb128 0x13
 1446 0128 02       		.uleb128 0x2
 1447 0129 0A       		.uleb128 0xa
 1448 012a 00       		.byte	0
 1449 012b 00       		.byte	0
 1450 012c 17       		.uleb128 0x17
 1451 012d 2E       		.uleb128 0x2e
 1452 012e 01       		.byte	0x1
 1453 012f 3F       		.uleb128 0x3f
 1454 0130 0C       		.uleb128 0xc
 1455 0131 03       		.uleb128 0x3
 1456 0132 0E       		.uleb128 0xe
 1457 0133 3A       		.uleb128 0x3a
 1458 0134 0B       		.uleb128 0xb
 1459 0135 3B       		.uleb128 0x3b
 1460 0136 0B       		.uleb128 0xb
 1461 0137 39       		.uleb128 0x39
 1462 0138 0B       		.uleb128 0xb
 1463 0139 27       		.uleb128 0x27
 1464 013a 0C       		.uleb128 0xc
 1465 013b 11       		.uleb128 0x11
 1466 013c 01       		.uleb128 0x1
 1467 013d 12       		.uleb128 0x12
 1468 013e 01       		.uleb128 0x1
 1469 013f 40       		.uleb128 0x40
 1470 0140 06       		.uleb128 0x6
 1471 0141 9742     		.uleb128 0x2117
 1472 0143 0C       		.uleb128 0xc
 1473 0144 01       		.uleb128 0x1
 1474 0145 13       		.uleb128 0x13
 1475 0146 00       		.byte	0
 1476 0147 00       		.byte	0
 1477 0148 18       		.uleb128 0x18
 1478 0149 05       		.uleb128 0x5
 1479 014a 00       		.byte	0
 1480 014b 03       		.uleb128 0x3
 1481 014c 08       		.uleb128 0x8
 1482 014d 3A       		.uleb128 0x3a
 1483 014e 0B       		.uleb128 0xb
 1484 014f 3B       		.uleb128 0x3b
 1485 0150 0B       		.uleb128 0xb
ARM GAS  /tmp/ccI6Ivjf.s 			page 58


 1486 0151 39       		.uleb128 0x39
 1487 0152 0B       		.uleb128 0xb
 1488 0153 49       		.uleb128 0x49
 1489 0154 13       		.uleb128 0x13
 1490 0155 02       		.uleb128 0x2
 1491 0156 06       		.uleb128 0x6
 1492 0157 B742     		.uleb128 0x2137
 1493 0159 06       		.uleb128 0x6
 1494 015a 00       		.byte	0
 1495 015b 00       		.byte	0
 1496 015c 19       		.uleb128 0x19
 1497 015d 898201   		.uleb128 0x4109
 1498 0160 01       		.byte	0x1
 1499 0161 11       		.uleb128 0x11
 1500 0162 01       		.uleb128 0x1
 1501 0163 31       		.uleb128 0x31
 1502 0164 13       		.uleb128 0x13
 1503 0165 00       		.byte	0
 1504 0166 00       		.byte	0
 1505 0167 1A       		.uleb128 0x1a
 1506 0168 8A8201   		.uleb128 0x410a
 1507 016b 00       		.byte	0
 1508 016c 02       		.uleb128 0x2
 1509 016d 0A       		.uleb128 0xa
 1510 016e 9142     		.uleb128 0x2111
 1511 0170 0A       		.uleb128 0xa
 1512 0171 00       		.byte	0
 1513 0172 00       		.byte	0
 1514 0173 1B       		.uleb128 0x1b
 1515 0174 2E       		.uleb128 0x2e
 1516 0175 01       		.byte	0x1
 1517 0176 3F       		.uleb128 0x3f
 1518 0177 0C       		.uleb128 0xc
 1519 0178 03       		.uleb128 0x3
 1520 0179 0E       		.uleb128 0xe
 1521 017a 3A       		.uleb128 0x3a
 1522 017b 0B       		.uleb128 0xb
 1523 017c 3B       		.uleb128 0x3b
 1524 017d 0B       		.uleb128 0xb
 1525 017e 39       		.uleb128 0x39
 1526 017f 0B       		.uleb128 0xb
 1527 0180 27       		.uleb128 0x27
 1528 0181 0C       		.uleb128 0xc
 1529 0182 11       		.uleb128 0x11
 1530 0183 01       		.uleb128 0x1
 1531 0184 12       		.uleb128 0x12
 1532 0185 01       		.uleb128 0x1
 1533 0186 40       		.uleb128 0x40
 1534 0187 0A       		.uleb128 0xa
 1535 0188 9742     		.uleb128 0x2117
 1536 018a 0C       		.uleb128 0xc
 1537 018b 01       		.uleb128 0x1
 1538 018c 13       		.uleb128 0x13
 1539 018d 00       		.byte	0
 1540 018e 00       		.byte	0
 1541 018f 1C       		.uleb128 0x1c
 1542 0190 05       		.uleb128 0x5
ARM GAS  /tmp/ccI6Ivjf.s 			page 59


 1543 0191 00       		.byte	0
 1544 0192 03       		.uleb128 0x3
 1545 0193 08       		.uleb128 0x8
 1546 0194 3A       		.uleb128 0x3a
 1547 0195 0B       		.uleb128 0xb
 1548 0196 3B       		.uleb128 0x3b
 1549 0197 0B       		.uleb128 0xb
 1550 0198 39       		.uleb128 0x39
 1551 0199 0B       		.uleb128 0xb
 1552 019a 49       		.uleb128 0x49
 1553 019b 13       		.uleb128 0x13
 1554 019c 02       		.uleb128 0x2
 1555 019d 0A       		.uleb128 0xa
 1556 019e 00       		.byte	0
 1557 019f 00       		.byte	0
 1558 01a0 1D       		.uleb128 0x1d
 1559 01a1 1D       		.uleb128 0x1d
 1560 01a2 01       		.byte	0x1
 1561 01a3 31       		.uleb128 0x31
 1562 01a4 13       		.uleb128 0x13
 1563 01a5 52       		.uleb128 0x52
 1564 01a6 01       		.uleb128 0x1
 1565 01a7 B842     		.uleb128 0x2138
 1566 01a9 0B       		.uleb128 0xb
 1567 01aa 55       		.uleb128 0x55
 1568 01ab 06       		.uleb128 0x6
 1569 01ac 58       		.uleb128 0x58
 1570 01ad 0B       		.uleb128 0xb
 1571 01ae 59       		.uleb128 0x59
 1572 01af 0B       		.uleb128 0xb
 1573 01b0 57       		.uleb128 0x57
 1574 01b1 0B       		.uleb128 0xb
 1575 01b2 01       		.uleb128 0x1
 1576 01b3 13       		.uleb128 0x13
 1577 01b4 00       		.byte	0
 1578 01b5 00       		.byte	0
 1579 01b6 1E       		.uleb128 0x1e
 1580 01b7 05       		.uleb128 0x5
 1581 01b8 00       		.byte	0
 1582 01b9 31       		.uleb128 0x31
 1583 01ba 13       		.uleb128 0x13
 1584 01bb 02       		.uleb128 0x2
 1585 01bc 06       		.uleb128 0x6
 1586 01bd B742     		.uleb128 0x2137
 1587 01bf 06       		.uleb128 0x6
 1588 01c0 00       		.byte	0
 1589 01c1 00       		.byte	0
 1590 01c2 1F       		.uleb128 0x1f
 1591 01c3 1D       		.uleb128 0x1d
 1592 01c4 01       		.byte	0x1
 1593 01c5 31       		.uleb128 0x31
 1594 01c6 13       		.uleb128 0x13
 1595 01c7 52       		.uleb128 0x52
 1596 01c8 01       		.uleb128 0x1
 1597 01c9 B842     		.uleb128 0x2138
 1598 01cb 0B       		.uleb128 0xb
 1599 01cc 55       		.uleb128 0x55
ARM GAS  /tmp/ccI6Ivjf.s 			page 60


 1600 01cd 06       		.uleb128 0x6
 1601 01ce 58       		.uleb128 0x58
 1602 01cf 0B       		.uleb128 0xb
 1603 01d0 59       		.uleb128 0x59
 1604 01d1 05       		.uleb128 0x5
 1605 01d2 57       		.uleb128 0x57
 1606 01d3 0B       		.uleb128 0xb
 1607 01d4 00       		.byte	0
 1608 01d5 00       		.byte	0
 1609 01d6 20       		.uleb128 0x20
 1610 01d7 898201   		.uleb128 0x4109
 1611 01da 00       		.byte	0
 1612 01db 11       		.uleb128 0x11
 1613 01dc 01       		.uleb128 0x1
 1614 01dd 31       		.uleb128 0x31
 1615 01de 13       		.uleb128 0x13
 1616 01df 00       		.byte	0
 1617 01e0 00       		.byte	0
 1618 01e1 21       		.uleb128 0x21
 1619 01e2 2E       		.uleb128 0x2e
 1620 01e3 01       		.byte	0x1
 1621 01e4 03       		.uleb128 0x3
 1622 01e5 0E       		.uleb128 0xe
 1623 01e6 3A       		.uleb128 0x3a
 1624 01e7 0B       		.uleb128 0xb
 1625 01e8 3B       		.uleb128 0x3b
 1626 01e9 05       		.uleb128 0x5
 1627 01ea 39       		.uleb128 0x39
 1628 01eb 0B       		.uleb128 0xb
 1629 01ec 27       		.uleb128 0x27
 1630 01ed 0C       		.uleb128 0xc
 1631 01ee 49       		.uleb128 0x49
 1632 01ef 13       		.uleb128 0x13
 1633 01f0 20       		.uleb128 0x20
 1634 01f1 0B       		.uleb128 0xb
 1635 01f2 01       		.uleb128 0x1
 1636 01f3 13       		.uleb128 0x13
 1637 01f4 00       		.byte	0
 1638 01f5 00       		.byte	0
 1639 01f6 22       		.uleb128 0x22
 1640 01f7 05       		.uleb128 0x5
 1641 01f8 00       		.byte	0
 1642 01f9 03       		.uleb128 0x3
 1643 01fa 0E       		.uleb128 0xe
 1644 01fb 3A       		.uleb128 0x3a
 1645 01fc 0B       		.uleb128 0xb
 1646 01fd 3B       		.uleb128 0x3b
 1647 01fe 05       		.uleb128 0x5
 1648 01ff 39       		.uleb128 0x39
 1649 0200 0B       		.uleb128 0xb
 1650 0201 49       		.uleb128 0x49
 1651 0202 13       		.uleb128 0x13
 1652 0203 00       		.byte	0
 1653 0204 00       		.byte	0
 1654 0205 23       		.uleb128 0x23
 1655 0206 2E       		.uleb128 0x2e
 1656 0207 01       		.byte	0x1
ARM GAS  /tmp/ccI6Ivjf.s 			page 61


 1657 0208 03       		.uleb128 0x3
 1658 0209 0E       		.uleb128 0xe
 1659 020a 3A       		.uleb128 0x3a
 1660 020b 0B       		.uleb128 0xb
 1661 020c 3B       		.uleb128 0x3b
 1662 020d 05       		.uleb128 0x5
 1663 020e 39       		.uleb128 0x39
 1664 020f 0B       		.uleb128 0xb
 1665 0210 27       		.uleb128 0x27
 1666 0211 0C       		.uleb128 0xc
 1667 0212 20       		.uleb128 0x20
 1668 0213 0B       		.uleb128 0xb
 1669 0214 01       		.uleb128 0x1
 1670 0215 13       		.uleb128 0x13
 1671 0216 00       		.byte	0
 1672 0217 00       		.byte	0
 1673 0218 24       		.uleb128 0x24
 1674 0219 2E       		.uleb128 0x2e
 1675 021a 00       		.byte	0
 1676 021b 3F       		.uleb128 0x3f
 1677 021c 0C       		.uleb128 0xc
 1678 021d 3C       		.uleb128 0x3c
 1679 021e 0C       		.uleb128 0xc
 1680 021f 8740     		.uleb128 0x2007
 1681 0221 0E       		.uleb128 0xe
 1682 0222 03       		.uleb128 0x3
 1683 0223 0E       		.uleb128 0xe
 1684 0224 3A       		.uleb128 0x3a
 1685 0225 0B       		.uleb128 0xb
 1686 0226 3B       		.uleb128 0x3b
 1687 0227 0B       		.uleb128 0xb
 1688 0228 39       		.uleb128 0x39
 1689 0229 0B       		.uleb128 0xb
 1690 022a 00       		.byte	0
 1691 022b 00       		.byte	0
 1692 022c 00       		.byte	0
 1693              		.section	.debug_loc,"",%progbits
 1694              	.Ldebug_loc0:
 1695              	.LLST4:
 1696 0000 48000000 		.4byte	.LFB31-.Ltext0
 1697 0004 4C000000 		.4byte	.LCFI1-.Ltext0
 1698 0008 0200     		.2byte	0x2
 1699 000a 7D       		.byte	0x7d
 1700 000b 00       		.sleb128 0
 1701 000c 4C000000 		.4byte	.LCFI1-.Ltext0
 1702 0010 5C000000 		.4byte	.LFE31-.Ltext0
 1703 0014 0200     		.2byte	0x2
 1704 0016 7D       		.byte	0x7d
 1705 0017 08       		.sleb128 8
 1706 0018 00000000 		.4byte	0
 1707 001c 00000000 		.4byte	0
 1708              	.LVUS5:
 1709 0020 00       		.uleb128 0
 1710 0021 00       		.uleb128 .LVU42
 1711 0022 00       		.uleb128 .LVU42
 1712 0023 01       		.uleb128 .LVU43
 1713 0024 01       		.uleb128 .LVU43
ARM GAS  /tmp/ccI6Ivjf.s 			page 62


 1714 0025 00       		.uleb128 .LVU46
 1715 0026 00       		.uleb128 .LVU46
 1716 0027 00       		.uleb128 0
 1717              	.LLST5:
 1718 0028 48000000 		.4byte	.LVL9-.Ltext0
 1719 002c 4C000000 		.4byte	.LVL10-.Ltext0
 1720 0030 0100     		.2byte	0x1
 1721 0032 50       		.byte	0x50
 1722 0033 4C000000 		.4byte	.LVL10-.Ltext0
 1723 0037 4C000000 		.4byte	.LVL10-.Ltext0
 1724 003b 0100     		.2byte	0x1
 1725 003d 51       		.byte	0x51
 1726 003e 4C000000 		.4byte	.LVL10-.Ltext0
 1727 0042 5A000000 		.4byte	.LVL12-.Ltext0
 1728 0046 0300     		.2byte	0x3
 1729 0048 71       		.byte	0x71
 1730 0049 7F       		.sleb128 -1
 1731 004a 9F       		.byte	0x9f
 1732 004b 5A000000 		.4byte	.LVL12-.Ltext0
 1733 004f 5C000000 		.4byte	.LFE31-.Ltext0
 1734 0053 0100     		.2byte	0x1
 1735 0055 51       		.byte	0x51
 1736 0056 00000000 		.4byte	0
 1737 005a 00000000 		.4byte	0
 1738              	.LLST0:
 1739 005e 00000000 		.4byte	.LFB29-.Ltext0
 1740 0062 02000000 		.4byte	.LCFI0-.Ltext0
 1741 0066 0200     		.2byte	0x2
 1742 0068 7D       		.byte	0x7d
 1743 0069 00       		.sleb128 0
 1744 006a 02000000 		.4byte	.LCFI0-.Ltext0
 1745 006e 38000000 		.4byte	.LFE29-.Ltext0
 1746 0072 0200     		.2byte	0x2
 1747 0074 7D       		.byte	0x7d
 1748 0075 08       		.sleb128 8
 1749 0076 00000000 		.4byte	0
 1750 007a 00000000 		.4byte	0
 1751              	.LVUS1:
 1752 007e 00       		.uleb128 .LVU9
 1753 007f 00       		.uleb128 .LVU10
 1754 0080 00       		.uleb128 .LVU10
 1755 0081 00       		.uleb128 .LVU12
 1756 0082 00       		.uleb128 .LVU12
 1757 0083 00       		.uleb128 .LVU14
 1758 0084 00       		.uleb128 .LVU14
 1759 0085 00       		.uleb128 .LVU20
 1760 0086 00       		.uleb128 .LVU20
 1761 0087 00       		.uleb128 .LVU21
 1762              	.LLST1:
 1763 0088 08000000 		.4byte	.LVL1-.Ltext0
 1764 008c 0C000000 		.4byte	.LVL2-.Ltext0
 1765 0090 1000     		.2byte	0x10
 1766 0092 73       		.byte	0x73
 1767 0093 00       		.sleb128 0
 1768 0094 06       		.byte	0x6
 1769 0095 F7       		.byte	0xf7
 1770 0096 25       		.uleb128 0x25
ARM GAS  /tmp/ccI6Ivjf.s 			page 63


 1771 0097 0C       		.byte	0xc
 1772 0098 40420F00 		.4byte	0xf4240
 1773 009c F7       		.byte	0xf7
 1774 009d 25       		.uleb128 0x25
 1775 009e 1B       		.byte	0x1b
 1776 009f F7       		.byte	0xf7
 1777 00a0 00       		.uleb128 0
 1778 00a1 9F       		.byte	0x9f
 1779 00a2 0C000000 		.4byte	.LVL2-.Ltext0
 1780 00a6 12000000 		.4byte	.LVL3-.Ltext0
 1781 00aa 0F00     		.2byte	0xf
 1782 00ac 73       		.byte	0x73
 1783 00ad 00       		.sleb128 0
 1784 00ae F7       		.byte	0xf7
 1785 00af 25       		.uleb128 0x25
 1786 00b0 0C       		.byte	0xc
 1787 00b1 40420F00 		.4byte	0xf4240
 1788 00b5 F7       		.byte	0xf7
 1789 00b6 25       		.uleb128 0x25
 1790 00b7 1B       		.byte	0x1b
 1791 00b8 F7       		.byte	0xf7
 1792 00b9 00       		.uleb128 0
 1793 00ba 9F       		.byte	0x9f
 1794 00bb 12000000 		.4byte	.LVL3-.Ltext0
 1795 00bf 18000000 		.4byte	.LVL4-.Ltext0
 1796 00c3 0100     		.2byte	0x1
 1797 00c5 53       		.byte	0x53
 1798 00c6 18000000 		.4byte	.LVL4-.Ltext0
 1799 00ca 1C000000 		.4byte	.LVL6-.Ltext0
 1800 00ce 0300     		.2byte	0x3
 1801 00d0 73       		.byte	0x73
 1802 00d1 01       		.sleb128 1
 1803 00d2 9F       		.byte	0x9f
 1804 00d3 1C000000 		.4byte	.LVL6-.Ltext0
 1805 00d7 20000000 		.4byte	.LVL7-.Ltext0
 1806 00db 0600     		.2byte	0x6
 1807 00dd 72       		.byte	0x72
 1808 00de 14       		.sleb128 20
 1809 00df 06       		.byte	0x6
 1810 00e0 23       		.byte	0x23
 1811 00e1 01       		.uleb128 0x1
 1812 00e2 9F       		.byte	0x9f
 1813 00e3 00000000 		.4byte	0
 1814 00e7 00000000 		.4byte	0
 1815              	.LVUS2:
 1816 00eb 01       		.uleb128 .LVU16
 1817 00ec 00       		.uleb128 .LVU21
 1818              	.LLST2:
 1819 00ed 1A000000 		.4byte	.LVL5-.Ltext0
 1820 00f1 20000000 		.4byte	.LVL7-.Ltext0
 1821 00f5 0200     		.2byte	0x2
 1822 00f7 3F       		.byte	0x3f
 1823 00f8 9F       		.byte	0x9f
 1824 00f9 00000000 		.4byte	0
 1825 00fd 00000000 		.4byte	0
 1826              	.LVUS3:
 1827 0101 01       		.uleb128 .LVU16
ARM GAS  /tmp/ccI6Ivjf.s 			page 64


 1828 0102 00       		.uleb128 .LVU21
 1829              	.LLST3:
 1830 0103 1A000000 		.4byte	.LVL5-.Ltext0
 1831 0107 20000000 		.4byte	.LVL7-.Ltext0
 1832 010b 0300     		.2byte	0x3
 1833 010d 09       		.byte	0x9
 1834 010e FF       		.byte	0xff
 1835 010f 9F       		.byte	0x9f
 1836 0110 00000000 		.4byte	0
 1837 0114 00000000 		.4byte	0
 1838              		.section	.debug_aranges,"",%progbits
 1839 0000 1C000000 		.4byte	0x1c
 1840 0004 0200     		.2byte	0x2
 1841 0006 00000000 		.4byte	.Ldebug_info0
 1842 000a 04       		.byte	0x4
 1843 000b 00       		.byte	0
 1844 000c 0000     		.2byte	0
 1845 000e 0000     		.2byte	0
 1846 0010 00000000 		.4byte	.Ltext0
 1847 0014 5C000000 		.4byte	.Letext0-.Ltext0
 1848 0018 00000000 		.4byte	0
 1849 001c 00000000 		.4byte	0
 1850              		.section	.debug_ranges,"",%progbits
 1851              	.Ldebug_ranges0:
 1852 0000 06000000 		.4byte	.LBB10-.Ltext0
 1853 0004 06000000 		.4byte	.LBE10-.Ltext0
 1854 0008 0C000000 		.4byte	.LBB18-.Ltext0
 1855 000c 0E000000 		.4byte	.LBE18-.Ltext0
 1856 0010 12000000 		.4byte	.LBB19-.Ltext0
 1857 0014 28000000 		.4byte	.LBE19-.Ltext0
 1858 0018 00000000 		.4byte	0
 1859 001c 00000000 		.4byte	0
 1860 0020 0C000000 		.4byte	.LBB12-.Ltext0
 1861 0024 0E000000 		.4byte	.LBE12-.Ltext0
 1862 0028 1A000000 		.4byte	.LBB15-.Ltext0
 1863 002c 20000000 		.4byte	.LBE15-.Ltext0
 1864 0030 00000000 		.4byte	0
 1865 0034 00000000 		.4byte	0
 1866              		.section	.debug_line,"",%progbits
 1867              	.Ldebug_line0:
 1868 0000 07020000 		.section	.debug_str,"MS",%progbits,1
 1868      03002301 
 1868      00000201 
 1868      FB0E0D00 
 1868      01010101 
 1869              	.LASF99:
 1870 0000 7469636B 		.ascii	"ticks\000"
 1870      7300
 1871              	.LASF73:
 1872 0006 49414252 		.ascii	"IABR\000"
 1872      00
 1873              	.LASF7:
 1874 000b 53797354 		.ascii	"SysTick_IRQn\000"
 1874      69636B5F 
 1874      4952516E 
 1874      00
 1875              	.LASF41:
ARM GAS  /tmp/ccI6Ivjf.s 			page 65


 1876 0018 49324332 		.ascii	"I2C2_EV_IRQn\000"
 1876      5F45565F 
 1876      4952516E 
 1876      00
 1877              	.LASF30:
 1878 0025 43414E31 		.ascii	"CAN1_SCE_IRQn\000"
 1878      5F534345 
 1878      5F495251 
 1878      6E00
 1879              	.LASF104:
 1880 0033 2F686F6D 		.ascii	"/home/junior/Codigos/6-Stm32_GCC_FreeRTOS10.2.1/3-C"
 1880      652F6A75 
 1880      6E696F72 
 1880      2F436F64 
 1880      69676F73 
 1881 0066 6F6D5072 		.ascii	"omProcessos\000"
 1881      6F636573 
 1881      736F7300 
 1882              	.LASF102:
 1883 0072 474E5520 		.ascii	"GNU C17 10.3.1 20210824 (release) -mcpu=cortex-m3 -"
 1883      43313720 
 1883      31302E33 
 1883      2E312032 
 1883      30323130 
 1884 00a5 6D746875 		.ascii	"mthumb -mfloat-abi=soft -march=armv7-m -g -gdwarf-2"
 1884      6D62202D 
 1884      6D666C6F 
 1884      61742D61 
 1884      62693D73 
 1885 00d8 202D4F73 		.ascii	" -Os -fomit-frame-pointer\000"
 1885      202D666F 
 1885      6D69742D 
 1885      6672616D 
 1885      652D706F 
 1886              	.LASF13:
 1887 00f2 5243435F 		.ascii	"RCC_IRQn\000"
 1887      4952516E 
 1887      00
 1888              	.LASF15:
 1889 00fb 45585449 		.ascii	"EXTI1_IRQn\000"
 1889      315F4952 
 1889      516E00
 1890              	.LASF101:
 1891 0106 7072696F 		.ascii	"priority\000"
 1891      72697479 
 1891      00
 1892              	.LASF86:
 1893 010f 4D4D4641 		.ascii	"MMFAR\000"
 1893      5200
 1894              	.LASF10:
 1895 0115 54414D50 		.ascii	"TAMPER_IRQn\000"
 1895      45525F49 
 1895      52516E00 
 1896              	.LASF56:
 1897 0121 73686F72 		.ascii	"short int\000"
 1897      7420696E 
 1897      7400
ARM GAS  /tmp/ccI6Ivjf.s 			page 66


 1898              	.LASF69:
 1899 012b 49535052 		.ascii	"ISPR\000"
 1899      00
 1900              	.LASF28:
 1901 0130 5553425F 		.ascii	"USB_LP_CAN1_RX0_IRQn\000"
 1901      4C505F43 
 1901      414E315F 
 1901      5258305F 
 1901      4952516E 
 1902              	.LASF5:
 1903 0145 44656275 		.ascii	"DebugMonitor_IRQn\000"
 1903      674D6F6E 
 1903      69746F72 
 1903      5F495251 
 1903      6E00
 1904              	.LASF100:
 1905 0157 4952516E 		.ascii	"IRQn\000"
 1905      00
 1906              	.LASF43:
 1907 015c 53504931 		.ascii	"SPI1_IRQn\000"
 1907      5F495251 
 1907      6E00
 1908              	.LASF24:
 1909 0166 444D4131 		.ascii	"DMA1_Channel6_IRQn\000"
 1909      5F436861 
 1909      6E6E656C 
 1909      365F4952 
 1909      516E00
 1910              	.LASF47:
 1911 0179 55534152 		.ascii	"USART3_IRQn\000"
 1911      54335F49 
 1911      52516E00 
 1912              	.LASF78:
 1913 0185 43505549 		.ascii	"CPUID\000"
 1913      4400
 1914              	.LASF92:
 1915 018b 4354524C 		.ascii	"CTRL\000"
 1915      00
 1916              	.LASF65:
 1917 0190 49534552 		.ascii	"ISER\000"
 1917      00
 1918              	.LASF63:
 1919 0195 75696E74 		.ascii	"uint8_t\000"
 1919      385F7400 
 1920              	.LASF74:
 1921 019d 52455345 		.ascii	"RESERVED4\000"
 1921      52564544 
 1921      3400
 1922              	.LASF91:
 1923 01a7 5343425F 		.ascii	"SCB_Type\000"
 1923      54797065 
 1923      00
 1924              	.LASF22:
 1925 01b0 444D4131 		.ascii	"DMA1_Channel4_IRQn\000"
 1925      5F436861 
 1925      6E6E656C 
 1925      345F4952 
ARM GAS  /tmp/ccI6Ivjf.s 			page 67


 1925      516E00
 1926              	.LASF12:
 1927 01c3 464C4153 		.ascii	"FLASH_IRQn\000"
 1927      485F4952 
 1927      516E00
 1928              	.LASF76:
 1929 01ce 53544952 		.ascii	"STIR\000"
 1929      00
 1930              	.LASF19:
 1931 01d3 444D4131 		.ascii	"DMA1_Channel1_IRQn\000"
 1931      5F436861 
 1931      6E6E656C 
 1931      315F4952 
 1931      516E00
 1932              	.LASF3:
 1933 01e6 55736167 		.ascii	"UsageFault_IRQn\000"
 1933      65466175 
 1933      6C745F49 
 1933      52516E00 
 1934              	.LASF107:
 1935 01f6 53797354 		.ascii	"SysTick_Config\000"
 1935      69636B5F 
 1935      436F6E66 
 1935      696700
 1936              	.LASF21:
 1937 0205 444D4131 		.ascii	"DMA1_Channel3_IRQn\000"
 1937      5F436861 
 1937      6E6E656C 
 1937      335F4952 
 1937      516E00
 1938              	.LASF79:
 1939 0218 49435352 		.ascii	"ICSR\000"
 1939      00
 1940              	.LASF68:
 1941 021d 52534552 		.ascii	"RSERVED1\000"
 1941      56454431 
 1941      00
 1942              	.LASF61:
 1943 0226 6C6F6E67 		.ascii	"long long int\000"
 1943      206C6F6E 
 1943      6720696E 
 1943      7400
 1944              	.LASF45:
 1945 0234 55534152 		.ascii	"USART1_IRQn\000"
 1945      54315F49 
 1945      52516E00 
 1946              	.LASF94:
 1947 0240 43414C49 		.ascii	"CALIB\000"
 1947      4200
 1948              	.LASF87:
 1949 0246 42464152 		.ascii	"BFAR\000"
 1949      00
 1950              	.LASF8:
 1951 024b 57574447 		.ascii	"WWDG_IRQn\000"
 1951      5F495251 
 1951      6E00
 1952              	.LASF58:
ARM GAS  /tmp/ccI6Ivjf.s 			page 68


 1953 0255 6C6F6E67 		.ascii	"long int\000"
 1953      20696E74 
 1953      00
 1954              	.LASF48:
 1955 025e 45585449 		.ascii	"EXTI15_10_IRQn\000"
 1955      31355F31 
 1955      305F4952 
 1955      516E00
 1956              	.LASF39:
 1957 026d 49324331 		.ascii	"I2C1_EV_IRQn\000"
 1957      5F45565F 
 1957      4952516E 
 1957      00
 1958              	.LASF26:
 1959 027a 41444331 		.ascii	"ADC1_2_IRQn\000"
 1959      5F325F49 
 1959      52516E00 
 1960              	.LASF54:
 1961 0286 5F5F7569 		.ascii	"__uint8_t\000"
 1961      6E74385F 
 1961      7400
 1962              	.LASF83:
 1963 0290 43465352 		.ascii	"CFSR\000"
 1963      00
 1964              	.LASF38:
 1965 0295 54494D34 		.ascii	"TIM4_IRQn\000"
 1965      5F495251 
 1965      6E00
 1966              	.LASF36:
 1967 029f 54494D32 		.ascii	"TIM2_IRQn\000"
 1967      5F495251 
 1967      6E00
 1968              	.LASF64:
 1969 02a9 75696E74 		.ascii	"uint32_t\000"
 1969      33325F74 
 1969      00
 1970              	.LASF81:
 1971 02b2 41495243 		.ascii	"AIRCR\000"
 1971      5200
 1972              	.LASF55:
 1973 02b8 756E7369 		.ascii	"unsigned char\000"
 1973      676E6564 
 1973      20636861 
 1973      7200
 1974              	.LASF35:
 1975 02c6 54494D31 		.ascii	"TIM1_CC_IRQn\000"
 1975      5F43435F 
 1975      4952516E 
 1975      00
 1976              	.LASF90:
 1977 02d3 49534152 		.ascii	"ISAR\000"
 1977      00
 1978              	.LASF42:
 1979 02d8 49324332 		.ascii	"I2C2_ER_IRQn\000"
 1979      5F45525F 
 1979      4952516E 
 1979      00
ARM GAS  /tmp/ccI6Ivjf.s 			page 69


 1980              	.LASF53:
 1981 02e5 4952516E 		.ascii	"IRQn_Type\000"
 1981      5F547970 
 1981      6500
 1982              	.LASF77:
 1983 02ef 4E564943 		.ascii	"NVIC_Type\000"
 1983      5F547970 
 1983      6500
 1984              	.LASF71:
 1985 02f9 49435052 		.ascii	"ICPR\000"
 1985      00
 1986              	.LASF52:
 1987 02fe 7369676E 		.ascii	"signed char\000"
 1987      65642063 
 1987      68617200 
 1988              	.LASF62:
 1989 030a 6C6F6E67 		.ascii	"long long unsigned int\000"
 1989      206C6F6E 
 1989      6720756E 
 1989      7369676E 
 1989      65642069 
 1990              	.LASF82:
 1991 0321 53484353 		.ascii	"SHCSR\000"
 1991      5200
 1992              	.LASF16:
 1993 0327 45585449 		.ascii	"EXTI2_IRQn\000"
 1993      325F4952 
 1993      516E00
 1994              	.LASF51:
 1995 0332 756E7369 		.ascii	"unsigned int\000"
 1995      676E6564 
 1995      20696E74 
 1995      00
 1996              	.LASF18:
 1997 033f 45585449 		.ascii	"EXTI4_IRQn\000"
 1997      345F4952 
 1997      516E00
 1998              	.LASF2:
 1999 034a 42757346 		.ascii	"BusFault_IRQn\000"
 1999      61756C74 
 1999      5F495251 
 1999      6E00
 2000              	.LASF67:
 2001 0358 49434552 		.ascii	"ICER\000"
 2001      00
 2002              	.LASF4:
 2003 035d 53564361 		.ascii	"SVCall_IRQn\000"
 2003      6C6C5F49 
 2003      52516E00 
 2004              	.LASF31:
 2005 0369 45585449 		.ascii	"EXTI9_5_IRQn\000"
 2005      395F355F 
 2005      4952516E 
 2005      00
 2006              	.LASF27:
 2007 0376 5553425F 		.ascii	"USB_HP_CAN1_TX_IRQn\000"
 2007      48505F43 
ARM GAS  /tmp/ccI6Ivjf.s 			page 70


 2007      414E315F 
 2007      54585F49 
 2007      52516E00 
 2008              	.LASF95:
 2009 038a 53797354 		.ascii	"SysTick_Type\000"
 2009      69636B5F 
 2009      54797065 
 2009      00
 2010              	.LASF57:
 2011 0397 73686F72 		.ascii	"short unsigned int\000"
 2011      7420756E 
 2011      7369676E 
 2011      65642069 
 2011      6E7400
 2012              	.LASF80:
 2013 03aa 56544F52 		.ascii	"VTOR\000"
 2013      00
 2014              	.LASF109:
 2015 03af 53797374 		.ascii	"SystemCoreClockUpdate\000"
 2015      656D436F 
 2015      7265436C 
 2015      6F636B55 
 2015      70646174 
 2016              	.LASF44:
 2017 03c5 53504932 		.ascii	"SPI2_IRQn\000"
 2017      5F495251 
 2017      6E00
 2018              	.LASF49:
 2019 03cf 52544341 		.ascii	"RTCAlarm_IRQn\000"
 2019      6C61726D 
 2019      5F495251 
 2019      6E00
 2020              	.LASF85:
 2021 03dd 44465352 		.ascii	"DFSR\000"
 2021      00
 2022              	.LASF32:
 2023 03e2 54494D31 		.ascii	"TIM1_BRK_IRQn\000"
 2023      5F42524B 
 2023      5F495251 
 2023      6E00
 2024              	.LASF96:
 2025 03f0 44656C61 		.ascii	"DelayMs\000"
 2025      794D7300 
 2026              	.LASF105:
 2027 03f8 53797374 		.ascii	"SystemCoreClock\000"
 2027      656D436F 
 2027      7265436C 
 2027      6F636B00 
 2028              	.LASF84:
 2029 0408 48465352 		.ascii	"HFSR\000"
 2029      00
 2030              	.LASF103:
 2031 040d 2E2E2F33 		.ascii	"../3-ComProcessos/delay.c\000"
 2031      2D436F6D 
 2031      50726F63 
 2031      6573736F 
 2031      732F6465 
ARM GAS  /tmp/ccI6Ivjf.s 			page 71


 2032              	.LASF29:
 2033 0427 43414E31 		.ascii	"CAN1_RX1_IRQn\000"
 2033      5F525831 
 2033      5F495251 
 2033      6E00
 2034              	.LASF89:
 2035 0435 4D4D4652 		.ascii	"MMFR\000"
 2035      00
 2036              	.LASF66:
 2037 043a 52455345 		.ascii	"RESERVED0\000"
 2037      52564544 
 2037      3000
 2038              	.LASF20:
 2039 0444 444D4131 		.ascii	"DMA1_Channel2_IRQn\000"
 2039      5F436861 
 2039      6E6E656C 
 2039      325F4952 
 2039      516E00
 2040              	.LASF70:
 2041 0457 52455345 		.ascii	"RESERVED2\000"
 2041      52564544 
 2041      3200
 2042              	.LASF72:
 2043 0461 52455345 		.ascii	"RESERVED3\000"
 2043      52564544 
 2043      3300
 2044              	.LASF23:
 2045 046b 444D4131 		.ascii	"DMA1_Channel5_IRQn\000"
 2045      5F436861 
 2045      6E6E656C 
 2045      355F4952 
 2045      516E00
 2046              	.LASF75:
 2047 047e 52455345 		.ascii	"RESERVED5\000"
 2047      52564544 
 2047      3500
 2048              	.LASF60:
 2049 0488 6C6F6E67 		.ascii	"long unsigned int\000"
 2049      20756E73 
 2049      69676E65 
 2049      6420696E 
 2049      7400
 2050              	.LASF1:
 2051 049a 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2051      72794D61 
 2051      6E616765 
 2051      6D656E74 
 2051      5F495251 
 2052              	.LASF11:
 2053 04b0 5254435F 		.ascii	"RTC_IRQn\000"
 2053      4952516E 
 2053      00
 2054              	.LASF34:
 2055 04b9 54494D31 		.ascii	"TIM1_TRG_COM_IRQn\000"
 2055      5F545247 
 2055      5F434F4D 
 2055      5F495251 
ARM GAS  /tmp/ccI6Ivjf.s 			page 72


 2055      6E00
 2056              	.LASF59:
 2057 04cb 5F5F7569 		.ascii	"__uint32_t\000"
 2057      6E743332 
 2057      5F7400
 2058              	.LASF0:
 2059 04d6 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2059      61736B61 
 2059      626C6549 
 2059      6E745F49 
 2059      52516E00 
 2060              	.LASF9:
 2061 04ea 5056445F 		.ascii	"PVD_IRQn\000"
 2061      4952516E 
 2061      00
 2062              	.LASF98:
 2063 04f3 44656C61 		.ascii	"DelayInit\000"
 2063      79496E69 
 2063      7400
 2064              	.LASF46:
 2065 04fd 55534152 		.ascii	"USART2_IRQn\000"
 2065      54325F49 
 2065      52516E00 
 2066              	.LASF33:
 2067 0509 54494D31 		.ascii	"TIM1_UP_IRQn\000"
 2067      5F55505F 
 2067      4952516E 
 2067      00
 2068              	.LASF93:
 2069 0516 4C4F4144 		.ascii	"LOAD\000"
 2069      00
 2070              	.LASF25:
 2071 051b 444D4131 		.ascii	"DMA1_Channel7_IRQn\000"
 2071      5F436861 
 2071      6E6E656C 
 2071      375F4952 
 2071      516E00
 2072              	.LASF17:
 2073 052e 45585449 		.ascii	"EXTI3_IRQn\000"
 2073      335F4952 
 2073      516E00
 2074              	.LASF88:
 2075 0539 41465352 		.ascii	"AFSR\000"
 2075      00
 2076              	.LASF50:
 2077 053e 55534257 		.ascii	"USBWakeUp_IRQn\000"
 2077      616B6555 
 2077      705F4952 
 2077      516E00
 2078              	.LASF106:
 2079 054d 75735469 		.ascii	"usTicks\000"
 2079      636B7300 
 2080              	.LASF108:
 2081 0555 4E564943 		.ascii	"NVIC_SetPriority\000"
 2081      5F536574 
 2081      5072696F 
 2081      72697479 
ARM GAS  /tmp/ccI6Ivjf.s 			page 73


 2081      00
 2082              	.LASF40:
 2083 0566 49324331 		.ascii	"I2C1_ER_IRQn\000"
 2083      5F45525F 
 2083      4952516E 
 2083      00
 2084              	.LASF37:
 2085 0573 54494D33 		.ascii	"TIM3_IRQn\000"
 2085      5F495251 
 2085      6E00
 2086              	.LASF6:
 2087 057d 50656E64 		.ascii	"PendSV_IRQn\000"
 2087      53565F49 
 2087      52516E00 
 2088              	.LASF14:
 2089 0589 45585449 		.ascii	"EXTI0_IRQn\000"
 2089      305F4952 
 2089      516E00
 2090              	.LASF97:
 2091 0594 44656C61 		.ascii	"DelayUs\000"
 2091      79557300 
 2092              		.ident	"GCC: (GNU Arm Embedded Toolchain 10.3-2021.10) 10.3.1 20210824 (release)"
ARM GAS  /tmp/ccI6Ivjf.s 			page 74


DEFINED SYMBOLS
                            *ABS*:0000000000000000 delay.c
     /tmp/ccI6Ivjf.s:77     .text:0000000000000000 $t
     /tmp/ccI6Ivjf.s:83     .text:0000000000000000 DelayInit
     /tmp/ccI6Ivjf.s:185    .text:000000000000002c $d
     /tmp/ccI6Ivjf.s:191    .text:0000000000000038 $t
     /tmp/ccI6Ivjf.s:197    .text:0000000000000038 DelayUs
     /tmp/ccI6Ivjf.s:227    .text:0000000000000044 $d
     /tmp/ccI6Ivjf.s:231    .text:0000000000000048 $t
     /tmp/ccI6Ivjf.s:237    .text:0000000000000048 DelayMs
     /tmp/ccI6Ivjf.s:275    .bss:0000000000000000 $d
     /tmp/ccI6Ivjf.s:279    .bss:0000000000000000 usTicks

UNDEFINED SYMBOLS
SystemCoreClockUpdate
SystemCoreClock
