Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Mar 14 14:22:22 2023
| Host         : DESKTOP-55K0DUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Statemachine_timing_summary_routed.rpt -pb Statemachine_timing_summary_routed.pb -rpx Statemachine_timing_summary_routed.rpx -warn_on_violation
| Design       : Statemachine
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X
                            (input port)
  Destination:            Z2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 3.812ns (55.450%)  route 3.063ns (44.550%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  X (IN)
                         net (fo=0)                   0.000     0.000    X
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  X_IBUF_inst/O
                         net (fo=3, routed)           1.388     2.422    X_IBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     2.546 r  Z2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     4.220    Z2_OBUF
    V11                  OBUF (Prop_obuf_I_O)         2.654     6.875 r  Z2_OBUF_inst/O
                         net (fo=0)                   0.000     6.875    Z2
    V11                                                               r  Z2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Z1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.575ns  (logic 3.426ns (61.450%)  route 2.149ns (38.550%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  FSM_sequential_PS_reg[1]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  FSM_sequential_PS_reg[1]/Q
                         net (fo=4, routed)           0.482     0.960    State_out_OBUF[0]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.295     1.255 r  Z1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.667     2.922    Z1_OBUF
    V10                  OBUF (Prop_obuf_I_O)         2.653     5.575 r  Z1_OBUF_inst/O
                         net (fo=0)                   0.000     5.575    Z1
    V10                                                               r  Z1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            State_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.108ns  (logic 3.268ns (63.973%)  route 1.840ns (36.027%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  FSM_sequential_PS_reg[1]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FSM_sequential_PS_reg[1]/Q
                         net (fo=4, routed)           1.840     2.318    State_out_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         2.790     5.108 r  State_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.108    State_out[0]
    W6                                                                r  State_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            State_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.824ns  (logic 3.131ns (64.912%)  route 1.693ns (35.088%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=4, routed)           1.693     2.211    State_out_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         2.613     4.824 r  State_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.824    State_out[1]
    V6                                                                r  State_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X
                            (input port)
  Destination:            FSM_sequential_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.910ns  (logic 1.185ns (40.739%)  route 1.724ns (59.261%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  X (IN)
                         net (fo=0)                   0.000     0.000    X
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  X_IBUF_inst/O
                         net (fo=3, routed)           1.388     2.422    X_IBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.152     2.574 r  FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.336     2.910    NS[1]
    SLICE_X0Y7           FDRE                                         r  FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X
                            (input port)
  Destination:            FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.556ns  (logic 1.157ns (45.286%)  route 1.398ns (54.714%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  X (IN)
                         net (fo=0)                   0.000     0.000    X
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  X_IBUF_inst/O
                         net (fo=3, routed)           1.398     2.432    X_IBUF
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.124     2.556 r  FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     2.556    FSM_sequential_PS[0]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 f  FSM_sequential_PS_reg[0]/Q
                         net (fo=4, routed)           0.186     0.350    State_out_OBUF[1]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.045     0.395 r  FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    FSM_sequential_PS[0]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.207ns (40.640%)  route 0.302ns (59.360%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=4, routed)           0.186     0.350    State_out_OBUF[1]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.043     0.393 r  FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.116     0.509    NS[1]
    SLICE_X0Y7           FDRE                                         r  FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            State_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.294ns (78.304%)  route 0.359ns (21.696%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=4, routed)           0.359     0.523    State_out_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         1.130     1.653 r  State_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.653    State_out[1]
    V6                                                                r  State_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            State_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.336ns (75.953%)  route 0.423ns (24.047%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  FSM_sequential_PS_reg[1]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM_sequential_PS_reg[1]/Q
                         net (fo=4, routed)           0.423     0.571    State_out_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         1.188     1.760 r  State_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.760    State_out[0]
    W6                                                                r  State_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Z2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.380ns (72.959%)  route 0.511ns (27.041%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  FSM_sequential_PS_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_PS_reg[0]/Q
                         net (fo=4, routed)           0.186     0.350    State_out_OBUF[1]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  Z2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.325     0.720    Z2_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.171     1.892 r  Z2_OBUF_inst/O
                         net (fo=0)                   0.000     1.892    Z2
    V11                                                               r  Z2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Z1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.415ns (73.777%)  route 0.503ns (26.223%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  FSM_sequential_PS_reg[1]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.148     0.148 f  FSM_sequential_PS_reg[1]/Q
                         net (fo=4, routed)           0.171     0.319    State_out_OBUF[0]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.417 r  Z1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.332     0.749    Z1_OBUF
    V10                  OBUF (Prop_obuf_I_O)         1.169     1.918 r  Z1_OBUF_inst/O
                         net (fo=0)                   0.000     1.918    Z1
    V10                                                               r  Z1 (OUT)
  -------------------------------------------------------------------    -------------------





