TimeQuest Timing Analyzer report for DE0_NANO
Tue Mar 29 17:49:10 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 85C Model Metastability Summary
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 55. Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 61. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Propagation Delay
 75. Minimum Propagation Delay
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Slow 1200mV 0C Model Metastability Summary
 81. Fast 1200mV 0C Model Setup Summary
 82. Fast 1200mV 0C Model Hold Summary
 83. Fast 1200mV 0C Model Recovery Summary
 84. Fast 1200mV 0C Model Removal Summary
 85. Fast 1200mV 0C Model Minimum Pulse Width Summary
 86. Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 89. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 91. Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 97. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 99. Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Removal: 'CLOCK_50'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Propagation Delay
111. Minimum Propagation Delay
112. Output Enable Times
113. Minimum Output Enable Times
114. Output Disable Times
115. Minimum Output Disable Times
116. Fast 1200mV 0C Model Metastability Summary
117. Multicorner Timing Analysis Summary
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Propagation Delay
123. Minimum Propagation Delay
124. Board Trace Model Assignments
125. Input Transition Times
126. Signal Integrity Metrics (Slow 1200mv 0c Model)
127. Signal Integrity Metrics (Slow 1200mv 85c Model)
128. Signal Integrity Metrics (Fast 1200mv 0c Model)
129. Setup Transfers
130. Hold Transfers
131. Recovery Transfers
132. Removal Transfers
133. Report TCCS
134. Report RSKM
135. Unconstrained Paths
136. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE0_NANO                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;   6.3%      ;
;     Processor 4            ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; qbert_only/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Mar 29 17:48:54 2016 ;
; qbert_only/synthesis/submodules/qbert_only_cpu_cpu.sdc      ; OK     ; Tue Mar 29 17:48:55 2016 ;
; DE0_NANO.SDC                                                ; OK     ; Tue Mar 29 17:48:55 2016 ;
+-------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;        ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0  ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 78.41 MHz  ; 78.41 MHz       ; CLOCK_50                                                 ;      ;
; 135.39 MHz ; 135.39 MHz      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 178.32 MHz ; 178.32 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 211.06 MHz ; 211.06 MHz      ; altera_reserved_tck                                      ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -20.695 ; -206.295      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.968  ; -117.358      ;
; CLOCK_50                                                 ; 7.246   ; 0.000         ;
; altera_reserved_tck                                      ; 47.631  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.330 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
; altera_reserved_tck                                      ; 0.358 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.501 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.975 ; -128.013      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.349 ; -4.698        ;
; CLOCK_50                                                 ; 16.009 ; 0.000         ;
; altera_reserved_tck                                      ; 48.313 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.885 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.927 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.265 ; 0.000         ;
; CLOCK_50                                                 ; 3.284 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.747  ; 0.000         ;
; CLOCK_50                                                 ; 9.485  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.904 ; 0.000         ;
; altera_reserved_tck                                      ; 49.538 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                       ; To Node                                                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -20.695 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.528     ; 19.728     ;
; -20.692 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.528     ; 19.725     ;
; -20.561 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 19.619     ;
; -20.513 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.528     ; 19.546     ;
; -20.510 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.528     ; 19.543     ;
; -20.404 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.528     ; 19.437     ;
; -20.379 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 19.437     ;
; -20.363 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.520     ; 19.404     ;
; -20.349 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 19.386     ;
; -20.211 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 19.269     ;
; -20.190 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 19.228     ;
; -20.181 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.520     ; 19.222     ;
; -20.136 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 19.173     ;
; -19.977 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 19.015     ;
; -19.854 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 18.891     ;
; -19.695 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 18.733     ;
; -19.633 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 18.677     ;
; -19.619 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.534     ; 18.646     ;
; -19.616 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.534     ; 18.643     ;
; -19.578 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.521     ; 18.618     ;
; -19.574 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 18.618     ;
; -19.485 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.509     ; 18.537     ;
; -19.485 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 18.521     ;
; -19.426 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 18.462     ;
; -19.358 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.521     ; 18.398     ;
; -19.338 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.500     ; 18.399     ;
; -19.289 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 18.325     ;
; -19.287 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 18.322     ;
; -19.279 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.500     ; 18.340     ;
; -19.230 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 18.266     ;
; -19.173 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.521     ; 18.213     ;
; -18.843 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.530     ; 17.874     ;
; -18.684 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.529     ; 17.716     ;
; -18.572 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.900     ; 17.233     ;
; -18.569 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.900     ; 17.230     ;
; -18.438 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.875     ; 17.124     ;
; -18.320 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 17.364     ;
; -18.240 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.892     ; 16.909     ;
; -18.172 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 17.208     ;
; -18.025 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.500     ; 17.086     ;
; -17.976 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 17.012     ;
; -17.854 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.887     ; 16.528     ;
; -17.248 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.883     ; 15.926     ;
; -17.212 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.896     ; 15.877     ;
; -17.100 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.891     ; 15.770     ;
; -17.053 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.895     ; 15.719     ;
; -16.953 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.866     ; 15.648     ;
; -16.904 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.891     ; 15.574     ;
; -16.721 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.932     ; 15.350     ;
; -16.718 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.932     ; 15.347     ;
; -16.587 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.907     ; 15.241     ;
; -16.462 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.887     ; 15.136     ;
; -16.389 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.924     ; 15.026     ;
; -15.959 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.928     ; 14.592     ;
; -15.800 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.927     ; 14.434     ;
; -15.567 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.883     ; 14.245     ;
; -15.419 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.891     ; 14.089     ;
; -15.272 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.866     ; 13.967     ;
; -15.223 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.891     ; 13.893     ;
; -15.126 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.932     ; 13.755     ;
; -15.123 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.932     ; 13.752     ;
; -14.992 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.907     ; 13.646     ;
; -14.794 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.924     ; 13.431     ;
; -14.362 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.928     ; 12.995     ;
; -14.352 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.878     ; 13.035     ;
; -14.204 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.886     ; 12.879     ;
; -14.203 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.927     ; 12.837     ;
; -14.190 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 12.869     ;
; -14.057 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 12.757     ;
; -14.008 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.886     ; 12.683     ;
; -13.484 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.932     ; 12.113     ;
; -13.481 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.932     ; 12.110     ;
; -13.350 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.907     ; 12.004     ;
; -13.152 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.924     ; 11.789     ;
; -12.674 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.928     ; 11.307     ;
; -12.670 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 11.349     ;
; -12.515 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.927     ; 11.149     ;
; -12.293 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.878     ; 10.976     ;
; -12.145 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.886     ; 10.820     ;
; -12.096 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.932     ; 10.725     ;
; -12.093 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.932     ; 10.722     ;
; -11.998 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 10.698     ;
; -11.962 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.907     ; 10.616     ;
; -11.949 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.886     ; 10.624     ;
; -11.764 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.924     ; 10.401     ;
; -11.288 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.928     ; 9.921      ;
; -11.129 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.927     ; 9.763      ;
; -10.937 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.900     ; 9.598      ;
; -10.472 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.896     ; 9.137      ;
; -10.324 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.904     ; 8.981      ;
; -10.177 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 8.859      ;
; -10.128 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.904     ; 8.785      ;
; -9.992  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.895     ; 8.658      ;
; -9.989  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.895     ; 8.655      ;
; -9.858  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 8.549      ;
; -9.660  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.887     ; 8.334      ;
; -9.281  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.891     ; 7.951      ;
; -9.122  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.890     ; 7.793      ;
; -8.987  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.525     ; 8.023      ;
; -8.635  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[0]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.895     ; 7.301      ;
+---------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.968 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.277      ;
; -2.968 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.277      ;
; -2.905 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.850     ; 2.224      ;
; -2.905 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.850     ; 2.224      ;
; -2.808 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.117      ;
; -2.808 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.117      ;
; -2.808 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.117      ;
; -2.808 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.117      ;
; -2.808 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.117      ;
; -2.808 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.117      ;
; -2.808 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.117      ;
; -2.808 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.117      ;
; -2.808 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.860     ; 2.117      ;
; -2.671 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.977      ;
; -2.671 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.977      ;
; -2.671 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.977      ;
; -2.671 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.977      ;
; -2.671 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.977      ;
; -2.670 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.976      ;
; -2.670 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.976      ;
; -2.670 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.976      ;
; -2.670 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.976      ;
; -2.670 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.976      ;
; -2.670 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.976      ;
; -2.670 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.976      ;
; -2.670 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.976      ;
; -2.605 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.239      ;
; -2.605 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.239      ;
; -2.605 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.239      ;
; -2.567 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.856     ; 1.880      ;
; -2.558 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.192      ;
; -2.558 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.192      ;
; -2.528 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.856     ; 1.841      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; -2.509 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 1.815      ;
; 2.018  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.611      ;
; 2.018  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.611      ;
; 2.025  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.604      ;
; 2.025  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.604      ;
; 2.069  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.570      ;
; 2.069  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.570      ;
; 2.076  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.563      ;
; 2.076  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.563      ;
; 2.078  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.551      ;
; 2.078  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.551      ;
; 2.129  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.510      ;
; 2.129  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.510      ;
; 2.215  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.414      ;
; 2.215  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.414      ;
; 2.266  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.373      ;
; 2.266  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.373      ;
; 2.287  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.342      ;
; 2.287  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.342      ;
; 2.313  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.313      ;
; 2.313  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.313      ;
; 2.313  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.313      ;
; 2.313  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.313      ;
; 2.313  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.313      ;
; 2.320  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.306      ;
; 2.320  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.306      ;
; 2.320  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.306      ;
; 2.320  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.306      ;
; 2.320  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.306      ;
; 2.338  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.301      ;
; 2.338  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.301      ;
; 2.351  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.282      ;
; 2.354  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.275      ;
; 2.354  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.316     ; 5.275      ;
; 2.358  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.275      ;
; 2.373  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.253      ;
; 2.373  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.253      ;
; 2.373  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.253      ;
; 2.373  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.253      ;
; 2.373  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.319     ; 5.253      ;
; 2.391  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.563      ;
; 2.391  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.563      ;
; 2.391  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.563      ;
; 2.398  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.556      ;
; 2.398  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.556      ;
; 2.398  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.556      ;
; 2.405  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.234      ;
; 2.405  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.306     ; 5.234      ;
; 2.411  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.222      ;
; 2.434  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mWR           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.199      ;
; 2.441  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mWR           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 5.192      ;
; 2.443  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.511      ;
; 2.443  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.511      ;
; 2.449  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.505      ;
; 2.449  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.505      ;
; 2.451  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.503      ;
; 2.451  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.991     ; 5.503      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.246 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.688     ;
; 7.247 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.687     ;
; 7.251 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 12.681     ;
; 7.252 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 12.680     ;
; 7.464 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.470     ;
; 7.465 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.469     ;
; 7.571 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 12.361     ;
; 7.572 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 12.360     ;
; 7.584 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.350     ;
; 7.585 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 12.349     ;
; 7.589 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.346     ;
; 7.590 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.345     ;
; 7.732 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.203     ;
; 7.733 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.202     ;
; 7.753 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.182     ;
; 7.754 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.181     ;
; 7.929 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[11]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.006     ;
; 7.930 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[11]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.005     ;
; 8.346 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[10]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 11.589     ;
; 8.347 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[10]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 11.588     ;
; 8.701 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[6]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.231     ;
; 8.702 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[6]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.230     ;
; 8.801 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[5]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.131     ;
; 8.802 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[5]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.130     ;
; 8.949 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[4]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.986     ;
; 8.950 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[4]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.985     ;
; 9.181 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 11.100     ;
; 9.186 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 11.093     ;
; 9.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 11.090     ;
; 9.192 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.247      ; 11.083     ;
; 9.246 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.240      ; 11.022     ;
; 9.251 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.238      ; 11.015     ;
; 9.399 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 10.882     ;
; 9.405 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 10.872     ;
; 9.464 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.240      ; 10.804     ;
; 9.477 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 10.781     ;
; 9.490 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.228      ; 10.766     ;
; 9.499 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.236      ; 10.765     ;
; 9.500 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 10.780     ;
; 9.504 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 10.758     ;
; 9.505 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.773     ;
; 9.506 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 10.773     ;
; 9.512 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.247      ; 10.763     ;
; 9.515 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 10.767     ;
; 9.519 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 10.762     ;
; 9.520 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 10.759     ;
; 9.520 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 10.760     ;
; 9.524 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 10.758     ;
; 9.525 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 10.752     ;
; 9.525 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 10.752     ;
; 9.530 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.748     ;
; 9.540 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.255      ; 10.743     ;
; 9.545 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 10.736     ;
; 9.571 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.238      ; 10.695     ;
; 9.573 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.353     ;
; 9.574 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.352     ;
; 9.584 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.240      ; 10.684     ;
; 9.589 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 10.680     ;
; 9.597 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.329     ;
; 9.598 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.328     ;
; 9.614 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 10.640     ;
; 9.625 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 10.627     ;
; 9.667 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 10.615     ;
; 9.673 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.605     ;
; 9.676 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 10.582     ;
; 9.688 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.221     ;
; 9.688 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 10.594     ;
; 9.691 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 10.218     ;
; 9.693 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.214     ;
; 9.694 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.584     ;
; 9.696 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.211     ;
; 9.707 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[3]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.225     ;
; 9.708 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[3]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.224     ;
; 9.717 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.236      ; 10.547     ;
; 9.718 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 10.562     ;
; 9.732 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 10.537     ;
; 9.733 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 10.549     ;
; 9.738 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 10.541     ;
; 9.753 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.241      ; 10.516     ;
; 9.758 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.255      ; 10.525     ;
; 9.773 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.228      ; 10.483     ;
; 9.774 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 10.488     ;
; 9.780 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a27~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 10.480     ;
; 9.780 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 10.480     ;
; 9.782 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.231      ; 10.477     ;
; 9.785 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a27~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 10.473     ;
; 9.813 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 10.441     ;
; 9.815 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 10.443     ;
; 9.824 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 10.438     ;
; 9.825 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.250      ; 10.453     ;
; 9.834 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.237      ; 10.431     ;
; 9.837 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.236      ; 10.427     ;
; 9.838 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 10.442     ;
; 9.840 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 10.440     ;
; 9.843 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 10.438     ;
; 9.845 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a0~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.256      ; 10.439     ;
; 9.845 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 10.432     ;
; 9.850 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a0~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 10.432     ;
; 9.853 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 10.429     ;
; 9.858 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.255      ; 10.425     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 2.568      ;
; 47.645 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.546      ;
; 47.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 2.549      ;
; 47.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.452      ;
; 47.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.360      ;
; 47.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.355      ;
; 47.912 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.288      ;
; 47.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.266      ;
; 47.970 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.220      ;
; 48.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 2.199      ;
; 48.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.094      ;
; 48.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.060      ;
; 48.198 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.007      ;
; 48.220 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.971      ;
; 48.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.931      ;
; 48.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 1.842      ;
; 48.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 1.663      ;
; 49.180 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.007      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.338      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.338      ;
; 95.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.058      ;
; 95.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.054      ;
; 95.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.969      ;
; 95.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.969      ;
; 96.016 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.904      ;
; 96.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.873      ;
; 96.099 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.828      ;
; 96.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.829      ;
; 96.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.829      ;
; 96.110 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.809      ;
; 96.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.791      ;
; 96.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.791      ;
; 96.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.791      ;
; 96.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.791      ;
; 96.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.758      ;
; 96.168 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.751      ;
; 96.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.748      ;
; 96.172 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.747      ;
; 96.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.696      ;
; 96.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.655      ;
; 96.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.666      ;
; 96.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.666      ;
; 96.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.666      ;
; 96.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.666      ;
; 96.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.666      ;
; 96.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.666      ;
; 96.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.666      ;
; 96.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.643      ;
; 96.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.643      ;
; 96.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.643      ;
; 96.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.643      ;
; 96.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.643      ;
; 96.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.646      ;
; 96.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.646      ;
; 96.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.646      ;
; 96.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.646      ;
; 96.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.646      ;
; 96.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.624      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.624      ;
; 96.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.589      ;
; 96.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.573      ;
; 96.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.579      ;
; 96.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.566      ;
; 96.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.563      ;
; 96.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.562      ;
; 96.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.528      ;
; 96.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.521      ;
; 96.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.518      ;
; 96.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.517      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.499      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.480      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.491      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.491      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.491      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.491      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.491      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.491      ;
; 96.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.491      ;
; 96.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.471      ;
; 96.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.471      ;
; 96.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.471      ;
; 96.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.471      ;
; 96.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.471      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.458      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.458      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.458      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.458      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.458      ;
; 96.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.446      ;
; 96.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.446      ;
; 96.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.446      ;
; 96.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.446      ;
; 96.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.446      ;
; 96.477 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.439      ;
; 96.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.444      ;
; 96.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.444      ;
; 96.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.444      ;
; 96.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.444      ;
; 96.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.444      ;
; 96.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.451      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.330 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.895      ;
; 0.332 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.899      ;
; 0.341 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.908      ;
; 0.349 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.916      ;
; 0.350 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.917      ;
; 0.357 ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                                           ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                                      ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                                      ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|reg_readdata[10]                                                                                                                                                                                                                                                                                    ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|reg_readdata[10]                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                         ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                      ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                            ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                  ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_avalon_reg:the_qbert_only_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_avalon_reg:the_qbert_only_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                      ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                    ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.593      ;
; 0.360 ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                                           ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                   ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:qbert_move_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:qbert_move_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                         ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.365 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|sync2_udr                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.599      ;
; 0.366 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.600      ;
; 0.370 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.589      ;
; 0.370 ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                          ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.589      ;
; 0.371 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|waitrequest                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[21]                                                                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[5]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.940      ;
; 0.373 ; LT_SPI:Surf|SPI_data[5]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[6]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LT_SPI:Surf|SPI_data[4]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[5]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LT_SPI:Surf|SPI_data[1]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[2]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LT_SPI:Surf|SPI_CS0                                                                                                                                                                                                                                                                                                                                  ; LT_SPI:Surf|SPI_CS                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[22]                                                                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[6]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; LT_SPI:Surf|SPI_data[3]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[4]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LT_SPI:Surf|SPI_data[0]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[1]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[20]                                                                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[4]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                          ; qbert_only:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                          ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.357 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.370 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.590      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                           ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                            ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                            ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                            ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.380 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.384 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.603      ;
; 0.388 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.608      ;
; 0.390 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.610      ;
; 0.391 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.394 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.614      ;
; 0.395 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.397 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.617      ;
; 0.403 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.907      ;
; 0.403 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.623      ;
; 0.405 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.625      ;
; 0.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.408 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.912      ;
; 0.413 ; sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.958      ;
; 0.414 ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.959      ;
; 0.420 ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.977      ;
; 0.427 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.931      ;
; 0.428 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.647      ;
; 0.431 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.650      ;
; 0.432 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.934      ;
; 0.439 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.943      ;
; 0.440 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.659      ;
; 0.452 ; sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.997      ;
; 0.473 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.693      ;
; 0.478 ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.478 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                            ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.700      ;
; 0.480 ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                            ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                            ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.699      ;
; 0.481 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                           ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.699      ;
; 0.481 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.699      ;
; 0.481 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
; 0.493 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.713      ;
; 0.495 ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.714      ;
; 0.498 ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.717      ;
; 0.498 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.716      ;
; 0.507 ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.726      ;
; 0.513 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.733      ;
; 0.514 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.071      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.367 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.600      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.589      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.603      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.390 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.609      ;
; 0.393 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[3]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[5]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.397 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.620      ;
; 0.403 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[7]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.622      ;
; 0.416 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.635      ;
; 0.467 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.700      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.487 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.488 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.499 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.499 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[2]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[33]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.735      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.732      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.732      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[31]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.734      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.738      ;
; 0.524 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.531 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.749      ;
; 0.532 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.749      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[32]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.756      ;
; 0.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.759      ;
; 0.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.761      ;
; 0.546 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.764      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.774      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.779      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.773      ;
; 0.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.782      ;
; 0.564 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.782      ;
; 0.567 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.785      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[37]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[11]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[4]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.791      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.501 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd                                             ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.735      ;
; 0.529 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.763      ;
; 0.529 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.763      ;
; 0.530 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.764      ;
; 0.531 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.765      ;
; 0.556 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.788      ;
; 0.557 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.789      ;
; 0.558 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.790      ;
; 0.558 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.790      ;
; 0.569 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.578 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.581 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.601 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.635 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_green[6]                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.216      ;
; 0.635 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.216      ;
; 0.688 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.920      ;
; 0.726 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[2] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 0.592      ;
; 0.726 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.622      ;
; 0.789 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.021      ;
; 0.807 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.010      ;
; 0.809 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.012      ;
; 0.817 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[7]                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.434      ;
; 0.818 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.435      ;
; 0.829 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.725      ;
; 0.832 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.064      ;
; 0.834 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 0.700      ;
; 0.845 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.078      ;
; 0.846 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.079      ;
; 0.848 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.080      ;
; 0.853 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.072      ;
; 0.858 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.860 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[3] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.095      ;
; 0.863 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.083      ;
; 0.868 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit         ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[3] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 0.735      ;
; 0.870 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.089      ;
; 0.870 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.089      ;
; 0.877 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.109      ;
; 0.878 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[4] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.315     ; 0.720      ;
; 0.878 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10]                                       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.097      ;
; 0.922 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[5]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.160      ;
; 0.924 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.165      ;
; 0.951 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.183      ;
; 0.953 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.185      ;
; 0.955 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.958 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[4] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.176      ;
; 0.958 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.963 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.182      ;
; 0.963 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.195      ;
; 0.965 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.184      ;
; 0.972 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.975 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.207      ;
; 0.975 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.207      ;
; 0.977 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.209      ;
; 0.980 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.199      ;
; 0.980 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.199      ;
; 0.982 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.201      ;
; 0.982 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.201      ;
; 0.983 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_green[6]                                   ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 1.252      ;
; 0.989 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.221      ;
; 0.990 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 1.259      ;
; 0.992 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 1.261      ;
; 0.992 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.224      ;
; 0.993 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 1.262      ;
; 0.993 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.889      ;
; 1.019 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.251      ;
; 1.053 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.285      ;
; 1.055 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.287      ;
; 1.063 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.295      ;
; 1.065 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.297      ;
; 1.068 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.070 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.289      ;
; 1.071 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.303      ;
; 1.073 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.305      ;
; 1.073 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.305      ;
; 1.075 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.307      ;
; 1.076 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.313     ; 0.920      ;
; 1.077 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.649      ;
; 1.077 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.296      ;
; 1.082 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.301      ;
; 1.084 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.303      ;
; 1.087 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.319      ;
; 1.089 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.321      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.975 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.858     ; 1.678      ;
; -2.975 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.858     ; 1.678      ;
; -2.975 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.858     ; 1.678      ;
; -2.975 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.858     ; 1.678      ;
; -2.975 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.858     ; 1.678      ;
; -2.975 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.858     ; 1.678      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.775 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 1.475      ;
; -2.658 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.519     ; 1.700      ;
; -2.652 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 1.678      ;
; -2.652 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 1.678      ;
; -2.652 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 1.678      ;
; -2.652 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 1.678      ;
; -2.652 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 1.678      ;
; -2.652 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 1.678      ;
; -2.652 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 1.678      ;
; -2.652 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 1.678      ;
; -2.652 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.535     ; 1.678      ;
; -2.646 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.508     ; 1.699      ;
; -2.638 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.514     ; 1.685      ;
; -2.638 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.514     ; 1.685      ;
; -2.638 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.514     ; 1.685      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
; -2.621 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.483     ; 1.699      ;
+--------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.349 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.864     ; 1.654      ;
; -2.349 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.864     ; 1.654      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.561  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.260      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.608  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.213      ;
; 2.621  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.055     ; 5.302      ;
; 2.668  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.055     ; 5.255      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.747  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.058     ; 5.074      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.299     ; 4.891      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.299     ; 4.891      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.299     ; 4.891      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.299     ; 4.891      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.301     ; 4.889      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.301     ; 4.889      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.890      ;
; 2.755  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.301     ; 4.889      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.303     ; 4.886      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.303     ; 4.886      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.303     ; 4.886      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.323     ; 4.866      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.323     ; 4.866      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 4.877      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 4.877      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 4.877      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 4.877      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 4.877      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.312     ; 4.877      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.300     ; 4.889      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.313     ; 4.876      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.303     ; 4.886      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.303     ; 4.886      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.863      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.863      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.863      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.863      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.863      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.863      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.863      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.863      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.863      ;
; 2.756  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.326     ; 4.863      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.009 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.127      ;
; 16.009 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.127      ;
; 16.009 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.127      ;
; 16.009 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.127      ;
; 16.009 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.127      ;
; 16.009 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.127      ;
; 16.009 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.127      ;
; 16.009 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.127      ;
; 16.157 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.763      ;
; 16.157 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[10]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.763      ;
; 16.157 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.763      ;
; 16.157 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.763      ;
; 16.157 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.763      ;
; 16.157 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.763      ;
; 16.157 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.763      ;
; 16.157 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.763      ;
; 16.157 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.763      ;
; 16.157 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_aligning_data                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.766      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.766      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_waiting_for_data                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.764      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.764      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.764      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.764      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_valid                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.766      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.762      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.762      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.762      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[29]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[28]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[27]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.762      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[23]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.762      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.766      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|i_read                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.766      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:qbert_move_0_avalon_translator|wait_latency_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:qbert_move_0_avalon_translator|wait_latency_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|read_latency_shift_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:qbert_move_0_avalon_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.765      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_logic_op[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.767      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_logic_op[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.767      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_br                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.766      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_src2_use_imm                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.766      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_wr_dst_reg                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_ld                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_ld_signed                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 3.763      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_force_src2_zero                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.761      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_dst_regnum[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_dst_regnum[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_dst_regnum[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_dst_regnum[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_dst_regnum[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_exception                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.760      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_retaddr                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.761      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[17]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[23]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[22]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[16]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[28]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[27]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[26]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[25]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[24]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_jmp_direct                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.766      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.766      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[9]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[10]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[11]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
; 16.158 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[12]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.768      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.877      ;
; 48.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.877      ;
; 48.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.410      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.436      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.436      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.436      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.403      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.403      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.403      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.403      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.403      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.403      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.403      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.213      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.213      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.211      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.139      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.139      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.139      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.139      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.116      ;
; 97.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.944      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 97.993 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.943      ;
; 98.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.909      ;
; 98.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.909      ;
; 98.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.909      ;
; 98.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.909      ;
; 98.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.909      ;
; 98.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.917      ;
; 98.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.917      ;
; 98.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.917      ;
; 98.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.917      ;
; 98.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.917      ;
; 98.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.917      ;
; 98.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.917      ;
; 98.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.917      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.877      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.628      ;
; 98.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.622      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.231      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.231      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.231      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.885  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 1.264  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.482      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.290  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.511      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.734      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.734      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.751      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.751      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.751      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.751      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.751      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.751      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.751      ;
; 1.516  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.751      ;
; 1.531  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.754      ;
; 1.531  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.754      ;
; 1.531  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.754      ;
; 1.531  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.754      ;
; 1.531  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.754      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.782      ;
; 1.564  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.793      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.964      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.954      ;
; 1.838  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.064      ;
; 1.838  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.064      ;
; 1.841  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.069      ;
; 2.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.250      ;
; 2.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.250      ;
; 2.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.250      ;
; 2.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.250      ;
; 2.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.250      ;
; 2.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.250      ;
; 2.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.250      ;
; 2.047  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.274      ;
; 2.047  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.274      ;
; 2.047  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.274      ;
; 50.766 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.321      ; 1.264      ;
; 51.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.318      ; 1.734      ;
; 51.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.318      ; 1.734      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.927 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 0.927 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 0.927 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 0.927 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 0.927 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 0.927 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 0.927 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 0.927 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 0.927 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 0.927 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 1.245 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 1.515      ;
; 1.245 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 1.515      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.737      ;
; 1.541 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.780      ;
; 1.541 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.780      ;
; 1.541 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.780      ;
; 1.541 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.780      ;
; 1.541 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.780      ;
; 1.541 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.780      ;
; 1.541 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.780      ;
; 1.541 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.780      ;
; 4.861 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.286      ;
; 4.861 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.286      ;
; 4.864 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.289      ;
; 4.864 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.289      ;
; 4.976 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.401      ;
; 4.976 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.401      ;
; 5.100 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.525      ;
; 5.100 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.525      ;
; 5.108 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.533      ;
; 5.108 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.533      ;
; 5.109 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.534      ;
; 5.109 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.534      ;
; 5.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.580      ;
; 5.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 3.580      ;
; 5.156 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 3.923      ;
; 5.156 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 3.923      ;
; 5.172 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 3.939      ;
; 5.172 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 3.939      ;
; 5.172 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 3.939      ;
; 5.376 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 4.143      ;
; 5.376 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 4.143      ;
; 5.378 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 4.145      ;
; 5.378 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 4.145      ;
; 5.392 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 4.159      ;
; 5.392 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 4.159      ;
; 5.392 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 4.159      ;
; 5.394 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 4.161      ;
; 5.394 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 4.161      ;
; 5.394 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.490     ; 4.161      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 3.934      ;
; 5.495 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.814     ; 3.938      ;
; 5.496 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.927      ;
; 5.496 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.927      ;
; 5.496 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.927      ;
; 5.496 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.927      ;
; 5.496 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 3.927      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.265 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.961     ; 1.550      ;
; 2.282 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.992     ; 1.536      ;
; 2.282 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.992     ; 1.536      ;
; 2.282 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.992     ; 1.536      ;
; 2.290 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.986     ; 1.550      ;
; 2.298 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.998     ; 1.546      ;
; 2.298 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.015     ; 1.529      ;
; 2.298 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.015     ; 1.529      ;
; 2.298 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.015     ; 1.529      ;
; 2.298 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.015     ; 1.529      ;
; 2.298 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.015     ; 1.529      ;
; 2.298 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.015     ; 1.529      ;
; 2.298 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.015     ; 1.529      ;
; 2.298 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.015     ; 1.529      ;
; 2.298 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.015     ; 1.529      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.423 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.354     ; 1.315      ;
; 2.634 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.351     ; 1.529      ;
; 2.634 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.351     ; 1.529      ;
; 2.634 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.351     ; 1.529      ;
; 2.634 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.351     ; 1.529      ;
; 2.634 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.351     ; 1.529      ;
; 2.634 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.351     ; 1.529      ;
+-------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[24]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[22]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[23]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[27]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[25]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[26]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[31]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[28]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[29]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.284 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[30]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[23]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[22]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.285 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.540      ;
; 3.286 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_control_rd_data[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_alu_sub                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.539      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_invert_arith_src_msb    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.539      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_br_uncond          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.539      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_br_cmp             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.539      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_logic              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.536      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_shift_rot          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.536      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_shift_rot_right    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.536      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_shift_logical      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.536      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_rot_right          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.536      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_src_imm5_shift_rot ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.536      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_wrctl_inst         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.539      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_rd_ctl_reg         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.539      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_status_reg_pie          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|hbreak_enabled            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_break              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.536      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[16]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.542      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.542      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.542      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.542      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.542      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.542      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.542      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.542      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.542      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_ienable_reg[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_bstatus_reg             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_control_rd_data[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.542      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_estatus_reg             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_new_inst                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.539      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.287 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.543      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.539      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.539      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.532      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.532      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.536      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.536      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.532      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.536      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.536      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.536      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.532      ;
; 3.296 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.536      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                     ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                              ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                             ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                             ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|PM_STOP                                                                                                                                            ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Read                                                                                                                                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                 ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                          ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                      ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                      ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                      ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                      ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                      ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                      ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                       ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                       ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[4]                                                                                                                                              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]             ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                                          ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                      ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                      ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_b_module:qbert_only_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_a_module:qbert_only_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                                          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a21~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_b_module:qbert_only_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_b_module:qbert_only_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_b_module:qbert_only_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                             ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a4~porta_bytena_reg0                                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a9~porta_bytena_reg0                                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                                                                                                                      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                                                                           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_a_module:qbert_only_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_a_module:qbert_only_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_a_module:qbert_only_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                             ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                                                         ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[0]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[1]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[2]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[3]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[4]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[5]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[6]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[7]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[8]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[9]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[0]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[1]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[2]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[3]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[4]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[5]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[6]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[7]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[8]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[9]              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[0] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[2] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[3] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[4] ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[1]                                       ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[3]                                       ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[5]                                       ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4]                                       ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[7]                                       ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[0]                                       ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[1]                                       ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[5]                                       ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[7]                                       ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10]                                       ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ;
; 14.911 ; 15.127       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[4]                                        ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[10]             ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche        ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau             ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_blue[5]                                    ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_green[6]                                   ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ;
; 14.913 ; 15.129       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[5]                                     ;
; 14.915 ; 15.131       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd                                             ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD                                             ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0]                                       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[0]                                       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1]                                       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2]                                       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3]                                       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6]                                       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2]                                       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3]                                       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4]                                       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[6]                                       ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ;
; 14.918 ; 15.134       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[7]                                     ;
; 14.920 ; 15.136       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2]                                       ;
; 14.920 ; 15.136       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4]                                       ;
; 14.920 ; 15.136       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7]                                       ;
; 14.920 ; 15.136       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete               ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD                                             ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[1] ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite       ;
; 14.921 ; 15.137       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit         ;
; 14.980 ; 15.164       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD                                             ;
; 14.980 ; 15.164       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[1] ;
; 14.980 ; 15.164       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ;
; 14.980 ; 15.164       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite       ;
; 14.980 ; 15.164       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit         ;
; 14.981 ; 15.165       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete               ;
; 14.982 ; 15.166       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd                                             ;
; 14.982 ; 15.166       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD                                             ;
; 14.982 ; 15.166       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0]                                       ;
; 14.982 ; 15.166       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2]                                       ;
; 14.982 ; 15.166       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4]                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.538 ; 49.754       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                  ;
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ;
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                           ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                          ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                               ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                           ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                              ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[14]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 1.841  ; 2.387  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.841  ; 2.387  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.492  ; 2.022  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.535  ; 2.049  ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; -0.113 ; 0.076  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.113 ; 0.076  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.050  ; 0.285  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.048 ; 0.117  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.116 ; 0.052  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.324 ; -0.090 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.050  ; 0.285  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 4.378  ; 4.951  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.378  ; 4.951  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.253  ; 2.538  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.466  ; 6.756  ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.120 ; -1.630 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.341 ; -1.845 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.120 ; -1.630 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.164 ; -1.656 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.411  ; 0.229  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.411  ; 0.229  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.613  ; 0.388  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.350  ; 0.191  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.414  ; 0.252  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.613  ; 0.388  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.254  ; 0.028  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -3.643 ; -4.201 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -3.643 ; -4.201 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.213  ; 0.994  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.064 ; -1.278 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.726  ; 5.698  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.726  ; 5.698  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.681  ; 8.479  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.579  ; 6.558  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 7.075  ; 7.005  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.972  ; 6.939  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.872  ; 6.868  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 6.883  ; 6.890  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 8.362  ; 8.129  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.618  ; 6.681  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.681  ; 8.479  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 6.917  ; 6.575  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.074  ; 5.001  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.836  ; 4.801  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.923  ; 4.873  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.189  ; 5.117  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.919  ; 4.866  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.959  ; 4.899  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.917  ; 6.575  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 6.939  ; 6.648  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.693  ; 4.662  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.939  ; 6.648  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.690  ; 4.679  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.351  ; 5.263  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.734  ; 4.710  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.303  ; 5.249  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.940  ; 4.898  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 5.221  ; 5.213  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.146  ; 5.076  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.709  ; 4.649  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.942  ; 4.915  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.898  ; 4.832  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 5.146  ; 5.076  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.894  ; 4.855  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.316  ; 4.289  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.695  ; 4.662  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.312  ; 4.282  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.676  ; 4.641  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.431  ; 4.450  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.144  ; 4.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.016  ; 3.965  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.259  ; 4.237  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.745  ; 3.690  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.431  ; 4.450  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.068  ; 4.048  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.796  ; 3.727  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.809  ; 3.764  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.151  ; 4.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.138  ; 4.123  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.991  ; 3.930  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.872  ; 3.850  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.286  ; 4.258  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.048  ; 4.000  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.774  ; 3.716  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.048  ; 4.000  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.592  ; 4.576  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.989  ; 3.914  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 6.173  ; 5.867  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.372  ; 7.416  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.372  ; 7.416  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 7.138  ; 7.080  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.658  ; 5.592  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.777  ; 5.749  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.139  ; 6.127  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.622  ; 6.574  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.436  ; 6.384  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.573  ; 5.548  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.534  ; 6.506  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.829  ; 5.775  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.921  ; 6.874  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.847  ; 5.873  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.066  ; 6.003  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.363  ; 6.315  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.593  ; 6.478  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.302  ; 6.176  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.806  ; 3.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.733  ; 3.686  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.806  ; 3.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.793  ; 4.754  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.248  ; 5.307  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.053 ; 11.592 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.533  ; 5.504  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.533  ; 5.504  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 6.354  ; 6.329  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.354  ; 6.329  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.830  ; 6.759  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.731  ; 6.696  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.635  ; 6.628  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 6.648  ; 6.652  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 8.144  ; 7.907  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.389  ; 6.446  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.450  ; 8.242  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 4.282  ; 4.245  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.516  ; 4.443  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.282  ; 4.245  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.370  ; 4.319  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.623  ; 4.550  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.366  ; 4.312  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.405  ; 4.344  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.360  ; 6.018  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.145  ; 4.114  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.148  ; 4.114  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.385  ; 6.090  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.145  ; 4.130  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.779  ; 4.691  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.186  ; 4.159  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.736  ; 4.681  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.387  ; 4.343  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.655  ; 4.643  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.782  ; 3.749  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.162  ; 4.101  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.385  ; 4.356  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.345  ; 4.277  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.582  ; 4.512  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.340  ; 4.299  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.785  ; 3.755  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.150  ; 4.114  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.782  ; 3.749  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.134  ; 4.097  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.533 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.462 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.237  ; 3.181  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.623  ; 3.601  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.497  ; 3.445  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.731  ; 3.706  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.237  ; 3.181  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.896  ; 3.911  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.547  ; 3.524  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.286  ; 3.216  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.298  ; 3.251  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.624  ; 3.596  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.618  ; 3.601  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.476  ; 3.414  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.363  ; 3.338  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.755  ; 3.725  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.265  ; 3.206  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.265  ; 3.206  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.528  ; 3.478  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.053  ; 4.035  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.471  ; 3.396  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.649  ; 5.340  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.495  ; 4.430  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.896  ; 5.908  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.666  ; 5.581  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.570  ; 4.488  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.495  ; 4.439  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.787  ; 4.756  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.495  ; 5.437  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.337  ; 5.275  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.748  ; 4.703  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.982  ; 4.933  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.092  ; 5.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.284  ; 5.233  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.996  ; 4.985  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.515  ; 4.430  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.013  ; 4.961  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.011  ; 4.875  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.787  ; 4.714  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.225  ; 3.177  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.225  ; 3.177  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.295  ; 3.254  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.245  ; 4.206  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.683  ; 4.736  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.905 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.003 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.818  ; 9.357  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.961 ; 5.841 ; 6.479 ; 6.359 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.762 ; 5.642 ; 6.269 ; 6.149 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.811 ; 3.678 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.063 ; 4.941 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.063 ; 4.941 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.811 ; 3.678 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.435 ; 4.315 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.766 ; 4.644 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.985 ; 4.863 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.985 ; 4.863 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.031 ; 3.898 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.452 ; 4.319 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.693 ; 4.560 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.709 ; 4.576 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.709 ; 4.576 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.075 ; 3.942 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.709 ; 4.576 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.709 ; 4.576 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.766 ; 4.644 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.275 ; 3.142 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.505 ; 4.383 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.505 ; 4.383 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.275 ; 3.142 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.898 ; 3.778 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.220 ; 4.098 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.431 ; 4.309 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.431 ; 4.309 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.486 ; 3.353 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.891 ; 3.758 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.121 ; 3.988 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.137 ; 4.004 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.137 ; 4.004 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.528 ; 3.395 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.137 ; 4.004 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.137 ; 4.004 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.220 ; 4.098 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.732     ; 3.865     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.013     ; 5.135     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.013     ; 5.135     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.732     ; 3.865     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.363     ; 4.483     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.723     ; 4.845     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.933     ; 5.055     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.933     ; 5.055     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.957     ; 4.090     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.362     ; 4.495     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.611     ; 4.744     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.637     ; 4.770     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.637     ; 4.770     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.007     ; 4.140     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.637     ; 4.770     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.637     ; 4.770     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.723     ; 4.845     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.194     ; 3.327     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.452     ; 4.574     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.452     ; 4.574     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.194     ; 3.327     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.824     ; 3.944     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.174     ; 4.296     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.375     ; 4.497     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.375     ; 4.497     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.410     ; 3.543     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.799     ; 3.932     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.038     ; 4.171     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.063     ; 4.196     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.063     ; 4.196     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.458     ; 3.591     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.063     ; 4.196     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.063     ; 4.196     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.174     ; 4.296     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.449 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 87.01 MHz  ; 87.01 MHz       ; CLOCK_50                                                 ;      ;
; 149.95 MHz ; 149.95 MHz      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 199.8 MHz  ; 199.8 MHz       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 243.66 MHz ; 243.66 MHz      ; altera_reserved_tck                                      ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -18.407 ; -181.136      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.654  ; -104.424      ;
; CLOCK_50                                                 ; 8.507   ; 0.000         ;
; altera_reserved_tck                                      ; 47.948  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.311 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; altera_reserved_tck                                      ; 0.311 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.556 ; -109.687      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.065 ; -4.130        ;
; CLOCK_50                                                 ; 16.447 ; 0.000         ;
; altera_reserved_tck                                      ; 48.557 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.789 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.837 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.009 ; 0.000         ;
; CLOCK_50                                                 ; 2.959 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.744  ; 0.000         ;
; CLOCK_50                                                 ; 9.485  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.895 ; 0.000         ;
; altera_reserved_tck                                      ; 49.497 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                       ; To Node                                                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -18.407 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.333     ; 17.635     ;
; -18.405 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.333     ; 17.633     ;
; -18.281 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 17.534     ;
; -18.228 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.333     ; 17.456     ;
; -18.226 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.333     ; 17.454     ;
; -18.109 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.326     ; 17.344     ;
; -18.102 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 17.355     ;
; -18.063 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.333     ; 17.291     ;
; -18.061 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 17.292     ;
; -17.930 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.326     ; 17.165     ;
; -17.929 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 17.160     ;
; -17.920 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.308     ; 17.173     ;
; -17.873 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 17.104     ;
; -17.741 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 16.972     ;
; -17.606 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 16.837     ;
; -17.474 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.330     ; 16.705     ;
; -17.429 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.336     ; 16.654     ;
; -17.427 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.336     ; 16.652     ;
; -17.382 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 16.619     ;
; -17.356 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 16.589     ;
; -17.337 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 16.574     ;
; -17.303 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.311     ; 16.553     ;
; -17.239 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 16.469     ;
; -17.194 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 16.424     ;
; -17.160 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 16.393     ;
; -17.131 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.329     ; 16.363     ;
; -17.122 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.306     ; 16.377     ;
; -17.096 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 16.326     ;
; -17.077 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.306     ; 16.332     ;
; -17.051 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 16.281     ;
; -17.001 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 16.234     ;
; -16.744 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.333     ; 15.972     ;
; -16.612 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.333     ; 15.840     ;
; -16.511 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.664     ; 15.408     ;
; -16.509 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.664     ; 15.406     ;
; -16.385 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 15.307     ;
; -16.238 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 15.475     ;
; -16.213 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.657     ; 15.117     ;
; -16.095 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 15.325     ;
; -15.978 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.306     ; 15.233     ;
; -15.952 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.331     ; 15.182     ;
; -15.806 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.657     ; 14.710     ;
; -15.290 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.653     ; 14.198     ;
; -15.265 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.661     ; 14.165     ;
; -15.147 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.660     ; 14.048     ;
; -15.133 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.661     ; 14.033     ;
; -15.030 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 13.956     ;
; -15.004 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.660     ; 13.905     ;
; -14.834 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.695     ; 13.700     ;
; -14.832 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.695     ; 13.698     ;
; -14.708 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.670     ; 13.599     ;
; -14.571 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.657     ; 13.475     ;
; -14.536 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.688     ; 13.409     ;
; -14.156 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.692     ; 13.025     ;
; -14.024 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.692     ; 12.893     ;
; -13.823 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.653     ; 12.731     ;
; -13.680 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.660     ; 12.581     ;
; -13.563 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.635     ; 12.489     ;
; -13.537 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.660     ; 12.438     ;
; -13.403 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.695     ; 12.269     ;
; -13.401 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.695     ; 12.267     ;
; -13.277 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.670     ; 12.168     ;
; -13.105 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.688     ; 11.978     ;
; -12.742 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 11.658     ;
; -12.740 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.692     ; 11.609     ;
; -12.608 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.692     ; 11.477     ;
; -12.599 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.652     ; 11.508     ;
; -12.521 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.649     ; 11.433     ;
; -12.482 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.627     ; 11.416     ;
; -12.456 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.652     ; 11.365     ;
; -11.944 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.696     ; 10.809     ;
; -11.942 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.696     ; 10.807     ;
; -11.818 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.671     ; 10.708     ;
; -11.646 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.689     ; 10.518     ;
; -11.228 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.693     ; 10.096     ;
; -11.177 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.649     ; 10.089     ;
; -11.096 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.693     ; 9.964      ;
; -10.863 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 9.779      ;
; -10.720 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.652     ; 9.629      ;
; -10.709 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.696     ; 9.574      ;
; -10.707 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.696     ; 9.572      ;
; -10.603 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.627     ; 9.537      ;
; -10.583 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.671     ; 9.473      ;
; -10.577 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.652     ; 9.486      ;
; -10.411 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.689     ; 9.283      ;
; -10.041 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.693     ; 8.909      ;
; -9.909  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.693     ; 8.777      ;
; -9.634  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.668     ; 8.527      ;
; -9.288  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.664     ; 8.185      ;
; -9.145  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.671     ; 8.035      ;
; -9.028  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.646     ; 7.943      ;
; -9.002  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.671     ; 7.892      ;
; -8.797  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.662     ; 7.696      ;
; -8.795  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.662     ; 7.694      ;
; -8.671  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.637     ; 7.595      ;
; -8.499  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.655     ; 7.405      ;
; -8.219  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.659     ; 7.121      ;
; -8.087  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.659     ; 6.989      ;
; -7.883  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.332     ; 7.112      ;
; -7.607  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[0]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.662     ; 6.506      ;
+---------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.654 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 2.070      ;
; -2.654 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 2.070      ;
; -2.607 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.744     ; 2.032      ;
; -2.607 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.744     ; 2.032      ;
; -2.488 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 1.904      ;
; -2.488 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 1.904      ;
; -2.488 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 1.904      ;
; -2.488 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 1.904      ;
; -2.488 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 1.904      ;
; -2.488 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 1.904      ;
; -2.488 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 1.904      ;
; -2.488 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 1.904      ;
; -2.488 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 1.904      ;
; -2.388 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.801      ;
; -2.388 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.801      ;
; -2.388 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.801      ;
; -2.388 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.801      ;
; -2.388 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.801      ;
; -2.360 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.773      ;
; -2.360 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.773      ;
; -2.360 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.773      ;
; -2.360 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.773      ;
; -2.360 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.773      ;
; -2.360 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.773      ;
; -2.360 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.773      ;
; -2.360 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.756     ; 1.773      ;
; -2.337 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.464     ; 2.042      ;
; -2.337 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.464     ; 2.042      ;
; -2.337 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.464     ; 2.042      ;
; -2.294 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.465     ; 1.998      ;
; -2.294 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.465     ; 1.998      ;
; -2.291 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.749     ; 1.711      ;
; -2.259 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.749     ; 1.679      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; -2.231 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.643      ;
; 2.851  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 5.070      ;
; 2.851  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 5.070      ;
; 2.852  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 5.069      ;
; 2.852  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 5.069      ;
; 2.895  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 5.035      ;
; 2.895  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 5.035      ;
; 2.899  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 5.031      ;
; 2.899  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 5.031      ;
; 2.949  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.972      ;
; 2.949  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.972      ;
; 2.990  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.940      ;
; 2.990  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.940      ;
; 3.026  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.895      ;
; 3.026  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.895      ;
; 3.067  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.863      ;
; 3.067  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.863      ;
; 3.091  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.830      ;
; 3.091  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.830      ;
; 3.117  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.801      ;
; 3.117  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.801      ;
; 3.117  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.801      ;
; 3.117  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.801      ;
; 3.117  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.801      ;
; 3.118  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.800      ;
; 3.118  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.800      ;
; 3.118  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.800      ;
; 3.118  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.800      ;
; 3.118  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.800      ;
; 3.132  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.798      ;
; 3.132  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.798      ;
; 3.141  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.780      ;
; 3.141  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.780      ;
; 3.168  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.735     ; 5.042      ;
; 3.168  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.735     ; 5.042      ;
; 3.168  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.735     ; 5.042      ;
; 3.169  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.735     ; 5.041      ;
; 3.169  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.735     ; 5.041      ;
; 3.169  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.735     ; 5.041      ;
; 3.174  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.751      ;
; 3.181  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.744      ;
; 3.182  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.748      ;
; 3.182  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.015     ; 4.748      ;
; 3.211  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.736     ; 4.998      ;
; 3.211  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.736     ; 4.998      ;
; 3.212  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.706      ;
; 3.212  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.706      ;
; 3.212  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.706      ;
; 3.212  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.706      ;
; 3.212  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.027     ; 4.706      ;
; 3.212  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.736     ; 4.997      ;
; 3.212  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.736     ; 4.997      ;
; 3.246  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mWR           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.679      ;
; 3.247  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mWR           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.678      ;
; 3.254  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.667      ;
; 3.254  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.024     ; 4.667      ;
; 3.262  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.028     ; 4.655      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.507  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 11.434     ;
; 8.515  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 11.426     ;
; 8.549  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.390     ;
; 8.557  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.382     ;
; 8.702  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 11.239     ;
; 8.710  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 11.231     ;
; 8.796  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.143     ;
; 8.804  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.135     ;
; 8.808  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 11.133     ;
; 8.816  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 11.125     ;
; 8.819  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.123     ;
; 8.827  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.115     ;
; 8.953  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.989     ;
; 8.961  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.981     ;
; 8.982  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.960     ;
; 8.990  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.952     ;
; 9.117  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[11]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.825     ;
; 9.125  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[11]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.817     ;
; 9.518  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[10]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.424     ;
; 9.526  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[10]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.416     ;
; 9.823  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[6]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.116     ;
; 9.831  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[6]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.108     ;
; 9.881  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[5]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.058     ;
; 9.889  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[5]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.050     ;
; 10.062 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[4]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 9.880      ;
; 10.070 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[4]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 9.872      ;
; 10.149 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 10.091     ;
; 10.156 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 10.080     ;
; 10.191 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 10.047     ;
; 10.198 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.214      ; 10.036     ;
; 10.206 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 10.023     ;
; 10.248 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 9.979      ;
; 10.344 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 9.896      ;
; 10.351 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 9.885      ;
; 10.401 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 9.828      ;
; 10.425 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 9.792      ;
; 10.438 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.788      ;
; 10.438 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 9.800      ;
; 10.442 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.219      ; 9.797      ;
; 10.445 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.214      ; 9.789      ;
; 10.450 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 9.790      ;
; 10.457 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 9.784      ;
; 10.457 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 9.779      ;
; 10.458 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 9.778      ;
; 10.461 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 9.780      ;
; 10.467 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 9.748      ;
; 10.468 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 9.769      ;
; 10.480 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 9.744      ;
; 10.482 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 9.760      ;
; 10.484 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 9.753      ;
; 10.495 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 9.732      ;
; 10.499 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.219      ; 9.740      ;
; 10.500 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.214      ; 9.734      ;
; 10.507 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 9.722      ;
; 10.518 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 9.712      ;
; 10.524 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 9.716      ;
; 10.549 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 9.666      ;
; 10.569 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.365      ;
; 10.577 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.357      ;
; 10.591 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 9.622      ;
; 10.594 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.340      ;
; 10.595 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 9.646      ;
; 10.602 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 9.635      ;
; 10.602 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.332      ;
; 10.620 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 9.597      ;
; 10.624 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 9.617      ;
; 10.631 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 9.606      ;
; 10.633 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.593      ;
; 10.637 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.219      ; 9.602      ;
; 10.652 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 9.578      ;
; 10.652 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 9.589      ;
; 10.653 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 9.583      ;
; 10.677 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 9.565      ;
; 10.681 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 9.549      ;
; 10.695 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 9.528      ;
; 10.697 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a27~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 9.524      ;
; 10.706 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 9.213      ;
; 10.708 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 9.211      ;
; 10.714 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 9.501      ;
; 10.723 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[3]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.216      ;
; 10.726 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 9.491      ;
; 10.727 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 9.497      ;
; 10.731 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[3]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.208      ;
; 10.731 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 9.506      ;
; 10.737 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 9.481      ;
; 10.737 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 9.484      ;
; 10.739 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.487      ;
; 10.739 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a27~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 9.480      ;
; 10.743 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.219      ; 9.496      ;
; 10.744 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 9.471      ;
; 10.746 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.219      ; 9.493      ;
; 10.747 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.214      ; 9.487      ;
; 10.748 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.169      ;
; 10.750 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 9.477      ;
; 10.750 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 9.167      ;
; 10.754 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 9.486      ;
; 10.755 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a0~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 9.487      ;
; 10.758 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 9.483      ;
; 10.759 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 9.477      ;
; 10.759 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[11]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 9.482      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.299      ;
; 47.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.290      ;
; 47.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.285      ;
; 48.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.182      ;
; 48.110 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.119      ;
; 48.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.098      ;
; 48.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.047      ;
; 48.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.052      ;
; 48.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.993      ;
; 48.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.976      ;
; 48.360 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.880      ;
; 48.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.854      ;
; 48.469 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.785      ;
; 48.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.769      ;
; 48.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.728      ;
; 48.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.630      ;
; 48.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 1.490      ;
; 49.339 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 0.895      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.873      ;
; 96.075 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.873      ;
; 96.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.650      ;
; 96.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.636      ;
; 96.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.562      ;
; 96.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.562      ;
; 96.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.499      ;
; 96.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.456      ;
; 96.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.439      ;
; 96.515 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.426      ;
; 96.515 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.426      ;
; 96.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.390      ;
; 96.543 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.405      ;
; 96.543 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.405      ;
; 96.543 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.405      ;
; 96.543 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.405      ;
; 96.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.339      ;
; 96.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.333      ;
; 96.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.331      ;
; 96.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.331      ;
; 96.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.303      ;
; 96.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.310      ;
; 96.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.310      ;
; 96.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.310      ;
; 96.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.310      ;
; 96.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.310      ;
; 96.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.310      ;
; 96.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.310      ;
; 96.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.283      ;
; 96.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.280      ;
; 96.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.280      ;
; 96.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.280      ;
; 96.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.280      ;
; 96.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.280      ;
; 96.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.260      ;
; 96.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.260      ;
; 96.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.260      ;
; 96.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.260      ;
; 96.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.260      ;
; 96.669 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.256      ;
; 96.683 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.239      ;
; 96.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.204      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.200      ;
; 96.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.199      ;
; 96.733 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.192      ;
; 96.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.188      ;
; 96.753 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.179      ;
; 96.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.151      ;
; 96.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.151      ;
; 96.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.151      ;
; 96.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.151      ;
; 96.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.151      ;
; 96.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.136      ;
; 96.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.116      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.128      ;
; 96.810 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.122      ;
; 96.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.123      ;
; 96.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.123      ;
; 96.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.123      ;
; 96.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.123      ;
; 96.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.123      ;
; 96.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.123      ;
; 96.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.123      ;
; 96.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.120      ;
; 96.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.120      ;
; 96.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.102      ;
; 96.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.131      ;
; 96.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.131      ;
; 96.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.131      ;
; 96.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.131      ;
; 96.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.087      ;
; 96.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.087      ;
; 96.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.087      ;
; 96.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.087      ;
; 96.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.087      ;
; 96.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.095      ;
; 96.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.095      ;
; 96.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.095      ;
; 96.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.095      ;
; 96.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.095      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.093      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.093      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                                           ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|reg_readdata[10]                                                                                                                                                                                                                                                                                    ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|reg_readdata[10]                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                                      ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                                      ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                         ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                      ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                            ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                    ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                  ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_avalon_reg:the_qbert_only_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_avalon_reg:the_qbert_only_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                      ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                                           ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:qbert_move_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:qbert_move_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                         ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                   ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.519      ;
; 0.323 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.832      ;
; 0.325 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.832      ;
; 0.326 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.538      ;
; 0.329 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.529      ;
; 0.330 ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                          ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.841      ;
; 0.332 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|waitrequest                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.530      ;
; 0.332 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|sync2_udr                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.544      ;
; 0.332 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.531      ;
; 0.333 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.545      ;
; 0.335 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.534      ;
; 0.335 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.534      ;
; 0.336 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.847      ;
; 0.338 ; LT_SPI:Surf|SPI_data[5]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[6]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; LT_SPI:Surf|SPI_data[4]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[5]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; LT_SPI:Surf|SPI_data[3]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[4]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; LT_SPI:Surf|SPI_data[1]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[2]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; LT_SPI:Surf|SPI_data[0]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[1]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[21]                                                                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[5]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.536      ;
; 0.339 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.848      ;
; 0.339 ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[20]                                                                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[4]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.311 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.331 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.335 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.534      ;
; 0.336 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.534      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                           ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                            ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                            ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                            ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.542      ;
; 0.345 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.349 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.547      ;
; 0.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.552      ;
; 0.355 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.361 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.363 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.370 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.569      ;
; 0.382 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.582      ;
; 0.383 ; sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.872      ;
; 0.383 ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.872      ;
; 0.384 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.584      ;
; 0.393 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.592      ;
; 0.393 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.842      ;
; 0.394 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.843      ;
; 0.397 ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 0.897      ;
; 0.415 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.864      ;
; 0.420 ; sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.909      ;
; 0.421 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.620      ;
; 0.422 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.868      ;
; 0.424 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.873      ;
; 0.430 ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.630      ;
; 0.431 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                            ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.632      ;
; 0.433 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                           ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                            ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                            ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.633      ;
; 0.434 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.439 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.638      ;
; 0.443 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.642      ;
; 0.446 ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.645      ;
; 0.448 ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.646      ;
; 0.456 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.655      ;
; 0.458 ; sdram_control:sdram_control_inst|rRD1_ADDR[14]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.657      ;
; 0.462 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.661      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.327 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.333 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.545      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.534      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.347 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.550      ;
; 0.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.550      ;
; 0.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.550      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[3]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[5]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.561      ;
; 0.366 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[7]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.565      ;
; 0.367 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.566      ;
; 0.421 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.633      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.438 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
; 0.439 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.450 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[2]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[33]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.670      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.662      ;
; 0.464 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[31]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.663      ;
; 0.466 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.667      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.670      ;
; 0.472 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.674      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.680      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.683      ;
; 0.484 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[32]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.683      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.695      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.694      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.699      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.704      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.704      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.708      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.708      ;
; 0.508 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.707      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.709      ;
; 0.513 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[37]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[11]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[4]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.712      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd                                             ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.664      ;
; 0.477 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.689      ;
; 0.477 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.689      ;
; 0.477 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.689      ;
; 0.478 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.690      ;
; 0.499 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.710      ;
; 0.499 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.710      ;
; 0.501 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.712      ;
; 0.502 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.713      ;
; 0.510 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.515 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.519 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.523 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.538 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.737      ;
; 0.587 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_green[6]                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.110      ;
; 0.587 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.110      ;
; 0.625 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.836      ;
; 0.644 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.233     ; 0.555      ;
; 0.655 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[2] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.262     ; 0.537      ;
; 0.718 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.929      ;
; 0.739 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.233     ; 0.650      ;
; 0.742 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.925      ;
; 0.744 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.927      ;
; 0.747 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[7]                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.302      ;
; 0.747 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.958      ;
; 0.749 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.304      ;
; 0.750 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.961      ;
; 0.751 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.262     ; 0.633      ;
; 0.753 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.964      ;
; 0.756 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.757 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.968      ;
; 0.760 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.763 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.765 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[3] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.768 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.771 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.773 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.778 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.989      ;
; 0.778 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.779 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.978      ;
; 0.781 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.980      ;
; 0.782 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit         ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[3] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.262     ; 0.664      ;
; 0.785 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.996      ;
; 0.793 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10]                                       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.992      ;
; 0.802 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[4] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.286     ; 0.660      ;
; 0.842 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.053      ;
; 0.845 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.846 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.045      ;
; 0.848 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[5]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.062      ;
; 0.849 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.060      ;
; 0.850 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.069      ;
; 0.852 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.853 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.856 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.859 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.058      ;
; 0.862 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.073      ;
; 0.862 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.864 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.867 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.066      ;
; 0.868 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.869 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.080      ;
; 0.869 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.080      ;
; 0.874 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.073      ;
; 0.875 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.074      ;
; 0.879 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.090      ;
; 0.884 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.233     ; 0.795      ;
; 0.884 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[4] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.081      ;
; 0.899 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.110      ;
; 0.902 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.113      ;
; 0.903 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_green[6]                                   ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.146      ;
; 0.920 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.163      ;
; 0.923 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.166      ;
; 0.923 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.166      ;
; 0.926 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.137      ;
; 0.928 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.139      ;
; 0.935 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.146      ;
; 0.938 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.149      ;
; 0.942 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.141      ;
; 0.945 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.156      ;
; 0.945 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.144      ;
; 0.945 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.156      ;
; 0.952 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.151      ;
; 0.952 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.163      ;
; 0.953 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.152      ;
; 0.955 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.154      ;
; 0.958 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.169      ;
; 0.958 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.169      ;
; 0.960 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.159      ;
; 0.964 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.163      ;
; 0.965 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.176      ;
; 0.965 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.176      ;
; 0.970 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.169      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.556 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.626     ; 1.491      ;
; -2.556 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.626     ; 1.491      ;
; -2.556 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.626     ; 1.491      ;
; -2.556 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.626     ; 1.491      ;
; -2.556 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.626     ; 1.491      ;
; -2.556 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.626     ; 1.491      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.381 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 1.313      ;
; -2.289 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 1.526      ;
; -2.268 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 1.491      ;
; -2.268 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 1.491      ;
; -2.268 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 1.491      ;
; -2.268 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 1.491      ;
; -2.268 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 1.491      ;
; -2.268 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 1.491      ;
; -2.268 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 1.491      ;
; -2.268 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 1.491      ;
; -2.268 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 1.491      ;
; -2.266 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.313     ; 1.514      ;
; -2.255 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.318     ; 1.498      ;
; -2.255 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.318     ; 1.498      ;
; -2.255 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.318     ; 1.498      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
; -2.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.289     ; 1.514      ;
+--------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.065 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.477      ;
; -2.065 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 1.477      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.340  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.749      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.383  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.706      ;
; 3.385  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 4.788      ;
; 3.428  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 4.745      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.498  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 4.591      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.009     ; 4.418      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.008     ; 4.419      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.008     ; 4.419      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.008     ; 4.419      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.008     ; 4.419      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.010     ; 4.417      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.405      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.010     ; 4.417      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.010     ; 4.417      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.010     ; 4.417      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.405      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.405      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.405      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.013     ; 4.414      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.405      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.405      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.405      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.405      ;
; 3.518  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.022     ; 4.405      ;
; 3.519  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.395      ;
; 3.519  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.031     ; 4.395      ;
; 3.519  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.406      ;
; 3.519  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.406      ;
; 3.519  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.020     ; 4.406      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.447 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.670      ;
; 16.447 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.670      ;
; 16.447 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.670      ;
; 16.447 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.670      ;
; 16.447 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.670      ;
; 16.447 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.670      ;
; 16.447 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.670      ;
; 16.447 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 3.670      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.321      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.321      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[8]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.322      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[10]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.322      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[9]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.322      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[7]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.322      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.322      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[31]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.321      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[24]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.321      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[23]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.321      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.321      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.321      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[24]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.321      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.317      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.317      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.317      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.317      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.317      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.317      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.320      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.320      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.320      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.320      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.320      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.320      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.320      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.320      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[23]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.321      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[31]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.321      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[8]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.322      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[10]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.322      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.322      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.322      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.322      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[7]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[8]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[9]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[5]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[3]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[4]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[12]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[14]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[15]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[16]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[17]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[18]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.333      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[19]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.333      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[20]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.333      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[21]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.333      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[22]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.333      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[23]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.333      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[24]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[25]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[26]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[27]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[28]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[29]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[30]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[31]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[1]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[2]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[6]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[13]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[10]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_ienable_reg[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.332      ;
; 16.606 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_result[11]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.335      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.326      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.326      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[5]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[2]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.324      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
; 16.607 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.323      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.679      ;
; 48.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.679      ;
; 48.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.266      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.201      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.201      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.201      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.168      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.168      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.168      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.168      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.168      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.168      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.168      ;
; 97.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.013      ;
; 97.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.013      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.008      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.900      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.910      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.910      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.910      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.910      ;
; 98.170 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.750      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.739      ;
; 98.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.702      ;
; 98.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.702      ;
; 98.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.702      ;
; 98.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.702      ;
; 98.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.702      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.709      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.709      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.709      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.709      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.709      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.709      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.709      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.709      ;
; 98.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.679      ;
; 98.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.679      ;
; 98.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.458      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.482 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.460      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.105      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.105      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.105      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.789  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.789  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.789  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.346      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.367      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.577      ;
; 1.376  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.577      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.606      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.606      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.606      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.606      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.606      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.606      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.606      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.606      ;
; 1.391  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.595      ;
; 1.391  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.595      ;
; 1.391  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.595      ;
; 1.391  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.595      ;
; 1.391  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.595      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.416  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.618      ;
; 1.420  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.626      ;
; 1.584  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.775      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.798      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.798      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.798      ;
; 1.591  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.798      ;
; 1.664  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.872      ;
; 1.664  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.872      ;
; 1.667  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.876      ;
; 1.840  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.048      ;
; 1.840  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.048      ;
; 1.840  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.048      ;
; 1.840  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.048      ;
; 1.840  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.048      ;
; 1.840  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.048      ;
; 1.840  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.048      ;
; 1.865  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.074      ;
; 1.865  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.074      ;
; 1.865  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.074      ;
; 50.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.357      ; 1.140      ;
; 51.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.354      ; 1.577      ;
; 51.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.354      ; 1.577      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.837 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 1.105 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.027     ; 1.373      ;
; 1.105 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.027     ; 1.373      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.593      ;
; 1.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.626      ;
; 1.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.626      ;
; 1.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.626      ;
; 1.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.626      ;
; 1.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.626      ;
; 1.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.626      ;
; 1.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.626      ;
; 1.408 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.626      ;
; 4.284 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 2.931      ;
; 4.284 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 2.931      ;
; 4.316 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 2.963      ;
; 4.316 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 2.963      ;
; 4.425 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 3.072      ;
; 4.425 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 3.072      ;
; 4.499 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 3.146      ;
; 4.499 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 3.146      ;
; 4.504 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 3.151      ;
; 4.504 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 3.151      ;
; 4.552 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 3.199      ;
; 4.552 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 3.199      ;
; 4.582 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.534      ;
; 4.582 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.534      ;
; 4.582 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 3.229      ;
; 4.582 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.597     ; 3.229      ;
; 4.594 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.547      ;
; 4.594 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.547      ;
; 4.594 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.547      ;
; 4.779 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.731      ;
; 4.779 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.731      ;
; 4.779 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.731      ;
; 4.779 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 3.731      ;
; 4.791 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.744      ;
; 4.791 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.744      ;
; 4.791 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.744      ;
; 4.791 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.744      ;
; 4.791 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.744      ;
; 4.791 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.744      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.579     ; 3.548      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.544      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.544      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.544      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.544      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.544      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.544      ;
; 4.883 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.583     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.584     ; 3.544      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.580     ; 3.548      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.580     ; 3.548      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.580     ; 3.548      ;
; 4.884 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.580     ; 3.548      ;
; 4.885 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.591     ; 3.538      ;
; 4.885 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.591     ; 3.538      ;
; 4.885 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.593     ; 3.536      ;
; 4.885 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.593     ; 3.536      ;
; 4.885 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.591     ; 3.538      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.009 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.828     ; 1.414      ;
; 2.025 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.857     ; 1.401      ;
; 2.025 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.857     ; 1.401      ;
; 2.025 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.857     ; 1.401      ;
; 2.033 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.852     ; 1.414      ;
; 2.038 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.863     ; 1.408      ;
; 2.041 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.396      ;
; 2.041 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.396      ;
; 2.041 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.396      ;
; 2.041 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.396      ;
; 2.041 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.396      ;
; 2.041 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.396      ;
; 2.041 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.396      ;
; 2.041 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.396      ;
; 2.041 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.396      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.144 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.181     ; 1.196      ;
; 2.341 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.178     ; 1.396      ;
; 2.341 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.178     ; 1.396      ;
; 2.341 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.178     ; 1.396      ;
; 2.341 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.178     ; 1.396      ;
; 2.341 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.178     ; 1.396      ;
; 2.341 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.178     ; 1.396      ;
+-------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_alu_sub                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_invert_arith_src_msb    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_br_uncond          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_br_cmp             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_logic              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.186      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_shift_rot          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.186      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_shift_rot_right    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.186      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_shift_logical      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.186      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_rot_right          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.186      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_src_imm5_shift_rot ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.186      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_wrctl_inst         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.188      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_rd_ctl_reg         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.188      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_status_reg_pie          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|hbreak_enabled            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_break              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.186      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_control_rd_data[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[24]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[22]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[23]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[27]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[25]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[26]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[31]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[28]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[29]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[30]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[23]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[22]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[16]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.192      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.192      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.192      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.192      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.192      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.192      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.192      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.192      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.192      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_ienable_reg[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_bstatus_reg             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_control_rd_data[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.192      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_estatus_reg             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_new_inst                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.189      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.959 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.193      ;
; 2.960 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.193      ;
; 2.960 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.193      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_aligning_data       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_waiting_for_data    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
; 2.967 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.181      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                     ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                             ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                             ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|PM_STOP                                                                                                                                            ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Read                                                                                                                                               ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[3]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[2]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[4]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Write                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                           ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                      ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_a_module:qbert_only_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_b_module:qbert_only_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                                          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                                           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                                                                           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_a_module:qbert_only_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_a_module:qbert_only_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_b_module:qbert_only_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_b_module:qbert_only_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                                           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                                           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                           ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                             ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                                                                                      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                                                      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                                           ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a4~porta_bytena_reg0                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[0]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[6]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[0]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[1]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[2]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[3]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[4]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[5]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[6]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[7]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[8]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[9]              ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[2] ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[3] ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[4] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                                                         ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[1]              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[2]              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[3]              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[4]              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[5]              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[7]              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[8]              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[9]              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[0] ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche       ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[4]                                        ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[10]             ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche        ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_blue[5]                                    ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_green[6]                                   ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[5]                                     ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[1]                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[3]                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[5]                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4]                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[7]                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[0]                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[1]                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[5]                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[7]                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10]                                       ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd                                             ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD                                             ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0]                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[0]                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1]                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2]                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3]                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6]                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2]                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3]                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4]                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[6]                                       ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[7]                                     ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2]                                       ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4]                                       ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7]                                       ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[1] ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite       ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit         ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD                                             ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete               ;
; 14.995 ; 15.179       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD                                             ;
; 14.995 ; 15.179       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete               ;
; 14.996 ; 15.180       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[1] ;
; 14.996 ; 15.180       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ;
; 14.996 ; 15.180       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite       ;
; 14.996 ; 15.180       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit         ;
; 14.998 ; 15.182       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2]                                       ;
; 14.998 ; 15.182       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4]                                       ;
; 14.998 ; 15.182       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7]                                       ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd                                             ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.497 ; 49.713       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                  ;
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ;
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 1.579  ; 2.029  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.579  ; 2.029  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.261  ; 1.702  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.303  ; 1.720  ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; -0.087 ; 0.145  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.087 ; 0.145  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.076  ; 0.338  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.032 ; 0.177  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.087 ; 0.114  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.273 ; -0.016 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.076  ; 0.338  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 3.846  ; 4.319  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 3.846  ; 4.319  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.324  ; 2.584  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.452  ; 6.693  ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.934 ; -1.361 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.135 ; -1.550 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.934 ; -1.361 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.977 ; -1.380 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.356  ; 0.129  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.356  ; 0.129  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.533  ; 0.282  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.302  ; 0.097  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.355  ; 0.158  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.533  ; 0.282  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.198  ; -0.058 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -3.194 ; -3.656 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -3.194 ; -3.656 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.965  ; 0.724  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.273 ; -1.530 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.158  ; 5.097  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.158  ; 5.097  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 7.802  ; 7.455  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 5.955  ; 5.868  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.414  ; 6.276  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.313  ; 6.198  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.226  ; 6.154  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 6.206  ; 6.118  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 7.501  ; 7.142  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 5.980  ; 5.966  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 7.802  ; 7.455  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 6.225  ; 5.782  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.591  ; 4.462  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.414  ; 4.321  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.444  ; 4.337  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.741  ; 4.631  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.442  ; 4.333  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.495  ; 4.370  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.225  ; 5.782  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 6.244  ; 5.853  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.261  ; 4.211  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.244  ; 5.853  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.256  ; 4.203  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.880  ; 4.787  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.311  ; 4.227  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.805  ; 4.681  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.475  ; 4.375  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.749  ; 4.682  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.687  ; 4.613  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.295  ; 4.185  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.507  ; 4.434  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.453  ; 4.355  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.687  ; 4.613  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.449  ; 4.385  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.922  ; 3.876  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.267  ; 4.215  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.919  ; 3.872  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.216  ; 4.143  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.728 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.651 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.060  ; 4.017  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.762  ; 3.674  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.689  ; 3.591  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.907  ; 3.817  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.427  ; 3.340  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.060  ; 4.017  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.729  ; 3.679  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.471  ; 3.376  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.488  ; 3.408  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.814  ; 3.730  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.766  ; 3.678  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.637  ; 3.505  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.516  ; 3.430  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.935  ; 3.853  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.712  ; 3.620  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.457  ; 3.356  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.712  ; 3.620  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.192  ; 4.090  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.654  ; 3.548  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.573  ; 5.189  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.684  ; 6.609  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.684  ; 6.609  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.483  ; 6.317  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.174  ; 5.054  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.241  ; 5.165  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.534  ; 5.455  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.996  ; 5.865  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.812  ; 5.673  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.103  ; 5.034  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.944  ; 5.851  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.361  ; 5.199  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.305  ; 6.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.367  ; 5.297  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.522  ; 5.405  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.809  ; 5.668  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.025  ; 5.853  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.688  ; 5.501  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.478  ; 3.407  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.415  ; 3.336  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.478  ; 3.407  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.377  ; 4.268  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.782  ; 4.704  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.666 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.775 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.320 ; 10.695 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 4.974  ; 4.912  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 4.974  ; 4.912  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.741  ; 5.654  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 5.741  ; 5.654  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 6.182  ; 6.046  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.085  ; 5.971  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.001  ; 5.929  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 5.984  ; 5.896  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 7.294  ; 6.933  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 5.763  ; 5.747  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 7.583  ; 7.233  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 3.909  ; 3.818  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.084  ; 3.956  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.909  ; 3.818  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.941  ; 3.835  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.225  ; 4.116  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.939  ; 3.831  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.991  ; 3.867  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.718  ; 5.277  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.761  ; 3.706  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.765  ; 3.714  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.740  ; 5.347  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.761  ; 3.706  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.360  ; 4.266  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.812  ; 3.728  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.289  ; 4.166  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.971  ; 3.871  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.233  ; 4.166  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.436  ; 3.387  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 3.796  ; 3.687  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.000  ; 3.927  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.949  ; 3.852  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.175  ; 4.100  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.946  ; 3.881  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.438  ; 3.392  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.771  ; 3.718  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.436  ; 3.387  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.722  ; 3.649  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.303 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.225 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.963  ; 2.877  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.286  ; 3.198  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.215  ; 3.118  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.424  ; 3.334  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.963  ; 2.877  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.571  ; 3.527  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.253  ; 3.202  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.005  ; 2.911  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.022  ; 2.941  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.333  ; 3.250  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.290  ; 3.201  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.167  ; 3.036  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.050  ; 2.964  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.449  ; 3.367  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.992  ; 2.892  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.992  ; 2.892  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.237  ; 3.145  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.699  ; 3.598  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.181  ; 3.076  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.094  ; 4.709  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.116  ; 3.997  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.390  ; 5.270  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.194  ; 4.984  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.183  ; 4.055  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.116  ; 3.998  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.355  ; 4.240  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.010  ; 4.851  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.851  ; 4.683  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.339  ; 4.249  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.570  ; 4.440  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.678  ; 4.556  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.857  ; 4.733  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.586  ; 4.479  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.149  ; 3.997  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.614  ; 4.449  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.622  ; 4.415  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.355  ; 4.190  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.951  ; 2.872  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.951  ; 2.872  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.012  ; 2.940  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.877  ; 3.768  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.265  ; 4.186  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.078 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.186 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.098  ; 8.477  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.243 ; 5.132 ; 5.674 ; 5.563 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.073 ; 4.962 ; 5.495 ; 5.384 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.466 ; 3.341 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.610 ; 4.468 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.610 ; 4.468 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.466 ; 3.341 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.053 ; 3.942 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.337 ; 4.195 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.542 ; 4.400 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.542 ; 4.400 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.672 ; 3.547 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.075 ; 3.950 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.297 ; 4.172 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.311 ; 4.186 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.311 ; 4.186 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.720 ; 3.595 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.311 ; 4.186 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.311 ; 4.186 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.337 ; 4.195 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.983 ; 2.858 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.113 ; 3.971 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.113 ; 3.971 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.983 ; 2.858 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.575 ; 3.464 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.851 ; 3.709 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.048 ; 3.906 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.048 ; 3.906 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.181 ; 3.056 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.567 ; 3.442 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.780 ; 3.655 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.794 ; 3.669 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.794 ; 3.669 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.227 ; 3.102 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.794 ; 3.669 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.794 ; 3.669 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.851 ; 3.709 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.355     ; 3.480     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.452     ; 4.594     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.452     ; 4.594     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.355     ; 3.480     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.926     ; 4.037     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.193     ; 4.335     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.378     ; 4.520     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.378     ; 4.520     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.554     ; 3.679     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.923     ; 4.048     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.145     ; 4.270     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.168     ; 4.293     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.168     ; 4.293     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.607     ; 3.732     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.168     ; 4.293     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.168     ; 4.293     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.193     ; 4.335     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.871     ; 2.996     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.956     ; 4.098     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.956     ; 4.098     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.871     ; 2.996     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.448     ; 3.559     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.707     ; 3.849     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.884     ; 4.026     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.884     ; 4.026     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.062     ; 3.187     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.417     ; 3.542     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.629     ; 3.754     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.651     ; 3.776     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.651     ; 3.776     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.113     ; 3.238     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.651     ; 3.776     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.651     ; 3.776     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.707     ; 3.849     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.625 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -11.257 ; -108.283      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.619  ; -64.022       ;
; CLOCK_50                                                 ; 12.632  ; 0.000         ;
; altera_reserved_tck                                      ; 48.941  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLOCK_50                                                 ; 0.162 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; altera_reserved_tck                                      ; 0.187 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.259 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.496 ; -63.682       ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.301 ; -2.602        ;
; CLOCK_50                                                 ; 17.621 ; 0.000         ;
; altera_reserved_tck                                      ; 49.342 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.494 ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.508 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.229 ; 0.000         ;
; CLOCK_50                                                 ; 1.898 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.754  ; 0.000         ;
; CLOCK_50                                                 ; 9.206  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.934 ; 0.000         ;
; altera_reserved_tck                                      ; 49.311 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                       ; To Node                                                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -11.257 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 10.899     ;
; -11.239 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 10.881     ;
; -11.171 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 10.824     ;
; -11.141 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 10.783     ;
; -11.138 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 10.780     ;
; -11.137 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 10.779     ;
; -11.069 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 10.722     ;
; -11.041 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 10.694     ;
; -11.022 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 10.670     ;
; -11.017 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 10.664     ;
; -10.925 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 10.572     ;
; -10.920 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 10.568     ;
; -10.901 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 10.548     ;
; -10.809 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[10] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 10.456     ;
; -10.783 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 10.430     ;
; -10.695 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 10.343     ;
; -10.691 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 10.338     ;
; -10.662 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 10.310     ;
; -10.624 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 10.271     ;
; -10.603 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.913     ; 10.243     ;
; -10.602 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.913     ; 10.242     ;
; -10.591 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 10.233     ;
; -10.558 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 10.200     ;
; -10.534 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 10.185     ;
; -10.496 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 10.149     ;
; -10.495 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 10.142     ;
; -10.463 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 10.116     ;
; -10.444 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[9]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 10.086     ;
; -10.411 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[8]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 10.053     ;
; -10.388 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 10.035     ;
; -10.385 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.907     ; 10.031     ;
; -10.190 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 9.835      ;
; -10.098 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 9.743      ;
; -10.047 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.111     ; 9.489      ;
; -10.046 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.111     ; 9.488      ;
; -9.978  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 9.431      ;
; -9.958  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.905     ; 9.606      ;
; -9.854  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 9.496      ;
; -9.829  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 9.277      ;
; -9.759  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.900     ; 9.412      ;
; -9.707  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[7]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 9.349      ;
; -9.691  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 9.140      ;
; -9.380  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.103     ; 8.830      ;
; -9.308  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.106     ; 8.755      ;
; -9.276  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.109     ; 8.720      ;
; -9.216  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.106     ; 8.663      ;
; -9.181  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 8.636      ;
; -9.129  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[6]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.109     ; 8.573      ;
; -8.980  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.127     ; 8.406      ;
; -8.979  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.127     ; 8.405      ;
; -8.929  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 8.378      ;
; -8.911  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.116     ; 8.348      ;
; -8.762  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.121     ; 8.194      ;
; -8.622  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.122     ; 8.053      ;
; -8.530  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.122     ; 7.961      ;
; -8.464  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.103     ; 7.914      ;
; -8.360  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.109     ; 7.804      ;
; -8.265  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 7.720      ;
; -8.213  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[5]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.109     ; 7.657      ;
; -8.122  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.127     ; 7.548      ;
; -8.121  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.127     ; 7.547      ;
; -8.053  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.116     ; 7.490      ;
; -7.904  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.121     ; 7.336      ;
; -7.869  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 7.322      ;
; -7.765  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.106     ; 7.212      ;
; -7.753  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.122     ; 7.184      ;
; -7.670  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 7.128      ;
; -7.661  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.122     ; 7.092      ;
; -7.639  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 7.091      ;
; -7.618  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[4]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.106     ; 7.065      ;
; -7.237  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.128     ; 6.662      ;
; -7.236  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.128     ; 6.661      ;
; -7.168  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.117     ; 6.604      ;
; -7.019  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.122     ; 6.450      ;
; -6.807  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.123     ; 6.237      ;
; -6.800  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 6.252      ;
; -6.736  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 6.189      ;
; -6.715  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.123     ; 6.145      ;
; -6.632  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.106     ; 6.079      ;
; -6.537  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 5.995      ;
; -6.485  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[3]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.106     ; 5.932      ;
; -6.460  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.128     ; 5.885      ;
; -6.459  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.128     ; 5.884      ;
; -6.391  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.117     ; 5.827      ;
; -6.242  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.122     ; 5.673      ;
; -6.026  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.123     ; 5.456      ;
; -5.934  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.123     ; 5.364      ;
; -5.832  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.113     ; 5.272      ;
; -5.682  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.112     ; 5.123      ;
; -5.578  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.118     ; 5.013      ;
; -5.483  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.107     ; 4.929      ;
; -5.431  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[2]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.118     ; 4.866      ;
; -5.348  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.111     ; 4.790      ;
; -5.347  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.111     ; 4.789      ;
; -5.279  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 4.732      ;
; -5.130  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 4.578      ;
; -4.909  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.106     ; 4.356      ;
; -4.821  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.106     ; 4.268      ;
; -4.754  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|YDIAG_DEMI[1]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 4.397      ;
; -4.565  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|XDIAG_DEMI[0]  ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.111     ; 4.007      ;
+---------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.619 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[17]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.246      ;
; -1.619 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[18]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.246      ;
; -1.579 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[2]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 1.211      ;
; -1.579 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[6]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 1.211      ;
; -1.564 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[19] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.191      ;
; -1.564 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[15] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.191      ;
; -1.564 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[16] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.191      ;
; -1.564 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[17] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.191      ;
; -1.564 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[18] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.191      ;
; -1.564 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[23] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.191      ;
; -1.564 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[20] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.191      ;
; -1.564 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[21] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.191      ;
; -1.564 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[22] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.534     ; 1.191      ;
; -1.453 ; load_new                              ; sdram_control:sdram_control_inst|RD_MASK[0]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 1.082      ;
; -1.451 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.076      ;
; -1.451 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.076      ;
; -1.451 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.076      ;
; -1.451 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.076      ;
; -1.451 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[11] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.076      ;
; -1.451 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[12] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.076      ;
; -1.451 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[13] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.076      ;
; -1.451 ; load_new                              ; sdram_control:sdram_control_inst|rRD1_ADDR[14] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.076      ;
; -1.438 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[10]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.063      ;
; -1.438 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[11]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.063      ;
; -1.438 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[4]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.063      ;
; -1.438 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[13]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.063      ;
; -1.438 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[14]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 1.063      ;
; -1.414 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[20]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.359     ; 1.216      ;
; -1.414 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[21]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.359     ; 1.216      ;
; -1.414 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[23]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.359     ; 1.216      ;
; -1.406 ; load_new                              ; sdram_control:sdram_control_inst|mWR           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 1.035      ;
; -1.373 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[15]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.359     ; 1.175      ;
; -1.373 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[22]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.359     ; 1.175      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[1]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mLENGTH[7]    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[1]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[5]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[19]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[9]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[12]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[3]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[7]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[16]     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; -1.355 ; load_new                              ; sdram_control:sdram_control_inst|mADDR[8]      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.537     ; 0.979      ;
; 5.293  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.267      ;
; 5.293  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.267      ;
; 5.333  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.232      ;
; 5.333  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.232      ;
; 5.356  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.204      ;
; 5.356  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.204      ;
; 5.363  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.197      ;
; 5.363  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.197      ;
; 5.396  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.169      ;
; 5.396  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.169      ;
; 5.403  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.162      ;
; 5.403  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.162      ;
; 5.459  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.103      ;
; 5.480  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.078      ;
; 5.480  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.078      ;
; 5.480  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.078      ;
; 5.480  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.078      ;
; 5.480  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.078      ;
; 5.498  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.237      ;
; 5.498  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.237      ;
; 5.498  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.237      ;
; 5.498  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.062      ;
; 5.498  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.062      ;
; 5.506  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.056      ;
; 5.512  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[17]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.048      ;
; 5.512  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[18]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 3.048      ;
; 5.522  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.040      ;
; 5.529  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|RD_MASK[0]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 3.033      ;
; 5.538  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.027      ;
; 5.538  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.027      ;
; 5.539  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.196      ;
; 5.539  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.196      ;
; 5.543  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.015      ;
; 5.543  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.015      ;
; 5.543  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.015      ;
; 5.543  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.015      ;
; 5.543  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.015      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[10]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.008      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[11]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.008      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[4]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.008      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[13]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.008      ;
; 5.550  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[14]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.379     ; 3.008      ;
; 5.552  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[2]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.013      ;
; 5.552  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|mADDR[6]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.372     ; 3.013      ;
; 5.561  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.174      ;
; 5.561  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.174      ;
; 5.561  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.174      ;
; 5.568  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[20]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.167      ;
; 5.568  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[21]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.167      ;
; 5.568  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mADDR[23]     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.202     ; 3.167      ;
; 5.569  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|mWR           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 2.993      ;
; 5.576  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|mWR           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 2.986      ;
; 5.578  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[1]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.979      ;
; 5.578  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mLENGTH[7]    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.979      ;
; 5.578  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[1]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.979      ;
; 5.578  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[5]      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.380     ; 2.979      ;
+--------+---------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.632 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.317      ;
; 12.636 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.313      ;
; 12.696 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.256      ;
; 12.700 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.252      ;
; 12.807 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.145      ;
; 12.811 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.141      ;
; 12.862 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.087      ;
; 12.866 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.083      ;
; 12.871 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.081      ;
; 12.875 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.077      ;
; 12.882 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.070      ;
; 12.886 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.066      ;
; 12.944 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.008      ;
; 12.948 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.004      ;
; 12.955 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.997      ;
; 12.959 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.993      ;
; 13.077 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[11]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.875      ;
; 13.081 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[11]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.871      ;
; 13.267 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[10]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.685      ;
; 13.271 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[10]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.681      ;
; 13.446 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[6]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.503      ;
; 13.450 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[6]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.499      ;
; 13.579 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[5]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.370      ;
; 13.583 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[5]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.366      ;
; 13.619 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[4]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.333      ;
; 13.623 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[4]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.329      ;
; 13.732 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.414      ;
; 13.733 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.132      ; 6.408      ;
; 13.771 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.131      ; 6.369      ;
; 13.814 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 6.329      ;
; 13.816 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 6.322      ;
; 13.843 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 6.294      ;
; 13.865 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.281      ;
; 13.866 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.132      ; 6.275      ;
; 13.882 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 6.261      ;
; 13.883 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 6.255      ;
; 13.895 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 6.235      ;
; 13.904 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.131      ; 6.236      ;
; 13.907 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.239      ;
; 13.908 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.132      ; 6.233      ;
; 13.921 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 6.216      ;
; 13.922 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 6.214      ;
; 13.924 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.222      ;
; 13.925 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.132      ; 6.216      ;
; 13.942 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.204      ;
; 13.946 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.131      ; 6.194      ;
; 13.952 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 6.195      ;
; 13.955 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.135      ; 6.189      ;
; 13.959 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 6.168      ;
; 13.963 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.131      ; 6.177      ;
; 13.964 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.120      ; 6.165      ;
; 13.979 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 6.154      ;
; 13.988 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 6.160      ;
; 13.998 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 6.145      ;
; 14.003 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.143      ;
; 14.004 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.132      ; 6.137      ;
; 14.007 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.132      ; 6.134      ;
; 14.007 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.135      ; 6.137      ;
; 14.028 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 6.117      ;
; 14.028 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 6.102      ;
; 14.033 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 6.093      ;
; 14.042 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[7]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.131      ; 6.098      ;
; 14.045 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 6.082      ;
; 14.048 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[3]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.901      ;
; 14.052 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[3]                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.897      ;
; 14.055 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 6.081      ;
; 14.070 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 6.060      ;
; 14.072 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 6.061      ;
; 14.075 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.071      ;
; 14.075 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.872      ;
; 14.079 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.868      ;
; 14.082 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a27~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 6.051      ;
; 14.082 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.865      ;
; 14.083 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.126      ; 6.052      ;
; 14.085 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.848      ;
; 14.085 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.848      ;
; 14.085 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 6.062      ;
; 14.086 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.861      ;
; 14.087 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 6.043      ;
; 14.088 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.135      ; 6.056      ;
; 14.092 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[11]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.054      ;
; 14.092 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.134      ; 6.051      ;
; 14.093 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[11]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.132      ; 6.048      ;
; 14.097 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.120      ; 6.032      ;
; 14.097 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 6.039      ;
; 14.102 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.135      ; 6.042      ;
; 14.105 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.132      ; 6.036      ;
; 14.114 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 6.022      ;
; 14.114 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[15]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 6.012      ;
; 14.117 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.029      ;
; 14.121 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[9]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a2~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 6.027      ;
; 14.126 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a27~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.121      ; 6.004      ;
; 14.126 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.020      ;
; 14.127 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.138      ; 6.020      ;
; 14.128 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[16]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 6.004      ;
; 14.128 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[12]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.132      ; 6.013      ;
; 14.130 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[13]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.135      ; 6.014      ;
; 14.131 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[11]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.131      ; 6.009      ;
; 14.134 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[14]                                                              ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 6.012      ;
; 14.135 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[8]                                                               ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a6~porta_we_reg      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 5.992      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.491      ;
; 48.954 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.478      ;
; 49.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.422      ;
; 49.041 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.381      ;
; 49.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.345      ;
; 49.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.333      ;
; 49.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.294      ;
; 49.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.269      ;
; 49.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.272      ;
; 49.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.240      ;
; 49.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.164      ;
; 49.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.155      ;
; 49.302 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.136      ;
; 49.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.086      ;
; 49.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.083      ;
; 49.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.063      ;
; 49.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 0.961      ;
; 49.881 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.544      ;
; 97.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.517      ;
; 97.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.517      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.386      ;
; 97.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.322      ;
; 97.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.294      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.298      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.298      ;
; 97.705 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.236      ;
; 97.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.203      ;
; 97.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.202      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.201      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.196      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.198      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.205      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.205      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.205      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.205      ;
; 97.766 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.186      ;
; 97.766 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.186      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.163      ;
; 97.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.160      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.128      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.117      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.117      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.114      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.113      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.113      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.109      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.102      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.082      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.069      ;
; 97.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.068      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.067      ;
; 97.881 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.064      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.056      ;
; 97.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.043      ;
; 97.891 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.049      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.048      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.047      ;
; 97.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.044      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.049      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.049      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.049      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.049      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.049      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.049      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.049      ;
; 97.922 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.012      ;
; 97.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.027      ;
; 97.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.027      ;
; 97.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.027      ;
; 97.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.027      ;
; 97.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.027      ;
; 97.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.018      ;
; 97.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.018      ;
; 97.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.018      ;
; 97.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.018      ;
; 97.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.018      ;
; 97.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.018      ;
; 97.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.018      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.996      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.996      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.996      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.996      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.996      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.994      ;
; 97.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.996      ;
; 97.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.996      ;
; 97.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.996      ;
; 97.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.996      ;
; 97.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.996      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.984      ;
; 97.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.983      ;
; 97.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.974      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.980      ;
; 97.966 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.979      ;
; 97.966 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.979      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.975      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.963      ;
; 97.977 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.963      ;
; 97.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.488      ;
; 0.165 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.488      ;
; 0.167 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.493      ;
; 0.171 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.498      ;
; 0.184 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.510      ;
; 0.186 ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[7]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                                           ; LT_SPI:Surf|SPI_counter[1]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|reg_readdata[10]                                                                                                                                                                                                                                                                                    ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|reg_readdata[10]                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                         ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                  ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                      ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                                      ; LT_SPI:Surf|SPI_state.S_Addr_11                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                                      ; LT_SPI:Surf|SPI_state.S_Data_11                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:qbert_move_0_avalon_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                      ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                            ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|qbert_only_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                     ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                    ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_avalon_reg:the_qbert_only_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                               ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_avalon_reg:the_qbert_only_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.190 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_sysclk:the_qbert_only_cpu_cpu_debug_slave_sysclk|sync2_udr                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.318      ;
; 0.192 ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; LT_SPI:Surf|SPI_data[5]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[6]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LT_SPI:Surf|SPI_data[4]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[5]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LT_SPI:Surf|SPI_data[3]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[4]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LT_SPI:Surf|SPI_data[1]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[2]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LT_SPI:Surf|SPI_data[0]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[1]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                                           ; LT_SPI:Surf|SPI_counter[0]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[21]                                                                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[5]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[22]                                                                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[6]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                         ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|control_register[3]                                                                                                                                                                                                                                                                         ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[3]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                          ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; qbert_only:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                   ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LT_SPI:Surf|SPI_CS0                                                                                                                                                                                                                                                                                                                                  ; LT_SPI:Surf|SPI_CS                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[20]                                                                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[4]                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:qbert_move_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                                                   ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:qbert_move_0_avalon_translator|wait_latency_counter[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; LT_SPI:Surf|SPI_data[2]                                                                                                                                                                                                                                                                                                                              ; LT_SPI:Surf|SPI_data[3]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[26]                                                                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[10]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_oci_debug:the_qbert_only_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Write                                                                                                                                              ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                         ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                          ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                             ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                          ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                           ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                            ; sdram_control:sdram_control_inst|SA[8]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                            ; sdram_control:sdram_control_inst|SA[7]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                           ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                            ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                      ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                            ; sdram_control:sdram_control_inst|CAS_N                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                             ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sdram_control:sdram_control_inst|Read                                                                                                                                               ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.493      ;
; 0.210 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sdram_control:sdram_control_inst|rRD1_ADDR[20]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.514      ;
; 0.212 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.497      ;
; 0.212 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.221 ; sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.517      ;
; 0.221 ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.517      ;
; 0.223 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.508      ;
; 0.225 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.508      ;
; 0.228 ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                     ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.348      ;
; 0.228 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.513      ;
; 0.232 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                         ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.353      ;
; 0.234 ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.354      ;
; 0.239 ; sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.535      ;
; 0.253 ; sdram_control:sdram_control_inst|command:u_command|SA[2]                                                                                                                            ; sdram_control:sdram_control_inst|SA[2]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                           ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                            ; sdram_control:sdram_control_inst|SA[5]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                            ; sdram_control:sdram_control_inst|SA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                 ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                    ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.265 ; sdram_control:sdram_control_inst|rRD1_ADDR[10]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; sdram_control:sdram_control_inst|rRD1_ADDR[17]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sdram_control:sdram_control_inst|rRD1_ADDR[23]                                                                                                                                      ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.569      ;
; 0.267 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                            ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.317      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                          ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[3]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[5]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.328      ;
; 0.212 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[7]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.332      ;
; 0.227 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.347      ;
; 0.248 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.376      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.372      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.261 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.380      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.265 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[2]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[33]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.395      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.395      ;
; 0.276 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.396      ;
; 0.277 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[31]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.396      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[32]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.284 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.405      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.408      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.411      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[11]                                                       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[4]                                                        ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.426      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.259 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd                                             ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.275 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.403      ;
; 0.275 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.403      ;
; 0.277 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.405      ;
; 0.278 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.406      ;
; 0.297 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.305 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.323 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.336 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_green[6]                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.651      ;
; 0.336 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.651      ;
; 0.362 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.490      ;
; 0.384 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[2] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.313      ;
; 0.391 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.138     ; 0.337      ;
; 0.416 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.544      ;
; 0.426 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.535      ;
; 0.428 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.537      ;
; 0.435 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[7]                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 0.770      ;
; 0.436 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 0.771      ;
; 0.447 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.376      ;
; 0.447 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.449 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.138     ; 0.395      ;
; 0.454 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[4] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.377      ;
; 0.458 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit         ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[3] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.387      ;
; 0.459 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.463 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[3] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10]                                       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.599      ;
; 0.472 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.501 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.633      ;
; 0.510 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[4] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.511 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.639      ;
; 0.516 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.644      ;
; 0.517 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.647      ;
; 0.521 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.649      ;
; 0.521 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.650      ;
; 0.524 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_green[6]                                   ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.672      ;
; 0.525 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[5]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.656      ;
; 0.531 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.661      ;
; 0.533 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.535 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.138     ; 0.481      ;
; 0.535 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.664      ;
; 0.536 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.542 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.690      ;
; 0.544 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.692      ;
; 0.545 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.693      ;
; 0.548 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.676      ;
; 0.561 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4]                                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.166     ; 0.479      ;
; 0.574 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.702      ;
; 0.575 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.703      ;
; 0.577 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.705      ;
; 0.578 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.706      ;
; 0.582 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.710      ;
; 0.584 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.713      ;
; 0.587 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.589 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.717      ;
; 0.591 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.592 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.720      ;
; 0.593 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD                                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.903      ;
; 0.596 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.599 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.727      ;
; 0.599 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.601 ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -1.496 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.085     ; 0.964      ;
; -1.496 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.085     ; 0.964      ;
; -1.496 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.085     ; 0.964      ;
; -1.496 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.085     ; 0.964      ;
; -1.496 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.085     ; 0.964      ;
; -1.496 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.085     ; 0.964      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.371 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 0.837      ;
; -1.344 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 0.994      ;
; -1.323 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.901     ; 0.975      ;
; -1.323 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.901     ; 0.975      ;
; -1.323 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.901     ; 0.975      ;
; -1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.964      ;
; -1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.964      ;
; -1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.964      ;
; -1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.964      ;
; -1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.964      ;
; -1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.964      ;
; -1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.964      ;
; -1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.964      ;
; -1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.910     ; 0.964      ;
; -1.315 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
; -1.302 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.882     ; 0.973      ;
+--------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.301 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 0.924      ;
; -1.301 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 0.924      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.596  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.077      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.617  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.056      ;
; 5.659  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.068      ;
; 5.680  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 3.047      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.693  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.232     ; 2.980      ;
; 5.708  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.367     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.369     ; 2.859      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.369     ; 2.859      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.369     ; 2.859      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 2.853      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Write                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 2.853      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 2.853      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 2.853      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.366     ; 2.862      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 2.853      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.375     ; 2.853      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.376     ; 2.852      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.369     ; 2.859      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.369     ; 2.859      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.369     ; 2.859      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.369     ; 2.859      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.368     ; 2.860      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.368     ; 2.860      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.369     ; 2.859      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.369     ; 2.859      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.369     ; 2.859      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.367     ; 2.861      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[1]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.851      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[3]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.368     ; 2.860      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[5]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.851      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[6]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.851      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[7]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.851      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[8]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.851      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[9]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.851      ;
; 5.709  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.377     ; 2.851      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.621 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 2.447      ;
; 17.621 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 2.447      ;
; 17.621 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 2.447      ;
; 17.621 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 2.447      ;
; 17.621 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 2.447      ;
; 17.621 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 2.447      ;
; 17.621 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 2.447      ;
; 17.621 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 2.447      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_aligning_data                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_waiting_for_data                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte2_data[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte1_data[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_ipending_reg[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[31]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[30]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[29]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[28]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[27]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[26]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[24]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[30]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[29]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[28]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[27]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[26]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[24]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[22]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[21]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[20]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[19]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[18]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[17]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.250      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.696 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_alu_result[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.242      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_valid_from_R                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.248      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_valid                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.248      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.245      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.246      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.246      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.246      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte3_data[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.246      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.245      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.245      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.245      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.245      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.245      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.245      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|av_ld_byte0_data[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.245      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_valid                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.248      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[7]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[31]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[29]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.241      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[28]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.241      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[27]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.241      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[25]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.241      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[24]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|D_iw[23]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.248      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|i_read                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.248      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.247      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.247      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|read_latency_shift_reg[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.247      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.247      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.247      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.247      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.247      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.247      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_br                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.248      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_src2_use_imm                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.248      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_wr_dst_reg                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.249      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_ld                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_ld_signed                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.244      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_force_src2_zero                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.243      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_dst_regnum[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.249      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_dst_regnum[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.249      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_dst_regnum[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.249      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_dst_regnum[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.249      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_dst_regnum[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.249      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_exception                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.241      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_retaddr                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.243      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.257      ;
; 17.697 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.245      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.085      ;
; 49.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.085      ;
; 49.633 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.795      ;
; 98.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.447      ;
; 98.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.447      ;
; 98.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.447      ;
; 98.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.429      ;
; 98.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.429      ;
; 98.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.429      ;
; 98.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.429      ;
; 98.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.429      ;
; 98.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.429      ;
; 98.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.429      ;
; 98.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.320      ;
; 98.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.320      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.698 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.258      ;
; 98.698 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.258      ;
; 98.698 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.258      ;
; 98.698 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.258      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.236      ;
; 98.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.140      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.124      ;
; 98.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.116      ;
; 98.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.116      ;
; 98.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.116      ;
; 98.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.116      ;
; 98.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.116      ;
; 98.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.116      ;
; 98.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.116      ;
; 98.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.116      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.107      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.107      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.107      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.107      ;
; 98.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.107      ;
; 98.868 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.085      ;
; 98.868 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.085      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.929      ;
; 99.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.925      ;
; 99.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.687      ;
; 99.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.687      ;
; 99.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.687      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.494  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.614      ;
; 0.494  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.614      ;
; 0.494  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.614      ;
; 0.692  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.811      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.825      ;
; 0.828  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.958      ;
; 0.828  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.958      ;
; 0.828  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.958      ;
; 0.828  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.958      ;
; 0.828  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.958      ;
; 0.828  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.958      ;
; 0.828  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.958      ;
; 0.828  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.958      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.954      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.954      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.976      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.976      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.976      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.976      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.976      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.978      ;
; 0.868  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.994      ;
; 0.947  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.061      ;
; 0.951  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.076      ;
; 0.951  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.076      ;
; 0.951  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.076      ;
; 0.951  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.076      ;
; 1.019  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.144      ;
; 1.019  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.144      ;
; 1.020  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.147      ;
; 1.121  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.246      ;
; 1.121  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.246      ;
; 1.121  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.246      ;
; 1.121  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.246      ;
; 1.121  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.246      ;
; 1.121  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.246      ;
; 1.121  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.246      ;
; 1.128  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.254      ;
; 1.128  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.254      ;
; 1.128  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.254      ;
; 50.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.518      ; 0.700      ;
; 50.334 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.516      ; 0.954      ;
; 50.334 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.516      ; 0.954      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.508 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.630 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.039     ; 0.826      ;
; 0.630 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.039     ; 0.826      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.821 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.957      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.974      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.974      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.974      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.974      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.974      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.974      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.974      ;
; 0.840 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.974      ;
; 2.714 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.811      ;
; 2.714 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.811      ;
; 2.730 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.827      ;
; 2.730 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.827      ;
; 2.790 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.887      ;
; 2.790 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.887      ;
; 2.853 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.950      ;
; 2.853 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.950      ;
; 2.859 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.956      ;
; 2.859 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.956      ;
; 2.873 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.970      ;
; 2.873 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 1.970      ;
; 2.904 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.001      ;
; 2.904 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.087     ; 2.001      ;
; 3.025 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.901     ; 2.308      ;
; 3.025 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.901     ; 2.308      ;
; 3.031 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.315      ;
; 3.031 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.315      ;
; 3.031 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.315      ;
; 3.143 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.901     ; 2.426      ;
; 3.143 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.901     ; 2.426      ;
; 3.144 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.901     ; 2.427      ;
; 3.144 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.901     ; 2.427      ;
; 3.149 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.433      ;
; 3.149 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.433      ;
; 3.149 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.433      ;
; 3.152 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.436      ;
; 3.152 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.436      ;
; 3.152 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.436      ;
; 3.201 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.901     ; 2.484      ;
; 3.201 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.901     ; 2.484      ;
; 3.206 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.490      ;
; 3.206 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.490      ;
; 3.206 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.900     ; 2.490      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.080     ; 2.312      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.077     ; 2.315      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.077     ; 2.315      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.077     ; 2.315      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.077     ; 2.315      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                     ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.077     ; 2.315      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.077     ; 2.315      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.077     ; 2.315      ;
; 3.208 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.308      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.309      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.309      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.309      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.084     ; 2.309      ;
; 3.209 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.083     ; 2.310      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                    ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[6] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.229 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.569     ; 0.833      ;
; 1.242 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.582     ; 0.833      ;
; 1.251 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.827      ;
; 1.251 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.827      ;
; 1.251 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.827      ;
; 1.251 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.827      ;
; 1.251 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.827      ;
; 1.251 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.827      ;
; 1.251 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.827      ;
; 1.251 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.827      ;
; 1.251 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.597     ; 0.827      ;
; 1.254 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.588     ; 0.839      ;
; 1.254 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.588     ; 0.839      ;
; 1.254 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.588     ; 0.839      ;
; 1.267 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.590     ; 0.850      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[0] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.321 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.782     ; 0.712      ;
; 1.433 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[5] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 0.827      ;
; 1.433 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[3] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 0.827      ;
; 1.433 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[1] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 0.827      ;
; 1.433 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 0.827      ;
; 1.433 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[7] ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 0.827      ;
; 1.433 ; reset_delay:reset_delay_inst|cont[26] ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 0.827      ;
+-------+---------------------------------------+------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.898 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_logic                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.037      ;
; 1.898 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_shift_rot                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.037      ;
; 1.898 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_shift_rot_right                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.037      ;
; 1.898 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_shift_logical                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.037      ;
; 1.898 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_rot_right                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.037      ;
; 1.898 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.037      ;
; 1.898 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_break                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.037      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_alu_sub                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.040      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_invert_arith_src_msb                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.040      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_br_uncond                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.040      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_br_cmp                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.040      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_wrctl_inst                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.039      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_rd_ctl_reg                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.039      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_status_reg_pie                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|hbreak_enabled                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_control_rd_data[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[24]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[16]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[17]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[18]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[19]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[22]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[23]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[27]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[25]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[26]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[31]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[28]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[29]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|internal_counter[30]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[4]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[4]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[15]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[15]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[23]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[22]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[21]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[20]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|counter_snapshot[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[8]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[9]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_h_register[12]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[8]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[9]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|period_l_register[12]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[16]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.043      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.043      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.043      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[3]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.043      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|d_writedata[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src1[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.043      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.043      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.043      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.043      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.043      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.041      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_ienable_reg[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_bstatus_reg                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_control_rd_data[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|F_pc[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.043      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|W_estatus_reg                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_new_inst                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.040      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.899 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_shift_rot_cnt[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.044      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.039      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.039      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|read_latency_shift_reg[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.039      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.039      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.039      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo|mem_used[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.039      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.039      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.039      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.049      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_timer_timestamp:timer_timestamp|readdata[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.039      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_LEDS:leds|data_out[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.040      ;
; 1.904 ; qbert_only:u0|altera_reset_controller:rst_controller|r_sync_rst ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|E_src2[6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.048      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.782 ; 5.012        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                     ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[0]                                                                                                                                                             ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                             ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                             ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                          ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|PM_STOP                                                                                                                                                            ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Read                                                                                                                                                               ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                              ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                              ;
; 4.784 ; 5.000        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                           ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                                           ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                           ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_a_module:qbert_only_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_a_module:qbert_only_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_b_module:qbert_only_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_b_module:qbert_only_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_r:the_qbert_only_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                            ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|qbert_only_jtag_uart_0_scfifo_w:the_qbert_only_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                                                                           ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                                                                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_nios2_ocimem:the_qbert_only_cpu_cpu_nios2_ocimem|qbert_only_cpu_cpu_ociram_sp_ram_module:qbert_only_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_a_module:qbert_only_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_register_bank_b_module:qbert_only_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                                                                                      ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                                                      ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                    ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a21~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                                                                                     ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                                                                                     ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; qbert_only:u0|qbert_only_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3sc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[1]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[2]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[3]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[4]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[5]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[7]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[8]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[9]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[0]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[1]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[2]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[3]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[4]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[5]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[6]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[7]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[8]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|YC[9]              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[0] ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[4] ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                                                         ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[0]              ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[6]              ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|blue[1]            ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[2] ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[3] ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[7]                                       ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[0]                                       ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[1]                                       ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[5]                                       ;
; 14.937 ; 15.121       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oVD                                             ;
; 14.937 ; 15.121       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[1] ;
; 14.937 ; 15.121       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|is_qbert_orange[5] ;
; 14.937 ; 15.121       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_droite       ;
; 14.937 ; 15.121       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_droit         ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[0]                                        ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[10]                                       ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[1]                                        ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[2]                                        ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[3]                                        ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[4]                                        ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[5]                                        ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[6]                                        ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[7]                                        ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[8]                                        ;
; 14.937 ; 15.153       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|x_cnt[9]                                        ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mhd                                             ;
; 14.938 ; 15.154       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|mvd                                             ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oHD                                             ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[0]                                       ;
; 14.938 ; 15.154       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[1]                                       ;
; 14.938 ; 15.154       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[3]                                       ;
; 14.938 ; 15.154       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[5]                                       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[0]                                       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[1]                                       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[2]                                       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[3]                                       ;
; 14.938 ; 15.154       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[4]                                       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_G[6]                                       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[2]                                       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[3]                                       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[4]                                       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[6]                                       ;
; 14.938 ; 15.154       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_R[7]                                       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|jambe_gauche       ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|tete               ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[2]                                     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[4]                                     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[7]                                     ;
; 14.939 ; 15.123       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[2]                                       ;
; 14.939 ; 15.123       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[4]                                       ;
; 14.939 ; 15.123       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|oLCD_B[7]                                       ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|XC[10]             ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_blue[5]                                    ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_green[6]                                   ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[3]                                     ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|read_red[5]                                     ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|pied_gauche        ;
; 14.943 ; 15.127       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau             ;
; 14.946 ; 15.130       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[4]                                        ;
; 14.950 ; 15.134       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ;
; 14.950 ; 15.134       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ;
; 14.950 ; 15.134       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ;
; 14.950 ; 15.134       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ;
; 14.950 ; 15.134       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ;
; 14.950 ; 15.134       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ;
; 14.950 ; 15.134       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ;
; 14.950 ; 15.134       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ;
; 14.950 ; 15.134       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[0]                                        ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[1]                                        ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[2]                                        ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[3]                                        ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[5]                                        ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[6]                                        ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[7]                                        ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[8]                                        ;
; 14.951 ; 15.167       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[9]                                        ;
; 14.954 ; 15.170       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|y_cnt[4]                                        ;
; 14.957 ; 15.173       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qbert_only:u0|mtl_controller_avalon:qbert_move_0|qbert_orange_bas_gauche:Beta|museau             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                  ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qbert_only:u0|qbert_only_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qbert_only_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.332 ; 49.516       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.342 ; 49.526       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                      ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                      ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qbert_only:u0|qbert_only_cpu:cpu|qbert_only_cpu_cpu:cpu|qbert_only_cpu_cpu_nios2_oci:the_qbert_only_cpu_cpu_nios2_oci|qbert_only_cpu_cpu_debug_slave_wrapper:the_qbert_only_cpu_cpu_debug_slave_wrapper|qbert_only_cpu_cpu_debug_slave_tck:the_qbert_only_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 1.030  ; 1.812 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.030  ; 1.812 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 0.834  ; 1.601 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 0.855  ; 1.612 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; -0.044 ; 0.411 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.044 ; 0.411 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.062  ; 0.525 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.006 ; 0.444 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.042 ; 0.402 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.174 ; 0.315 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.062  ; 0.525 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 2.508  ; 3.328 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 2.508  ; 3.328 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.810  ; 1.294 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 2.633  ; 3.191 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.627 ; -1.378 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -0.751 ; -1.509 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.627 ; -1.378 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.645 ; -1.389 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.213  ; -0.239 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.213  ; -0.239 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.337  ; -0.148 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.177  ; -0.271 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.211  ; -0.230 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.337  ; -0.148 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.110  ; -0.349 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -2.074 ; -2.885 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.074 ; -2.885 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.028  ; 0.545  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 0.014  ; -0.454 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.351  ; 3.379  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.351  ; 3.379  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.428  ; 5.344  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.825  ; 3.897  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 4.115  ; 4.203  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 4.047  ; 4.150  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 4.009  ; 4.119  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 4.004  ; 4.093  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 5.246  ; 5.137  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 3.868  ; 3.989  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.428  ; 5.344  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 4.354  ; 4.161  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.935  ; 2.944  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.809  ; 2.862  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.852  ; 2.858  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.031  ; 3.092  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.852  ; 2.862  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.881  ; 2.914  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.354  ; 4.161  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.425  ; 4.217  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.756  ; 2.774  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.425  ; 4.217  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.755  ; 2.774  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.115  ; 3.165  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.784  ; 2.822  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 3.075  ; 3.101  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.890  ; 2.921  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.049  ; 3.102  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.997  ; 3.037  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.746  ; 2.781  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.892  ; 2.974  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.842  ; 2.866  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.997  ; 3.037  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.862  ; 2.889  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.553  ; 2.574  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.757  ; 2.777  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.552  ; 2.571  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.726  ; 2.731  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.847 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.827 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.592  ; 2.673  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.400  ; 2.424  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.321  ; 2.349  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.480  ; 2.525  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.173  ; 2.177  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.592  ; 2.673  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.389  ; 2.424  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.193  ; 2.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.210  ; 2.224  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.393  ; 2.449  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.403  ; 2.435  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.294  ; 2.300  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.244  ; 2.250  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.460  ; 2.530  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.341  ; 2.372  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.186  ; 2.194  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.341  ; 2.372  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.651  ; 2.709  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.308  ; 2.331  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.957  ; 3.771  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.328  ; 4.457  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.328  ; 4.457  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.153  ; 4.237  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.296  ; 3.343  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.387  ; 3.432  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.613  ; 3.645  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.842  ; 3.928  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.752  ; 3.809  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.257  ; 3.310  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.841  ; 3.921  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.390  ; 3.461  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.059  ; 4.142  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.421  ; 3.519  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.559  ; 3.602  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.703  ; 3.757  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.840  ; 3.911  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.696  ; 3.682  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.216  ; 2.229  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.175  ; 2.177  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.216  ; 2.229  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.760  ; 2.829  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.065  ; 3.184  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.488 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.517 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.421  ; 6.897  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.238  ; 3.263  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.238  ; 3.263  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 3.692  ; 3.760  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.692  ; 3.760  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 3.970  ; 4.052  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 3.905  ; 4.002  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 3.869  ; 3.973  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 3.868  ; 3.951  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 5.117  ; 5.003  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 3.734  ; 3.849  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.293  ; 5.202  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 2.479  ; 2.527  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.605  ; 2.611  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.479  ; 2.528  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.523  ; 2.527  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.691  ; 2.747  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.524  ; 2.531  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.552  ; 2.580  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.024  ; 3.828  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.428  ; 2.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.428  ; 2.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.093  ; 3.881  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.428  ; 2.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.774  ; 2.819  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.454  ; 2.488  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.739  ; 2.761  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.560  ; 2.588  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.709  ; 2.758  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.231  ; 2.247  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.419  ; 2.450  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.559  ; 2.635  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.511  ; 2.532  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.659  ; 2.696  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.530  ; 2.554  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.233  ; 2.251  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.429  ; 2.446  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.231  ; 2.247  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.403  ; 2.405  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.867  ; 1.869  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.089  ; 2.109  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.009  ; 2.034  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.161  ; 2.203  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.867  ; 1.869  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.269  ; 2.344  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.073  ; 2.105  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.887  ; 1.887  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.902  ; 1.913  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.078  ; 2.130  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.092  ; 2.120  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.987  ; 1.990  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.940  ; 1.943  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.143  ; 2.209  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.880  ; 1.884  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.880  ; 1.884  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.027  ; 2.055  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.330  ; 2.383  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 1.997  ; 2.017  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.641  ; 3.451  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.566  ; 2.638  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.389  ; 3.547  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.215  ; 3.330  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.620  ; 2.675  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.566  ; 2.641  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.740  ; 2.807  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.111  ; 3.231  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.032  ; 3.126  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.718  ; 2.801  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.864  ; 2.957  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.913  ; 2.953  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.029  ; 3.134  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.870  ; 2.965  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.582  ; 2.638  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.842  ; 2.917  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.849  ; 2.929  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.730  ; 2.780  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.870  ; 1.870  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.870  ; 1.870  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.909  ; 1.920  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.435  ; 2.499  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.727  ; 2.839  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.237  ; 5.712  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.498 ; 3.433 ; 4.237 ; 4.172 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.385 ; 3.320 ; 4.118 ; 4.053 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.201 ; 2.127 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.888 ; 2.795 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.888 ; 2.795 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.201 ; 2.127 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.529 ; 2.464 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.714 ; 2.621 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.846 ; 2.753 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.846 ; 2.753 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.323 ; 2.249 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.533 ; 2.459 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.680 ; 2.606 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.692 ; 2.618 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.692 ; 2.618 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.351 ; 2.277 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.692 ; 2.618 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.692 ; 2.618 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.714 ; 2.621 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.892 ; 1.818 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.561 ; 2.468 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.561 ; 2.468 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.892 ; 1.818 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.213 ; 2.148 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.394 ; 2.301 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.521 ; 2.428 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.521 ; 2.428 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.009 ; 1.935 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.210 ; 2.136 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.352 ; 2.278 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.363 ; 2.289 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.363 ; 2.289 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.036 ; 1.962 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.363 ; 2.289 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.363 ; 2.289 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.394 ; 2.301 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.193     ; 2.267     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.968     ; 3.061     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.968     ; 3.061     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.193     ; 2.267     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.591     ; 2.656     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.773     ; 2.866     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.911     ; 3.004     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.911     ; 3.004     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.330     ; 2.404     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.572     ; 2.646     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.734     ; 2.808     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.747     ; 2.821     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.747     ; 2.821     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.361     ; 2.435     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.747     ; 2.821     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.747     ; 2.821     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.773     ; 2.866     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.882     ; 1.956     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.634     ; 2.727     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.634     ; 2.727     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.882     ; 1.956     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.270     ; 2.335     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.447     ; 2.540     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.580     ; 2.673     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.580     ; 2.673     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.013     ; 2.087     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.245     ; 2.319     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.401     ; 2.475     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.414     ; 2.488     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.414     ; 2.488     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.042     ; 2.116     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.414     ; 2.488     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.414     ; 2.488     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.447     ; 2.540     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.135 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -20.695  ; 0.162 ; -2.975   ; 0.494   ; 4.744               ;
;  CLOCK_50                                                 ; 7.246    ; 0.162 ; 16.009   ; 1.898   ; 9.206               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -20.695  ; 0.259 ; -2.975   ; 1.229   ; 14.895              ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.968   ; 0.186 ; -2.349   ; 0.508   ; 4.744               ;
;  altera_reserved_tck                                      ; 47.631   ; 0.187 ; 48.313   ; 0.494   ; 49.311              ;
; Design-wide TNS                                           ; -323.653 ; 0.0   ; -132.711 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -206.295 ; 0.000 ; -128.013 ; 0.000   ; 0.000               ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -117.358 ; 0.000 ; -4.698   ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                      ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 1.841  ; 2.387 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.841  ; 2.387 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.492  ; 2.022 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.535  ; 2.049 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; -0.044 ; 0.411 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.044 ; 0.411 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.076  ; 0.525 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; -0.006 ; 0.444 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.042 ; 0.402 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.174 ; 0.315 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.076  ; 0.525 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 4.378  ; 4.951 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.378  ; 4.951 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.324  ; 2.584 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.466  ; 6.756 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -0.627 ; -1.361 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -0.751 ; -1.509 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -0.627 ; -1.361 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -0.645 ; -1.380 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 0.411  ; 0.229  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.411  ; 0.229  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.613  ; 0.388  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.350  ; 0.191  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.414  ; 0.252  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.613  ; 0.388  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.254  ; 0.028  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -2.074 ; -2.885 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.074 ; -2.885 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.213  ; 0.994  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 0.014  ; -0.454 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.726  ; 5.698  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 5.726  ; 5.698  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.681  ; 8.479  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 6.579  ; 6.558  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 7.075  ; 7.005  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 6.972  ; 6.939  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 6.872  ; 6.868  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 6.883  ; 6.890  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 8.362  ; 8.129  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 6.618  ; 6.681  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.681  ; 8.479  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 6.917  ; 6.575  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.074  ; 5.001  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.836  ; 4.801  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.923  ; 4.873  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.189  ; 5.117  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.919  ; 4.866  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.959  ; 4.899  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.917  ; 6.575  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 6.939  ; 6.648  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.693  ; 4.662  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.939  ; 6.648  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.690  ; 4.679  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.351  ; 5.263  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.734  ; 4.710  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.303  ; 5.249  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.940  ; 4.898  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 5.221  ; 5.213  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.146  ; 5.076  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.709  ; 4.649  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.942  ; 4.915  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.898  ; 4.832  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 5.146  ; 5.076  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.894  ; 4.855  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.316  ; 4.289  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.695  ; 4.662  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.312  ; 4.282  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.676  ; 4.641  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.431  ; 4.450  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.144  ; 4.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.016  ; 3.965  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.259  ; 4.237  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.745  ; 3.690  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.431  ; 4.450  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.068  ; 4.048  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.796  ; 3.727  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.809  ; 3.764  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.151  ; 4.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.138  ; 4.123  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.991  ; 3.930  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.872  ; 3.850  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.286  ; 4.258  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.048  ; 4.000  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.774  ; 3.716  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.048  ; 4.000  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.592  ; 4.576  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.989  ; 3.914  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 6.173  ; 5.867  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.372  ; 7.416  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.372  ; 7.416  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 7.138  ; 7.080  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.658  ; 5.592  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.777  ; 5.749  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.139  ; 6.127  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.622  ; 6.574  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.436  ; 6.384  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.573  ; 5.548  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.534  ; 6.506  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.829  ; 5.775  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.921  ; 6.874  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.847  ; 5.873  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.066  ; 6.003  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.363  ; 6.315  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.593  ; 6.478  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.302  ; 6.176  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.806  ; 3.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.733  ; 3.686  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.806  ; 3.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.793  ; 4.754  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.248  ; 5.307  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.053 ; 11.592 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.238  ; 3.263  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.238  ; 3.263  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 3.692  ; 3.760  ; Rise       ; CLOCK_50                                                 ;
;  LED[0]             ; CLOCK_50            ; 3.692  ; 3.760  ; Rise       ; CLOCK_50                                                 ;
;  LED[1]             ; CLOCK_50            ; 3.970  ; 4.052  ; Rise       ; CLOCK_50                                                 ;
;  LED[2]             ; CLOCK_50            ; 3.905  ; 4.002  ; Rise       ; CLOCK_50                                                 ;
;  LED[3]             ; CLOCK_50            ; 3.869  ; 3.973  ; Rise       ; CLOCK_50                                                 ;
;  LED[4]             ; CLOCK_50            ; 3.868  ; 3.951  ; Rise       ; CLOCK_50                                                 ;
;  LED[5]             ; CLOCK_50            ; 5.117  ; 5.003  ; Rise       ; CLOCK_50                                                 ;
;  LED[6]             ; CLOCK_50            ; 3.734  ; 3.849  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.293  ; 5.202  ; Rise       ; CLOCK_50                                                 ;
; MTL_B[*]            ; CLOCK_50            ; 2.479  ; 2.527  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.605  ; 2.611  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.479  ; 2.528  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.523  ; 2.527  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.691  ; 2.747  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.524  ; 2.531  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.552  ; 2.580  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.024  ; 3.828  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.428  ; 2.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.428  ; 2.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.093  ; 3.881  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.428  ; 2.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.774  ; 2.819  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.454  ; 2.488  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.739  ; 2.761  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.560  ; 2.588  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.709  ; 2.758  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.231  ; 2.247  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.419  ; 2.450  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.559  ; 2.635  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.511  ; 2.532  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.659  ; 2.696  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.530  ; 2.554  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.233  ; 2.251  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.429  ; 2.446  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.231  ; 2.247  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.403  ; 2.405  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.867  ; 1.869  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.089  ; 2.109  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.009  ; 2.034  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.161  ; 2.203  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.867  ; 1.869  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.269  ; 2.344  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.073  ; 2.105  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.887  ; 1.887  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.902  ; 1.913  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.078  ; 2.130  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.092  ; 2.120  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.987  ; 1.990  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.940  ; 1.943  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.143  ; 2.209  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.880  ; 1.884  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.880  ; 1.884  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.027  ; 2.055  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.330  ; 2.383  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 1.997  ; 2.017  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.641  ; 3.451  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.566  ; 2.638  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.389  ; 3.547  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.215  ; 3.330  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.620  ; 2.675  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.566  ; 2.641  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.740  ; 2.807  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.111  ; 3.231  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.032  ; 3.126  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.718  ; 2.801  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.864  ; 2.957  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.913  ; 2.953  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.029  ; 3.134  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.870  ; 2.965  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.582  ; 2.638  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.842  ; 2.917  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.849  ; 2.929  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.730  ; 2.780  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.870  ; 1.870  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.870  ; 1.870  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.909  ; 1.920  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.435  ; 2.499  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.727  ; 2.839  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.237  ; 5.712  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.961 ; 5.841 ; 6.479 ; 6.359 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.385 ; 3.320 ; 4.118 ; 4.053 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 1520       ; 0          ; 32       ; 2        ;
; CLOCK_50                                                 ; altera_reserved_tck                                      ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                      ; CLOCK_50                                                 ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 31081      ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 272681293  ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2327       ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1046       ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 61         ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7404       ; 0          ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 1520       ; 0          ; 32       ; 2        ;
; CLOCK_50                                                 ; altera_reserved_tck                                      ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                      ; CLOCK_50                                                 ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 31081      ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 272681293  ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2327       ; 0          ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1046       ; 0          ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 61         ; 0          ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7404       ; 0          ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 675      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 47       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1621     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 675      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 47       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1621     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 90    ; 90   ;
; Unconstrained Output Ports      ; 74    ; 74   ;
; Unconstrained Output Port Paths ; 123   ; 123  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Mar 29 17:48:49 2016
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_hgj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
Info (332104): Reading SDC File: 'qbert_only/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qbert_only/synthesis/submodules/qbert_only_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -20.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -20.695            -206.295 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.968            -117.358 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.246               0.000 CLOCK_50 
    Info (332119):    47.631               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.330               0.000 CLOCK_50 
    Info (332119):     0.357               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
    Info (332119):     0.501               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.975
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.975            -128.013 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.349              -4.698 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.009               0.000 CLOCK_50 
    Info (332119):    48.313               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.885
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.885               0.000 altera_reserved_tck 
    Info (332119):     0.927               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.265               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.284               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.747               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):    14.904               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.538               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.449 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -18.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.407            -181.136 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.654            -104.424 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.507               0.000 CLOCK_50 
    Info (332119):    47.948               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.452               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.556            -109.687 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.065              -4.130 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.447               0.000 CLOCK_50 
    Info (332119):    48.557               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.789               0.000 altera_reserved_tck 
    Info (332119):     0.837               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.009               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.959               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.744               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):    14.895               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.497               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.625 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.257            -108.283 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.619             -64.022 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.632               0.000 CLOCK_50 
    Info (332119):    48.941               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 altera_reserved_tck 
    Info (332119):     0.259               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.496             -63.682 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.301              -2.602 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.621               0.000 CLOCK_50 
    Info (332119):    49.342               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.494               0.000 altera_reserved_tck 
    Info (332119):     0.508               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.229               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.898               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.754
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.754               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 CLOCK_50 
    Info (332119):    14.934               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.311               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.135 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 820 megabytes
    Info: Processing ended: Tue Mar 29 17:49:10 2016
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:20


