|top
ADC_CLK_10 => DE10_Lite:DE10_Lite_inst.ADC_CLK_10
MAX10_CLK1_50 => DE10_Lite:DE10_Lite_inst.MAX10_CLK1_50
MAX10_CLK1_50 => ResetCnt[0].CLK
MAX10_CLK1_50 => ResetCnt[1].CLK
MAX10_CLK1_50 => ResetCnt[2].CLK
MAX10_CLK1_50 => ResetCnt[3].CLK
MAX10_CLK1_50 => ResetCnt[4].CLK
MAX10_CLK1_50 => ResetCnt[5].CLK
MAX10_CLK1_50 => ResetCnt[6].CLK
MAX10_CLK1_50 => ResetCnt[7].CLK
MAX10_CLK1_50 => ResetCnt[8].CLK
MAX10_CLK1_50 => ResetCnt[9].CLK
MAX10_CLK1_50 => ResetCnt[10].CLK
MAX10_CLK1_50 => ResetCnt[11].CLK
MAX10_CLK1_50 => ResetCnt[12].CLK
MAX10_CLK1_50 => ResetCnt[13].CLK
MAX10_CLK1_50 => ResetCnt[14].CLK
MAX10_CLK1_50 => ResetCnt[15].CLK
MAX10_CLK1_50 => ResetN.CLK
MAX10_CLK2_50 => DE10_Lite:DE10_Lite_inst.MAX10_CLK2_50
KEY[0] => DE10_Lite:DE10_Lite_inst.KEY[0]
KEY[1] => DE10_Lite:DE10_Lite_inst.KEY[1]
SW[0] => DE10_Lite:DE10_Lite_inst.SW[0]
SW[1] => DE10_Lite:DE10_Lite_inst.SW[1]
SW[2] => DE10_Lite:DE10_Lite_inst.SW[2]
SW[3] => DE10_Lite:DE10_Lite_inst.SW[3]
SW[4] => DE10_Lite:DE10_Lite_inst.SW[4]
SW[5] => DE10_Lite:DE10_Lite_inst.SW[5]
SW[6] => DE10_Lite:DE10_Lite_inst.SW[6]
SW[7] => DE10_Lite:DE10_Lite_inst.SW[7]
SW[7] => LEDR[0].DATAIN
SW[8] => DE10_Lite:DE10_Lite_inst.SW[8]
SW[9] => DE10_Lite:DE10_Lite_inst.SW[9]
LEDR[0] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= ResetN.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= <GND>
LEDR[8] <= DE10_Lite:DE10_Lite_inst.adc_data_out_valid
LEDR[9] <= DE10_Lite:DE10_Lite_inst.sys_clk_out
HEX0[0] <= DE10_Lite:DE10_Lite_inst.HEX0[0]
HEX0[1] <= DE10_Lite:DE10_Lite_inst.HEX0[1]
HEX0[2] <= DE10_Lite:DE10_Lite_inst.HEX0[2]
HEX0[3] <= DE10_Lite:DE10_Lite_inst.HEX0[3]
HEX0[4] <= DE10_Lite:DE10_Lite_inst.HEX0[4]
HEX0[5] <= DE10_Lite:DE10_Lite_inst.HEX0[5]
HEX0[6] <= DE10_Lite:DE10_Lite_inst.HEX0[6]
HEX0[7] <= DE10_Lite:DE10_Lite_inst.HEX0[7]
HEX1[0] <= DE10_Lite:DE10_Lite_inst.HEX1[0]
HEX1[1] <= DE10_Lite:DE10_Lite_inst.HEX1[1]
HEX1[2] <= DE10_Lite:DE10_Lite_inst.HEX1[2]
HEX1[3] <= DE10_Lite:DE10_Lite_inst.HEX1[3]
HEX1[4] <= DE10_Lite:DE10_Lite_inst.HEX1[4]
HEX1[5] <= DE10_Lite:DE10_Lite_inst.HEX1[5]
HEX1[6] <= DE10_Lite:DE10_Lite_inst.HEX1[6]
HEX1[7] <= DE10_Lite:DE10_Lite_inst.HEX1[7]
HEX2[0] <= DE10_Lite:DE10_Lite_inst.HEX2[0]
HEX2[1] <= DE10_Lite:DE10_Lite_inst.HEX2[1]
HEX2[2] <= DE10_Lite:DE10_Lite_inst.HEX2[2]
HEX2[3] <= DE10_Lite:DE10_Lite_inst.HEX2[3]
HEX2[4] <= DE10_Lite:DE10_Lite_inst.HEX2[4]
HEX2[5] <= DE10_Lite:DE10_Lite_inst.HEX2[5]
HEX2[6] <= DE10_Lite:DE10_Lite_inst.HEX2[6]
HEX2[7] <= DE10_Lite:DE10_Lite_inst.HEX2[7]
HEX3[0] <= DE10_Lite:DE10_Lite_inst.HEX3[0]
HEX3[1] <= DE10_Lite:DE10_Lite_inst.HEX3[1]
HEX3[2] <= DE10_Lite:DE10_Lite_inst.HEX3[2]
HEX3[3] <= DE10_Lite:DE10_Lite_inst.HEX3[3]
HEX3[4] <= DE10_Lite:DE10_Lite_inst.HEX3[4]
HEX3[5] <= DE10_Lite:DE10_Lite_inst.HEX3[5]
HEX3[6] <= DE10_Lite:DE10_Lite_inst.HEX3[6]
HEX3[7] <= DE10_Lite:DE10_Lite_inst.HEX3[7]
HEX4[0] <= DE10_Lite:DE10_Lite_inst.HEX4[0]
HEX4[1] <= DE10_Lite:DE10_Lite_inst.HEX4[1]
HEX4[2] <= DE10_Lite:DE10_Lite_inst.HEX4[2]
HEX4[3] <= DE10_Lite:DE10_Lite_inst.HEX4[3]
HEX4[4] <= DE10_Lite:DE10_Lite_inst.HEX4[4]
HEX4[5] <= DE10_Lite:DE10_Lite_inst.HEX4[5]
HEX4[6] <= DE10_Lite:DE10_Lite_inst.HEX4[6]
HEX4[7] <= DE10_Lite:DE10_Lite_inst.HEX4[7]
HEX5[0] <= DE10_Lite:DE10_Lite_inst.HEX5[0]
HEX5[1] <= DE10_Lite:DE10_Lite_inst.HEX5[1]
HEX5[2] <= DE10_Lite:DE10_Lite_inst.HEX5[2]
HEX5[3] <= DE10_Lite:DE10_Lite_inst.HEX5[3]
HEX5[4] <= DE10_Lite:DE10_Lite_inst.HEX5[4]
HEX5[5] <= DE10_Lite:DE10_Lite_inst.HEX5[5]
HEX5[6] <= DE10_Lite:DE10_Lite_inst.HEX5[6]
HEX5[7] <= DE10_Lite:DE10_Lite_inst.HEX5[7]
DRAM_CLK <= DE10_Lite:DE10_Lite_inst.DRAM_CLK
DRAM_CKE <= DE10_Lite:DE10_Lite_inst.DRAM_CKE
DRAM_ADDR[0] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[0]
DRAM_ADDR[1] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[1]
DRAM_ADDR[2] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[2]
DRAM_ADDR[3] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[3]
DRAM_ADDR[4] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[4]
DRAM_ADDR[5] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[5]
DRAM_ADDR[6] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[6]
DRAM_ADDR[7] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[7]
DRAM_ADDR[8] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[8]
DRAM_ADDR[9] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[9]
DRAM_ADDR[10] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[10]
DRAM_ADDR[11] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[11]
DRAM_ADDR[12] <= DE10_Lite:DE10_Lite_inst.DRAM_ADDR[12]
DRAM_BA[0] <= DE10_Lite:DE10_Lite_inst.DRAM_BA[0]
DRAM_BA[1] <= DE10_Lite:DE10_Lite_inst.DRAM_BA[1]
DRAM_DQ[0] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[0]
DRAM_DQ[1] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[1]
DRAM_DQ[2] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[2]
DRAM_DQ[3] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[3]
DRAM_DQ[4] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[4]
DRAM_DQ[5] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[5]
DRAM_DQ[6] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[6]
DRAM_DQ[7] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[7]
DRAM_DQ[8] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[8]
DRAM_DQ[9] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[9]
DRAM_DQ[10] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[10]
DRAM_DQ[11] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[11]
DRAM_DQ[12] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[12]
DRAM_DQ[13] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[13]
DRAM_DQ[14] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[14]
DRAM_DQ[15] <> DE10_Lite:DE10_Lite_inst.DRAM_DQ[15]
DRAM_LDQM <= DE10_Lite:DE10_Lite_inst.DRAM_LDQM
DRAM_UDQM <= DE10_Lite:DE10_Lite_inst.DRAM_UDQM
DRAM_CS_N <= DE10_Lite:DE10_Lite_inst.DRAM_CS_N
DRAM_WE_N <= DE10_Lite:DE10_Lite_inst.DRAM_WE_N
DRAM_CAS_N <= DE10_Lite:DE10_Lite_inst.DRAM_CAS_N
DRAM_RAS_N <= DE10_Lite:DE10_Lite_inst.DRAM_RAS_N
VGA_HS <= DE10_Lite:DE10_Lite_inst.VGA_HS
VGA_VS <= DE10_Lite:DE10_Lite_inst.VGA_VS
VGA_R[0] <= DE10_Lite:DE10_Lite_inst.VGA_R[0]
VGA_R[1] <= DE10_Lite:DE10_Lite_inst.VGA_R[1]
VGA_R[2] <= DE10_Lite:DE10_Lite_inst.VGA_R[2]
VGA_R[3] <= DE10_Lite:DE10_Lite_inst.VGA_R[3]
VGA_G[0] <= DE10_Lite:DE10_Lite_inst.VGA_G[0]
VGA_G[1] <= DE10_Lite:DE10_Lite_inst.VGA_G[1]
VGA_G[2] <= DE10_Lite:DE10_Lite_inst.VGA_G[2]
VGA_G[3] <= DE10_Lite:DE10_Lite_inst.VGA_G[3]
VGA_B[0] <= DE10_Lite:DE10_Lite_inst.VGA_B[0]
VGA_B[1] <= DE10_Lite:DE10_Lite_inst.VGA_B[1]
VGA_B[2] <= DE10_Lite:DE10_Lite_inst.VGA_B[2]
VGA_B[3] <= DE10_Lite:DE10_Lite_inst.VGA_B[3]
CLK_I2C_SCL <= DE10_Lite:DE10_Lite_inst.CLK_I2C_SCL
CLK_I2C_SDA <> DE10_Lite:DE10_Lite_inst.CLK_I2C_SDA
GSENSOR_SCLK <= DE10_Lite:DE10_Lite_inst.GSENSOR_SCLK
GSENSOR_SDO <> DE10_Lite:DE10_Lite_inst.GSENSOR_SDO
GSENSOR_SDI <> DE10_Lite:DE10_Lite_inst.GSENSOR_SDI
GSENSOR_INT[0] <> DE10_Lite:DE10_Lite_inst.GSENSOR_INT[0]
GSENSOR_INT[1] <> DE10_Lite:DE10_Lite_inst.GSENSOR_INT[1]
GSENSOR_INT[2] <> DE10_Lite:DE10_Lite_inst.GSENSOR_INT[2]
GSENSOR_INT[3] <> DE10_Lite:DE10_Lite_inst.GSENSOR_INT[3]
GSENSOR_CS_N <= DE10_Lite:DE10_Lite_inst.GSENSOR_CS_N
GPIO[0] <> DE10_Lite:DE10_Lite_inst.GPIO[0]
GPIO[1] <> DE10_Lite:DE10_Lite_inst.GPIO[1]
GPIO[2] <> DE10_Lite:DE10_Lite_inst.GPIO[2]
GPIO[3] <> DE10_Lite:DE10_Lite_inst.GPIO[3]
GPIO[4] <> DE10_Lite:DE10_Lite_inst.GPIO[4]
GPIO[5] <> DE10_Lite:DE10_Lite_inst.GPIO[5]
GPIO[6] <> DE10_Lite:DE10_Lite_inst.GPIO[6]
GPIO[7] <> DE10_Lite:DE10_Lite_inst.GPIO[7]
GPIO[8] <> DE10_Lite:DE10_Lite_inst.GPIO[8]
GPIO[9] <> DE10_Lite:DE10_Lite_inst.GPIO[9]
GPIO[10] <> DE10_Lite:DE10_Lite_inst.GPIO[10]
GPIO[11] <> DE10_Lite:DE10_Lite_inst.GPIO[11]
GPIO[12] <> DE10_Lite:DE10_Lite_inst.GPIO[12]
GPIO[13] <> DE10_Lite:DE10_Lite_inst.GPIO[13]
GPIO[14] <> DE10_Lite:DE10_Lite_inst.GPIO[14]
GPIO[15] <> DE10_Lite:DE10_Lite_inst.GPIO[15]
GPIO[16] <> DE10_Lite:DE10_Lite_inst.GPIO[16]
GPIO[17] <> DE10_Lite:DE10_Lite_inst.GPIO[17]
GPIO[18] <> DE10_Lite:DE10_Lite_inst.GPIO[18]
GPIO[19] <> DE10_Lite:DE10_Lite_inst.GPIO[19]
GPIO[20] <> DE10_Lite:DE10_Lite_inst.GPIO[20]
GPIO[21] <> DE10_Lite:DE10_Lite_inst.GPIO[21]
GPIO[22] <> DE10_Lite:DE10_Lite_inst.GPIO[22]
GPIO[23] <> DE10_Lite:DE10_Lite_inst.GPIO[23]
GPIO[24] <> DE10_Lite:DE10_Lite_inst.GPIO[24]
GPIO[25] <> DE10_Lite:DE10_Lite_inst.GPIO[25]
GPIO[26] <> DE10_Lite:DE10_Lite_inst.GPIO[26]
GPIO[27] <> DE10_Lite:DE10_Lite_inst.GPIO[27]
GPIO[28] <> DE10_Lite:DE10_Lite_inst.GPIO[28]
GPIO[29] <> DE10_Lite:DE10_Lite_inst.GPIO[29]
GPIO[30] <> DE10_Lite:DE10_Lite_inst.GPIO[30]
GPIO[31] <> DE10_Lite:DE10_Lite_inst.GPIO[31]
GPIO[32] <> DE10_Lite:DE10_Lite_inst.GPIO[32]
GPIO[33] <> DE10_Lite:DE10_Lite_inst.GPIO[33]
GPIO[34] <> DE10_Lite:DE10_Lite_inst.GPIO[34]
GPIO[35] <> DE10_Lite:DE10_Lite_inst.GPIO[35]
ARDUINO_IO[0] <> <GND>
ARDUINO_IO[1] <> <GND>
ARDUINO_IO[2] <> <GND>
ARDUINO_IO[3] <> <GND>
ARDUINO_IO[4] <> <GND>
ARDUINO_IO[5] <> <GND>
ARDUINO_IO[6] <> <GND>
ARDUINO_IO[7] <> <GND>
ARDUINO_IO[8] <> <GND>
ARDUINO_IO[9] <> <GND>
ARDUINO_IO[10] <> ARDUINO_IO[10]
ARDUINO_IO[11] <> ARDUINO_IO[11]
ARDUINO_IO[12] <> ARDUINO_IO[12]
ARDUINO_IO[13] <> ARDUINO_IO[13]
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> DE10_Lite:DE10_Lite_inst.ARDUINO_RESET_N


|top|DE10_Lite:DE10_Lite_inst
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => MAX10_CLK1_50.IN1
MAX10_CLK2_50 => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= LEDR[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= SEG7_LUT:SEG7_LUT_v_3.oSEG
HEX0[1] <= SEG7_LUT:SEG7_LUT_v_3.oSEG
HEX0[2] <= SEG7_LUT:SEG7_LUT_v_3.oSEG
HEX0[3] <= SEG7_LUT:SEG7_LUT_v_3.oSEG
HEX0[4] <= SEG7_LUT:SEG7_LUT_v_3.oSEG
HEX0[5] <= SEG7_LUT:SEG7_LUT_v_3.oSEG
HEX0[6] <= SEG7_LUT:SEG7_LUT_v_3.oSEG
HEX0[7] <= HEX0[7].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= SEG7_LUT:SEG7_LUT_v_2.oSEG
HEX1[1] <= SEG7_LUT:SEG7_LUT_v_2.oSEG
HEX1[2] <= SEG7_LUT:SEG7_LUT_v_2.oSEG
HEX1[3] <= SEG7_LUT:SEG7_LUT_v_2.oSEG
HEX1[4] <= SEG7_LUT:SEG7_LUT_v_2.oSEG
HEX1[5] <= SEG7_LUT:SEG7_LUT_v_2.oSEG
HEX1[6] <= SEG7_LUT:SEG7_LUT_v_2.oSEG
HEX1[7] <= HEX1[7].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= SEG7_LUT:SEG7_LUT_v_1.oSEG
HEX2[1] <= SEG7_LUT:SEG7_LUT_v_1.oSEG
HEX2[2] <= SEG7_LUT:SEG7_LUT_v_1.oSEG
HEX2[3] <= SEG7_LUT:SEG7_LUT_v_1.oSEG
HEX2[4] <= SEG7_LUT:SEG7_LUT_v_1.oSEG
HEX2[5] <= SEG7_LUT:SEG7_LUT_v_1.oSEG
HEX2[6] <= SEG7_LUT:SEG7_LUT_v_1.oSEG
HEX2[7] <= HEX2[7].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= SEG7_LUT:SEG7_LUT_v.oSEG
HEX3[1] <= SEG7_LUT:SEG7_LUT_v.oSEG
HEX3[2] <= SEG7_LUT:SEG7_LUT_v.oSEG
HEX3[3] <= SEG7_LUT:SEG7_LUT_v.oSEG
HEX3[4] <= SEG7_LUT:SEG7_LUT_v.oSEG
HEX3[5] <= SEG7_LUT:SEG7_LUT_v.oSEG
HEX3[6] <= SEG7_LUT:SEG7_LUT_v.oSEG
HEX3[7] <= HEX3[7].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= <VCC>
HEX4[1] <= <VCC>
HEX4[2] <= <VCC>
HEX4[3] <= <VCC>
HEX4[4] <= <VCC>
HEX4[5] <= <VCC>
HEX4[6] <= <GND>
HEX4[7] <= <VCC>
HEX5[0] <= SEG7_LUT:SEG7_LUT_ch.oSEG
HEX5[1] <= SEG7_LUT:SEG7_LUT_ch.oSEG
HEX5[2] <= SEG7_LUT:SEG7_LUT_ch.oSEG
HEX5[3] <= SEG7_LUT:SEG7_LUT_ch.oSEG
HEX5[4] <= SEG7_LUT:SEG7_LUT_ch.oSEG
HEX5[5] <= SEG7_LUT:SEG7_LUT_ch.oSEG
HEX5[6] <= SEG7_LUT:SEG7_LUT_ch.oSEG
HEX5[7] <= HEX5[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= <GND>
DRAM_CKE <= <GND>
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_CS_N <= <GND>
DRAM_WE_N <= <GND>
DRAM_CAS_N <= <GND>
DRAM_RAS_N <= <GND>
VGA_HS <= <GND>
VGA_VS <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
CLK_I2C_SCL <= <GND>
CLK_I2C_SDA <> <UNC>
GSENSOR_SCLK <= <GND>
GSENSOR_SDO <> <UNC>
GSENSOR_SDI <> <UNC>
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_CS_N <= <GND>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>
sys_clk_out <= adc_qsys:u0.clock_bridge_sys_out_clk_clk
adc_data_out[0] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[1] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[2] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[3] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[4] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[5] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[6] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[7] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[8] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[9] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[10] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out[11] <= adc_qsys:u0.modular_adc_0_response_data
adc_data_out_valid <= adc_data_out_valid.DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0
clk_clk => clk_clk.IN2
clock_bridge_sys_out_clk_clk <= clock_bridge_sys_out_clk_clk.DB_MAX_OUTPUT_PORT_TYPE
modular_adc_0_command_valid => modular_adc_0_command_valid.IN1
modular_adc_0_command_channel[0] => modular_adc_0_command_channel[0].IN1
modular_adc_0_command_channel[1] => modular_adc_0_command_channel[1].IN1
modular_adc_0_command_channel[2] => modular_adc_0_command_channel[2].IN1
modular_adc_0_command_channel[3] => modular_adc_0_command_channel[3].IN1
modular_adc_0_command_channel[4] => modular_adc_0_command_channel[4].IN1
modular_adc_0_command_startofpacket => modular_adc_0_command_startofpacket.IN1
modular_adc_0_command_endofpacket => modular_adc_0_command_endofpacket.IN1
modular_adc_0_command_ready <= adc_qsys_modular_adc_0:modular_adc_0.command_ready
modular_adc_0_response_valid <= adc_qsys_modular_adc_0:modular_adc_0.response_valid
modular_adc_0_response_channel[0] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[1] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[2] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[3] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_channel[4] <= adc_qsys_modular_adc_0:modular_adc_0.response_channel
modular_adc_0_response_data[0] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[1] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[2] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[3] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[4] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[5] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[6] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[7] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[8] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[9] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[10] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_data[11] <= adc_qsys_modular_adc_0:modular_adc_0.response_data
modular_adc_0_response_startofpacket <= adc_qsys_modular_adc_0:modular_adc_0.response_startofpacket
modular_adc_0_response_endofpacket <= adc_qsys_modular_adc_0:modular_adc_0.response_endofpacket
reset_reset_n => _.IN1
reset_reset_n => _.IN1


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= adc_qsys_altpll_sys_altpll_6b92:sd1.clk
c1 <= adc_qsys_altpll_sys_altpll_6b92:sd1.clk
c2 <= adc_qsys_altpll_sys_altpll_6b92:sd1.clk
c3 <= adc_qsys_altpll_sys_altpll_6b92:sd1.clk
c4 <= adc_qsys_altpll_sys_altpll_6b92:sd1.clk
clk => clk.IN2
configupdate => ~NO_FANOUT~
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scandata => ~NO_FANOUT~
scandataout <= <GND>
scandone <= <GND>
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0
clock_clk => clock_clk.IN1
reset_sink_reset_n => reset_sink_reset_n.IN1
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
command_valid => command_valid.IN1
command_channel[0] => command_channel[0].IN1
command_channel[1] => command_channel[1].IN1
command_channel[2] => command_channel[2].IN1
command_channel[3] => command_channel[3].IN1
command_channel[4] => command_channel[4].IN1
command_startofpacket => command_startofpacket.IN1
command_endofpacket => command_endofpacket.IN1
command_ready <= altera_modular_adc_control:control_internal.cmd_ready
response_valid <= altera_modular_adc_control:control_internal.rsp_valid
response_channel[0] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[1] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[2] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[3] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[4] <= altera_modular_adc_control:control_internal.rsp_channel
response_data[0] <= altera_modular_adc_control:control_internal.rsp_data
response_data[1] <= altera_modular_adc_control:control_internal.rsp_data
response_data[2] <= altera_modular_adc_control:control_internal.rsp_data
response_data[3] <= altera_modular_adc_control:control_internal.rsp_data
response_data[4] <= altera_modular_adc_control:control_internal.rsp_data
response_data[5] <= altera_modular_adc_control:control_internal.rsp_data
response_data[6] <= altera_modular_adc_control:control_internal.rsp_data
response_data[7] <= altera_modular_adc_control:control_internal.rsp_data
response_data[8] <= altera_modular_adc_control:control_internal.rsp_data
response_data[9] <= altera_modular_adc_control:control_internal.rsp_data
response_data[10] <= altera_modular_adc_control:control_internal.rsp_data
response_data[11] <= altera_modular_adc_control:control_internal.rsp_data
response_startofpacket <= altera_modular_adc_control:control_internal.rsp_sop
response_endofpacket <= altera_modular_adc_control:control_internal.rsp_eop


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN4
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN4
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN4
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN4
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN4
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_ds61:auto_generated.data[0]
data[1] => scfifo_ds61:auto_generated.data[1]
data[2] => scfifo_ds61:auto_generated.data[2]
data[3] => scfifo_ds61:auto_generated.data[3]
data[4] => scfifo_ds61:auto_generated.data[4]
data[5] => scfifo_ds61:auto_generated.data[5]
data[6] => scfifo_ds61:auto_generated.data[6]
data[7] => scfifo_ds61:auto_generated.data[7]
data[8] => scfifo_ds61:auto_generated.data[8]
data[9] => scfifo_ds61:auto_generated.data[9]
data[10] => scfifo_ds61:auto_generated.data[10]
data[11] => scfifo_ds61:auto_generated.data[11]
q[0] <= scfifo_ds61:auto_generated.q[0]
q[1] <= scfifo_ds61:auto_generated.q[1]
q[2] <= scfifo_ds61:auto_generated.q[2]
q[3] <= scfifo_ds61:auto_generated.q[3]
q[4] <= scfifo_ds61:auto_generated.q[4]
q[5] <= scfifo_ds61:auto_generated.q[5]
q[6] <= scfifo_ds61:auto_generated.q[6]
q[7] <= scfifo_ds61:auto_generated.q[7]
q[8] <= scfifo_ds61:auto_generated.q[8]
q[9] <= scfifo_ds61:auto_generated.q[9]
q[10] <= scfifo_ds61:auto_generated.q[10]
q[11] <= scfifo_ds61:auto_generated.q[11]
wrreq => scfifo_ds61:auto_generated.wrreq
rdreq => scfifo_ds61:auto_generated.rdreq
clock => scfifo_ds61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ds61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ds61:auto_generated.empty
full <= scfifo_ds61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated
clock => a_dpfifo_3o41:dpfifo.clock
data[0] => a_dpfifo_3o41:dpfifo.data[0]
data[1] => a_dpfifo_3o41:dpfifo.data[1]
data[2] => a_dpfifo_3o41:dpfifo.data[2]
data[3] => a_dpfifo_3o41:dpfifo.data[3]
data[4] => a_dpfifo_3o41:dpfifo.data[4]
data[5] => a_dpfifo_3o41:dpfifo.data[5]
data[6] => a_dpfifo_3o41:dpfifo.data[6]
data[7] => a_dpfifo_3o41:dpfifo.data[7]
data[8] => a_dpfifo_3o41:dpfifo.data[8]
data[9] => a_dpfifo_3o41:dpfifo.data[9]
data[10] => a_dpfifo_3o41:dpfifo.data[10]
data[11] => a_dpfifo_3o41:dpfifo.data[11]
empty <= a_dpfifo_3o41:dpfifo.empty
full <= a_dpfifo_3o41:dpfifo.full
q[0] <= a_dpfifo_3o41:dpfifo.q[0]
q[1] <= a_dpfifo_3o41:dpfifo.q[1]
q[2] <= a_dpfifo_3o41:dpfifo.q[2]
q[3] <= a_dpfifo_3o41:dpfifo.q[3]
q[4] <= a_dpfifo_3o41:dpfifo.q[4]
q[5] <= a_dpfifo_3o41:dpfifo.q[5]
q[6] <= a_dpfifo_3o41:dpfifo.q[6]
q[7] <= a_dpfifo_3o41:dpfifo.q[7]
q[8] <= a_dpfifo_3o41:dpfifo.q[8]
q[9] <= a_dpfifo_3o41:dpfifo.q[9]
q[10] <= a_dpfifo_3o41:dpfifo.q[10]
q[11] <= a_dpfifo_3o41:dpfifo.q[11]
rdreq => a_dpfifo_3o41:dpfifo.rreq
sclr => a_dpfifo_3o41:dpfifo.sclr
wrreq => a_dpfifo_3o41:dpfifo.wreq


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rqn1:FIFOram.clock0
clock => altsyncram_rqn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rqn1:FIFOram.data_a[0]
data[1] => altsyncram_rqn1:FIFOram.data_a[1]
data[2] => altsyncram_rqn1:FIFOram.data_a[2]
data[3] => altsyncram_rqn1:FIFOram.data_a[3]
data[4] => altsyncram_rqn1:FIFOram.data_a[4]
data[5] => altsyncram_rqn1:FIFOram.data_a[5]
data[6] => altsyncram_rqn1:FIFOram.data_a[6]
data[7] => altsyncram_rqn1:FIFOram.data_a[7]
data[8] => altsyncram_rqn1:FIFOram.data_a[8]
data[9] => altsyncram_rqn1:FIFOram.data_a[9]
data[10] => altsyncram_rqn1:FIFOram.data_a[10]
data[11] => altsyncram_rqn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rqn1:FIFOram.q_b[0]
q[1] <= altsyncram_rqn1:FIFOram.q_b[1]
q[2] <= altsyncram_rqn1:FIFOram.q_b[2]
q[3] <= altsyncram_rqn1:FIFOram.q_b[3]
q[4] <= altsyncram_rqn1:FIFOram.q_b[4]
q[5] <= altsyncram_rqn1:FIFOram.q_b[5]
q[6] <= altsyncram_rqn1:FIFOram.q_b[6]
q[7] <= altsyncram_rqn1:FIFOram.q_b[7]
q[8] <= altsyncram_rqn1:FIFOram.q_b[8]
q[9] <= altsyncram_rqn1:FIFOram.q_b[9]
q[10] <= altsyncram_rqn1:FIFOram.q_b[10]
q[11] <= altsyncram_rqn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|DE10_Lite:DE10_Lite_inst|SEG7_LUT:SEG7_LUT_ch
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top|DE10_Lite:DE10_Lite_inst|SEG7_LUT:SEG7_LUT_v
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top|DE10_Lite:DE10_Lite_inst|SEG7_LUT:SEG7_LUT_v_1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top|DE10_Lite:DE10_Lite_inst|SEG7_LUT:SEG7_LUT_v_2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top|DE10_Lite:DE10_Lite_inst|SEG7_LUT:SEG7_LUT_v_3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|top|pmod_dac2:pmod_dac2_inst
clk => spi_master_dual_mosi:spi_master_dual_mosi_0.clock
clk => spi_busy_prev.CLK
clk => busy~reg0.CLK
clk => spi_tx_data_b[0].CLK
clk => spi_tx_data_b[1].CLK
clk => spi_tx_data_b[2].CLK
clk => spi_tx_data_b[3].CLK
clk => spi_tx_data_b[4].CLK
clk => spi_tx_data_b[5].CLK
clk => spi_tx_data_b[6].CLK
clk => spi_tx_data_b[7].CLK
clk => spi_tx_data_b[8].CLK
clk => spi_tx_data_b[9].CLK
clk => spi_tx_data_b[10].CLK
clk => spi_tx_data_b[11].CLK
clk => spi_tx_data_b[12].CLK
clk => spi_tx_data_b[13].CLK
clk => spi_tx_data_b[14].CLK
clk => spi_tx_data_b[15].CLK
clk => spi_tx_data_a[0].CLK
clk => spi_tx_data_a[1].CLK
clk => spi_tx_data_a[2].CLK
clk => spi_tx_data_a[3].CLK
clk => spi_tx_data_a[4].CLK
clk => spi_tx_data_a[5].CLK
clk => spi_tx_data_a[6].CLK
clk => spi_tx_data_a[7].CLK
clk => spi_tx_data_a[8].CLK
clk => spi_tx_data_a[9].CLK
clk => spi_tx_data_a[10].CLK
clk => spi_tx_data_a[11].CLK
clk => spi_tx_data_a[12].CLK
clk => spi_tx_data_a[13].CLK
clk => spi_tx_data_a[14].CLK
clk => spi_tx_data_a[15].CLK
clk => spi_ena.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => state~5.DATAIN
reset_n => spi_master_dual_mosi:spi_master_dual_mosi_0.reset_n
reset_n => busy~reg0.PRESET
reset_n => spi_tx_data_b[0].ACLR
reset_n => spi_tx_data_b[1].ACLR
reset_n => spi_tx_data_b[2].ACLR
reset_n => spi_tx_data_b[3].ACLR
reset_n => spi_tx_data_b[4].ACLR
reset_n => spi_tx_data_b[5].ACLR
reset_n => spi_tx_data_b[6].ACLR
reset_n => spi_tx_data_b[7].ACLR
reset_n => spi_tx_data_b[8].ACLR
reset_n => spi_tx_data_b[9].ACLR
reset_n => spi_tx_data_b[10].ACLR
reset_n => spi_tx_data_b[11].ACLR
reset_n => spi_tx_data_b[12].ACLR
reset_n => spi_tx_data_b[13].ACLR
reset_n => spi_tx_data_b[14].ACLR
reset_n => spi_tx_data_b[15].ACLR
reset_n => spi_tx_data_a[0].ACLR
reset_n => spi_tx_data_a[1].ACLR
reset_n => spi_tx_data_a[2].ACLR
reset_n => spi_tx_data_a[3].ACLR
reset_n => spi_tx_data_a[4].ACLR
reset_n => spi_tx_data_a[5].ACLR
reset_n => spi_tx_data_a[6].ACLR
reset_n => spi_tx_data_a[7].ACLR
reset_n => spi_tx_data_a[8].ACLR
reset_n => spi_tx_data_a[9].ACLR
reset_n => spi_tx_data_a[10].ACLR
reset_n => spi_tx_data_a[11].ACLR
reset_n => spi_tx_data_a[12].ACLR
reset_n => spi_tx_data_a[13].ACLR
reset_n => spi_tx_data_a[14].ACLR
reset_n => spi_tx_data_a[15].ACLR
reset_n => spi_ena.ACLR
reset_n => state~7.DATAIN
reset_n => spi_busy_prev.ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_a.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => spi_tx_data_b.OUTPUTSELECT
dac_tx_ena => busy.OUTPUTSELECT
dac_tx_ena => state.OUTPUTSELECT
dac_tx_ena => state.OUTPUTSELECT
dac_tx_ena => state.OUTPUTSELECT
dac_tx_ena => state.OUTPUTSELECT
dac_data_a[0] => spi_tx_data_a.DATAB
dac_data_a[1] => spi_tx_data_a.DATAB
dac_data_a[2] => spi_tx_data_a.DATAB
dac_data_a[3] => spi_tx_data_a.DATAB
dac_data_a[4] => spi_tx_data_a.DATAB
dac_data_a[5] => spi_tx_data_a.DATAB
dac_data_a[6] => spi_tx_data_a.DATAB
dac_data_a[7] => spi_tx_data_a.DATAB
dac_data_a[8] => spi_tx_data_a.DATAB
dac_data_a[9] => spi_tx_data_a.DATAB
dac_data_a[10] => spi_tx_data_a.DATAB
dac_data_a[11] => spi_tx_data_a.DATAB
dac_data_b[0] => spi_tx_data_b.DATAB
dac_data_b[1] => spi_tx_data_b.DATAB
dac_data_b[2] => spi_tx_data_b.DATAB
dac_data_b[3] => spi_tx_data_b.DATAB
dac_data_b[4] => spi_tx_data_b.DATAB
dac_data_b[5] => spi_tx_data_b.DATAB
dac_data_b[6] => spi_tx_data_b.DATAB
dac_data_b[7] => spi_tx_data_b.DATAB
dac_data_b[8] => spi_tx_data_b.DATAB
dac_data_b[9] => spi_tx_data_b.DATAB
dac_data_b[10] => spi_tx_data_b.DATAB
dac_data_b[11] => spi_tx_data_b.DATAB
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi_a <= spi_master_dual_mosi:spi_master_dual_mosi_0.mosi_0
mosi_b <= spi_master_dual_mosi:spi_master_dual_mosi_0.mosi_1
sclk <= spi_master_dual_mosi:spi_master_dual_mosi_0.sclk
ss_n[0] <= spi_master_dual_mosi:spi_master_dual_mosi_0.ss_n[0]


|top|pmod_dac2:pmod_dac2_inst|spi_master_dual_mosi:spi_master_dual_mosi_0
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer_1[0].CLK
clock => tx_buffer_1[1].CLK
clock => tx_buffer_1[2].CLK
clock => tx_buffer_1[3].CLK
clock => tx_buffer_1[4].CLK
clock => tx_buffer_1[5].CLK
clock => tx_buffer_1[6].CLK
clock => tx_buffer_1[7].CLK
clock => tx_buffer_1[8].CLK
clock => tx_buffer_1[9].CLK
clock => tx_buffer_1[10].CLK
clock => tx_buffer_1[11].CLK
clock => tx_buffer_1[12].CLK
clock => tx_buffer_1[13].CLK
clock => tx_buffer_1[14].CLK
clock => tx_buffer_1[15].CLK
clock => tx_buffer_0[0].CLK
clock => tx_buffer_0[1].CLK
clock => tx_buffer_0[2].CLK
clock => tx_buffer_0[3].CLK
clock => tx_buffer_0[4].CLK
clock => tx_buffer_0[5].CLK
clock => tx_buffer_0[6].CLK
clock => tx_buffer_0[7].CLK
clock => tx_buffer_0[8].CLK
clock => tx_buffer_0[9].CLK
clock => tx_buffer_0[10].CLK
clock => tx_buffer_0[11].CLK
clock => tx_buffer_0[12].CLK
clock => tx_buffer_0[13].CLK
clock => tx_buffer_0[14].CLK
clock => tx_buffer_0[15].CLK
clock => assert_data.CLK
clock => sclk~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => mosi_1~reg0.CLK
clock => mosi_1~en.CLK
clock => mosi_0~reg0.CLK
clock => mosi_0~en.CLK
clock => ss_n[0]~reg0.CLK
clock => busy~reg0.CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => mosi_1~en.ACLR
reset_n => mosi_0~en.ACLR
reset_n => ss_n[0]~reg0.PRESET
reset_n => busy~reg0.PRESET
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk~reg0.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer_0[15].ENA
reset_n => tx_buffer_0[14].ENA
reset_n => tx_buffer_0[13].ENA
reset_n => tx_buffer_0[12].ENA
reset_n => tx_buffer_0[11].ENA
reset_n => tx_buffer_0[10].ENA
reset_n => tx_buffer_0[9].ENA
reset_n => tx_buffer_0[8].ENA
reset_n => tx_buffer_0[7].ENA
reset_n => tx_buffer_0[6].ENA
reset_n => tx_buffer_0[5].ENA
reset_n => tx_buffer_0[4].ENA
reset_n => tx_buffer_0[3].ENA
reset_n => tx_buffer_0[2].ENA
reset_n => tx_buffer_0[1].ENA
reset_n => tx_buffer_0[0].ENA
reset_n => tx_buffer_1[15].ENA
reset_n => tx_buffer_1[14].ENA
reset_n => tx_buffer_1[13].ENA
reset_n => tx_buffer_1[12].ENA
reset_n => tx_buffer_1[11].ENA
reset_n => tx_buffer_1[10].ENA
reset_n => tx_buffer_1[9].ENA
reset_n => tx_buffer_1[8].ENA
reset_n => tx_buffer_1[7].ENA
reset_n => tx_buffer_1[6].ENA
reset_n => tx_buffer_1[5].ENA
reset_n => tx_buffer_1[4].ENA
reset_n => tx_buffer_1[3].ENA
reset_n => tx_buffer_1[2].ENA
reset_n => tx_buffer_1[1].ENA
reset_n => tx_buffer_1[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
enable => slave.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => sclk.OUTPUTSELECT
enable => assert_data.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_0.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => tx_buffer_1.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => busy.DATAB
enable => state.DATAB
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_0.IN1
cont => process_0.IN1
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal0.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal0.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal0.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal0.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal0.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal0.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal0.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal0.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal0.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal0.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal0.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal0.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal0.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal0.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal0.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal0.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal0.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal0.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal0.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal0.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal0.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal0.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal0.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal0.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal0.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal0.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal0.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal0.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal0.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal0.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal0.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal0.IN0
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data_0[0] => tx_buffer_0.DATAB
tx_data_0[0] => tx_buffer_0.DATAB
tx_data_0[1] => tx_buffer_0.DATAB
tx_data_0[1] => tx_buffer_0.DATAB
tx_data_0[2] => tx_buffer_0.DATAB
tx_data_0[2] => tx_buffer_0.DATAB
tx_data_0[3] => tx_buffer_0.DATAB
tx_data_0[3] => tx_buffer_0.DATAB
tx_data_0[4] => tx_buffer_0.DATAB
tx_data_0[4] => tx_buffer_0.DATAB
tx_data_0[5] => tx_buffer_0.DATAB
tx_data_0[5] => tx_buffer_0.DATAB
tx_data_0[6] => tx_buffer_0.DATAB
tx_data_0[6] => tx_buffer_0.DATAB
tx_data_0[7] => tx_buffer_0.DATAB
tx_data_0[7] => tx_buffer_0.DATAB
tx_data_0[8] => tx_buffer_0.DATAB
tx_data_0[8] => tx_buffer_0.DATAB
tx_data_0[9] => tx_buffer_0.DATAB
tx_data_0[9] => tx_buffer_0.DATAB
tx_data_0[10] => tx_buffer_0.DATAB
tx_data_0[10] => tx_buffer_0.DATAB
tx_data_0[11] => tx_buffer_0.DATAB
tx_data_0[11] => tx_buffer_0.DATAB
tx_data_0[12] => tx_buffer_0.DATAB
tx_data_0[12] => tx_buffer_0.DATAB
tx_data_0[13] => tx_buffer_0.DATAB
tx_data_0[13] => tx_buffer_0.DATAB
tx_data_0[14] => tx_buffer_0.DATAB
tx_data_0[14] => tx_buffer_0.DATAB
tx_data_0[15] => tx_buffer_0.DATAB
tx_data_0[15] => tx_buffer_0.DATAB
tx_data_1[0] => tx_buffer_1.DATAB
tx_data_1[0] => tx_buffer_1.DATAB
tx_data_1[1] => tx_buffer_1.DATAB
tx_data_1[1] => tx_buffer_1.DATAB
tx_data_1[2] => tx_buffer_1.DATAB
tx_data_1[2] => tx_buffer_1.DATAB
tx_data_1[3] => tx_buffer_1.DATAB
tx_data_1[3] => tx_buffer_1.DATAB
tx_data_1[4] => tx_buffer_1.DATAB
tx_data_1[4] => tx_buffer_1.DATAB
tx_data_1[5] => tx_buffer_1.DATAB
tx_data_1[5] => tx_buffer_1.DATAB
tx_data_1[6] => tx_buffer_1.DATAB
tx_data_1[6] => tx_buffer_1.DATAB
tx_data_1[7] => tx_buffer_1.DATAB
tx_data_1[7] => tx_buffer_1.DATAB
tx_data_1[8] => tx_buffer_1.DATAB
tx_data_1[8] => tx_buffer_1.DATAB
tx_data_1[9] => tx_buffer_1.DATAB
tx_data_1[9] => tx_buffer_1.DATAB
tx_data_1[10] => tx_buffer_1.DATAB
tx_data_1[10] => tx_buffer_1.DATAB
tx_data_1[11] => tx_buffer_1.DATAB
tx_data_1[11] => tx_buffer_1.DATAB
tx_data_1[12] => tx_buffer_1.DATAB
tx_data_1[12] => tx_buffer_1.DATAB
tx_data_1[13] => tx_buffer_1.DATAB
tx_data_1[13] => tx_buffer_1.DATAB
tx_data_1[14] => tx_buffer_1.DATAB
tx_data_1[14] => tx_buffer_1.DATAB
tx_data_1[15] => tx_buffer_1.DATAB
tx_data_1[15] => tx_buffer_1.DATAB
miso => rx_buffer.DATAB
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss_n[0] <= ss_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi_0 <= mosi_0.DB_MAX_OUTPUT_PORT_TYPE
mosi_1 <= mosi_1.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|FIRFilter:FIRFilter_inst
clk => output_data[0]~reg0.CLK
clk => output_data[1]~reg0.CLK
clk => output_data[2]~reg0.CLK
clk => output_data[3]~reg0.CLK
clk => output_data[4]~reg0.CLK
clk => output_data[5]~reg0.CLK
clk => output_data[6]~reg0.CLK
clk => output_data[7]~reg0.CLK
clk => output_data[8]~reg0.CLK
clk => output_data[9]~reg0.CLK
clk => output_data[10]~reg0.CLK
clk => output_data[11]~reg0.CLK
clk => multi[12][0].CLK
clk => multi[12][1].CLK
clk => multi[12][2].CLK
clk => multi[12][3].CLK
clk => multi[12][4].CLK
clk => multi[12][5].CLK
clk => multi[12][6].CLK
clk => multi[12][7].CLK
clk => multi[12][8].CLK
clk => multi[12][9].CLK
clk => multi[12][10].CLK
clk => multi[12][11].CLK
clk => multi[11][0].CLK
clk => multi[11][1].CLK
clk => multi[11][2].CLK
clk => multi[11][3].CLK
clk => multi[11][4].CLK
clk => multi[11][5].CLK
clk => multi[11][6].CLK
clk => multi[11][7].CLK
clk => multi[11][8].CLK
clk => multi[11][9].CLK
clk => multi[11][10].CLK
clk => multi[11][11].CLK
clk => multi[10][0].CLK
clk => multi[10][1].CLK
clk => multi[10][2].CLK
clk => multi[10][3].CLK
clk => multi[10][4].CLK
clk => multi[10][5].CLK
clk => multi[10][6].CLK
clk => multi[10][7].CLK
clk => multi[10][8].CLK
clk => multi[10][9].CLK
clk => multi[10][10].CLK
clk => multi[10][11].CLK
clk => multi[9][0].CLK
clk => multi[9][1].CLK
clk => multi[9][2].CLK
clk => multi[9][3].CLK
clk => multi[9][4].CLK
clk => multi[9][5].CLK
clk => multi[9][6].CLK
clk => multi[9][7].CLK
clk => multi[9][8].CLK
clk => multi[9][9].CLK
clk => multi[9][10].CLK
clk => multi[9][11].CLK
clk => multi[8][0].CLK
clk => multi[8][1].CLK
clk => multi[8][2].CLK
clk => multi[8][3].CLK
clk => multi[8][4].CLK
clk => multi[8][5].CLK
clk => multi[8][6].CLK
clk => multi[8][7].CLK
clk => multi[8][8].CLK
clk => multi[8][9].CLK
clk => multi[8][10].CLK
clk => multi[8][11].CLK
clk => multi[7][0].CLK
clk => multi[7][1].CLK
clk => multi[7][2].CLK
clk => multi[7][3].CLK
clk => multi[7][4].CLK
clk => multi[7][5].CLK
clk => multi[7][6].CLK
clk => multi[7][7].CLK
clk => multi[7][8].CLK
clk => multi[7][9].CLK
clk => multi[7][10].CLK
clk => multi[7][11].CLK
clk => multi[6][0].CLK
clk => multi[6][1].CLK
clk => multi[6][2].CLK
clk => multi[6][3].CLK
clk => multi[6][4].CLK
clk => multi[6][5].CLK
clk => multi[6][6].CLK
clk => multi[6][7].CLK
clk => multi[6][8].CLK
clk => multi[6][9].CLK
clk => multi[6][10].CLK
clk => multi[6][11].CLK
clk => multi[5][0].CLK
clk => multi[5][1].CLK
clk => multi[5][2].CLK
clk => multi[5][3].CLK
clk => multi[5][4].CLK
clk => multi[5][5].CLK
clk => multi[5][6].CLK
clk => multi[5][7].CLK
clk => multi[5][8].CLK
clk => multi[5][9].CLK
clk => multi[5][10].CLK
clk => multi[5][11].CLK
clk => multi[4][0].CLK
clk => multi[4][1].CLK
clk => multi[4][2].CLK
clk => multi[4][3].CLK
clk => multi[4][4].CLK
clk => multi[4][5].CLK
clk => multi[4][6].CLK
clk => multi[4][7].CLK
clk => multi[4][8].CLK
clk => multi[4][9].CLK
clk => multi[4][10].CLK
clk => multi[4][11].CLK
clk => multi[3][0].CLK
clk => multi[3][1].CLK
clk => multi[3][2].CLK
clk => multi[3][3].CLK
clk => multi[3][4].CLK
clk => multi[3][5].CLK
clk => multi[3][6].CLK
clk => multi[3][7].CLK
clk => multi[3][8].CLK
clk => multi[3][9].CLK
clk => multi[3][10].CLK
clk => multi[3][11].CLK
clk => multi[2][0].CLK
clk => multi[2][1].CLK
clk => multi[2][2].CLK
clk => multi[2][3].CLK
clk => multi[2][4].CLK
clk => multi[2][5].CLK
clk => multi[2][6].CLK
clk => multi[2][7].CLK
clk => multi[2][8].CLK
clk => multi[2][9].CLK
clk => multi[2][10].CLK
clk => multi[2][11].CLK
clk => multi[1][0].CLK
clk => multi[1][1].CLK
clk => multi[1][2].CLK
clk => multi[1][3].CLK
clk => multi[1][4].CLK
clk => multi[1][5].CLK
clk => multi[1][6].CLK
clk => multi[1][7].CLK
clk => multi[1][8].CLK
clk => multi[1][9].CLK
clk => multi[1][10].CLK
clk => multi[1][11].CLK
clk => multi[0][0].CLK
clk => multi[0][1].CLK
clk => multi[0][2].CLK
clk => multi[0][3].CLK
clk => multi[0][4].CLK
clk => multi[0][5].CLK
clk => multi[0][6].CLK
clk => multi[0][7].CLK
clk => multi[0][8].CLK
clk => multi[0][9].CLK
clk => multi[0][10].CLK
clk => multi[0][11].CLK
clk => sto_data[12][0].CLK
clk => sto_data[12][1].CLK
clk => sto_data[12][2].CLK
clk => sto_data[12][3].CLK
clk => sto_data[12][4].CLK
clk => sto_data[12][5].CLK
clk => sto_data[12][6].CLK
clk => sto_data[12][7].CLK
clk => sto_data[12][8].CLK
clk => sto_data[12][9].CLK
clk => sto_data[12][10].CLK
clk => sto_data[12][11].CLK
clk => sto_data[11][0].CLK
clk => sto_data[11][1].CLK
clk => sto_data[11][2].CLK
clk => sto_data[11][3].CLK
clk => sto_data[11][4].CLK
clk => sto_data[11][5].CLK
clk => sto_data[11][6].CLK
clk => sto_data[11][7].CLK
clk => sto_data[11][8].CLK
clk => sto_data[11][9].CLK
clk => sto_data[11][10].CLK
clk => sto_data[11][11].CLK
clk => sto_data[10][0].CLK
clk => sto_data[10][1].CLK
clk => sto_data[10][2].CLK
clk => sto_data[10][3].CLK
clk => sto_data[10][4].CLK
clk => sto_data[10][5].CLK
clk => sto_data[10][6].CLK
clk => sto_data[10][7].CLK
clk => sto_data[10][8].CLK
clk => sto_data[10][9].CLK
clk => sto_data[10][10].CLK
clk => sto_data[10][11].CLK
clk => sto_data[9][0].CLK
clk => sto_data[9][1].CLK
clk => sto_data[9][2].CLK
clk => sto_data[9][3].CLK
clk => sto_data[9][4].CLK
clk => sto_data[9][5].CLK
clk => sto_data[9][6].CLK
clk => sto_data[9][7].CLK
clk => sto_data[9][8].CLK
clk => sto_data[9][9].CLK
clk => sto_data[9][10].CLK
clk => sto_data[9][11].CLK
clk => sto_data[8][0].CLK
clk => sto_data[8][1].CLK
clk => sto_data[8][2].CLK
clk => sto_data[8][3].CLK
clk => sto_data[8][4].CLK
clk => sto_data[8][5].CLK
clk => sto_data[8][6].CLK
clk => sto_data[8][7].CLK
clk => sto_data[8][8].CLK
clk => sto_data[8][9].CLK
clk => sto_data[8][10].CLK
clk => sto_data[8][11].CLK
clk => sto_data[7][0].CLK
clk => sto_data[7][1].CLK
clk => sto_data[7][2].CLK
clk => sto_data[7][3].CLK
clk => sto_data[7][4].CLK
clk => sto_data[7][5].CLK
clk => sto_data[7][6].CLK
clk => sto_data[7][7].CLK
clk => sto_data[7][8].CLK
clk => sto_data[7][9].CLK
clk => sto_data[7][10].CLK
clk => sto_data[7][11].CLK
clk => sto_data[6][0].CLK
clk => sto_data[6][1].CLK
clk => sto_data[6][2].CLK
clk => sto_data[6][3].CLK
clk => sto_data[6][4].CLK
clk => sto_data[6][5].CLK
clk => sto_data[6][6].CLK
clk => sto_data[6][7].CLK
clk => sto_data[6][8].CLK
clk => sto_data[6][9].CLK
clk => sto_data[6][10].CLK
clk => sto_data[6][11].CLK
clk => sto_data[5][0].CLK
clk => sto_data[5][1].CLK
clk => sto_data[5][2].CLK
clk => sto_data[5][3].CLK
clk => sto_data[5][4].CLK
clk => sto_data[5][5].CLK
clk => sto_data[5][6].CLK
clk => sto_data[5][7].CLK
clk => sto_data[5][8].CLK
clk => sto_data[5][9].CLK
clk => sto_data[5][10].CLK
clk => sto_data[5][11].CLK
clk => sto_data[4][0].CLK
clk => sto_data[4][1].CLK
clk => sto_data[4][2].CLK
clk => sto_data[4][3].CLK
clk => sto_data[4][4].CLK
clk => sto_data[4][5].CLK
clk => sto_data[4][6].CLK
clk => sto_data[4][7].CLK
clk => sto_data[4][8].CLK
clk => sto_data[4][9].CLK
clk => sto_data[4][10].CLK
clk => sto_data[4][11].CLK
clk => sto_data[3][0].CLK
clk => sto_data[3][1].CLK
clk => sto_data[3][2].CLK
clk => sto_data[3][3].CLK
clk => sto_data[3][4].CLK
clk => sto_data[3][5].CLK
clk => sto_data[3][6].CLK
clk => sto_data[3][7].CLK
clk => sto_data[3][8].CLK
clk => sto_data[3][9].CLK
clk => sto_data[3][10].CLK
clk => sto_data[3][11].CLK
clk => sto_data[2][0].CLK
clk => sto_data[2][1].CLK
clk => sto_data[2][2].CLK
clk => sto_data[2][3].CLK
clk => sto_data[2][4].CLK
clk => sto_data[2][5].CLK
clk => sto_data[2][6].CLK
clk => sto_data[2][7].CLK
clk => sto_data[2][8].CLK
clk => sto_data[2][9].CLK
clk => sto_data[2][10].CLK
clk => sto_data[2][11].CLK
clk => sto_data[1][0].CLK
clk => sto_data[1][1].CLK
clk => sto_data[1][2].CLK
clk => sto_data[1][3].CLK
clk => sto_data[1][4].CLK
clk => sto_data[1][5].CLK
clk => sto_data[1][6].CLK
clk => sto_data[1][7].CLK
clk => sto_data[1][8].CLK
clk => sto_data[1][9].CLK
clk => sto_data[1][10].CLK
clk => sto_data[1][11].CLK
clk => sto_data[0][0].CLK
clk => sto_data[0][1].CLK
clk => sto_data[0][2].CLK
clk => sto_data[0][3].CLK
clk => sto_data[0][4].CLK
clk => sto_data[0][5].CLK
clk => sto_data[0][6].CLK
clk => sto_data[0][7].CLK
clk => sto_data[0][8].CLK
clk => sto_data[0][9].CLK
clk => sto_data[0][10].CLK
clk => sto_data[0][11].CLK
rst => output_data[0]~reg0.ACLR
rst => output_data[1]~reg0.ACLR
rst => output_data[2]~reg0.ACLR
rst => output_data[3]~reg0.ACLR
rst => output_data[4]~reg0.ACLR
rst => output_data[5]~reg0.ACLR
rst => output_data[6]~reg0.ACLR
rst => output_data[7]~reg0.ACLR
rst => output_data[8]~reg0.ACLR
rst => output_data[9]~reg0.ACLR
rst => output_data[10]~reg0.ACLR
rst => output_data[11]~reg0.ACLR
rst => sto_data[12][0].ACLR
rst => sto_data[12][1].ACLR
rst => sto_data[12][2].ACLR
rst => sto_data[12][3].ACLR
rst => sto_data[12][4].ACLR
rst => sto_data[12][5].ACLR
rst => sto_data[12][6].ACLR
rst => sto_data[12][7].ACLR
rst => sto_data[12][8].ACLR
rst => sto_data[12][9].ACLR
rst => sto_data[12][10].ACLR
rst => sto_data[12][11].ACLR
rst => sto_data[11][0].ACLR
rst => sto_data[11][1].ACLR
rst => sto_data[11][2].ACLR
rst => sto_data[11][3].ACLR
rst => sto_data[11][4].ACLR
rst => sto_data[11][5].ACLR
rst => sto_data[11][6].ACLR
rst => sto_data[11][7].ACLR
rst => sto_data[11][8].ACLR
rst => sto_data[11][9].ACLR
rst => sto_data[11][10].ACLR
rst => sto_data[11][11].ACLR
rst => sto_data[10][0].ACLR
rst => sto_data[10][1].ACLR
rst => sto_data[10][2].ACLR
rst => sto_data[10][3].ACLR
rst => sto_data[10][4].ACLR
rst => sto_data[10][5].ACLR
rst => sto_data[10][6].ACLR
rst => sto_data[10][7].ACLR
rst => sto_data[10][8].ACLR
rst => sto_data[10][9].ACLR
rst => sto_data[10][10].ACLR
rst => sto_data[10][11].ACLR
rst => sto_data[9][0].ACLR
rst => sto_data[9][1].ACLR
rst => sto_data[9][2].ACLR
rst => sto_data[9][3].ACLR
rst => sto_data[9][4].ACLR
rst => sto_data[9][5].ACLR
rst => sto_data[9][6].ACLR
rst => sto_data[9][7].ACLR
rst => sto_data[9][8].ACLR
rst => sto_data[9][9].ACLR
rst => sto_data[9][10].ACLR
rst => sto_data[9][11].ACLR
rst => sto_data[8][0].ACLR
rst => sto_data[8][1].ACLR
rst => sto_data[8][2].ACLR
rst => sto_data[8][3].ACLR
rst => sto_data[8][4].ACLR
rst => sto_data[8][5].ACLR
rst => sto_data[8][6].ACLR
rst => sto_data[8][7].ACLR
rst => sto_data[8][8].ACLR
rst => sto_data[8][9].ACLR
rst => sto_data[8][10].ACLR
rst => sto_data[8][11].ACLR
rst => sto_data[7][0].ACLR
rst => sto_data[7][1].ACLR
rst => sto_data[7][2].ACLR
rst => sto_data[7][3].ACLR
rst => sto_data[7][4].ACLR
rst => sto_data[7][5].ACLR
rst => sto_data[7][6].ACLR
rst => sto_data[7][7].ACLR
rst => sto_data[7][8].ACLR
rst => sto_data[7][9].ACLR
rst => sto_data[7][10].ACLR
rst => sto_data[7][11].ACLR
rst => sto_data[6][0].ACLR
rst => sto_data[6][1].ACLR
rst => sto_data[6][2].ACLR
rst => sto_data[6][3].ACLR
rst => sto_data[6][4].ACLR
rst => sto_data[6][5].ACLR
rst => sto_data[6][6].ACLR
rst => sto_data[6][7].ACLR
rst => sto_data[6][8].ACLR
rst => sto_data[6][9].ACLR
rst => sto_data[6][10].ACLR
rst => sto_data[6][11].ACLR
rst => sto_data[5][0].ACLR
rst => sto_data[5][1].ACLR
rst => sto_data[5][2].ACLR
rst => sto_data[5][3].ACLR
rst => sto_data[5][4].ACLR
rst => sto_data[5][5].ACLR
rst => sto_data[5][6].ACLR
rst => sto_data[5][7].ACLR
rst => sto_data[5][8].ACLR
rst => sto_data[5][9].ACLR
rst => sto_data[5][10].ACLR
rst => sto_data[5][11].ACLR
rst => sto_data[4][0].ACLR
rst => sto_data[4][1].ACLR
rst => sto_data[4][2].ACLR
rst => sto_data[4][3].ACLR
rst => sto_data[4][4].ACLR
rst => sto_data[4][5].ACLR
rst => sto_data[4][6].ACLR
rst => sto_data[4][7].ACLR
rst => sto_data[4][8].ACLR
rst => sto_data[4][9].ACLR
rst => sto_data[4][10].ACLR
rst => sto_data[4][11].ACLR
rst => sto_data[3][0].ACLR
rst => sto_data[3][1].ACLR
rst => sto_data[3][2].ACLR
rst => sto_data[3][3].ACLR
rst => sto_data[3][4].ACLR
rst => sto_data[3][5].ACLR
rst => sto_data[3][6].ACLR
rst => sto_data[3][7].ACLR
rst => sto_data[3][8].ACLR
rst => sto_data[3][9].ACLR
rst => sto_data[3][10].ACLR
rst => sto_data[3][11].ACLR
rst => sto_data[2][0].ACLR
rst => sto_data[2][1].ACLR
rst => sto_data[2][2].ACLR
rst => sto_data[2][3].ACLR
rst => sto_data[2][4].ACLR
rst => sto_data[2][5].ACLR
rst => sto_data[2][6].ACLR
rst => sto_data[2][7].ACLR
rst => sto_data[2][8].ACLR
rst => sto_data[2][9].ACLR
rst => sto_data[2][10].ACLR
rst => sto_data[2][11].ACLR
rst => sto_data[1][0].ACLR
rst => sto_data[1][1].ACLR
rst => sto_data[1][2].ACLR
rst => sto_data[1][3].ACLR
rst => sto_data[1][4].ACLR
rst => sto_data[1][5].ACLR
rst => sto_data[1][6].ACLR
rst => sto_data[1][7].ACLR
rst => sto_data[1][8].ACLR
rst => sto_data[1][9].ACLR
rst => sto_data[1][10].ACLR
rst => sto_data[1][11].ACLR
rst => sto_data[0][0].ACLR
rst => sto_data[0][1].ACLR
rst => sto_data[0][2].ACLR
rst => sto_data[0][3].ACLR
rst => sto_data[0][4].ACLR
rst => sto_data[0][5].ACLR
rst => sto_data[0][6].ACLR
rst => sto_data[0][7].ACLR
rst => sto_data[0][8].ACLR
rst => sto_data[0][9].ACLR
rst => sto_data[0][10].ACLR
rst => sto_data[0][11].ACLR
switch1 => Mux0.IN5
switch1 => Mux1.IN5
switch1 => Mux2.IN5
switch1 => Mux3.IN5
switch1 => Mux4.IN5
switch1 => Mux5.IN5
switch1 => Mux6.IN5
switch1 => Mux7.IN5
switch1 => Mux8.IN5
switch1 => Mux9.IN5
switch1 => Mux10.IN5
switch1 => Mux11.IN5
switch1 => Mux12.IN5
switch1 => Mux13.IN5
switch1 => Mux14.IN5
switch1 => Mux15.IN5
switch1 => Mux16.IN5
switch1 => Mux17.IN5
switch1 => Mux18.IN5
switch1 => Mux19.IN5
switch1 => Mux20.IN5
switch1 => Mux21.IN5
switch1 => Mux22.IN5
switch1 => Mux23.IN5
switch1 => Mux24.IN5
switch1 => Mux25.IN5
switch1 => Mux26.IN5
switch1 => Mux27.IN5
switch1 => Mux28.IN5
switch1 => Mux29.IN5
switch1 => Mux30.IN5
switch1 => Mux31.IN5
switch1 => Mux32.IN5
switch1 => Mux33.IN5
switch1 => Mux34.IN5
switch1 => Mux35.IN5
switch1 => Mux36.IN5
switch1 => Mux37.IN5
switch1 => Mux38.IN5
switch1 => Mux39.IN5
switch1 => Mux40.IN5
switch1 => Mux41.IN5
switch1 => Mux42.IN5
switch1 => Mux43.IN5
switch1 => Mux44.IN5
switch1 => Mux45.IN5
switch1 => Mux46.IN5
switch1 => Mux47.IN5
switch1 => Mux48.IN5
switch1 => Mux49.IN5
switch1 => Mux50.IN5
switch1 => Mux51.IN5
switch1 => Mux52.IN5
switch1 => Mux53.IN5
switch1 => Mux54.IN5
switch1 => Mux55.IN5
switch1 => Mux56.IN5
switch1 => Mux57.IN5
switch1 => Mux58.IN5
switch1 => Mux59.IN5
switch1 => Mux60.IN5
switch1 => Mux61.IN5
switch1 => Mux62.IN5
switch1 => Mux63.IN5
switch1 => Mux64.IN5
switch1 => Mux65.IN5
switch1 => Mux66.IN5
switch1 => Mux67.IN5
switch1 => Mux68.IN5
switch1 => Mux69.IN5
switch1 => Mux70.IN5
switch1 => Mux71.IN5
switch1 => Mux72.IN5
switch1 => Mux73.IN5
switch1 => Mux74.IN5
switch1 => Mux75.IN5
switch1 => Mux76.IN5
switch1 => Mux77.IN5
switch1 => Mux78.IN5
switch1 => Mux79.IN5
switch1 => Mux80.IN5
switch1 => Mux81.IN5
switch1 => Mux82.IN5
switch1 => Mux83.IN5
switch1 => Mux84.IN5
switch1 => Mux85.IN5
switch1 => Mux86.IN5
switch1 => Mux87.IN5
switch1 => Mux88.IN5
switch1 => Mux89.IN5
switch1 => Mult0.IN23
switch1 => Mult1.IN18
switch1 => Mult1.IN19
switch1 => Mult1.IN20
switch1 => Mult1.IN21
switch1 => Mult1.IN22
switch1 => Mult1.IN23
switch1 => Mult2.IN23
switch1 => Mult3.IN23
switch1 => Mult4.IN23
switch1 => Mult5.IN20
switch1 => Mult5.IN21
switch1 => Mult5.IN22
switch1 => Mult5.IN23
switch1 => Mult6.IN23
switch1 => Mult7.IN20
switch1 => Mult7.IN21
switch1 => Mult7.IN22
switch1 => Mult7.IN23
switch1 => Mult8.IN23
switch1 => Mult9.IN23
switch1 => Mult10.IN23
switch1 => Mult11.IN18
switch1 => Mult11.IN19
switch1 => Mult11.IN20
switch1 => Mult11.IN21
switch1 => Mult11.IN22
switch1 => Mult11.IN23
switch1 => Mult12.IN23
switch1 => Mult2.IN18
switch1 => Mult6.IN18
switch1 => Mult10.IN18
switch2 => Mux0.IN4
switch2 => Mux1.IN4
switch2 => Mux2.IN4
switch2 => Mux3.IN4
switch2 => Mux4.IN4
switch2 => Mux5.IN4
switch2 => Mux6.IN4
switch2 => Mux7.IN4
switch2 => Mux8.IN4
switch2 => Mux9.IN4
switch2 => Mux10.IN4
switch2 => Mux11.IN4
switch2 => Mux12.IN4
switch2 => Mux13.IN4
switch2 => Mux14.IN4
switch2 => Mux15.IN4
switch2 => Mux16.IN4
switch2 => Mux17.IN4
switch2 => Mux18.IN4
switch2 => Mux19.IN4
switch2 => Mux20.IN4
switch2 => Mux21.IN4
switch2 => Mux22.IN4
switch2 => Mux23.IN4
switch2 => Mux24.IN4
switch2 => Mux25.IN4
switch2 => Mux26.IN4
switch2 => Mux27.IN4
switch2 => Mux28.IN4
switch2 => Mux29.IN4
switch2 => Mux30.IN4
switch2 => Mux31.IN4
switch2 => Mux32.IN4
switch2 => Mux33.IN4
switch2 => Mux34.IN4
switch2 => Mux35.IN4
switch2 => Mux36.IN4
switch2 => Mux37.IN4
switch2 => Mux38.IN4
switch2 => Mux39.IN4
switch2 => Mux40.IN4
switch2 => Mux41.IN4
switch2 => Mux42.IN4
switch2 => Mux43.IN4
switch2 => Mux44.IN4
switch2 => Mux45.IN4
switch2 => Mux46.IN4
switch2 => Mux47.IN4
switch2 => Mux48.IN4
switch2 => Mux49.IN4
switch2 => Mux50.IN4
switch2 => Mux51.IN4
switch2 => Mux52.IN4
switch2 => Mux53.IN4
switch2 => Mux54.IN4
switch2 => Mux55.IN4
switch2 => Mux56.IN4
switch2 => Mux57.IN4
switch2 => Mux58.IN4
switch2 => Mux59.IN4
switch2 => Mux60.IN4
switch2 => Mux61.IN4
switch2 => Mux62.IN4
switch2 => Mux63.IN4
switch2 => Mux64.IN4
switch2 => Mux65.IN4
switch2 => Mux66.IN4
switch2 => Mux67.IN4
switch2 => Mux68.IN4
switch2 => Mux69.IN4
switch2 => Mux70.IN4
switch2 => Mux71.IN4
switch2 => Mux72.IN4
switch2 => Mux73.IN4
switch2 => Mux74.IN4
switch2 => Mux75.IN4
switch2 => Mux76.IN4
switch2 => Mux77.IN4
switch2 => Mux78.IN4
switch2 => Mux79.IN4
switch2 => Mux80.IN4
switch2 => Mux81.IN4
switch2 => Mux82.IN4
switch2 => Mux83.IN4
switch2 => Mux84.IN4
switch2 => Mux85.IN4
switch2 => Mux86.IN4
switch2 => Mux87.IN4
switch2 => Mux88.IN4
switch2 => Mux89.IN4
switch2 => Mult6.IN20
switch2 => Mult6.IN21
switch2 => Mult6.IN22
switch2 => Mult0.IN21
switch2 => Mult0.IN22
switch2 => Mult4.IN17
switch2 => Mult4.IN21
switch2 => Mult5.IN16
switch2 => Mult6.IN17
switch2 => Mult7.IN16
switch2 => Mult8.IN17
switch2 => Mult8.IN21
switch2 => Mult12.IN21
switch2 => Mult12.IN22
input_data[0] => sto_data[0][0].DATAIN
input_data[1] => sto_data[0][1].DATAIN
input_data[2] => sto_data[0][2].DATAIN
input_data[3] => sto_data[0][3].DATAIN
input_data[4] => sto_data[0][4].DATAIN
input_data[5] => sto_data[0][5].DATAIN
input_data[6] => sto_data[0][6].DATAIN
input_data[7] => sto_data[0][7].DATAIN
input_data[8] => sto_data[0][8].DATAIN
input_data[9] => sto_data[0][9].DATAIN
input_data[10] => sto_data[0][10].DATAIN
input_data[11] => sto_data[0][11].DATAIN
output_data[0] <= output_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


