// Seed: 3227158407
module module_0 (
    input  tri1 id_0,
    output wand id_1
);
  id_3 :
  assert property (@(posedge 1 ^ id_3) 1'b0)
  else $display(1, (id_0));
  module_2();
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7
);
  wire id_9;
  module_0(
      id_4, id_3
  );
  wire id_10;
endmodule
module module_2;
  logic [7:0] id_1;
  assign id_1[1'h0] = 1'b0;
endmodule
