	component Qsys_system is
		port (
			clk_clk         : in  std_logic := 'X'; -- clk
			pio_key_export  : in  std_logic := 'X'; -- export
			pio_led0_export : out std_logic;        -- export
			reset_reset_n   : in  std_logic := 'X'  -- reset_n
		);
	end component Qsys_system;

