xpm_cdc.sv,systemverilog,xpm,../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
xpm_memory.sv,systemverilog,xpm,../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
fifo_tx_83bit_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../CAN.gen/sources_1/ip/fifo_tx_83bit/fifo_tx_83bit_sim_netlist.vhdl,incdir="../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
