<div align="center">
  <img src="https://github.com/Priyanka955398/Priyanka955398/assets/137306992/a655c2e3-7901-4653-94fd-27feea613b48" alt="Pic"/>
</div>

# Welcome to Priyanka's GitHub!

Hello! ğŸ‘‹ I'm Priyanka Maharana, a VLSI enthusiast passionate about digital design and verification. This GitHub repository is where I share my projects, collaborate with other developers, and contribute to the open-source community. 

## ğŸ› ï¸ Technologies & Tools

- **Languages:** Verilog, System Verilog, C, Python
- **Tools:** Xilinx Vivado, Xilinx ISE, Keil, Flash magic, Git, VS Code

## ğŸŒ± What I'm Learning

- System Verilog and UVM for verifiaction
- CPU architecture, instruction sets and its design
- AMBA Protocol verification
- TCL Scripting

## ğŸ“« How to Reach Me

- **Email:** maharanapriyanka137@gmail.com
- **LinkedIn:** https://www.linkedin.com/in/priyanka-maharana-067681223/

## ğŸ’¬ Let's Connect!

I'm always open to new ideas and opportunities. Feel free to reach out if you'd like to collaborate on a project, ask a question, or just say hi!


