vendor_name = ModelSim
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/ULASomaSub.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/somaConstante.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorGenerico.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorFlipFlop.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico3x1.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/memoriaROM.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/memoriaRAM.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/logicaDesvio.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/edgeDetector.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/decodificador.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/decodificador3x8.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorFlipFlopAnd.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorGenericoAnd.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Waveform.vwf
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorGenericoHex.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/conversorHex7Seg.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Waveform1.vwf
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/triState.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/triStateVector.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Waveform2.vwf
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Waveform3.vwf
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Waveform4.vwf
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorMemoria.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Waveform5.vwf
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/output_files/Chain1.cdf
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Waveform6.vwf
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/simulation/qsim/Waveform.vwf
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/output_files/Waveform.vwf
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Waveform7.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/db/Projeto.cbx.xml
design_name = Projeto
instance = comp, \re_out~output\, re_out~output, Projeto, 1
instance = comp, \we_out~output\, we_out~output, Projeto, 1
instance = comp, \Habilita_RAM~output\, Habilita_RAM~output, Projeto, 1
instance = comp, \saida_Ram_Key1~output\, saida_Ram_Key1~output, Projeto, 1
instance = comp, \habilita_sw8_out~output\, habilita_sw8_out~output, Projeto, 1
instance = comp, \saida_flipflop_key1~output\, saida_flipflop_key1~output, Projeto, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Projeto, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Projeto, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Projeto, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Projeto, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Projeto, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Projeto, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Projeto, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Projeto, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, Projeto, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, Projeto, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Projeto, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Projeto, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Projeto, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Projeto, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Projeto, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Projeto, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Projeto, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Projeto, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Projeto, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Projeto, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Projeto, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Projeto, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Projeto, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Projeto, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, Projeto, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, Projeto, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, Projeto, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, Projeto, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, Projeto, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, Projeto, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, Projeto, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, Projeto, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, Projeto, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, Projeto, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, Projeto, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, Projeto, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, Projeto, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, Projeto, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, Projeto, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, Projeto, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, Projeto, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, Projeto, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, Projeto, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, Projeto, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, Projeto, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, Projeto, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, Projeto, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, Projeto, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, Projeto, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, Projeto, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, Projeto, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, Projeto, 1
instance = comp, \ULA_OUT[0]~output\, ULA_OUT[0]~output, Projeto, 1
instance = comp, \ULA_OUT[1]~output\, ULA_OUT[1]~output, Projeto, 1
instance = comp, \ULA_OUT[2]~output\, ULA_OUT[2]~output, Projeto, 1
instance = comp, \ULA_OUT[3]~output\, ULA_OUT[3]~output, Projeto, 1
instance = comp, \ULA_OUT[4]~output\, ULA_OUT[4]~output, Projeto, 1
instance = comp, \ULA_OUT[5]~output\, ULA_OUT[5]~output, Projeto, 1
instance = comp, \ULA_OUT[6]~output\, ULA_OUT[6]~output, Projeto, 1
instance = comp, \ULA_OUT[7]~output\, ULA_OUT[7]~output, Projeto, 1
instance = comp, \dataOUT[0]~output\, dataOUT[0]~output, Projeto, 1
instance = comp, \dataOUT[1]~output\, dataOUT[1]~output, Projeto, 1
instance = comp, \dataOUT[2]~output\, dataOUT[2]~output, Projeto, 1
instance = comp, \dataOUT[3]~output\, dataOUT[3]~output, Projeto, 1
instance = comp, \dataOUT[4]~output\, dataOUT[4]~output, Projeto, 1
instance = comp, \dataOUT[5]~output\, dataOUT[5]~output, Projeto, 1
instance = comp, \dataOUT[6]~output\, dataOUT[6]~output, Projeto, 1
instance = comp, \dataOUT[7]~output\, dataOUT[7]~output, Projeto, 1
instance = comp, \PC_OUT[0]~output\, PC_OUT[0]~output, Projeto, 1
instance = comp, \PC_OUT[1]~output\, PC_OUT[1]~output, Projeto, 1
instance = comp, \PC_OUT[2]~output\, PC_OUT[2]~output, Projeto, 1
instance = comp, \PC_OUT[3]~output\, PC_OUT[3]~output, Projeto, 1
instance = comp, \PC_OUT[4]~output\, PC_OUT[4]~output, Projeto, 1
instance = comp, \PC_OUT[5]~output\, PC_OUT[5]~output, Projeto, 1
instance = comp, \PC_OUT[6]~output\, PC_OUT[6]~output, Projeto, 1
instance = comp, \PC_OUT[7]~output\, PC_OUT[7]~output, Projeto, 1
instance = comp, \PC_OUT[8]~output\, PC_OUT[8]~output, Projeto, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Projeto, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, Projeto, 1
instance = comp, \CPU|PC|DOUT[8]~DUPLICATE\, CPU|PC|DOUT[8]~DUPLICATE, Projeto, 1
instance = comp, \CPU|SOMADOR|Add0~9\, CPU|SOMADOR|Add0~9, Projeto, 1
instance = comp, \CPU|PC|DOUT[5]~DUPLICATE\, CPU|PC|DOUT[5]~DUPLICATE, Projeto, 1
instance = comp, \CPU|PC|DOUT[1]\, CPU|PC|DOUT[1], Projeto, 1
instance = comp, \CPU|SOMADOR|Add0~25\, CPU|SOMADOR|Add0~25, Projeto, 1
instance = comp, \CPU|PC|DOUT[0]\, CPU|PC|DOUT[0], Projeto, 1
instance = comp, \CPU|PC|DOUT[6]~DUPLICATE\, CPU|PC|DOUT[6]~DUPLICATE, Projeto, 1
instance = comp, \CPU|PC|DOUT[7]\, CPU|PC|DOUT[7], Projeto, 1
instance = comp, \CPU|PC|DOUT[4]\, CPU|PC|DOUT[4], Projeto, 1
instance = comp, \ROM1|memROM~64\, ROM1|memROM~64, Projeto, 1
instance = comp, \ROM1|memROM~66\, ROM1|memROM~66, Projeto, 1
instance = comp, \ROM1|memROM~65\, ROM1|memROM~65, Projeto, 1
instance = comp, \CPU|PC|DOUT[3]\, CPU|PC|DOUT[3], Projeto, 1
instance = comp, \CPU|PC|DOUT[2]~DUPLICATE\, CPU|PC|DOUT[2]~DUPLICATE, Projeto, 1
instance = comp, \ROM1|memROM~63\, ROM1|memROM~63, Projeto, 1
instance = comp, \ROM1|memROM~67\, ROM1|memROM~67, Projeto, 1
instance = comp, \ROM1|memROM~68\, ROM1|memROM~68, Projeto, 1
instance = comp, \CPU|SOMADOR|Add0~29\, CPU|SOMADOR|Add0~29, Projeto, 1
instance = comp, \CPU|SOMADOR|Add0~13\, CPU|SOMADOR|Add0~13, Projeto, 1
instance = comp, \CPU|REG_RET|DOUT[3]\, CPU|REG_RET|DOUT[3], Projeto, 1
instance = comp, \CPU|MUX2|saida_MUX[3]~3\, CPU|MUX2|saida_MUX[3]~3, Projeto, 1
instance = comp, \CPU|PC|DOUT[3]~DUPLICATE\, CPU|PC|DOUT[3]~DUPLICATE, Projeto, 1
instance = comp, \ROM1|memROM~21\, ROM1|memROM~21, Projeto, 1
instance = comp, \ROM1|memROM~22\, ROM1|memROM~22, Projeto, 1
instance = comp, \ROM1|memROM~24\, ROM1|memROM~24, Projeto, 1
instance = comp, \ROM1|memROM~23\, ROM1|memROM~23, Projeto, 1
instance = comp, \ROM1|memROM~25\, ROM1|memROM~25, Projeto, 1
instance = comp, \ROM1|memROM~8\, ROM1|memROM~8, Projeto, 1
instance = comp, \ROM1|memROM~1\, ROM1|memROM~1, Projeto, 1
instance = comp, \ROM1|memROM~0\, ROM1|memROM~0, Projeto, 1
instance = comp, \ROM1|memROM~2\, ROM1|memROM~2, Projeto, 1
instance = comp, \ROM1|memROM~4\, ROM1|memROM~4, Projeto, 1
instance = comp, \ROM1|memROM~3\, ROM1|memROM~3, Projeto, 1
instance = comp, \ROM1|memROM~5\, ROM1|memROM~5, Projeto, 1
instance = comp, \ROM1|memROM~6\, ROM1|memROM~6, Projeto, 1
instance = comp, \ROM1|memROM~7\, ROM1|memROM~7, Projeto, 1
instance = comp, \ROM1|memROM~81\, ROM1|memROM~81, Projeto, 1
instance = comp, \CPU|DEC|Equal4~2\, CPU|DEC|Equal4~2, Projeto, 1
instance = comp, \CPU|REG_RET|DOUT[1]\, CPU|REG_RET|DOUT[1], Projeto, 1
instance = comp, \ROM1|memROM~41\, ROM1|memROM~41, Projeto, 1
instance = comp, \ROM1|memROM~44\, ROM1|memROM~44, Projeto, 1
instance = comp, \ROM1|memROM~43\, ROM1|memROM~43, Projeto, 1
instance = comp, \ROM1|memROM~42\, ROM1|memROM~42, Projeto, 1
instance = comp, \ROM1|memROM~45\, ROM1|memROM~45, Projeto, 1
instance = comp, \ROM1|memROM~62\, ROM1|memROM~62, Projeto, 1
instance = comp, \CPU|MUX2|saida_MUX[1]~6\, CPU|MUX2|saida_MUX[1]~6, Projeto, 1
instance = comp, \CPU|PC|DOUT[1]~DUPLICATE\, CPU|PC|DOUT[1]~DUPLICATE, Projeto, 1
instance = comp, \ROM1|memROM~46\, ROM1|memROM~46, Projeto, 1
instance = comp, \ROM1|memROM~49\, ROM1|memROM~49, Projeto, 1
instance = comp, \ROM1|memROM~47\, ROM1|memROM~47, Projeto, 1
instance = comp, \ROM1|memROM~48\, ROM1|memROM~48, Projeto, 1
instance = comp, \ROM1|memROM~50\, ROM1|memROM~50, Projeto, 1
instance = comp, \ROM1|memROM~69\, ROM1|memROM~69, Projeto, 1
instance = comp, \CPU|REG_RET|DOUT[2]\, CPU|REG_RET|DOUT[2], Projeto, 1
instance = comp, \CPU|MUX2|saida_MUX[2]~7\, CPU|MUX2|saida_MUX[2]~7, Projeto, 1
instance = comp, \CPU|PC|DOUT[2]\, CPU|PC|DOUT[2], Projeto, 1
instance = comp, \ROM1|memROM~58\, ROM1|memROM~58, Projeto, 1
instance = comp, \ROM1|memROM~59\, ROM1|memROM~59, Projeto, 1
instance = comp, \ROM1|memROM~60\, ROM1|memROM~60, Projeto, 1
instance = comp, \ROM1|memROM~57\, ROM1|memROM~57, Projeto, 1
instance = comp, \ROM1|memROM~56\, ROM1|memROM~56, Projeto, 1
instance = comp, \ROM1|memROM~71\, ROM1|memROM~71, Projeto, 1
instance = comp, \ROM1|memROM~55\, ROM1|memROM~55, Projeto, 1
instance = comp, \ROM1|memROM~61\, ROM1|memROM~61, Projeto, 1
instance = comp, \CPU|SOMADOR|Add0~17\, CPU|SOMADOR|Add0~17, Projeto, 1
instance = comp, \CPU|REG_RET|DOUT[4]\, CPU|REG_RET|DOUT[4], Projeto, 1
instance = comp, \CPU|MUX2|saida_MUX[4]~4\, CPU|MUX2|saida_MUX[4]~4, Projeto, 1
instance = comp, \CPU|PC|DOUT[4]~DUPLICATE\, CPU|PC|DOUT[4]~DUPLICATE, Projeto, 1
instance = comp, \ROM1|memROM~37\, ROM1|memROM~37, Projeto, 1
instance = comp, \ROM1|memROM~39\, ROM1|memROM~39, Projeto, 1
instance = comp, \ROM1|memROM~36\, ROM1|memROM~36, Projeto, 1
instance = comp, \ROM1|memROM~38\, ROM1|memROM~38, Projeto, 1
instance = comp, \ROM1|memROM~40\, ROM1|memROM~40, Projeto, 1
instance = comp, \ROM1|memROM~54\, ROM1|memROM~54, Projeto, 1
instance = comp, \CPU|REG_RET|DOUT[0]\, CPU|REG_RET|DOUT[0], Projeto, 1
instance = comp, \CPU|MUX2|saida_MUX[0]~2\, CPU|MUX2|saida_MUX[0]~2, Projeto, 1
instance = comp, \CPU|PC|DOUT[0]~DUPLICATE\, CPU|PC|DOUT[0]~DUPLICATE, Projeto, 1
instance = comp, \ROM1|memROM~17\, ROM1|memROM~17, Projeto, 1
instance = comp, \ROM1|memROM~16\, ROM1|memROM~16, Projeto, 1
instance = comp, \ROM1|memROM~18\, ROM1|memROM~18, Projeto, 1
instance = comp, \ROM1|memROM~15\, ROM1|memROM~15, Projeto, 1
instance = comp, \ROM1|memROM~19\, ROM1|memROM~19, Projeto, 1
instance = comp, \CPU|DEC|Equal4~1\, CPU|DEC|Equal4~1, Projeto, 1
instance = comp, \ROM1|memROM~70\, ROM1|memROM~70, Projeto, 1
instance = comp, \SW[4]~input\, SW[4]~input, Projeto, 1
instance = comp, \ROM1|memROM~52\, ROM1|memROM~52, Projeto, 1
instance = comp, \ROM1|memROM~53\, ROM1|memROM~53, Projeto, 1
instance = comp, \ROM1|memROM~51\, ROM1|memROM~51, Projeto, 1
instance = comp, \ROM1|memROM~72\, ROM1|memROM~72, Projeto, 1
instance = comp, \DECODIFICADOR3X8_ENDERECO|S0~0\, DECODIFICADOR3X8_ENDERECO|S0~0, Projeto, 1
instance = comp, \ROM1|memROM~27\, ROM1|memROM~27, Projeto, 1
instance = comp, \ROM1|memROM~28\, ROM1|memROM~28, Projeto, 1
instance = comp, \ROM1|memROM~29\, ROM1|memROM~29, Projeto, 1
instance = comp, \ROM1|memROM~76\, ROM1|memROM~76, Projeto, 1
instance = comp, \ROM1|memROM~30\, ROM1|memROM~30, Projeto, 1
instance = comp, \ROM1|memROM~31\, ROM1|memROM~31, Projeto, 1
instance = comp, \ROM1|memROM~32\, ROM1|memROM~32, Projeto, 1
instance = comp, \ROM1|memROM~33\, ROM1|memROM~33, Projeto, 1
instance = comp, \ROM1|memROM~34\, ROM1|memROM~34, Projeto, 1
instance = comp, \ROM1|memROM~35\, ROM1|memROM~35, Projeto, 1
instance = comp, \DECODIFICADOR3X8_BLOCO|S5~0\, DECODIFICADOR3X8_BLOCO|S5~0, Projeto, 1
instance = comp, \SW[3]~input\, SW[3]~input, Projeto, 1
instance = comp, \DECODIFICADOR3X8_BLOCO|S0~0\, DECODIFICADOR3X8_BLOCO|S0~0, Projeto, 1
instance = comp, \CPU|DEC|Equal4~0\, CPU|DEC|Equal4~0, Projeto, 1
instance = comp, \RAM1|ram~769\, RAM1|ram~769, Projeto, 1
instance = comp, \RAM1|ram~770\, RAM1|ram~770, Projeto, 1
instance = comp, \RAM1|ram~418\, RAM1|ram~418, Projeto, 1
instance = comp, \RAM1|ram~785\, RAM1|ram~785, Projeto, 1
instance = comp, \RAM1|ram~786\, RAM1|ram~786, Projeto, 1
instance = comp, \RAM1|ram~450\, RAM1|ram~450, Projeto, 1
instance = comp, \RAM1|ram~801\, RAM1|ram~801, Projeto, 1
instance = comp, \RAM1|ram~802\, RAM1|ram~802, Projeto, 1
instance = comp, \RAM1|ram~426\, RAM1|ram~426, Projeto, 1
instance = comp, \RAM1|ram~805\, RAM1|ram~805, Projeto, 1
instance = comp, \RAM1|ram~806\, RAM1|ram~806, Projeto, 1
instance = comp, \RAM1|ram~458\, RAM1|ram~458, Projeto, 1
instance = comp, \RAM1|ram~598\, RAM1|ram~598, Projeto, 1
instance = comp, \RAM1|ram~783\, RAM1|ram~783, Projeto, 1
instance = comp, \RAM1|ram~784\, RAM1|ram~784, Projeto, 1
instance = comp, \RAM1|ram~322\, RAM1|ram~322, Projeto, 1
instance = comp, \RAM1|ram~767\, RAM1|ram~767, Projeto, 1
instance = comp, \RAM1|ram~768\, RAM1|ram~768, Projeto, 1
instance = comp, \RAM1|ram~290\, RAM1|ram~290, Projeto, 1
instance = comp, \RAM1|ram~298feeder\, RAM1|ram~298feeder, Projeto, 1
instance = comp, \RAM1|ram~793\, RAM1|ram~793, Projeto, 1
instance = comp, \RAM1|ram~794\, RAM1|ram~794, Projeto, 1
instance = comp, \RAM1|ram~298\, RAM1|ram~298, Projeto, 1
instance = comp, \RAM1|ram~797\, RAM1|ram~797, Projeto, 1
instance = comp, \RAM1|ram~798\, RAM1|ram~798, Projeto, 1
instance = comp, \RAM1|ram~330\, RAM1|ram~330, Projeto, 1
instance = comp, \RAM1|ram~597\, RAM1|ram~597, Projeto, 1
instance = comp, \RAM1|ram~799\, RAM1|ram~799, Projeto, 1
instance = comp, \RAM1|ram~800\, RAM1|ram~800, Projeto, 1
instance = comp, \RAM1|ram~410\, RAM1|ram~410, Projeto, 1
instance = comp, \RAM1|ram~803\, RAM1|ram~803, Projeto, 1
instance = comp, \RAM1|ram~804\, RAM1|ram~804, Projeto, 1
instance = comp, \RAM1|ram~442\, RAM1|ram~442, Projeto, 1
instance = comp, \RAM1|ram~761\, RAM1|ram~761, Projeto, 1
instance = comp, \RAM1|ram~762\, RAM1|ram~762, Projeto, 1
instance = comp, \RAM1|ram~402\, RAM1|ram~402, Projeto, 1
instance = comp, \RAM1|ram~777\, RAM1|ram~777, Projeto, 1
instance = comp, \RAM1|ram~778\, RAM1|ram~778, Projeto, 1
instance = comp, \RAM1|ram~434\, RAM1|ram~434, Projeto, 1
instance = comp, \RAM1|ram~596\, RAM1|ram~596, Projeto, 1
instance = comp, \RAM1|ram~775\, RAM1|ram~775, Projeto, 1
instance = comp, \RAM1|ram~776\, RAM1|ram~776, Projeto, 1
instance = comp, \RAM1|ram~306\, RAM1|ram~306, Projeto, 1
instance = comp, \RAM1|ram~759\, RAM1|ram~759, Projeto, 1
instance = comp, \RAM1|ram~760\, RAM1|ram~760, Projeto, 1
instance = comp, \RAM1|ram~274\, RAM1|ram~274, Projeto, 1
instance = comp, \RAM1|ram~791\, RAM1|ram~791, Projeto, 1
instance = comp, \RAM1|ram~792\, RAM1|ram~792, Projeto, 1
instance = comp, \RAM1|ram~282\, RAM1|ram~282, Projeto, 1
instance = comp, \RAM1|ram~795\, RAM1|ram~795, Projeto, 1
instance = comp, \RAM1|ram~796\, RAM1|ram~796, Projeto, 1
instance = comp, \RAM1|ram~314\, RAM1|ram~314, Projeto, 1
instance = comp, \RAM1|ram~595\, RAM1|ram~595, Projeto, 1
instance = comp, \RAM1|ram~599\, RAM1|ram~599, Projeto, 1
instance = comp, \RAM1|ram~807\, RAM1|ram~807, Projeto, 1
instance = comp, \RAM1|ram~808\, RAM1|ram~808, Projeto, 1
instance = comp, \RAM1|ram~346\, RAM1|ram~346, Projeto, 1
instance = comp, \RAM1|ram~811\, RAM1|ram~811, Projeto, 1
instance = comp, \RAM1|ram~812\, RAM1|ram~812, Projeto, 1
instance = comp, \RAM1|ram~378\, RAM1|ram~378, Projeto, 1
instance = comp, \RAM1|ram~813\, RAM1|ram~813, Projeto, 1
instance = comp, \RAM1|ram~814\, RAM1|ram~814, Projeto, 1
instance = comp, \RAM1|ram~394\, RAM1|ram~394, Projeto, 1
instance = comp, \RAM1|ram~809\, RAM1|ram~809, Projeto, 1
instance = comp, \RAM1|ram~810\, RAM1|ram~810, Projeto, 1
instance = comp, \RAM1|ram~362\, RAM1|ram~362, Projeto, 1
instance = comp, \RAM1|ram~607\, RAM1|ram~607, Projeto, 1
instance = comp, \RAM1|ram~781\, RAM1|ram~781, Projeto, 1
instance = comp, \RAM1|ram~782\, RAM1|ram~782, Projeto, 1
instance = comp, \RAM1|ram~498\, RAM1|ram~498, Projeto, 1
instance = comp, \RAM1|ram~773\, RAM1|ram~773, Projeto, 1
instance = comp, \RAM1|ram~774\, RAM1|ram~774, Projeto, 1
instance = comp, \RAM1|ram~482\, RAM1|ram~482, Projeto, 1
instance = comp, \RAM1|ram~765\, RAM1|ram~765, Projeto, 1
instance = comp, \RAM1|ram~766\, RAM1|ram~766, Projeto, 1
instance = comp, \RAM1|ram~466\, RAM1|ram~466, Projeto, 1
instance = comp, \RAM1|ram~789\, RAM1|ram~789, Projeto, 1
instance = comp, \RAM1|ram~790\, RAM1|ram~790, Projeto, 1
instance = comp, \RAM1|ram~514\, RAM1|ram~514, Projeto, 1
instance = comp, \RAM1|ram~606\, RAM1|ram~606, Projeto, 1
instance = comp, \RAM1|ram~817\, RAM1|ram~817, Projeto, 1
instance = comp, \RAM1|ram~818\, RAM1|ram~818, Projeto, 1
instance = comp, \RAM1|ram~490\, RAM1|ram~490, Projeto, 1
instance = comp, \RAM1|ram~819\, RAM1|ram~819, Projeto, 1
instance = comp, \RAM1|ram~820\, RAM1|ram~820, Projeto, 1
instance = comp, \RAM1|ram~506\, RAM1|ram~506, Projeto, 1
instance = comp, \RAM1|ram~815\, RAM1|ram~815, Projeto, 1
instance = comp, \RAM1|ram~816\, RAM1|ram~816, Projeto, 1
instance = comp, \RAM1|ram~474\, RAM1|ram~474, Projeto, 1
instance = comp, \RAM1|ram~821\, RAM1|ram~821, Projeto, 1
instance = comp, \RAM1|ram~822\, RAM1|ram~822, Projeto, 1
instance = comp, \RAM1|ram~522\, RAM1|ram~522, Projeto, 1
instance = comp, \RAM1|ram~608\, RAM1|ram~608, Projeto, 1
instance = comp, \RAM1|ram~779\, RAM1|ram~779, Projeto, 1
instance = comp, \RAM1|ram~780\, RAM1|ram~780, Projeto, 1
instance = comp, \RAM1|ram~370\, RAM1|ram~370, Projeto, 1
instance = comp, \RAM1|ram~763\, RAM1|ram~763, Projeto, 1
instance = comp, \RAM1|ram~764\, RAM1|ram~764, Projeto, 1
instance = comp, \RAM1|ram~338\, RAM1|ram~338, Projeto, 1
instance = comp, \RAM1|ram~354feeder\, RAM1|ram~354feeder, Projeto, 1
instance = comp, \RAM1|ram~771\, RAM1|ram~771, Projeto, 1
instance = comp, \RAM1|ram~772\, RAM1|ram~772, Projeto, 1
instance = comp, \RAM1|ram~354\, RAM1|ram~354, Projeto, 1
instance = comp, \RAM1|ram~787\, RAM1|ram~787, Projeto, 1
instance = comp, \RAM1|ram~788\, RAM1|ram~788, Projeto, 1
instance = comp, \RAM1|ram~386\, RAM1|ram~386, Projeto, 1
instance = comp, \RAM1|ram~605\, RAM1|ram~605, Projeto, 1
instance = comp, \RAM1|ram~609\, RAM1|ram~609, Projeto, 1
instance = comp, \RAM1|ram~739\, RAM1|ram~739, Projeto, 1
instance = comp, \RAM1|ram~740\, RAM1|ram~740, Projeto, 1
instance = comp, \RAM1|ram~186\, RAM1|ram~186, Projeto, 1
instance = comp, \RAM1|ram~737\, RAM1|ram~737, Projeto, 1
instance = comp, \RAM1|ram~738\, RAM1|ram~738, Projeto, 1
instance = comp, \RAM1|ram~170\, RAM1|ram~170, Projeto, 1
instance = comp, \RAM1|ram~735\, RAM1|ram~735, Projeto, 1
instance = comp, \RAM1|ram~736\, RAM1|ram~736, Projeto, 1
instance = comp, \RAM1|ram~154\, RAM1|ram~154, Projeto, 1
instance = comp, \RAM1|ram~741\, RAM1|ram~741, Projeto, 1
instance = comp, \RAM1|ram~742\, RAM1|ram~742, Projeto, 1
instance = comp, \RAM1|ram~202\, RAM1|ram~202, Projeto, 1
instance = comp, \RAM1|ram~593\, RAM1|ram~593, Projeto, 1
instance = comp, \RAM1|ram~699\, RAM1|ram~699, Projeto, 1
instance = comp, \RAM1|ram~700\, RAM1|ram~700, Projeto, 1
instance = comp, \RAM1|ram~34\, RAM1|ram~34, Projeto, 1
instance = comp, \RAM1|ram~695\, RAM1|ram~695, Projeto, 1
instance = comp, \RAM1|ram~696\, RAM1|ram~696, Projeto, 1
instance = comp, \RAM1|ram~18\, RAM1|ram~18, Projeto, 1
instance = comp, \RAM1|ram~711\, RAM1|ram~711, Projeto, 1
instance = comp, \RAM1|ram~712\, RAM1|ram~712, Projeto, 1
instance = comp, \RAM1|ram~50\, RAM1|ram~50, Projeto, 1
instance = comp, \RAM1|ram~715\, RAM1|ram~715, Projeto, 1
instance = comp, \RAM1|ram~716\, RAM1|ram~716, Projeto, 1
instance = comp, \RAM1|ram~66\, RAM1|ram~66, Projeto, 1
instance = comp, \RAM1|ram~590\, RAM1|ram~590, Projeto, 1
instance = comp, \RAM1|ram~729\, RAM1|ram~729, Projeto, 1
instance = comp, \RAM1|ram~730\, RAM1|ram~730, Projeto, 1
instance = comp, \RAM1|ram~42\, RAM1|ram~42, Projeto, 1
instance = comp, \RAM1|ram~727\, RAM1|ram~727, Projeto, 1
instance = comp, \RAM1|ram~728\, RAM1|ram~728, Projeto, 1
instance = comp, \RAM1|ram~26\, RAM1|ram~26, Projeto, 1
instance = comp, \RAM1|ram~731\, RAM1|ram~731, Projeto, 1
instance = comp, \RAM1|ram~732\, RAM1|ram~732, Projeto, 1
instance = comp, \RAM1|ram~58\, RAM1|ram~58, Projeto, 1
instance = comp, \RAM1|ram~733\, RAM1|ram~733, Projeto, 1
instance = comp, \RAM1|ram~734\, RAM1|ram~734, Projeto, 1
instance = comp, \RAM1|ram~74\, RAM1|ram~74, Projeto, 1
instance = comp, \RAM1|ram~592\, RAM1|ram~592, Projeto, 1
instance = comp, \RAM1|ram~713\, RAM1|ram~713, Projeto, 1
instance = comp, \RAM1|ram~714\, RAM1|ram~714, Projeto, 1
instance = comp, \RAM1|ram~178\, RAM1|ram~178, Projeto, 1
instance = comp, \RAM1|ram~697\, RAM1|ram~697, Projeto, 1
instance = comp, \RAM1|ram~698\, RAM1|ram~698, Projeto, 1
instance = comp, \RAM1|ram~146\, RAM1|ram~146, Projeto, 1
instance = comp, \RAM1|ram~701\, RAM1|ram~701, Projeto, 1
instance = comp, \RAM1|ram~702\, RAM1|ram~702, Projeto, 1
instance = comp, \RAM1|ram~162\, RAM1|ram~162, Projeto, 1
instance = comp, \RAM1|ram~717\, RAM1|ram~717, Projeto, 1
instance = comp, \RAM1|ram~718\, RAM1|ram~718, Projeto, 1
instance = comp, \RAM1|ram~194\, RAM1|ram~194, Projeto, 1
instance = comp, \RAM1|ram~591\, RAM1|ram~591, Projeto, 1
instance = comp, \RAM1|ram~594\, RAM1|ram~594, Projeto, 1
instance = comp, \RAM1|ram~721\, RAM1|ram~721, Projeto, 1
instance = comp, \RAM1|ram~722\, RAM1|ram~722, Projeto, 1
instance = comp, \RAM1|ram~242\, RAM1|ram~242, Projeto, 1
instance = comp, \RAM1|ram~705\, RAM1|ram~705, Projeto, 1
instance = comp, \RAM1|ram~706\, RAM1|ram~706, Projeto, 1
instance = comp, \RAM1|ram~210\, RAM1|ram~210, Projeto, 1
instance = comp, \RAM1|ram~82feeder\, RAM1|ram~82feeder, Projeto, 1
instance = comp, \RAM1|ram~703\, RAM1|ram~703, Projeto, 1
instance = comp, \RAM1|ram~704\, RAM1|ram~704, Projeto, 1
instance = comp, \RAM1|ram~82\, RAM1|ram~82, Projeto, 1
instance = comp, \RAM1|ram~114feeder\, RAM1|ram~114feeder, Projeto, 1
instance = comp, \RAM1|ram~719\, RAM1|ram~719, Projeto, 1
instance = comp, \RAM1|ram~720\, RAM1|ram~720, Projeto, 1
instance = comp, \RAM1|ram~114\, RAM1|ram~114, Projeto, 1
instance = comp, \RAM1|ram~600\, RAM1|ram~600, Projeto, 1
instance = comp, \RAM1|ram~745\, RAM1|ram~745, Projeto, 1
instance = comp, \RAM1|ram~746\, RAM1|ram~746, Projeto, 1
instance = comp, \RAM1|ram~106\, RAM1|ram~106, Projeto, 1
instance = comp, \RAM1|ram~138feeder\, RAM1|ram~138feeder, Projeto, 1
instance = comp, \RAM1|ram~749\, RAM1|ram~749, Projeto, 1
instance = comp, \RAM1|ram~750\, RAM1|ram~750, Projeto, 1
instance = comp, \RAM1|ram~138\, RAM1|ram~138, Projeto, 1
instance = comp, \RAM1|ram~753\, RAM1|ram~753, Projeto, 1
instance = comp, \RAM1|ram~754\, RAM1|ram~754, Projeto, 1
instance = comp, \RAM1|ram~234\, RAM1|ram~234, Projeto, 1
instance = comp, \RAM1|ram~757\, RAM1|ram~757, Projeto, 1
instance = comp, \RAM1|ram~758\, RAM1|ram~758, Projeto, 1
instance = comp, \RAM1|ram~266\, RAM1|ram~266, Projeto, 1
instance = comp, \RAM1|ram~603\, RAM1|ram~603, Projeto, 1
instance = comp, \RAM1|ram~709\, RAM1|ram~709, Projeto, 1
instance = comp, \RAM1|ram~710\, RAM1|ram~710, Projeto, 1
instance = comp, \RAM1|ram~226\, RAM1|ram~226, Projeto, 1
instance = comp, \RAM1|ram~723\, RAM1|ram~723, Projeto, 1
instance = comp, \RAM1|ram~724\, RAM1|ram~724, Projeto, 1
instance = comp, \RAM1|ram~130\, RAM1|ram~130, Projeto, 1
instance = comp, \RAM1|ram~707\, RAM1|ram~707, Projeto, 1
instance = comp, \RAM1|ram~708\, RAM1|ram~708, Projeto, 1
instance = comp, \RAM1|ram~98\, RAM1|ram~98, Projeto, 1
instance = comp, \RAM1|ram~725\, RAM1|ram~725, Projeto, 1
instance = comp, \RAM1|ram~726\, RAM1|ram~726, Projeto, 1
instance = comp, \RAM1|ram~258\, RAM1|ram~258, Projeto, 1
instance = comp, \RAM1|ram~601\, RAM1|ram~601, Projeto, 1
instance = comp, \RAM1|ram~90feeder\, RAM1|ram~90feeder, Projeto, 1
instance = comp, \RAM1|ram~743\, RAM1|ram~743, Projeto, 1
instance = comp, \RAM1|ram~744\, RAM1|ram~744, Projeto, 1
instance = comp, \RAM1|ram~90\, RAM1|ram~90, Projeto, 1
instance = comp, \RAM1|ram~218feeder\, RAM1|ram~218feeder, Projeto, 1
instance = comp, \RAM1|ram~751\, RAM1|ram~751, Projeto, 1
instance = comp, \RAM1|ram~752\, RAM1|ram~752, Projeto, 1
instance = comp, \RAM1|ram~218\, RAM1|ram~218, Projeto, 1
instance = comp, \RAM1|ram~122feeder\, RAM1|ram~122feeder, Projeto, 1
instance = comp, \RAM1|ram~747\, RAM1|ram~747, Projeto, 1
instance = comp, \RAM1|ram~748\, RAM1|ram~748, Projeto, 1
instance = comp, \RAM1|ram~122\, RAM1|ram~122, Projeto, 1
instance = comp, \RAM1|ram~755\, RAM1|ram~755, Projeto, 1
instance = comp, \RAM1|ram~756\, RAM1|ram~756, Projeto, 1
instance = comp, \RAM1|ram~250\, RAM1|ram~250, Projeto, 1
instance = comp, \RAM1|ram~602\, RAM1|ram~602, Projeto, 1
instance = comp, \RAM1|ram~604\, RAM1|ram~604, Projeto, 1
instance = comp, \RAM1|ram~610\, RAM1|ram~610, Projeto, 1
instance = comp, \CPU|MUX1|saida_MUX[3]~6\, CPU|MUX1|saida_MUX[3]~6, Projeto, 1
instance = comp, \SW[2]~input\, SW[2]~input, Projeto, 1
instance = comp, \SW[1]~input\, SW[1]~input, Projeto, 1
instance = comp, \SW[8]~input\, SW[8]~input, Projeto, 1
instance = comp, \DECODIFICADOR3X8_ENDERECO|S1\, DECODIFICADOR3X8_ENDERECO|S1, Projeto, 1
instance = comp, \RAM_CPU[0]~1\, RAM_CPU[0]~1, Projeto, 1
instance = comp, \SW[0]~input\, SW[0]~input, Projeto, 1
instance = comp, \RAM_CPU[0]~3\, RAM_CPU[0]~3, Projeto, 1
instance = comp, \RAM_CPU[0]~2\, RAM_CPU[0]~2, Projeto, 1
instance = comp, \RAM_CPU[0]~0\, RAM_CPU[0]~0, Projeto, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, Projeto, 1
instance = comp, \FPGA_RESET_N~input\, FPGA_RESET_N~input, Projeto, 1
instance = comp, \RAM_CPU[0]~4\, RAM_CPU[0]~4, Projeto, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Projeto, 1
instance = comp, \gravar:detectorSub0|saidaQ~0\, \gravar:detectorSub0|saidaQ~0, Projeto, 1
instance = comp, \gravar:detectorSub0|saidaQ\, \gravar:detectorSub0|saidaQ, Projeto, 1
instance = comp, \gravar:detectorSub0|saida\, \gravar:detectorSub0|saida, Projeto, 1
instance = comp, \FF_KEY0|DOUT~feeder\, FF_KEY0|DOUT~feeder, Projeto, 1
instance = comp, \ROM1|memROM~78\, ROM1|memROM~78, Projeto, 1
instance = comp, \ROM1|memROM~79\, ROM1|memROM~79, Projeto, 1
instance = comp, \ROM1|memROM~80\, ROM1|memROM~80, Projeto, 1
instance = comp, \limpaLeitura_Key0~0\, limpaLeitura_Key0~0, Projeto, 1
instance = comp, \limpaLeitura_Key0~1\, limpaLeitura_Key0~1, Projeto, 1
instance = comp, \limpaLeitura_Key0~2\, limpaLeitura_Key0~2, Projeto, 1
instance = comp, \FF_KEY0|DOUT\, FF_KEY0|DOUT, Projeto, 1
instance = comp, \SW[9]~input\, SW[9]~input, Projeto, 1
instance = comp, \RAM_CPU[0]~7\, RAM_CPU[0]~7, Projeto, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, Projeto, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Projeto, 1
instance = comp, \gravar:detectorSub1|saidaQ~0\, \gravar:detectorSub1|saidaQ~0, Projeto, 1
instance = comp, \gravar:detectorSub1|saidaQ\, \gravar:detectorSub1|saidaQ, Projeto, 1
instance = comp, \gravar:detectorSub1|saida\, \gravar:detectorSub1|saida, Projeto, 1
instance = comp, \FF_KEY1|DOUT~feeder\, FF_KEY1|DOUT~feeder, Projeto, 1
instance = comp, \limpaLeitura_Key1~0\, limpaLeitura_Key1~0, Projeto, 1
instance = comp, \FF_KEY1|DOUT~DUPLICATE\, FF_KEY1|DOUT~DUPLICATE, Projeto, 1
instance = comp, \RAM_CPU[0]~9\, RAM_CPU[0]~9, Projeto, 1
instance = comp, \RAM_CPU[0]~10\, RAM_CPU[0]~10, Projeto, 1
instance = comp, \RAM1|ram~111\, RAM1|ram~111, Projeto, 1
instance = comp, \RAM1|ram~239\, RAM1|ram~239, Projeto, 1
instance = comp, \RAM1|ram~127feeder\, RAM1|ram~127feeder, Projeto, 1
instance = comp, \RAM1|ram~127\, RAM1|ram~127, Projeto, 1
instance = comp, \RAM1|ram~255\, RAM1|ram~255, Projeto, 1
instance = comp, \RAM1|ram~530\, RAM1|ram~530, Projeto, 1
instance = comp, \RAM1|ram~63feeder\, RAM1|ram~63feeder, Projeto, 1
instance = comp, \RAM1|ram~63\, RAM1|ram~63, Projeto, 1
instance = comp, \RAM1|ram~47\, RAM1|ram~47, Projeto, 1
instance = comp, \RAM1|ram~175\, RAM1|ram~175, Projeto, 1
instance = comp, \RAM1|ram~191\, RAM1|ram~191, Projeto, 1
instance = comp, \RAM1|ram~529\, RAM1|ram~529, Projeto, 1
instance = comp, \RAM1|ram~31feeder\, RAM1|ram~31feeder, Projeto, 1
instance = comp, \RAM1|ram~31\, RAM1|ram~31, Projeto, 1
instance = comp, \RAM1|ram~15feeder\, RAM1|ram~15feeder, Projeto, 1
instance = comp, \RAM1|ram~15\, RAM1|ram~15, Projeto, 1
instance = comp, \RAM1|ram~159\, RAM1|ram~159, Projeto, 1
instance = comp, \RAM1|ram~143feeder\, RAM1|ram~143feeder, Projeto, 1
instance = comp, \RAM1|ram~143\, RAM1|ram~143, Projeto, 1
instance = comp, \RAM1|ram~527\, RAM1|ram~527, Projeto, 1
instance = comp, \RAM1|ram~79\, RAM1|ram~79, Projeto, 1
instance = comp, \RAM1|ram~95\, RAM1|ram~95, Projeto, 1
instance = comp, \RAM1|ram~223\, RAM1|ram~223, Projeto, 1
instance = comp, \RAM1|ram~207\, RAM1|ram~207, Projeto, 1
instance = comp, \RAM1|ram~528\, RAM1|ram~528, Projeto, 1
instance = comp, \RAM1|ram~531\, RAM1|ram~531, Projeto, 1
instance = comp, \RAM1|ram~383\, RAM1|ram~383, Projeto, 1
instance = comp, \RAM1|ram~447\, RAM1|ram~447, Projeto, 1
instance = comp, \RAM1|ram~319\, RAM1|ram~319, Projeto, 1
instance = comp, \RAM1|ram~511\, RAM1|ram~511, Projeto, 1
instance = comp, \RAM1|ram~540\, RAM1|ram~540, Projeto, 1
instance = comp, \RAM1|ram~335\, RAM1|ram~335, Projeto, 1
instance = comp, \RAM1|ram~463\, RAM1|ram~463, Projeto, 1
instance = comp, \RAM1|ram~271feeder\, RAM1|ram~271feeder, Projeto, 1
instance = comp, \RAM1|ram~271\, RAM1|ram~271, Projeto, 1
instance = comp, \RAM1|ram~399\, RAM1|ram~399, Projeto, 1
instance = comp, \RAM1|ram~537\, RAM1|ram~537, Projeto, 1
instance = comp, \RAM1|ram~303\, RAM1|ram~303, Projeto, 1
instance = comp, \RAM1|ram~431feeder\, RAM1|ram~431feeder, Projeto, 1
instance = comp, \RAM1|ram~431\, RAM1|ram~431, Projeto, 1
instance = comp, \RAM1|ram~495\, RAM1|ram~495, Projeto, 1
instance = comp, \RAM1|ram~367\, RAM1|ram~367, Projeto, 1
instance = comp, \RAM1|ram~539\, RAM1|ram~539, Projeto, 1
instance = comp, \RAM1|ram~415\, RAM1|ram~415, Projeto, 1
instance = comp, \RAM1|ram~287feeder\, RAM1|ram~287feeder, Projeto, 1
instance = comp, \RAM1|ram~287\, RAM1|ram~287, Projeto, 1
instance = comp, \RAM1|ram~351\, RAM1|ram~351, Projeto, 1
instance = comp, \RAM1|ram~479\, RAM1|ram~479, Projeto, 1
instance = comp, \RAM1|ram~538\, RAM1|ram~538, Projeto, 1
instance = comp, \RAM1|ram~541\, RAM1|ram~541, Projeto, 1
instance = comp, \RAM1|ram~471\, RAM1|ram~471, Projeto, 1
instance = comp, \RAM1|ram~519\, RAM1|ram~519, Projeto, 1
instance = comp, \RAM1|ram~503\, RAM1|ram~503, Projeto, 1
instance = comp, \RAM1|ram~487\, RAM1|ram~487, Projeto, 1
instance = comp, \RAM1|ram~545\, RAM1|ram~545, Projeto, 1
instance = comp, \RAM1|ram~391\, RAM1|ram~391, Projeto, 1
instance = comp, \RAM1|ram~359\, RAM1|ram~359, Projeto, 1
instance = comp, \RAM1|ram~375\, RAM1|ram~375, Projeto, 1
instance = comp, \RAM1|ram~343\, RAM1|ram~343, Projeto, 1
instance = comp, \RAM1|ram~544\, RAM1|ram~544, Projeto, 1
instance = comp, \RAM1|ram~311\, RAM1|ram~311, Projeto, 1
instance = comp, \RAM1|ram~295\, RAM1|ram~295, Projeto, 1
instance = comp, \RAM1|ram~279\, RAM1|ram~279, Projeto, 1
instance = comp, \RAM1|ram~327\, RAM1|ram~327, Projeto, 1
instance = comp, \RAM1|ram~542\, RAM1|ram~542, Projeto, 1
instance = comp, \RAM1|ram~423\, RAM1|ram~423, Projeto, 1
instance = comp, \RAM1|ram~455\, RAM1|ram~455, Projeto, 1
instance = comp, \RAM1|ram~439\, RAM1|ram~439, Projeto, 1
instance = comp, \RAM1|ram~407\, RAM1|ram~407, Projeto, 1
instance = comp, \RAM1|ram~543\, RAM1|ram~543, Projeto, 1
instance = comp, \RAM1|ram~546\, RAM1|ram~546, Projeto, 1
instance = comp, \RAM1|ram~199\, RAM1|ram~199, Projeto, 1
instance = comp, \RAM1|ram~151\, RAM1|ram~151, Projeto, 1
instance = comp, \RAM1|ram~183feeder\, RAM1|ram~183feeder, Projeto, 1
instance = comp, \RAM1|ram~183\, RAM1|ram~183, Projeto, 1
instance = comp, \RAM1|ram~167\, RAM1|ram~167, Projeto, 1
instance = comp, \RAM1|ram~533\, RAM1|ram~533, Projeto, 1
instance = comp, \RAM1|ram~23\, RAM1|ram~23, Projeto, 1
instance = comp, \RAM1|ram~71\, RAM1|ram~71, Projeto, 1
instance = comp, \RAM1|ram~55\, RAM1|ram~55, Projeto, 1
instance = comp, \RAM1|ram~39\, RAM1|ram~39, Projeto, 1
instance = comp, \RAM1|ram~532\, RAM1|ram~532, Projeto, 1
instance = comp, \RAM1|ram~103\, RAM1|ram~103, Projeto, 1
instance = comp, \RAM1|ram~87\, RAM1|ram~87, Projeto, 1
instance = comp, \RAM1|ram~135\, RAM1|ram~135, Projeto, 1
instance = comp, \RAM1|ram~119\, RAM1|ram~119, Projeto, 1
instance = comp, \RAM1|ram~534\, RAM1|ram~534, Projeto, 1
instance = comp, \RAM1|ram~215\, RAM1|ram~215, Projeto, 1
instance = comp, \RAM1|ram~263feeder\, RAM1|ram~263feeder, Projeto, 1
instance = comp, \RAM1|ram~263\, RAM1|ram~263, Projeto, 1
instance = comp, \RAM1|ram~231\, RAM1|ram~231, Projeto, 1
instance = comp, \RAM1|ram~247feeder\, RAM1|ram~247feeder, Projeto, 1
instance = comp, \RAM1|ram~247\, RAM1|ram~247, Projeto, 1
instance = comp, \RAM1|ram~535\, RAM1|ram~535, Projeto, 1
instance = comp, \RAM1|ram~536\, RAM1|ram~536, Projeto, 1
instance = comp, \RAM1|ram~547\, RAM1|ram~547, Projeto, 1
instance = comp, \RAM_CPU[0]~11\, RAM_CPU[0]~11, Projeto, 1
instance = comp, \CPU|ULA1|Add0~1\, CPU|ULA1|Add0~1, Projeto, 1
instance = comp, \ROM1|memROM~20\, ROM1|memROM~20, Projeto, 1
instance = comp, \CPU|DEC|operacao~0\, CPU|DEC|operacao~0, Projeto, 1
instance = comp, \RAM_CPU[0]~5\, RAM_CPU[0]~5, Projeto, 1
instance = comp, \RAM_CPU[0]~6\, RAM_CPU[0]~6, Projeto, 1
instance = comp, \RAM_CPU[0]~8\, RAM_CPU[0]~8, Projeto, 1
instance = comp, \CPU|ULA1|saida[0]~0\, CPU|ULA1|saida[0]~0, Projeto, 1
instance = comp, \CPU|ULA1|Add1~34\, CPU|ULA1|Add1~34, Projeto, 1
instance = comp, \CPU|ULA1|Add1~1\, CPU|ULA1|Add1~1, Projeto, 1
instance = comp, \CPU|ULA1|saida[0]~11\, CPU|ULA1|saida[0]~11, Projeto, 1
instance = comp, \CPU|ULA1|Equal1~0\, CPU|ULA1|Equal1~0, Projeto, 1
instance = comp, \CPU|DEC|sinaisControle[5]~1\, CPU|DEC|sinaisControle[5]~1, Projeto, 1
instance = comp, \CPU|BANCO_REG|registrador~11\, CPU|BANCO_REG|registrador~11, Projeto, 1
instance = comp, \CPU|ULA1|Add0~5\, CPU|ULA1|Add0~5, Projeto, 1
instance = comp, \CPU|ULA1|Add1~5\, CPU|ULA1|Add1~5, Projeto, 1
instance = comp, \CPU|ULA1|saida[1]~12\, CPU|ULA1|saida[1]~12, Projeto, 1
instance = comp, \CPU|BANCO_REG|registrador~12\, CPU|BANCO_REG|registrador~12, Projeto, 1
instance = comp, \RAM1|ram~480feeder\, RAM1|ram~480feeder, Projeto, 1
instance = comp, \RAM1|ram~480\, RAM1|ram~480, Projeto, 1
instance = comp, \RAM1|ram~224\, RAM1|ram~224, Projeto, 1
instance = comp, \RAM1|ram~232\, RAM1|ram~232, Projeto, 1
instance = comp, \RAM1|ram~488\, RAM1|ram~488, Projeto, 1
instance = comp, \RAM1|ram~565\, RAM1|ram~565, Projeto, 1
instance = comp, \RAM1|ram~424\, RAM1|ram~424, Projeto, 1
instance = comp, \RAM1|ram~168\, RAM1|ram~168, Projeto, 1
instance = comp, \RAM1|ram~416feeder\, RAM1|ram~416feeder, Projeto, 1
instance = comp, \RAM1|ram~416\, RAM1|ram~416, Projeto, 1
instance = comp, \RAM1|ram~160feeder\, RAM1|ram~160feeder, Projeto, 1
instance = comp, \RAM1|ram~160\, RAM1|ram~160, Projeto, 1
instance = comp, \RAM1|ram~563\, RAM1|ram~563, Projeto, 1
instance = comp, \RAM1|ram~448\, RAM1|ram~448, Projeto, 1
instance = comp, \RAM1|ram~200\, RAM1|ram~200, Projeto, 1
instance = comp, \RAM1|ram~192\, RAM1|ram~192, Projeto, 1
instance = comp, \RAM1|ram~456\, RAM1|ram~456, Projeto, 1
instance = comp, \RAM1|ram~564\, RAM1|ram~564, Projeto, 1
instance = comp, \RAM1|ram~264\, RAM1|ram~264, Projeto, 1
instance = comp, \RAM1|ram~512\, RAM1|ram~512, Projeto, 1
instance = comp, \RAM1|ram~256\, RAM1|ram~256, Projeto, 1
instance = comp, \RAM1|ram~520\, RAM1|ram~520, Projeto, 1
instance = comp, \RAM1|ram~566\, RAM1|ram~566, Projeto, 1
instance = comp, \RAM1|ram~567\, RAM1|ram~567, Projeto, 1
instance = comp, \RAM1|ram~216feeder\, RAM1|ram~216feeder, Projeto, 1
instance = comp, \RAM1|ram~216\, RAM1|ram~216, Projeto, 1
instance = comp, \RAM1|ram~208\, RAM1|ram~208, Projeto, 1
instance = comp, \RAM1|ram~464\, RAM1|ram~464, Projeto, 1
instance = comp, \RAM1|ram~472feeder\, RAM1|ram~472feeder, Projeto, 1
instance = comp, \RAM1|ram~472\, RAM1|ram~472, Projeto, 1
instance = comp, \RAM1|ram~555\, RAM1|ram~555, Projeto, 1
instance = comp, \RAM1|ram~152\, RAM1|ram~152, Projeto, 1
instance = comp, \RAM1|ram~144\, RAM1|ram~144, Projeto, 1
instance = comp, \RAM1|ram~400feeder\, RAM1|ram~400feeder, Projeto, 1
instance = comp, \RAM1|ram~400\, RAM1|ram~400, Projeto, 1
instance = comp, \RAM1|ram~408\, RAM1|ram~408, Projeto, 1
instance = comp, \RAM1|ram~553\, RAM1|ram~553, Projeto, 1
instance = comp, \RAM1|ram~496\, RAM1|ram~496, Projeto, 1
instance = comp, \RAM1|ram~240\, RAM1|ram~240, Projeto, 1
instance = comp, \RAM1|ram~248\, RAM1|ram~248, Projeto, 1
instance = comp, \RAM1|ram~504\, RAM1|ram~504, Projeto, 1
instance = comp, \RAM1|ram~556\, RAM1|ram~556, Projeto, 1
instance = comp, \RAM1|ram~184\, RAM1|ram~184, Projeto, 1
instance = comp, \RAM1|ram~432feeder\, RAM1|ram~432feeder, Projeto, 1
instance = comp, \RAM1|ram~432\, RAM1|ram~432, Projeto, 1
instance = comp, \RAM1|ram~176feeder\, RAM1|ram~176feeder, Projeto, 1
instance = comp, \RAM1|ram~176\, RAM1|ram~176, Projeto, 1
instance = comp, \RAM1|ram~440\, RAM1|ram~440, Projeto, 1
instance = comp, \RAM1|ram~554\, RAM1|ram~554, Projeto, 1
instance = comp, \RAM1|ram~557\, RAM1|ram~557, Projeto, 1
instance = comp, \RAM1|ram~272\, RAM1|ram~272, Projeto, 1
instance = comp, \RAM1|ram~24\, RAM1|ram~24, Projeto, 1
instance = comp, \RAM1|ram~16\, RAM1|ram~16, Projeto, 1
instance = comp, \RAM1|ram~280\, RAM1|ram~280, Projeto, 1
instance = comp, \RAM1|ram~548\, RAM1|ram~548, Projeto, 1
instance = comp, \RAM1|ram~80\, RAM1|ram~80, Projeto, 1
instance = comp, \RAM1|ram~336\, RAM1|ram~336, Projeto, 1
instance = comp, \RAM1|ram~88feeder\, RAM1|ram~88feeder, Projeto, 1
instance = comp, \RAM1|ram~88\, RAM1|ram~88, Projeto, 1
instance = comp, \RAM1|ram~344\, RAM1|ram~344, Projeto, 1
instance = comp, \RAM1|ram~550\, RAM1|ram~550, Projeto, 1
instance = comp, \RAM1|ram~112feeder\, RAM1|ram~112feeder, Projeto, 1
instance = comp, \RAM1|ram~112\, RAM1|ram~112, Projeto, 1
instance = comp, \RAM1|ram~368feeder\, RAM1|ram~368feeder, Projeto, 1
instance = comp, \RAM1|ram~368\, RAM1|ram~368, Projeto, 1
instance = comp, \RAM1|ram~120\, RAM1|ram~120, Projeto, 1
instance = comp, \RAM1|ram~376\, RAM1|ram~376, Projeto, 1
instance = comp, \RAM1|ram~551\, RAM1|ram~551, Projeto, 1
instance = comp, \RAM1|ram~304\, RAM1|ram~304, Projeto, 1
instance = comp, \RAM1|ram~48\, RAM1|ram~48, Projeto, 1
instance = comp, \RAM1|ram~56\, RAM1|ram~56, Projeto, 1
instance = comp, \RAM1|ram~312\, RAM1|ram~312, Projeto, 1
instance = comp, \RAM1|ram~549\, RAM1|ram~549, Projeto, 1
instance = comp, \RAM1|ram~552\, RAM1|ram~552, Projeto, 1
instance = comp, \RAM1|ram~96feeder\, RAM1|ram~96feeder, Projeto, 1
instance = comp, \RAM1|ram~96\, RAM1|ram~96, Projeto, 1
instance = comp, \RAM1|ram~352\, RAM1|ram~352, Projeto, 1
instance = comp, \RAM1|ram~104\, RAM1|ram~104, Projeto, 1
instance = comp, \RAM1|ram~360\, RAM1|ram~360, Projeto, 1
instance = comp, \RAM1|ram~560\, RAM1|ram~560, Projeto, 1
instance = comp, \RAM1|ram~288\, RAM1|ram~288, Projeto, 1
instance = comp, \RAM1|ram~32\, RAM1|ram~32, Projeto, 1
instance = comp, \RAM1|ram~40\, RAM1|ram~40, Projeto, 1
instance = comp, \RAM1|ram~296\, RAM1|ram~296, Projeto, 1
instance = comp, \RAM1|ram~558\, RAM1|ram~558, Projeto, 1
instance = comp, \RAM1|ram~384\, RAM1|ram~384, Projeto, 1
instance = comp, \RAM1|ram~128feeder\, RAM1|ram~128feeder, Projeto, 1
instance = comp, \RAM1|ram~128\, RAM1|ram~128, Projeto, 1
instance = comp, \RAM1|ram~136\, RAM1|ram~136, Projeto, 1
instance = comp, \RAM1|ram~392\, RAM1|ram~392, Projeto, 1
instance = comp, \RAM1|ram~561\, RAM1|ram~561, Projeto, 1
instance = comp, \RAM1|ram~64\, RAM1|ram~64, Projeto, 1
instance = comp, \RAM1|ram~72\, RAM1|ram~72, Projeto, 1
instance = comp, \RAM1|ram~320feeder\, RAM1|ram~320feeder, Projeto, 1
instance = comp, \RAM1|ram~320\, RAM1|ram~320, Projeto, 1
instance = comp, \RAM1|ram~328\, RAM1|ram~328, Projeto, 1
instance = comp, \RAM1|ram~559\, RAM1|ram~559, Projeto, 1
instance = comp, \RAM1|ram~562\, RAM1|ram~562, Projeto, 1
instance = comp, \RAM1|ram~568\, RAM1|ram~568, Projeto, 1
instance = comp, \CPU|MUX1|saida_MUX[1]~0\, CPU|MUX1|saida_MUX[1]~0, Projeto, 1
instance = comp, \CPU|ULA1|Add0~9\, CPU|ULA1|Add0~9, Projeto, 1
instance = comp, \CPU|ULA1|Add1~9\, CPU|ULA1|Add1~9, Projeto, 1
instance = comp, \CPU|ULA1|saida[2]~13\, CPU|ULA1|saida[2]~13, Projeto, 1
instance = comp, \CPU|BANCO_REG|registrador~13\, CPU|BANCO_REG|registrador~13, Projeto, 1
instance = comp, \RAM1|ram~457\, RAM1|ram~457, Projeto, 1
instance = comp, \RAM1|ram~441feeder\, RAM1|ram~441feeder, Projeto, 1
instance = comp, \RAM1|ram~441\, RAM1|ram~441, Projeto, 1
instance = comp, \RAM1|ram~505\, RAM1|ram~505, Projeto, 1
instance = comp, \RAM1|ram~521\, RAM1|ram~521, Projeto, 1
instance = comp, \RAM1|ram~587\, RAM1|ram~587, Projeto, 1
instance = comp, \RAM1|ram~473\, RAM1|ram~473, Projeto, 1
instance = comp, \RAM1|ram~409\, RAM1|ram~409, Projeto, 1
instance = comp, \RAM1|ram~425\, RAM1|ram~425, Projeto, 1
instance = comp, \RAM1|ram~489\, RAM1|ram~489, Projeto, 1
instance = comp, \RAM1|ram~585\, RAM1|ram~585, Projeto, 1
instance = comp, \RAM1|ram~297feeder\, RAM1|ram~297feeder, Projeto, 1
instance = comp, \RAM1|ram~297\, RAM1|ram~297, Projeto, 1
instance = comp, \RAM1|ram~345\, RAM1|ram~345, Projeto, 1
instance = comp, \RAM1|ram~281\, RAM1|ram~281, Projeto, 1
instance = comp, \RAM1|ram~361\, RAM1|ram~361, Projeto, 1
instance = comp, \RAM1|ram~584\, RAM1|ram~584, Projeto, 1
instance = comp, \RAM1|ram~377\, RAM1|ram~377, Projeto, 1
instance = comp, \RAM1|ram~313\, RAM1|ram~313, Projeto, 1
instance = comp, \RAM1|ram~329feeder\, RAM1|ram~329feeder, Projeto, 1
instance = comp, \RAM1|ram~329\, RAM1|ram~329, Projeto, 1
instance = comp, \RAM1|ram~393\, RAM1|ram~393, Projeto, 1
instance = comp, \RAM1|ram~586\, RAM1|ram~586, Projeto, 1
instance = comp, \RAM1|ram~588\, RAM1|ram~588, Projeto, 1
instance = comp, \RAM1|ram~177feeder\, RAM1|ram~177feeder, Projeto, 1
instance = comp, \RAM1|ram~177\, RAM1|ram~177, Projeto, 1
instance = comp, \RAM1|ram~145\, RAM1|ram~145, Projeto, 1
instance = comp, \RAM1|ram~209feeder\, RAM1|ram~209feeder, Projeto, 1
instance = comp, \RAM1|ram~209\, RAM1|ram~209, Projeto, 1
instance = comp, \RAM1|ram~241\, RAM1|ram~241, Projeto, 1
instance = comp, \RAM1|ram~570\, RAM1|ram~570, Projeto, 1
instance = comp, \RAM1|ram~161feeder\, RAM1|ram~161feeder, Projeto, 1
instance = comp, \RAM1|ram~161\, RAM1|ram~161, Projeto, 1
instance = comp, \RAM1|ram~225feeder\, RAM1|ram~225feeder, Projeto, 1
instance = comp, \RAM1|ram~225\, RAM1|ram~225, Projeto, 1
instance = comp, \RAM1|ram~193feeder\, RAM1|ram~193feeder, Projeto, 1
instance = comp, \RAM1|ram~193\, RAM1|ram~193, Projeto, 1
instance = comp, \RAM1|ram~257\, RAM1|ram~257, Projeto, 1
instance = comp, \RAM1|ram~572\, RAM1|ram~572, Projeto, 1
instance = comp, \RAM1|ram~97feeder\, RAM1|ram~97feeder, Projeto, 1
instance = comp, \RAM1|ram~97\, RAM1|ram~97, Projeto, 1
instance = comp, \RAM1|ram~129\, RAM1|ram~129, Projeto, 1
instance = comp, \RAM1|ram~33\, RAM1|ram~33, Projeto, 1
instance = comp, \RAM1|ram~65\, RAM1|ram~65, Projeto, 1
instance = comp, \RAM1|ram~571\, RAM1|ram~571, Projeto, 1
instance = comp, \RAM1|ram~49\, RAM1|ram~49, Projeto, 1
instance = comp, \RAM1|ram~17feeder\, RAM1|ram~17feeder, Projeto, 1
instance = comp, \RAM1|ram~17\, RAM1|ram~17, Projeto, 1
instance = comp, \RAM1|ram~81feeder\, RAM1|ram~81feeder, Projeto, 1
instance = comp, \RAM1|ram~81\, RAM1|ram~81, Projeto, 1
instance = comp, \RAM1|ram~113\, RAM1|ram~113, Projeto, 1
instance = comp, \RAM1|ram~569\, RAM1|ram~569, Projeto, 1
instance = comp, \RAM1|ram~573\, RAM1|ram~573, Projeto, 1
instance = comp, \RAM1|ram~401feeder\, RAM1|ram~401feeder, Projeto, 1
instance = comp, \RAM1|ram~401\, RAM1|ram~401, Projeto, 1
instance = comp, \RAM1|ram~433feeder\, RAM1|ram~433feeder, Projeto, 1
instance = comp, \RAM1|ram~433\, RAM1|ram~433, Projeto, 1
instance = comp, \RAM1|ram~465feeder\, RAM1|ram~465feeder, Projeto, 1
instance = comp, \RAM1|ram~465\, RAM1|ram~465, Projeto, 1
instance = comp, \RAM1|ram~497\, RAM1|ram~497, Projeto, 1
instance = comp, \RAM1|ram~575\, RAM1|ram~575, Projeto, 1
instance = comp, \RAM1|ram~417feeder\, RAM1|ram~417feeder, Projeto, 1
instance = comp, \RAM1|ram~417\, RAM1|ram~417, Projeto, 1
instance = comp, \RAM1|ram~449\, RAM1|ram~449, Projeto, 1
instance = comp, \RAM1|ram~481\, RAM1|ram~481, Projeto, 1
instance = comp, \RAM1|ram~513\, RAM1|ram~513, Projeto, 1
instance = comp, \RAM1|ram~577\, RAM1|ram~577, Projeto, 1
instance = comp, \RAM1|ram~273\, RAM1|ram~273, Projeto, 1
instance = comp, \RAM1|ram~305\, RAM1|ram~305, Projeto, 1
instance = comp, \RAM1|ram~369\, RAM1|ram~369, Projeto, 1
instance = comp, \RAM1|ram~337feeder\, RAM1|ram~337feeder, Projeto, 1
instance = comp, \RAM1|ram~337\, RAM1|ram~337, Projeto, 1
instance = comp, \RAM1|ram~574\, RAM1|ram~574, Projeto, 1
instance = comp, \RAM1|ram~353\, RAM1|ram~353, Projeto, 1
instance = comp, \RAM1|ram~321\, RAM1|ram~321, Projeto, 1
instance = comp, \RAM1|ram~289feeder\, RAM1|ram~289feeder, Projeto, 1
instance = comp, \RAM1|ram~289\, RAM1|ram~289, Projeto, 1
instance = comp, \RAM1|ram~385\, RAM1|ram~385, Projeto, 1
instance = comp, \RAM1|ram~576\, RAM1|ram~576, Projeto, 1
instance = comp, \RAM1|ram~578\, RAM1|ram~578, Projeto, 1
instance = comp, \RAM1|ram~25\, RAM1|ram~25, Projeto, 1
instance = comp, \RAM1|ram~89feeder\, RAM1|ram~89feeder, Projeto, 1
instance = comp, \RAM1|ram~89\, RAM1|ram~89, Projeto, 1
instance = comp, \RAM1|ram~217feeder\, RAM1|ram~217feeder, Projeto, 1
instance = comp, \RAM1|ram~217\, RAM1|ram~217, Projeto, 1
instance = comp, \RAM1|ram~153\, RAM1|ram~153, Projeto, 1
instance = comp, \RAM1|ram~579\, RAM1|ram~579, Projeto, 1
instance = comp, \RAM1|ram~121feeder\, RAM1|ram~121feeder, Projeto, 1
instance = comp, \RAM1|ram~121\, RAM1|ram~121, Projeto, 1
instance = comp, \RAM1|ram~249\, RAM1|ram~249, Projeto, 1
instance = comp, \RAM1|ram~185\, RAM1|ram~185, Projeto, 1
instance = comp, \RAM1|ram~57feeder\, RAM1|ram~57feeder, Projeto, 1
instance = comp, \RAM1|ram~57\, RAM1|ram~57, Projeto, 1
instance = comp, \RAM1|ram~581\, RAM1|ram~581, Projeto, 1
instance = comp, \RAM1|ram~73feeder\, RAM1|ram~73feeder, Projeto, 1
instance = comp, \RAM1|ram~73\, RAM1|ram~73, Projeto, 1
instance = comp, \RAM1|ram~201\, RAM1|ram~201, Projeto, 1
instance = comp, \RAM1|ram~137feeder\, RAM1|ram~137feeder, Projeto, 1
instance = comp, \RAM1|ram~137\, RAM1|ram~137, Projeto, 1
instance = comp, \RAM1|ram~265\, RAM1|ram~265, Projeto, 1
instance = comp, \RAM1|ram~582\, RAM1|ram~582, Projeto, 1
instance = comp, \RAM1|ram~169\, RAM1|ram~169, Projeto, 1
instance = comp, \RAM1|ram~41\, RAM1|ram~41, Projeto, 1
instance = comp, \RAM1|ram~105\, RAM1|ram~105, Projeto, 1
instance = comp, \RAM1|ram~233\, RAM1|ram~233, Projeto, 1
instance = comp, \RAM1|ram~580\, RAM1|ram~580, Projeto, 1
instance = comp, \RAM1|ram~583\, RAM1|ram~583, Projeto, 1
instance = comp, \RAM1|ram~589\, RAM1|ram~589, Projeto, 1
instance = comp, \CPU|MUX1|saida_MUX[2]~1\, CPU|MUX1|saida_MUX[2]~1, Projeto, 1
instance = comp, \CPU|ULA1|Add0~13\, CPU|ULA1|Add0~13, Projeto, 1
instance = comp, \CPU|ULA1|saida[3]~4\, CPU|ULA1|saida[3]~4, Projeto, 1
instance = comp, \CPU|ULA1|Add1~13\, CPU|ULA1|Add1~13, Projeto, 1
instance = comp, \CPU|ULA1|saida[3]~14\, CPU|ULA1|saida[3]~14, Projeto, 1
instance = comp, \CPU|BANCO_REG|registrador~14\, CPU|BANCO_REG|registrador~14, Projeto, 1
instance = comp, \CPU|ULA1|Add0~17\, CPU|ULA1|Add0~17, Projeto, 1
instance = comp, \CPU|ULA1|saida[4]~6\, CPU|ULA1|saida[4]~6, Projeto, 1
instance = comp, \CPU|ULA1|saida[4]~15\, CPU|ULA1|saida[4]~15, Projeto, 1
instance = comp, \CPU|BANCO_REG|registrador~15\, CPU|BANCO_REG|registrador~15, Projeto, 1
instance = comp, \RAM1|ram~275feeder\, RAM1|ram~275feeder, Projeto, 1
instance = comp, \RAM1|ram~275\, RAM1|ram~275, Projeto, 1
instance = comp, \RAM1|ram~403feeder\, RAM1|ram~403feeder, Projeto, 1
instance = comp, \RAM1|ram~403\, RAM1|ram~403, Projeto, 1
instance = comp, \RAM1|ram~419\, RAM1|ram~419, Projeto, 1
instance = comp, \RAM1|ram~291\, RAM1|ram~291, Projeto, 1
instance = comp, \RAM1|ram~616\, RAM1|ram~616, Projeto, 1
instance = comp, \RAM1|ram~363\, RAM1|ram~363, Projeto, 1
instance = comp, \RAM1|ram~347\, RAM1|ram~347, Projeto, 1
instance = comp, \RAM1|ram~475feeder\, RAM1|ram~475feeder, Projeto, 1
instance = comp, \RAM1|ram~475\, RAM1|ram~475, Projeto, 1
instance = comp, \RAM1|ram~491\, RAM1|ram~491, Projeto, 1
instance = comp, \RAM1|ram~619\, RAM1|ram~619, Projeto, 1
instance = comp, \RAM1|ram~467feeder\, RAM1|ram~467feeder, Projeto, 1
instance = comp, \RAM1|ram~467\, RAM1|ram~467, Projeto, 1
instance = comp, \RAM1|ram~339feeder\, RAM1|ram~339feeder, Projeto, 1
instance = comp, \RAM1|ram~339\, RAM1|ram~339, Projeto, 1
instance = comp, \RAM1|ram~355feeder\, RAM1|ram~355feeder, Projeto, 1
instance = comp, \RAM1|ram~355\, RAM1|ram~355, Projeto, 1
instance = comp, \RAM1|ram~483\, RAM1|ram~483, Projeto, 1
instance = comp, \RAM1|ram~617\, RAM1|ram~617, Projeto, 1
instance = comp, \RAM1|ram~299\, RAM1|ram~299, Projeto, 1
instance = comp, \RAM1|ram~411\, RAM1|ram~411, Projeto, 1
instance = comp, \RAM1|ram~283\, RAM1|ram~283, Projeto, 1
instance = comp, \RAM1|ram~427\, RAM1|ram~427, Projeto, 1
instance = comp, \RAM1|ram~618\, RAM1|ram~618, Projeto, 1
instance = comp, \RAM1|ram~620\, RAM1|ram~620, Projeto, 1
instance = comp, \RAM1|ram~123\, RAM1|ram~123, Projeto, 1
instance = comp, \RAM1|ram~59\, RAM1|ram~59, Projeto, 1
instance = comp, \RAM1|ram~75feeder\, RAM1|ram~75feeder, Projeto, 1
instance = comp, \RAM1|ram~75\, RAM1|ram~75, Projeto, 1
instance = comp, \RAM1|ram~139\, RAM1|ram~139, Projeto, 1
instance = comp, \RAM1|ram~623\, RAM1|ram~623, Projeto, 1
instance = comp, \RAM1|ram~179feeder\, RAM1|ram~179feeder, Projeto, 1
instance = comp, \RAM1|ram~179\, RAM1|ram~179, Projeto, 1
instance = comp, \RAM1|ram~195\, RAM1|ram~195, Projeto, 1
instance = comp, \RAM1|ram~243\, RAM1|ram~243, Projeto, 1
instance = comp, \RAM1|ram~259\, RAM1|ram~259, Projeto, 1
instance = comp, \RAM1|ram~622\, RAM1|ram~622, Projeto, 1
instance = comp, \RAM1|ram~67\, RAM1|ram~67, Projeto, 1
instance = comp, \RAM1|ram~115feeder\, RAM1|ram~115feeder, Projeto, 1
instance = comp, \RAM1|ram~115\, RAM1|ram~115, Projeto, 1
instance = comp, \RAM1|ram~51\, RAM1|ram~51, Projeto, 1
instance = comp, \RAM1|ram~131\, RAM1|ram~131, Projeto, 1
instance = comp, \RAM1|ram~621\, RAM1|ram~621, Projeto, 1
instance = comp, \RAM1|ram~251\, RAM1|ram~251, Projeto, 1
instance = comp, \RAM1|ram~187feeder\, RAM1|ram~187feeder, Projeto, 1
instance = comp, \RAM1|ram~187\, RAM1|ram~187, Projeto, 1
instance = comp, \RAM1|ram~203\, RAM1|ram~203, Projeto, 1
instance = comp, \RAM1|ram~267\, RAM1|ram~267, Projeto, 1
instance = comp, \RAM1|ram~624\, RAM1|ram~624, Projeto, 1
instance = comp, \RAM1|ram~625\, RAM1|ram~625, Projeto, 1
instance = comp, \RAM1|ram~387feeder\, RAM1|ram~387feeder, Projeto, 1
instance = comp, \RAM1|ram~387\, RAM1|ram~387, Projeto, 1
instance = comp, \RAM1|ram~331\, RAM1|ram~331, Projeto, 1
instance = comp, \RAM1|ram~323\, RAM1|ram~323, Projeto, 1
instance = comp, \RAM1|ram~395\, RAM1|ram~395, Projeto, 1
instance = comp, \RAM1|ram~628\, RAM1|ram~628, Projeto, 1
instance = comp, \RAM1|ram~443\, RAM1|ram~443, Projeto, 1
instance = comp, \RAM1|ram~499\, RAM1|ram~499, Projeto, 1
instance = comp, \RAM1|ram~435\, RAM1|ram~435, Projeto, 1
instance = comp, \RAM1|ram~507\, RAM1|ram~507, Projeto, 1
instance = comp, \RAM1|ram~627\, RAM1|ram~627, Projeto, 1
instance = comp, \RAM1|ram~371feeder\, RAM1|ram~371feeder, Projeto, 1
instance = comp, \RAM1|ram~371\, RAM1|ram~371, Projeto, 1
instance = comp, \RAM1|ram~315feeder\, RAM1|ram~315feeder, Projeto, 1
instance = comp, \RAM1|ram~315\, RAM1|ram~315, Projeto, 1
instance = comp, \RAM1|ram~307feeder\, RAM1|ram~307feeder, Projeto, 1
instance = comp, \RAM1|ram~307\, RAM1|ram~307, Projeto, 1
instance = comp, \RAM1|ram~379\, RAM1|ram~379, Projeto, 1
instance = comp, \RAM1|ram~626\, RAM1|ram~626, Projeto, 1
instance = comp, \RAM1|ram~459\, RAM1|ram~459, Projeto, 1
instance = comp, \RAM1|ram~451\, RAM1|ram~451, Projeto, 1
instance = comp, \RAM1|ram~515\, RAM1|ram~515, Projeto, 1
instance = comp, \RAM1|ram~523\, RAM1|ram~523, Projeto, 1
instance = comp, \RAM1|ram~629\, RAM1|ram~629, Projeto, 1
instance = comp, \RAM1|ram~630\, RAM1|ram~630, Projeto, 1
instance = comp, \RAM1|ram~91\, RAM1|ram~91, Projeto, 1
instance = comp, \RAM1|ram~83\, RAM1|ram~83, Projeto, 1
instance = comp, \RAM1|ram~107\, RAM1|ram~107, Projeto, 1
instance = comp, \RAM1|ram~99\, RAM1|ram~99, Projeto, 1
instance = comp, \RAM1|ram~613\, RAM1|ram~613, Projeto, 1
instance = comp, \RAM1|ram~27\, RAM1|ram~27, Projeto, 1
instance = comp, \RAM1|ram~19feeder\, RAM1|ram~19feeder, Projeto, 1
instance = comp, \RAM1|ram~19\, RAM1|ram~19, Projeto, 1
instance = comp, \RAM1|ram~35\, RAM1|ram~35, Projeto, 1
instance = comp, \RAM1|ram~43\, RAM1|ram~43, Projeto, 1
instance = comp, \RAM1|ram~611\, RAM1|ram~611, Projeto, 1
instance = comp, \RAM1|ram~155feeder\, RAM1|ram~155feeder, Projeto, 1
instance = comp, \RAM1|ram~155\, RAM1|ram~155, Projeto, 1
instance = comp, \RAM1|ram~163\, RAM1|ram~163, Projeto, 1
instance = comp, \RAM1|ram~147\, RAM1|ram~147, Projeto, 1
instance = comp, \RAM1|ram~171\, RAM1|ram~171, Projeto, 1
instance = comp, \RAM1|ram~612\, RAM1|ram~612, Projeto, 1
instance = comp, \RAM1|ram~211\, RAM1|ram~211, Projeto, 1
instance = comp, \RAM1|ram~227feeder\, RAM1|ram~227feeder, Projeto, 1
instance = comp, \RAM1|ram~227\, RAM1|ram~227, Projeto, 1
instance = comp, \RAM1|ram~219\, RAM1|ram~219, Projeto, 1
instance = comp, \RAM1|ram~235\, RAM1|ram~235, Projeto, 1
instance = comp, \RAM1|ram~614\, RAM1|ram~614, Projeto, 1
instance = comp, \RAM1|ram~615\, RAM1|ram~615, Projeto, 1
instance = comp, \RAM1|ram~631\, RAM1|ram~631, Projeto, 1
instance = comp, \CPU|MUX1|saida_MUX[4]~7\, CPU|MUX1|saida_MUX[4]~7, Projeto, 1
instance = comp, \CPU|ULA1|Add1~17\, CPU|ULA1|Add1~17, Projeto, 1
instance = comp, \SW[5]~input\, SW[5]~input, Projeto, 1
instance = comp, \RAM1|ram~212\, RAM1|ram~212, Projeto, 1
instance = comp, \RAM1|ram~92feeder\, RAM1|ram~92feeder, Projeto, 1
instance = comp, \RAM1|ram~92\, RAM1|ram~92, Projeto, 1
instance = comp, \RAM1|ram~84\, RAM1|ram~84, Projeto, 1
instance = comp, \RAM1|ram~220\, RAM1|ram~220, Projeto, 1
instance = comp, \RAM1|ram~634\, RAM1|ram~634, Projeto, 1
instance = comp, \RAM1|ram~156\, RAM1|ram~156, Projeto, 1
instance = comp, \RAM1|ram~20feeder\, RAM1|ram~20feeder, Projeto, 1
instance = comp, \RAM1|ram~20\, RAM1|ram~20, Projeto, 1
instance = comp, \RAM1|ram~148\, RAM1|ram~148, Projeto, 1
instance = comp, \RAM1|ram~28\, RAM1|ram~28, Projeto, 1
instance = comp, \RAM1|ram~632\, RAM1|ram~632, Projeto, 1
instance = comp, \RAM1|ram~116\, RAM1|ram~116, Projeto, 1
instance = comp, \RAM1|ram~124\, RAM1|ram~124, Projeto, 1
instance = comp, \RAM1|ram~244\, RAM1|ram~244, Projeto, 1
instance = comp, \RAM1|ram~252\, RAM1|ram~252, Projeto, 1
instance = comp, \RAM1|ram~635\, RAM1|ram~635, Projeto, 1
instance = comp, \RAM1|ram~180\, RAM1|ram~180, Projeto, 1
instance = comp, \RAM1|ram~60feeder\, RAM1|ram~60feeder, Projeto, 1
instance = comp, \RAM1|ram~60\, RAM1|ram~60, Projeto, 1
instance = comp, \RAM1|ram~52feeder\, RAM1|ram~52feeder, Projeto, 1
instance = comp, \RAM1|ram~52\, RAM1|ram~52, Projeto, 1
instance = comp, \RAM1|ram~188\, RAM1|ram~188, Projeto, 1
instance = comp, \RAM1|ram~633\, RAM1|ram~633, Projeto, 1
instance = comp, \RAM1|ram~636\, RAM1|ram~636, Projeto, 1
instance = comp, \RAM1|ram~372\, RAM1|ram~372, Projeto, 1
instance = comp, \RAM1|ram~380\, RAM1|ram~380, Projeto, 1
instance = comp, \RAM1|ram~500\, RAM1|ram~500, Projeto, 1
instance = comp, \RAM1|ram~508\, RAM1|ram~508, Projeto, 1
instance = comp, \RAM1|ram~640\, RAM1|ram~640, Projeto, 1
instance = comp, \RAM1|ram~436\, RAM1|ram~436, Projeto, 1
instance = comp, \RAM1|ram~316feeder\, RAM1|ram~316feeder, Projeto, 1
instance = comp, \RAM1|ram~316\, RAM1|ram~316, Projeto, 1
instance = comp, \RAM1|ram~308\, RAM1|ram~308, Projeto, 1
instance = comp, \RAM1|ram~444\, RAM1|ram~444, Projeto, 1
instance = comp, \RAM1|ram~638\, RAM1|ram~638, Projeto, 1
instance = comp, \RAM1|ram~276feeder\, RAM1|ram~276feeder, Projeto, 1
instance = comp, \RAM1|ram~276\, RAM1|ram~276, Projeto, 1
instance = comp, \RAM1|ram~284\, RAM1|ram~284, Projeto, 1
instance = comp, \RAM1|ram~404\, RAM1|ram~404, Projeto, 1
instance = comp, \RAM1|ram~412\, RAM1|ram~412, Projeto, 1
instance = comp, \RAM1|ram~637\, RAM1|ram~637, Projeto, 1
instance = comp, \RAM1|ram~468\, RAM1|ram~468, Projeto, 1
instance = comp, \RAM1|ram~340\, RAM1|ram~340, Projeto, 1
instance = comp, \RAM1|ram~348feeder\, RAM1|ram~348feeder, Projeto, 1
instance = comp, \RAM1|ram~348\, RAM1|ram~348, Projeto, 1
instance = comp, \RAM1|ram~476\, RAM1|ram~476, Projeto, 1
instance = comp, \RAM1|ram~639\, RAM1|ram~639, Projeto, 1
instance = comp, \RAM1|ram~641\, RAM1|ram~641, Projeto, 1
instance = comp, \RAM1|ram~228\, RAM1|ram~228, Projeto, 1
instance = comp, \RAM1|ram~100\, RAM1|ram~100, Projeto, 1
instance = comp, \RAM1|ram~236\, RAM1|ram~236, Projeto, 1
instance = comp, \RAM1|ram~108\, RAM1|ram~108, Projeto, 1
instance = comp, \RAM1|ram~644\, RAM1|ram~644, Projeto, 1
instance = comp, \RAM1|ram~36\, RAM1|ram~36, Projeto, 1
instance = comp, \RAM1|ram~164\, RAM1|ram~164, Projeto, 1
instance = comp, \RAM1|ram~44\, RAM1|ram~44, Projeto, 1
instance = comp, \RAM1|ram~172\, RAM1|ram~172, Projeto, 1
instance = comp, \RAM1|ram~642\, RAM1|ram~642, Projeto, 1
instance = comp, \RAM1|ram~76feeder\, RAM1|ram~76feeder, Projeto, 1
instance = comp, \RAM1|ram~76\, RAM1|ram~76, Projeto, 1
instance = comp, \RAM1|ram~196\, RAM1|ram~196, Projeto, 1
instance = comp, \RAM1|ram~68\, RAM1|ram~68, Projeto, 1
instance = comp, \RAM1|ram~204\, RAM1|ram~204, Projeto, 1
instance = comp, \RAM1|ram~643\, RAM1|ram~643, Projeto, 1
instance = comp, \RAM1|ram~132\, RAM1|ram~132, Projeto, 1
instance = comp, \RAM1|ram~140\, RAM1|ram~140, Projeto, 1
instance = comp, \RAM1|ram~260\, RAM1|ram~260, Projeto, 1
instance = comp, \RAM1|ram~268\, RAM1|ram~268, Projeto, 1
instance = comp, \RAM1|ram~645\, RAM1|ram~645, Projeto, 1
instance = comp, \RAM1|ram~646\, RAM1|ram~646, Projeto, 1
instance = comp, \RAM1|ram~332feeder\, RAM1|ram~332feeder, Projeto, 1
instance = comp, \RAM1|ram~332\, RAM1|ram~332, Projeto, 1
instance = comp, \RAM1|ram~452\, RAM1|ram~452, Projeto, 1
instance = comp, \RAM1|ram~324\, RAM1|ram~324, Projeto, 1
instance = comp, \RAM1|ram~460\, RAM1|ram~460, Projeto, 1
instance = comp, \RAM1|ram~648\, RAM1|ram~648, Projeto, 1
instance = comp, \RAM1|ram~292\, RAM1|ram~292, Projeto, 1
instance = comp, \RAM1|ram~420\, RAM1|ram~420, Projeto, 1
instance = comp, \RAM1|ram~300feeder\, RAM1|ram~300feeder, Projeto, 1
instance = comp, \RAM1|ram~300\, RAM1|ram~300, Projeto, 1
instance = comp, \RAM1|ram~428\, RAM1|ram~428, Projeto, 1
instance = comp, \RAM1|ram~647\, RAM1|ram~647, Projeto, 1
instance = comp, \RAM1|ram~364feeder\, RAM1|ram~364feeder, Projeto, 1
instance = comp, \RAM1|ram~364\, RAM1|ram~364, Projeto, 1
instance = comp, \RAM1|ram~484feeder\, RAM1|ram~484feeder, Projeto, 1
instance = comp, \RAM1|ram~484\, RAM1|ram~484, Projeto, 1
instance = comp, \RAM1|ram~356\, RAM1|ram~356, Projeto, 1
instance = comp, \RAM1|ram~492\, RAM1|ram~492, Projeto, 1
instance = comp, \RAM1|ram~649\, RAM1|ram~649, Projeto, 1
instance = comp, \RAM1|ram~516\, RAM1|ram~516, Projeto, 1
instance = comp, \RAM1|ram~396\, RAM1|ram~396, Projeto, 1
instance = comp, \RAM1|ram~388\, RAM1|ram~388, Projeto, 1
instance = comp, \RAM1|ram~524\, RAM1|ram~524, Projeto, 1
instance = comp, \RAM1|ram~650\, RAM1|ram~650, Projeto, 1
instance = comp, \RAM1|ram~651\, RAM1|ram~651, Projeto, 1
instance = comp, \RAM1|ram~652\, RAM1|ram~652, Projeto, 1
instance = comp, \CPU|MUX1|saida_MUX[5]~2\, CPU|MUX1|saida_MUX[5]~2, Projeto, 1
instance = comp, \CPU|ULA1|Add0~21\, CPU|ULA1|Add0~21, Projeto, 1
instance = comp, \CPU|ULA1|saida[5]~16\, CPU|ULA1|saida[5]~16, Projeto, 1
instance = comp, \CPU|BANCO_REG|registrador~16\, CPU|BANCO_REG|registrador~16, Projeto, 1
instance = comp, \CPU|ULA1|Add1~21\, CPU|ULA1|Add1~21, Projeto, 1
instance = comp, \SW[7]~input\, SW[7]~input, Projeto, 1
instance = comp, \RAM1|ram~166\, RAM1|ram~166, Projeto, 1
instance = comp, \RAM1|ram~102feeder\, RAM1|ram~102feeder, Projeto, 1
instance = comp, \RAM1|ram~102\, RAM1|ram~102, Projeto, 1
instance = comp, \RAM1|ram~38\, RAM1|ram~38, Projeto, 1
instance = comp, \RAM1|ram~230\, RAM1|ram~230, Projeto, 1
instance = comp, \RAM1|ram~675\, RAM1|ram~675, Projeto, 1
instance = comp, \RAM1|ram~54\, RAM1|ram~54, Projeto, 1
instance = comp, \RAM1|ram~182feeder\, RAM1|ram~182feeder, Projeto, 1
instance = comp, \RAM1|ram~182\, RAM1|ram~182, Projeto, 1
instance = comp, \RAM1|ram~118feeder\, RAM1|ram~118feeder, Projeto, 1
instance = comp, \RAM1|ram~118\, RAM1|ram~118, Projeto, 1
instance = comp, \RAM1|ram~246\, RAM1|ram~246, Projeto, 1
instance = comp, \RAM1|ram~676\, RAM1|ram~676, Projeto, 1
instance = comp, \RAM1|ram~70\, RAM1|ram~70, Projeto, 1
instance = comp, \RAM1|ram~134\, RAM1|ram~134, Projeto, 1
instance = comp, \RAM1|ram~198\, RAM1|ram~198, Projeto, 1
instance = comp, \RAM1|ram~262\, RAM1|ram~262, Projeto, 1
instance = comp, \RAM1|ram~677\, RAM1|ram~677, Projeto, 1
instance = comp, \RAM1|ram~22\, RAM1|ram~22, Projeto, 1
instance = comp, \RAM1|ram~86feeder\, RAM1|ram~86feeder, Projeto, 1
instance = comp, \RAM1|ram~86\, RAM1|ram~86, Projeto, 1
instance = comp, \RAM1|ram~150\, RAM1|ram~150, Projeto, 1
instance = comp, \RAM1|ram~214\, RAM1|ram~214, Projeto, 1
instance = comp, \RAM1|ram~674\, RAM1|ram~674, Projeto, 1
instance = comp, \RAM1|ram~678\, RAM1|ram~678, Projeto, 1
instance = comp, \RAM1|ram~342\, RAM1|ram~342, Projeto, 1
instance = comp, \RAM1|ram~406\, RAM1|ram~406, Projeto, 1
instance = comp, \RAM1|ram~278\, RAM1|ram~278, Projeto, 1
instance = comp, \RAM1|ram~470\, RAM1|ram~470, Projeto, 1
instance = comp, \RAM1|ram~684\, RAM1|ram~684, Projeto, 1
instance = comp, \RAM1|ram~454\, RAM1|ram~454, Projeto, 1
instance = comp, \RAM1|ram~326\, RAM1|ram~326, Projeto, 1
instance = comp, \RAM1|ram~390\, RAM1|ram~390, Projeto, 1
instance = comp, \RAM1|ram~518\, RAM1|ram~518, Projeto, 1
instance = comp, \RAM1|ram~687\, RAM1|ram~687, Projeto, 1
instance = comp, \RAM1|ram~422\, RAM1|ram~422, Projeto, 1
instance = comp, \RAM1|ram~358\, RAM1|ram~358, Projeto, 1
instance = comp, \RAM1|ram~294\, RAM1|ram~294, Projeto, 1
instance = comp, \RAM1|ram~486\, RAM1|ram~486, Projeto, 1
instance = comp, \RAM1|ram~685\, RAM1|ram~685, Projeto, 1
instance = comp, \RAM1|ram~438\, RAM1|ram~438, Projeto, 1
instance = comp, \RAM1|ram~310\, RAM1|ram~310, Projeto, 1
instance = comp, \RAM1|ram~374\, RAM1|ram~374, Projeto, 1
instance = comp, \RAM1|ram~502\, RAM1|ram~502, Projeto, 1
instance = comp, \RAM1|ram~686\, RAM1|ram~686, Projeto, 1
instance = comp, \RAM1|ram~688\, RAM1|ram~688, Projeto, 1
instance = comp, \RAM1|ram~462\, RAM1|ram~462, Projeto, 1
instance = comp, \RAM1|ram~446\, RAM1|ram~446, Projeto, 1
instance = comp, \RAM1|ram~414\, RAM1|ram~414, Projeto, 1
instance = comp, \RAM1|ram~430\, RAM1|ram~430, Projeto, 1
instance = comp, \RAM1|ram~690\, RAM1|ram~690, Projeto, 1
instance = comp, \RAM1|ram~510\, RAM1|ram~510, Projeto, 1
instance = comp, \RAM1|ram~494\, RAM1|ram~494, Projeto, 1
instance = comp, \RAM1|ram~526\, RAM1|ram~526, Projeto, 1
instance = comp, \RAM1|ram~478\, RAM1|ram~478, Projeto, 1
instance = comp, \RAM1|ram~692\, RAM1|ram~692, Projeto, 1
instance = comp, \RAM1|ram~366feeder\, RAM1|ram~366feeder, Projeto, 1
instance = comp, \RAM1|ram~366\, RAM1|ram~366, Projeto, 1
instance = comp, \RAM1|ram~350\, RAM1|ram~350, Projeto, 1
instance = comp, \RAM1|ram~382\, RAM1|ram~382, Projeto, 1
instance = comp, \RAM1|ram~398\, RAM1|ram~398, Projeto, 1
instance = comp, \RAM1|ram~691\, RAM1|ram~691, Projeto, 1
instance = comp, \RAM1|ram~302feeder\, RAM1|ram~302feeder, Projeto, 1
instance = comp, \RAM1|ram~302\, RAM1|ram~302, Projeto, 1
instance = comp, \RAM1|ram~286feeder\, RAM1|ram~286feeder, Projeto, 1
instance = comp, \RAM1|ram~286\, RAM1|ram~286, Projeto, 1
instance = comp, \RAM1|ram~318\, RAM1|ram~318, Projeto, 1
instance = comp, \RAM1|ram~334\, RAM1|ram~334, Projeto, 1
instance = comp, \RAM1|ram~689\, RAM1|ram~689, Projeto, 1
instance = comp, \RAM1|ram~693\, RAM1|ram~693, Projeto, 1
instance = comp, \RAM1|ram~62\, RAM1|ram~62, Projeto, 1
instance = comp, \RAM1|ram~30\, RAM1|ram~30, Projeto, 1
instance = comp, \RAM1|ram~46\, RAM1|ram~46, Projeto, 1
instance = comp, \RAM1|ram~78\, RAM1|ram~78, Projeto, 1
instance = comp, \RAM1|ram~679\, RAM1|ram~679, Projeto, 1
instance = comp, \RAM1|ram~110\, RAM1|ram~110, Projeto, 1
instance = comp, \RAM1|ram~126\, RAM1|ram~126, Projeto, 1
instance = comp, \RAM1|ram~94\, RAM1|ram~94, Projeto, 1
instance = comp, \RAM1|ram~142\, RAM1|ram~142, Projeto, 1
instance = comp, \RAM1|ram~681\, RAM1|ram~681, Projeto, 1
instance = comp, \RAM1|ram~174\, RAM1|ram~174, Projeto, 1
instance = comp, \RAM1|ram~158\, RAM1|ram~158, Projeto, 1
instance = comp, \RAM1|ram~190\, RAM1|ram~190, Projeto, 1
instance = comp, \RAM1|ram~206\, RAM1|ram~206, Projeto, 1
instance = comp, \RAM1|ram~680\, RAM1|ram~680, Projeto, 1
instance = comp, \RAM1|ram~238\, RAM1|ram~238, Projeto, 1
instance = comp, \RAM1|ram~254\, RAM1|ram~254, Projeto, 1
instance = comp, \RAM1|ram~222\, RAM1|ram~222, Projeto, 1
instance = comp, \RAM1|ram~270\, RAM1|ram~270, Projeto, 1
instance = comp, \RAM1|ram~682\, RAM1|ram~682, Projeto, 1
instance = comp, \RAM1|ram~683\, RAM1|ram~683, Projeto, 1
instance = comp, \RAM1|ram~694\, RAM1|ram~694, Projeto, 1
instance = comp, \CPU|MUX1|saida_MUX[7]~5\, CPU|MUX1|saida_MUX[7]~5, Projeto, 1
instance = comp, \SW[6]~input\, SW[6]~input, Projeto, 1
instance = comp, \CPU|MUX1|saida_MUX[6]~3\, CPU|MUX1|saida_MUX[6]~3, Projeto, 1
instance = comp, \CPU|ULA1|Add0~25\, CPU|ULA1|Add0~25, Projeto, 1
instance = comp, \CPU|ULA1|Add1~25\, CPU|ULA1|Add1~25, Projeto, 1
instance = comp, \CPU|ULA1|saida[6]~17\, CPU|ULA1|saida[6]~17, Projeto, 1
instance = comp, \CPU|BANCO_REG|registrador~17\, CPU|BANCO_REG|registrador~17, Projeto, 1
instance = comp, \RAM1|ram~69\, RAM1|ram~69, Projeto, 1
instance = comp, \RAM1|ram~133\, RAM1|ram~133, Projeto, 1
instance = comp, \RAM1|ram~77\, RAM1|ram~77, Projeto, 1
instance = comp, \RAM1|ram~141\, RAM1|ram~141, Projeto, 1
instance = comp, \RAM1|ram~656\, RAM1|ram~656, Projeto, 1
instance = comp, \RAM1|ram~117\, RAM1|ram~117, Projeto, 1
instance = comp, \RAM1|ram~61feeder\, RAM1|ram~61feeder, Projeto, 1
instance = comp, \RAM1|ram~61\, RAM1|ram~61, Projeto, 1
instance = comp, \RAM1|ram~53\, RAM1|ram~53, Projeto, 1
instance = comp, \RAM1|ram~125\, RAM1|ram~125, Projeto, 1
instance = comp, \RAM1|ram~655\, RAM1|ram~655, Projeto, 1
instance = comp, \RAM1|ram~85\, RAM1|ram~85, Projeto, 1
instance = comp, \RAM1|ram~29\, RAM1|ram~29, Projeto, 1
instance = comp, \RAM1|ram~21\, RAM1|ram~21, Projeto, 1
instance = comp, \RAM1|ram~93feeder\, RAM1|ram~93feeder, Projeto, 1
instance = comp, \RAM1|ram~93\, RAM1|ram~93, Projeto, 1
instance = comp, \RAM1|ram~653\, RAM1|ram~653, Projeto, 1
instance = comp, \RAM1|ram~45\, RAM1|ram~45, Projeto, 1
instance = comp, \RAM1|ram~37feeder\, RAM1|ram~37feeder, Projeto, 1
instance = comp, \RAM1|ram~37\, RAM1|ram~37, Projeto, 1
instance = comp, \RAM1|ram~101\, RAM1|ram~101, Projeto, 1
instance = comp, \RAM1|ram~109\, RAM1|ram~109, Projeto, 1
instance = comp, \RAM1|ram~654\, RAM1|ram~654, Projeto, 1
instance = comp, \RAM1|ram~657\, RAM1|ram~657, Projeto, 1
instance = comp, \RAM1|ram~477\, RAM1|ram~477, Projeto, 1
instance = comp, \RAM1|ram~405feeder\, RAM1|ram~405feeder, Projeto, 1
instance = comp, \RAM1|ram~405\, RAM1|ram~405, Projeto, 1
instance = comp, \RAM1|ram~413\, RAM1|ram~413, Projeto, 1
instance = comp, \RAM1|ram~469feeder\, RAM1|ram~469feeder, Projeto, 1
instance = comp, \RAM1|ram~469\, RAM1|ram~469, Projeto, 1
instance = comp, \RAM1|ram~668\, RAM1|ram~668, Projeto, 1
instance = comp, \RAM1|ram~437\, RAM1|ram~437, Projeto, 1
instance = comp, \RAM1|ram~445\, RAM1|ram~445, Projeto, 1
instance = comp, \RAM1|ram~501\, RAM1|ram~501, Projeto, 1
instance = comp, \RAM1|ram~509\, RAM1|ram~509, Projeto, 1
instance = comp, \RAM1|ram~670\, RAM1|ram~670, Projeto, 1
instance = comp, \RAM1|ram~485feeder\, RAM1|ram~485feeder, Projeto, 1
instance = comp, \RAM1|ram~485\, RAM1|ram~485, Projeto, 1
instance = comp, \RAM1|ram~421feeder\, RAM1|ram~421feeder, Projeto, 1
instance = comp, \RAM1|ram~421\, RAM1|ram~421, Projeto, 1
instance = comp, \RAM1|ram~429\, RAM1|ram~429, Projeto, 1
instance = comp, \RAM1|ram~493\, RAM1|ram~493, Projeto, 1
instance = comp, \RAM1|ram~669\, RAM1|ram~669, Projeto, 1
instance = comp, \RAM1|ram~461\, RAM1|ram~461, Projeto, 1
instance = comp, \RAM1|ram~517feeder\, RAM1|ram~517feeder, Projeto, 1
instance = comp, \RAM1|ram~517\, RAM1|ram~517, Projeto, 1
instance = comp, \RAM1|ram~453\, RAM1|ram~453, Projeto, 1
instance = comp, \RAM1|ram~525\, RAM1|ram~525, Projeto, 1
instance = comp, \RAM1|ram~671\, RAM1|ram~671, Projeto, 1
instance = comp, \RAM1|ram~672\, RAM1|ram~672, Projeto, 1
instance = comp, \RAM1|ram~221\, RAM1|ram~221, Projeto, 1
instance = comp, \RAM1|ram~213\, RAM1|ram~213, Projeto, 1
instance = comp, \RAM1|ram~229\, RAM1|ram~229, Projeto, 1
instance = comp, \RAM1|ram~237\, RAM1|ram~237, Projeto, 1
instance = comp, \RAM1|ram~665\, RAM1|ram~665, Projeto, 1
instance = comp, \RAM1|ram~253feeder\, RAM1|ram~253feeder, Projeto, 1
instance = comp, \RAM1|ram~253\, RAM1|ram~253, Projeto, 1
instance = comp, \RAM1|ram~269\, RAM1|ram~269, Projeto, 1
instance = comp, \RAM1|ram~245\, RAM1|ram~245, Projeto, 1
instance = comp, \RAM1|ram~261\, RAM1|ram~261, Projeto, 1
instance = comp, \RAM1|ram~666\, RAM1|ram~666, Projeto, 1
instance = comp, \RAM1|ram~165\, RAM1|ram~165, Projeto, 1
instance = comp, \RAM1|ram~157\, RAM1|ram~157, Projeto, 1
instance = comp, \RAM1|ram~149\, RAM1|ram~149, Projeto, 1
instance = comp, \RAM1|ram~173\, RAM1|ram~173, Projeto, 1
instance = comp, \RAM1|ram~663\, RAM1|ram~663, Projeto, 1
instance = comp, \RAM1|ram~181\, RAM1|ram~181, Projeto, 1
instance = comp, \RAM1|ram~189\, RAM1|ram~189, Projeto, 1
instance = comp, \RAM1|ram~197\, RAM1|ram~197, Projeto, 1
instance = comp, \RAM1|ram~205\, RAM1|ram~205, Projeto, 1
instance = comp, \RAM1|ram~664\, RAM1|ram~664, Projeto, 1
instance = comp, \RAM1|ram~667\, RAM1|ram~667, Projeto, 1
instance = comp, \RAM1|ram~325feeder\, RAM1|ram~325feeder, Projeto, 1
instance = comp, \RAM1|ram~325\, RAM1|ram~325, Projeto, 1
instance = comp, \RAM1|ram~293\, RAM1|ram~293, Projeto, 1
instance = comp, \RAM1|ram~301feeder\, RAM1|ram~301feeder, Projeto, 1
instance = comp, \RAM1|ram~301\, RAM1|ram~301, Projeto, 1
instance = comp, \RAM1|ram~333feeder\, RAM1|ram~333feeder, Projeto, 1
instance = comp, \RAM1|ram~333\, RAM1|ram~333, Projeto, 1
instance = comp, \RAM1|ram~659\, RAM1|ram~659, Projeto, 1
instance = comp, \RAM1|ram~357\, RAM1|ram~357, Projeto, 1
instance = comp, \RAM1|ram~389feeder\, RAM1|ram~389feeder, Projeto, 1
instance = comp, \RAM1|ram~389\, RAM1|ram~389, Projeto, 1
instance = comp, \RAM1|ram~365\, RAM1|ram~365, Projeto, 1
instance = comp, \RAM1|ram~397\, RAM1|ram~397, Projeto, 1
instance = comp, \RAM1|ram~661\, RAM1|ram~661, Projeto, 1
instance = comp, \RAM1|ram~373feeder\, RAM1|ram~373feeder, Projeto, 1
instance = comp, \RAM1|ram~373\, RAM1|ram~373, Projeto, 1
instance = comp, \RAM1|ram~341feeder\, RAM1|ram~341feeder, Projeto, 1
instance = comp, \RAM1|ram~341\, RAM1|ram~341, Projeto, 1
instance = comp, \RAM1|ram~349feeder\, RAM1|ram~349feeder, Projeto, 1
instance = comp, \RAM1|ram~349\, RAM1|ram~349, Projeto, 1
instance = comp, \RAM1|ram~381\, RAM1|ram~381, Projeto, 1
instance = comp, \RAM1|ram~660\, RAM1|ram~660, Projeto, 1
instance = comp, \RAM1|ram~309\, RAM1|ram~309, Projeto, 1
instance = comp, \RAM1|ram~277\, RAM1|ram~277, Projeto, 1
instance = comp, \RAM1|ram~285feeder\, RAM1|ram~285feeder, Projeto, 1
instance = comp, \RAM1|ram~285\, RAM1|ram~285, Projeto, 1
instance = comp, \RAM1|ram~317\, RAM1|ram~317, Projeto, 1
instance = comp, \RAM1|ram~658\, RAM1|ram~658, Projeto, 1
instance = comp, \RAM1|ram~662\, RAM1|ram~662, Projeto, 1
instance = comp, \RAM1|ram~673\, RAM1|ram~673, Projeto, 1
instance = comp, \CPU|MUX1|saida_MUX[6]~4\, CPU|MUX1|saida_MUX[6]~4, Projeto, 1
instance = comp, \CPU|ULA1|Add0~29\, CPU|ULA1|Add0~29, Projeto, 1
instance = comp, \CPU|ULA1|saida[7]~18\, CPU|ULA1|saida[7]~18, Projeto, 1
instance = comp, \CPU|BANCO_REG|registrador~18\, CPU|BANCO_REG|registrador~18, Projeto, 1
instance = comp, \CPU|ULA1|Add1~29\, CPU|ULA1|Add1~29, Projeto, 1
instance = comp, \CPU|REG_FLAG|DOUT~1\, CPU|REG_FLAG|DOUT~1, Projeto, 1
instance = comp, \CPU|REG_FLAG|DOUT~2\, CPU|REG_FLAG|DOUT~2, Projeto, 1
instance = comp, \CPU|REG_FLAG|DOUT~0\, CPU|REG_FLAG|DOUT~0, Projeto, 1
instance = comp, \CPU|REG_FLAG|DOUT~3\, CPU|REG_FLAG|DOUT~3, Projeto, 1
instance = comp, \CPU|REG_FLAG|DOUT\, CPU|REG_FLAG|DOUT, Projeto, 1
instance = comp, \CPU|LOG_DES|MUX_LD~0\, CPU|LOG_DES|MUX_LD~0, Projeto, 1
instance = comp, \CPU|SOMADOR|Add0~33\, CPU|SOMADOR|Add0~33, Projeto, 1
instance = comp, \CPU|REG_RET|DOUT[5]\, CPU|REG_RET|DOUT[5], Projeto, 1
instance = comp, \CPU|MUX2|saida_MUX[5]~8\, CPU|MUX2|saida_MUX[5]~8, Projeto, 1
instance = comp, \CPU|PC|DOUT[5]\, CPU|PC|DOUT[5], Projeto, 1
instance = comp, \ROM1|memROM~9\, ROM1|memROM~9, Projeto, 1
instance = comp, \ROM1|memROM~10\, ROM1|memROM~10, Projeto, 1
instance = comp, \ROM1|memROM~12\, ROM1|memROM~12, Projeto, 1
instance = comp, \ROM1|memROM~11\, ROM1|memROM~11, Projeto, 1
instance = comp, \ROM1|memROM~13\, ROM1|memROM~13, Projeto, 1
instance = comp, \ROM1|memROM~14\, ROM1|memROM~14, Projeto, 1
instance = comp, \CPU|MUX2|Equal1~0\, CPU|MUX2|Equal1~0, Projeto, 1
instance = comp, \CPU|SOMADOR|Add0~5\, CPU|SOMADOR|Add0~5, Projeto, 1
instance = comp, \CPU|REG_RET|DOUT[6]\, CPU|REG_RET|DOUT[6], Projeto, 1
instance = comp, \CPU|MUX2|saida_MUX[6]~1\, CPU|MUX2|saida_MUX[6]~1, Projeto, 1
instance = comp, \CPU|PC|DOUT[6]\, CPU|PC|DOUT[6], Projeto, 1
instance = comp, \ROM1|memROM~77\, ROM1|memROM~77, Projeto, 1
instance = comp, \CPU|SOMADOR|Add0~21\, CPU|SOMADOR|Add0~21, Projeto, 1
instance = comp, \CPU|REG_RET|DOUT[7]\, CPU|REG_RET|DOUT[7], Projeto, 1
instance = comp, \CPU|MUX2|saida_MUX[7]~5\, CPU|MUX2|saida_MUX[7]~5, Projeto, 1
instance = comp, \CPU|PC|DOUT[7]~DUPLICATE\, CPU|PC|DOUT[7]~DUPLICATE, Projeto, 1
instance = comp, \CPU|SOMADOR|Add0~1\, CPU|SOMADOR|Add0~1, Projeto, 1
instance = comp, \CPU|REG_RET|DOUT[8]\, CPU|REG_RET|DOUT[8], Projeto, 1
instance = comp, \CPU|MUX2|saida_MUX[8]~0\, CPU|MUX2|saida_MUX[8]~0, Projeto, 1
instance = comp, \CPU|PC|DOUT[8]\, CPU|PC|DOUT[8], Projeto, 1
instance = comp, \ROM1|memROM~26\, ROM1|memROM~26, Projeto, 1
instance = comp, \CPU|DEC|sinaisControle[1]~0\, CPU|DEC|sinaisControle[1]~0, Projeto, 1
instance = comp, \FF_KEY1|DOUT\, FF_KEY1|DOUT, Projeto, 1
instance = comp, \REG_LEDR|ENABLE\, REG_LEDR|ENABLE, Projeto, 1
instance = comp, \REG_LEDR|DOUT[0]\, REG_LEDR|DOUT[0], Projeto, 1
instance = comp, \REG_LEDR|DOUT[1]\, REG_LEDR|DOUT[1], Projeto, 1
instance = comp, \REG_LEDR|DOUT[2]\, REG_LEDR|DOUT[2], Projeto, 1
instance = comp, \REG_LEDR|DOUT[3]\, REG_LEDR|DOUT[3], Projeto, 1
instance = comp, \REG_LEDR|DOUT[4]\, REG_LEDR|DOUT[4], Projeto, 1
instance = comp, \REG_LEDR|DOUT[5]\, REG_LEDR|DOUT[5], Projeto, 1
instance = comp, \REG_LEDR|DOUT[6]\, REG_LEDR|DOUT[6], Projeto, 1
instance = comp, \REG_LEDR|DOUT[7]\, REG_LEDR|DOUT[7], Projeto, 1
instance = comp, \REG_LEDR|ENABLE~0\, REG_LEDR|ENABLE~0, Projeto, 1
instance = comp, \FF2|DOUT~0\, FF2|DOUT~0, Projeto, 1
instance = comp, \FF2|DOUT\, FF2|DOUT, Projeto, 1
instance = comp, \DECODIFICADOR3X8_ENDERECO|S2\, DECODIFICADOR3X8_ENDERECO|S2, Projeto, 1
instance = comp, \FF1|DOUT~0\, FF1|DOUT~0, Projeto, 1
instance = comp, \FF1|DOUT\, FF1|DOUT, Projeto, 1
instance = comp, \REG_HEX0|ENABLE\, REG_HEX0|ENABLE, Projeto, 1
instance = comp, \REG_HEX0|DOUT[0]\, REG_HEX0|DOUT[0], Projeto, 1
instance = comp, \REG_HEX0|DOUT[3]\, REG_HEX0|DOUT[3], Projeto, 1
instance = comp, \REG_HEX0|DOUT[1]\, REG_HEX0|DOUT[1], Projeto, 1
instance = comp, \REG_HEX0|DOUT[2]\, REG_HEX0|DOUT[2], Projeto, 1
instance = comp, \HEX0_OUT|rascSaida7seg[0]~0\, HEX0_OUT|rascSaida7seg[0]~0, Projeto, 1
instance = comp, \HEX0_OUT|rascSaida7seg[1]~1\, HEX0_OUT|rascSaida7seg[1]~1, Projeto, 1
instance = comp, \HEX0_OUT|rascSaida7seg[2]~2\, HEX0_OUT|rascSaida7seg[2]~2, Projeto, 1
instance = comp, \HEX0_OUT|rascSaida7seg[3]~3\, HEX0_OUT|rascSaida7seg[3]~3, Projeto, 1
instance = comp, \HEX0_OUT|rascSaida7seg[4]~4\, HEX0_OUT|rascSaida7seg[4]~4, Projeto, 1
instance = comp, \HEX0_OUT|rascSaida7seg[5]~5\, HEX0_OUT|rascSaida7seg[5]~5, Projeto, 1
instance = comp, \HEX0_OUT|rascSaida7seg[6]~6\, HEX0_OUT|rascSaida7seg[6]~6, Projeto, 1
instance = comp, \REG_HEX1|ENABLE\, REG_HEX1|ENABLE, Projeto, 1
instance = comp, \REG_HEX1|DOUT[2]\, REG_HEX1|DOUT[2], Projeto, 1
instance = comp, \REG_HEX1|DOUT[1]\, REG_HEX1|DOUT[1], Projeto, 1
instance = comp, \REG_HEX1|DOUT[0]\, REG_HEX1|DOUT[0], Projeto, 1
instance = comp, \REG_HEX1|DOUT[3]\, REG_HEX1|DOUT[3], Projeto, 1
instance = comp, \HEX1_OUT|rascSaida7seg[0]~0\, HEX1_OUT|rascSaida7seg[0]~0, Projeto, 1
instance = comp, \HEX1_OUT|rascSaida7seg[1]~1\, HEX1_OUT|rascSaida7seg[1]~1, Projeto, 1
instance = comp, \HEX1_OUT|rascSaida7seg[2]~2\, HEX1_OUT|rascSaida7seg[2]~2, Projeto, 1
instance = comp, \HEX1_OUT|rascSaida7seg[3]~3\, HEX1_OUT|rascSaida7seg[3]~3, Projeto, 1
instance = comp, \HEX1_OUT|rascSaida7seg[4]~4\, HEX1_OUT|rascSaida7seg[4]~4, Projeto, 1
instance = comp, \HEX1_OUT|rascSaida7seg[5]~5\, HEX1_OUT|rascSaida7seg[5]~5, Projeto, 1
instance = comp, \HEX1_OUT|rascSaida7seg[6]~6\, HEX1_OUT|rascSaida7seg[6]~6, Projeto, 1
instance = comp, \REG_HEX2|ENABLE\, REG_HEX2|ENABLE, Projeto, 1
instance = comp, \REG_HEX2|DOUT[3]\, REG_HEX2|DOUT[3], Projeto, 1
instance = comp, \REG_HEX2|DOUT[2]\, REG_HEX2|DOUT[2], Projeto, 1
instance = comp, \REG_HEX2|DOUT[0]\, REG_HEX2|DOUT[0], Projeto, 1
instance = comp, \REG_HEX2|DOUT[1]\, REG_HEX2|DOUT[1], Projeto, 1
instance = comp, \HEX2_OUT|rascSaida7seg[0]~0\, HEX2_OUT|rascSaida7seg[0]~0, Projeto, 1
instance = comp, \HEX2_OUT|rascSaida7seg[1]~1\, HEX2_OUT|rascSaida7seg[1]~1, Projeto, 1
instance = comp, \HEX2_OUT|rascSaida7seg[2]~2\, HEX2_OUT|rascSaida7seg[2]~2, Projeto, 1
instance = comp, \HEX2_OUT|rascSaida7seg[3]~3\, HEX2_OUT|rascSaida7seg[3]~3, Projeto, 1
instance = comp, \HEX2_OUT|rascSaida7seg[4]~4\, HEX2_OUT|rascSaida7seg[4]~4, Projeto, 1
instance = comp, \HEX2_OUT|rascSaida7seg[5]~5\, HEX2_OUT|rascSaida7seg[5]~5, Projeto, 1
instance = comp, \HEX2_OUT|rascSaida7seg[6]~6\, HEX2_OUT|rascSaida7seg[6]~6, Projeto, 1
instance = comp, \REG_HEX3|ENABLE~0\, REG_HEX3|ENABLE~0, Projeto, 1
instance = comp, \REG_HEX3|ENABLE~1\, REG_HEX3|ENABLE~1, Projeto, 1
instance = comp, \REG_HEX3|DOUT[2]\, REG_HEX3|DOUT[2], Projeto, 1
instance = comp, \REG_HEX3|DOUT[1]\, REG_HEX3|DOUT[1], Projeto, 1
instance = comp, \REG_HEX3|DOUT[3]\, REG_HEX3|DOUT[3], Projeto, 1
instance = comp, \REG_HEX3|DOUT[0]\, REG_HEX3|DOUT[0], Projeto, 1
instance = comp, \HEX3_OUT|rascSaida7seg[0]~0\, HEX3_OUT|rascSaida7seg[0]~0, Projeto, 1
instance = comp, \HEX3_OUT|rascSaida7seg[1]~1\, HEX3_OUT|rascSaida7seg[1]~1, Projeto, 1
instance = comp, \HEX3_OUT|rascSaida7seg[2]~2\, HEX3_OUT|rascSaida7seg[2]~2, Projeto, 1
instance = comp, \HEX3_OUT|rascSaida7seg[3]~3\, HEX3_OUT|rascSaida7seg[3]~3, Projeto, 1
instance = comp, \HEX3_OUT|rascSaida7seg[4]~4\, HEX3_OUT|rascSaida7seg[4]~4, Projeto, 1
instance = comp, \HEX3_OUT|rascSaida7seg[5]~5\, HEX3_OUT|rascSaida7seg[5]~5, Projeto, 1
instance = comp, \HEX3_OUT|rascSaida7seg[6]~6\, HEX3_OUT|rascSaida7seg[6]~6, Projeto, 1
instance = comp, \REG_HEX5|ENABLE~0\, REG_HEX5|ENABLE~0, Projeto, 1
instance = comp, \REG_HEX4|ENABLE~0\, REG_HEX4|ENABLE~0, Projeto, 1
instance = comp, \REG_HEX4|DOUT[1]\, REG_HEX4|DOUT[1], Projeto, 1
instance = comp, \REG_HEX4|DOUT[0]\, REG_HEX4|DOUT[0], Projeto, 1
instance = comp, \REG_HEX4|DOUT[2]\, REG_HEX4|DOUT[2], Projeto, 1
instance = comp, \REG_HEX4|DOUT[3]\, REG_HEX4|DOUT[3], Projeto, 1
instance = comp, \HEX4_OUT|rascSaida7seg[0]~0\, HEX4_OUT|rascSaida7seg[0]~0, Projeto, 1
instance = comp, \HEX4_OUT|rascSaida7seg[1]~1\, HEX4_OUT|rascSaida7seg[1]~1, Projeto, 1
instance = comp, \HEX4_OUT|rascSaida7seg[2]~2\, HEX4_OUT|rascSaida7seg[2]~2, Projeto, 1
instance = comp, \HEX4_OUT|rascSaida7seg[3]~3\, HEX4_OUT|rascSaida7seg[3]~3, Projeto, 1
instance = comp, \HEX4_OUT|rascSaida7seg[4]~4\, HEX4_OUT|rascSaida7seg[4]~4, Projeto, 1
instance = comp, \HEX4_OUT|rascSaida7seg[5]~5\, HEX4_OUT|rascSaida7seg[5]~5, Projeto, 1
instance = comp, \HEX4_OUT|rascSaida7seg[6]~6\, HEX4_OUT|rascSaida7seg[6]~6, Projeto, 1
instance = comp, \REG_HEX5|ENABLE~1\, REG_HEX5|ENABLE~1, Projeto, 1
instance = comp, \REG_HEX5|DOUT[1]\, REG_HEX5|DOUT[1], Projeto, 1
instance = comp, \REG_HEX5|DOUT[3]\, REG_HEX5|DOUT[3], Projeto, 1
instance = comp, \REG_HEX5|DOUT[2]\, REG_HEX5|DOUT[2], Projeto, 1
instance = comp, \REG_HEX5|DOUT[0]\, REG_HEX5|DOUT[0], Projeto, 1
instance = comp, \HEX5_OUT|rascSaida7seg[0]~0\, HEX5_OUT|rascSaida7seg[0]~0, Projeto, 1
instance = comp, \HEX5_OUT|rascSaida7seg[1]~1\, HEX5_OUT|rascSaida7seg[1]~1, Projeto, 1
instance = comp, \HEX5_OUT|rascSaida7seg[2]~2\, HEX5_OUT|rascSaida7seg[2]~2, Projeto, 1
instance = comp, \HEX5_OUT|rascSaida7seg[3]~3\, HEX5_OUT|rascSaida7seg[3]~3, Projeto, 1
instance = comp, \HEX5_OUT|rascSaida7seg[4]~4\, HEX5_OUT|rascSaida7seg[4]~4, Projeto, 1
instance = comp, \HEX5_OUT|rascSaida7seg[5]~5\, HEX5_OUT|rascSaida7seg[5]~5, Projeto, 1
instance = comp, \HEX5_OUT|rascSaida7seg[6]~6\, HEX5_OUT|rascSaida7seg[6]~6, Projeto, 1
instance = comp, \CPU|ULA1|saida[0]~1\, CPU|ULA1|saida[0]~1, Projeto, 1
instance = comp, \CPU|ULA1|saida[1]~2\, CPU|ULA1|saida[1]~2, Projeto, 1
instance = comp, \CPU|ULA1|saida[2]~3\, CPU|ULA1|saida[2]~3, Projeto, 1
instance = comp, \CPU|ULA1|saida[3]~5\, CPU|ULA1|saida[3]~5, Projeto, 1
instance = comp, \CPU|ULA1|saida[4]~7\, CPU|ULA1|saida[4]~7, Projeto, 1
instance = comp, \CPU|ULA1|saida[5]~8\, CPU|ULA1|saida[5]~8, Projeto, 1
instance = comp, \CPU|ULA1|saida[6]~9\, CPU|ULA1|saida[6]~9, Projeto, 1
instance = comp, \CPU|ULA1|saida[7]~10\, CPU|ULA1|saida[7]~10, Projeto, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Projeto, 1
