

================================================================
== Vivado HLS Report for 'mlp'
================================================================
* Date:           Sun Feb 21 19:21:03 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        MLP_samsung_vivado
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.352 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |        ?|        ?|       131|          -|          -|  inf |    no    |
        | + inputloop   |       32|       32|         1|          -|          -|    32|    no    |
        | + outputloop  |       96|       96|         3|          -|          -|    32|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     67|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     98|    -|
|Register         |        -|      -|      26|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|      26|    165|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |weights_0_U  |mlp_weights_0  |        2|  0|   0|    0|   561|   32|     1|        17952|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |               |        2|  0|   0|    0|   561|   32|     1|        17952|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_161_p2        |     +    |      0|  0|  15|           6|           1|
    |j_fu_139_p2          |     +    |      0|  0|  15|           6|           1|
    |ap_block_state3      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_133_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln26_fu_155_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln28_fu_172_p2  |   icmp   |      0|  0|  11|           6|           5|
    |tmp_last_fu_178_p2   |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  67|          32|          23|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |M_AXIS_TDATA_blk_n  |   9|          2|    1|          2|
    |S_AXIS_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm           |  38|          7|    1|          7|
    |j1_0_reg_122        |   9|          2|    6|         12|
    |j_0_reg_100         |   9|          2|    6|         12|
    |out_1_0_reg_111     |   9|          2|    1|          2|
    |weights_0_address0  |  15|          3|   10|         30|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  98|         20|   26|         67|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  6|   0|    6|          0|
    |j1_0_reg_122      |  6|   0|    6|          0|
    |j_0_reg_100       |  6|   0|    6|          0|
    |j_1_reg_195       |  6|   0|    6|          0|
    |out_1_0_reg_111   |  1|   0|    1|          0|
    |tmp_last_reg_205  |  1|   0|    1|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 26|   0|   26|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |      mlp      | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |      mlp      | return value |
|S_AXIS_TDATA   |  in |   32|     axis     | S_AXIS_V_data |    pointer   |
|S_AXIS_TVALID  |  in |    1|     axis     | S_AXIS_V_last |    pointer   |
|S_AXIS_TREADY  | out |    1|     axis     | S_AXIS_V_last |    pointer   |
|S_AXIS_TLAST   |  in |    1|     axis     | S_AXIS_V_last |    pointer   |
|M_AXIS_TDATA   | out |   32|     axis     | M_AXIS_V_data |    pointer   |
|M_AXIS_TVALID  | out |    1|     axis     | M_AXIS_V_last |    pointer   |
|M_AXIS_TREADY  |  in |    1|     axis     | M_AXIS_V_last |    pointer   |
|M_AXIS_TLAST   | out |    1|     axis     | M_AXIS_V_last |    pointer   |
+---------------+-----+-----+--------------+---------------+--------------+

