# Hardware Description Languages

[![ä¸­æ–‡](https://img.shields.io/badge/lang-ä¸­æ–‡-red.svg)](README.md)

> National Sun Yat-sen University, Master's Program in Computer Science and Engineering  
> Academic Year 114, 1st Semester  
> Course Code: CSE668  
> Instructor: Prof. Sheng-Fu Hsiao  
> Credits: 3

## ğŸ“š Course Overview

This course introduces Hardware Description Languages (HDL), primarily using Verilog for digital circuit design. The curriculum covers topics ranging from basic adder designs to advanced VGG16 accelerator implementation.

## ğŸ“ Project Structure

| Folder | Assignment | Score |
|--------|------------|-------|
| `HW_1` | Adder Designs Using Verilog Structural, Dataflow, and Behavioral Modeling | 100 |
| `HW_2` | Pipelined Add/Sub/Multiplier | 100 |
| `HW_3` | Pipelined THUMB CPU | 100 |
| `HW_4` | Sobel Edge Detector | 100 |
| `HW_5` | VGG16 Accelerator | 90 |
| `HW_6` | Additional Assignment | - |
| `æ•™æ` | Course Materials and References | - |

## ğŸ“Š Course Grades

### Grade Breakdown

| Component | Weight | Score |
|-----------|--------|-------|
| Midterm Exam | 20% | 9.1 (45.5 pts) |
| Final Exam | 20% | 14.9 (74.5 pts) |
| Homework Total | 60% | 58.8 |

### Detailed Homework Scores

| HW | Description | Raw Score | Weighted Score (12%) |
|----|-------------|-----------|----------------------|
| HW1 | Adder Designs Using Verilog Structural, Dataflow, and Behavioral Modeling | 100 | 12.0 |
| HW2 | Pipelined Add/Sub/Multiplier | 100 | 12.0 |
| HW3 | Pipelined THUMB CPU | 100 | 12.0 |
| HW4 | Sobel Edge Detector | 100 | 12.0 |
| HW5 | VGG16 Accelerator | 90 | 10.8 |

### Final Grade

**Total Course Score: 82.8 points**

*This repository documents the learning outcomes and assignments for the Hardware Description Languages course.*