\hypertarget{I2CPerif_8hpp}{}\section{main/perif/\+I2\+C\+Perif.hpp File Reference}
\label{I2CPerif_8hpp}\index{main/perif/I2CPerif.hpp@{main/perif/I2CPerif.hpp}}


I2\+C\+Perif class declaration.  


{\ttfamily \#include \char`\"{}i2c/\+I2\+Cdev.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Perif.\+hpp\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classperif_1_1I2CPerif}{perif\+::\+I2\+C\+Perif$<$ port, sda\+Pullup, scl\+Pullup, frequency $>$}}
\end{DoxyCompactItemize}
\subsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespaceperif}{perif}}
\begin{DoxyCompactList}\small\item\em The peripheral library. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{I2CPerif_8hpp_a053c1ed1742f3f8d1124701a2eb6899b}{P\+O\+R\+T0\+\_\+\+S\+DA}}~G\+P\+I\+O\+\_\+\+N\+U\+M\+\_\+21
\item 
\#define \mbox{\hyperlink{I2CPerif_8hpp_ab72406cd2268a86edff06e079ea91543}{P\+O\+R\+T0\+\_\+\+S\+CL}}~G\+P\+I\+O\+\_\+\+N\+U\+M\+\_\+22
\item 
\#define \mbox{\hyperlink{I2CPerif_8hpp_a61d1cba9ae8630159d7bf4158f7374e0}{P\+O\+R\+T1\+\_\+\+S\+DA}}~G\+P\+I\+O\+\_\+\+N\+U\+M\+\_\+33
\item 
\#define \mbox{\hyperlink{I2CPerif_8hpp_ac7343a7cb9d6f4444df2c31882019437}{P\+O\+R\+T1\+\_\+\+S\+CL}}~G\+P\+I\+O\+\_\+\+N\+U\+M\+\_\+32
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2\+C\+Perif class declaration. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{I2CPerif_8hpp_ab72406cd2268a86edff06e079ea91543}\label{I2CPerif_8hpp_ab72406cd2268a86edff06e079ea91543}} 
\index{I2CPerif.hpp@{I2CPerif.hpp}!PORT0\_SCL@{PORT0\_SCL}}
\index{PORT0\_SCL@{PORT0\_SCL}!I2CPerif.hpp@{I2CPerif.hpp}}
\subsubsection{\texorpdfstring{PORT0\_SCL}{PORT0\_SCL}}
{\footnotesize\ttfamily \#define P\+O\+R\+T0\+\_\+\+S\+CL~G\+P\+I\+O\+\_\+\+N\+U\+M\+\_\+22}

Default S\+CL pin for bus 0 

Definition at line 29 of file I2\+C\+Perif.\+hpp.

\mbox{\Hypertarget{I2CPerif_8hpp_a053c1ed1742f3f8d1124701a2eb6899b}\label{I2CPerif_8hpp_a053c1ed1742f3f8d1124701a2eb6899b}} 
\index{I2CPerif.hpp@{I2CPerif.hpp}!PORT0\_SDA@{PORT0\_SDA}}
\index{PORT0\_SDA@{PORT0\_SDA}!I2CPerif.hpp@{I2CPerif.hpp}}
\subsubsection{\texorpdfstring{PORT0\_SDA}{PORT0\_SDA}}
{\footnotesize\ttfamily \#define P\+O\+R\+T0\+\_\+\+S\+DA~G\+P\+I\+O\+\_\+\+N\+U\+M\+\_\+21}

Default S\+DA pin for bus 0 

Definition at line 25 of file I2\+C\+Perif.\+hpp.

\mbox{\Hypertarget{I2CPerif_8hpp_ac7343a7cb9d6f4444df2c31882019437}\label{I2CPerif_8hpp_ac7343a7cb9d6f4444df2c31882019437}} 
\index{I2CPerif.hpp@{I2CPerif.hpp}!PORT1\_SCL@{PORT1\_SCL}}
\index{PORT1\_SCL@{PORT1\_SCL}!I2CPerif.hpp@{I2CPerif.hpp}}
\subsubsection{\texorpdfstring{PORT1\_SCL}{PORT1\_SCL}}
{\footnotesize\ttfamily \#define P\+O\+R\+T1\+\_\+\+S\+CL~G\+P\+I\+O\+\_\+\+N\+U\+M\+\_\+32}

Default S\+CL pin for bus 1 

Definition at line 37 of file I2\+C\+Perif.\+hpp.

\mbox{\Hypertarget{I2CPerif_8hpp_a61d1cba9ae8630159d7bf4158f7374e0}\label{I2CPerif_8hpp_a61d1cba9ae8630159d7bf4158f7374e0}} 
\index{I2CPerif.hpp@{I2CPerif.hpp}!PORT1\_SDA@{PORT1\_SDA}}
\index{PORT1\_SDA@{PORT1\_SDA}!I2CPerif.hpp@{I2CPerif.hpp}}
\subsubsection{\texorpdfstring{PORT1\_SDA}{PORT1\_SDA}}
{\footnotesize\ttfamily \#define P\+O\+R\+T1\+\_\+\+S\+DA~G\+P\+I\+O\+\_\+\+N\+U\+M\+\_\+33}

Default S\+DA pin for bus 1 

Definition at line 33 of file I2\+C\+Perif.\+hpp.

