Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d9b4e1c58b684b4fbe4b89da241486e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab_4_5_top_tb_behav xil_defaultlib.lab_4_5_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_circuit(WIDTH=32)
Compiling module xil_defaultlib.register_circuit(WIDTH=32)
Compiling module xil_defaultlib.multiplex_circuit(WIDTH=32)
Compiling module xil_defaultlib.memory_circuit(DATA_WIDTH=32)
Compiling module xil_defaultlib.compare_circuit(WIDTH=32)
Compiling module xil_defaultlib.lab_4_5datapath
Compiling module xil_defaultlib.lab_4_5_FSM
Compiling module xil_defaultlib.lab_4_5_top
Compiling module xil_defaultlib.lab_4_5_top_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot lab_4_5_top_tb_behav
