<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2022.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7s50_0" gui_info="dashboard1=dashboard_1[xc7s50_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7s50_0/hw_ila_1/Status=ILA_STATUS_1;xc7s50_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7s50_0/hw_ila_1/Waveform=ILA_WAVE_1;xc7s50_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7s50_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/BareMetal_TestDDR_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/BareMetal_TestDDR_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/BareMetal_TestDDR_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="BareMetal_TestDDR_i/TestDDR_top_0/U0/generateILA0.ila" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="16"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="BareMetal_TestDDR_i/TestDDR_top_0/U0/generateILA0.ila_inst0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="16"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_1" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="16"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_2" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[27:0]" gui_info=""/>
    <Object name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_cmd[2:0]" gui_info=""/>
    <Object name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[127:0]" gui_info=""/>
    <Object name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rdy" gui_info=""/>
    <Object name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_rdy" gui_info=""/>
    <Object name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat[3:0]" gui_info="Trigger Setup=0"/>
    <Object name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_2[2:0]" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq28&apos;hXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq28&apos;hXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[27:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq28&apos;hXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq28&apos;hXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq28&apos;hXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[27:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq28&apos;hXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_addr_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_cmd[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_cmd[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_cmd[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_cmd_1[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_cmd_1[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_cmd_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_en_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[127:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[127]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[126]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[125]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[124]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[123]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[122]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[121]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[120]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[119]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[118]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[117]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[116]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[115]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[114]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[113]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[112]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[111]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[110]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[109]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[108]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[107]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[106]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[105]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[104]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[103]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[102]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[101]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[100]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[99]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[98]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[97]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[96]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[95]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[94]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[93]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[92]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[91]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[90]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[89]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[88]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[87]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[86]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[85]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[84]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[83]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[82]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[81]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[80]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[79]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[78]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[77]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[76]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[75]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[74]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[73]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[72]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[71]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[70]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[69]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[68]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[67]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[66]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[65]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[64]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[63]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[62]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[61]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[60]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[59]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[58]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[57]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[56]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[55]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[54]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[53]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[52]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[51]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[50]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[49]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[48]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[47]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[46]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[45]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[44]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[43]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[42]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[41]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[40]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[39]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[38]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[37]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[36]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[35]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[34]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[33]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[32]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[31]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[30]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[29]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[28]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[63]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[62]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[61]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[60]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[59]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[58]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[57]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[56]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[55]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[54]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[53]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[52]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[51]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[50]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[49]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[48]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[47]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[46]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[45]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[44]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[43]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[42]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[41]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[40]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[39]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[38]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[37]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[36]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[35]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[34]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[33]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[32]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[31]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[30]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[29]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[28]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[127:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[127]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[126]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[125]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[124]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[123]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[122]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[121]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[120]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[119]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[118]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[117]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[116]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[115]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[114]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[113]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[112]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[111]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[110]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[109]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[108]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[107]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[106]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[105]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[104]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[103]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[102]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[101]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[100]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[99]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[98]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[97]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[96]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[95]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[94]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[93]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[92]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[91]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[90]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[89]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[88]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[87]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[86]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[85]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[84]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[83]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[82]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[81]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[80]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[79]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[78]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[77]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[76]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[75]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[74]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[73]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[72]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[71]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[70]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[69]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[68]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[67]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[66]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[65]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[64]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[63]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[62]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[61]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[60]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[59]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[58]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[57]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[56]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[55]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[54]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[53]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[52]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[51]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[50]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[49]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[48]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[47]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[46]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[45]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[44]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[43]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[42]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[41]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[40]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[39]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[38]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[37]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[36]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[35]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[34]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[33]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[32]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[31]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[30]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[29]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[28]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_end"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rd_data_valid_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_rdy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[127]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[127]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[127:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[127]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[126]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[125]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[124]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[123]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[122]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[121]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[120]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[119]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[118]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[117]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[116]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[115]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[114]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[113]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[112]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[111]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[110]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[109]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[108]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[107]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[106]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[105]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[104]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[103]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[102]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[101]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[100]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[99]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[98]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[97]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[96]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[95]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[94]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[93]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[92]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[91]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[90]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[89]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[88]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[87]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[86]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[85]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[84]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[83]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[82]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[81]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[80]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[79]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[78]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[77]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[76]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[75]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[74]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[73]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[72]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[71]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[70]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[69]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[68]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[67]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[66]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[65]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[64]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[63]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[62]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[61]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[60]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[59]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[58]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[57]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[56]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[55]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[54]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[53]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[52]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[51]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[50]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[49]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[48]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[47]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[46]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[45]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[44]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[43]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[42]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[41]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[40]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[39]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[38]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[37]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[36]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[35]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[34]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[33]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[32]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[31]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[30]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[29]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[28]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[63]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[62]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[61]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[60]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[59]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[58]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[57]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[56]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[55]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[54]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[53]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[52]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[51]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[50]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[49]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[48]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[47]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[46]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[45]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[44]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[43]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[42]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[41]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[40]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[39]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[38]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[37]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[36]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[35]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[34]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[33]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[32]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[31]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[30]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[29]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[28]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[127:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[127]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[126]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[125]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[124]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[123]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[122]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[121]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[120]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[119]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[118]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[117]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[116]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[115]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[114]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[113]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[112]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[111]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[110]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[109]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[108]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[107]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[106]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[105]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[104]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[103]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[102]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[101]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[100]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[99]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[98]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[97]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[96]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[95]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[94]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[93]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[92]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[91]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[90]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[89]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[88]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[87]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[86]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[85]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[84]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[83]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[82]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[81]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[80]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[79]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[78]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[77]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[76]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[75]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[74]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[73]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[72]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[71]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[70]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[69]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[68]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[67]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[66]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[65]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[64]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[63]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[62]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[61]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[60]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[59]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[58]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[57]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[56]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[55]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[54]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[53]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[52]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[51]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[50]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[49]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[48]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[47]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[46]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[45]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[44]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[43]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[42]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[41]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[40]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[39]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[38]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[37]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[36]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[35]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[34]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[33]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[32]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[31]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[30]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[29]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[28]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq126&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq126&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[125:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq126&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[125]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[124]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[123]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[122]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[121]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[120]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[119]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[118]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[117]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[116]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[115]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[114]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[113]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[112]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[111]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[110]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[109]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[108]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[107]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[106]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[105]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[104]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[103]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[102]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[101]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[100]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[99]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[98]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[97]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[96]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[95]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[94]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[93]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[92]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[91]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[90]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[89]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[88]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[87]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[86]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[85]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[84]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[83]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[82]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[81]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[80]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[79]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[78]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[77]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[76]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[75]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[74]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[73]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[72]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[71]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[70]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[69]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[68]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[67]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[66]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[65]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[64]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[63]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[62]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[61]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[60]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[59]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[58]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[57]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[56]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[55]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[54]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[53]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[52]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[51]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[50]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[49]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[48]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[47]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[46]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[45]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[44]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[43]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[42]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[41]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[40]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[39]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[38]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[37]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[36]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[35]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[34]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[33]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[32]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[31]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[30]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[29]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[28]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_data_2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_en_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_end"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_end_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_mask[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDR3_wrt_rdy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_4"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="neq4&apos;h5"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="neq4&apos;h5"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_1[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_1[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_1[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_1[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_1[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="neq3&apos;h1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="neq3&apos;h1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_2[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_2[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/DDRSeqStat_2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[127:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[127]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[126]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[125]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[124]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[123]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[122]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[121]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[120]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[119]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[118]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[117]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[116]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[115]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[114]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[113]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[112]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[111]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[110]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[109]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[108]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[107]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[106]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[105]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[104]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[103]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[102]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[101]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[100]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[99]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[98]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[97]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[96]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[95]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[94]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[93]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[92]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[91]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[90]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[89]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[88]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[87]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[86]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[85]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[84]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[83]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[82]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[81]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[80]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[79]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[78]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[77]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[76]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[75]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[74]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[73]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[72]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[71]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[70]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[69]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[68]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[67]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[66]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[65]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[64]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[63]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[62]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[61]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[60]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[59]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[58]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[57]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[56]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[55]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[54]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[53]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[52]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[51]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[50]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[49]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[48]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[47]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[46]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[45]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[44]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[43]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[42]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[41]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[40]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[39]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[38]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[37]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[36]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[35]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[34]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[33]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[32]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[31]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[30]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[29]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[28]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[63]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[62]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[61]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[60]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[59]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[58]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[57]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[56]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[55]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[54]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[53]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[52]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[51]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[50]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[49]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[48]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[47]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[46]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[45]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[44]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[43]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[42]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[41]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[40]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[39]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[38]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[37]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[36]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[35]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[34]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[33]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[32]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[31]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[30]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[29]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[28]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[27]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[26]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[25]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[24]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[23]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[22]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[21]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[20]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[19]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[18]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[17]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[16]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[15]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[14]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[13]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[12]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[11]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[10]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[9]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[8]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[7]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[6]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[5]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[4]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/datatest[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/push_buttons_4bits_tri_i[3]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/push_buttons_4bits_tri_i[2]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/push_buttons_4bits_tri_i[1]"/>
        <net name="BareMetal_TestDDR_i/TestDDR_top_0/U0/push_buttons_4bits_tri_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[126]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_DDR3_wrt_data[126]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_1_DDR3_rdy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_1_DDR3_wrt_rdy"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
