
**** 11/01/19 20:17:16 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-bias"  [ E:\ITI\Asignaturas\1. Fundamentos de Sistemas Digitales\Circuitos\FSD001\pec030-pspicefiles\schemat


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "bias.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\Luismi\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 32us 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source PEC030
U_P2         STIM(1,1) $G_DPWR $G_DGND N14552 IO_STM IO_LEVEL=0 
+ 0 0
+ +4uS 1
+REPEAT FOREVER
+ +4uS 0
+  +4uS 1
+ ENDREPEAT
U_P1         STIM(1,1) $G_DPWR $G_DGND N15170 IO_STM IO_LEVEL=0 
+ 0 0
+ +8uS 1
+REPEAT FOREVER
+ +8uS 0
+  +8uS 1
+ ENDREPEAT
U_P0         STIM(1,1) $G_DPWR $G_DGND N15174 IO_STM IO_LEVEL=0 
+ 0 0
+ +16uS 1
+REPEAT FOREVER
+ +16uS 0
+  +16uS 1
+ ENDREPEAT
U_P3         STIM(1,1) $G_DPWR $G_DGND N14510 IO_STM IO_LEVEL=0 
+ 0 0
+ +2uS 1
+REPEAT FOREVER
+ +2uS 0
+  +2uS 1
+ ENDREPEAT
X_XOR3C         N15182 N15189 N15552 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR2B         N15170 N15174 N15189 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR1D         N14510 N14552 N15182 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1         $D_HI $D_HI $D_LO $D_HI $D_LO $D_HI $D_HI $D_LO $D_LO N15860
+  N15772 N15754 N15772 N15835 M_UN0001 M_UN0002 M_UN0003 M_UN0004 M_UN0005
+  M_UN0006 M_UN0007 M_UN0008 $G_DPWR $G_DGND 74181 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_XSIGNAL         STIM(1,1) $G_DPWR $G_DGND N15556 IO_STM IO_LEVEL=0 
+ 0 0
+ +1uS 1
+REPEAT FOREVER
+ +1uS 0
+  +1uS 1
+ ENDREPEAT
X_U2A         N15552 N15556 N15754 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3A         N15556 N15772 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3B         N15552 N15835 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4A         N15772 N15835 N15860 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR3T1C         N19069 N19213 N19143 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U9         $D_HI $D_HI $D_LO $D_HI $D_LO $D_HI $D_HI $D_LO $D_LO N19419
+  N19347 N19223 N19347 N19433 M_UN0009 M_UN0010 M_UN0011 M_UN0012 M_UN0013
+  M_UN0014 M_UN0015 M_UN0016 $G_DPWR $G_DGND 74181 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR1T1D         $D_HI $D_LO N19069 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U5A         N19143 $D_LO N19223 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR2T1B         $D_HI $D_HI N19213 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U6A         $D_LO N19347 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7A         N19347 N19433 N19419 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U8B         N19143 N19433 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR3T2C         N22127 N22239 N22203 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR2T2B         $D_HI $D_HI N22239 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12A         N22313 N22399 N22385 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U10A         N22203 $D_HI N22249 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U13B         N22203 N22399 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U14         $D_HI $D_HI $D_LO $D_HI $D_LO $D_HI $D_HI $D_LO $D_LO N22385
+  N22313 N22249 N22313 N22399 M_UN0017 M_UN0018 M_UN0019 M_UN0020 M_UN0021
+  M_UN0022 M_UN0023 M_UN0024 $G_DPWR $G_DGND 74181 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR1T2D         $D_HI $D_LO N22127 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U11A         $D_HI N22313 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U19         $D_HI $D_HI $D_LO $D_HI $D_LO $D_HI $D_HI $D_LO $D_LO N24667
+  N24595 N24535 N24595 N24681 M_UN0025 M_UN0026 M_UN0027 M_UN0028 M_UN0029
+  M_UN0030 M_UN0031 M_UN0032 $G_DPWR $G_DGND 74181 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR1T3D         $D_HI $D_LO N24413 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U18B         N24489 N24681 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U17A         N24595 N24681 N24667 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR2T3B         $D_HI $D_LO N24525 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U16A         $D_LO N24595 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U15A         N24489 $D_LO N24535 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR3T3C         N24413 N24525 N24489 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0

**** RESUMING bias.cir ****
.END

ERROR -- Circuit Too Large!
EVALUATION VERSION Limit Exceeded for "U" Devices!


