#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20d5df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20b2160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x20fc0a0 .functor NOT 1, L_0x20feca0, C4<0>, C4<0>, C4<0>;
L_0x20fea30 .functor XOR 5, L_0x20fe8f0, L_0x20fe990, C4<00000>, C4<00000>;
L_0x20feb90 .functor XOR 5, L_0x20fea30, L_0x20feaf0, C4<00000>, C4<00000>;
v0x20fb420_0 .net *"_ivl_10", 4 0, L_0x20feaf0;  1 drivers
v0x20fb520_0 .net *"_ivl_12", 4 0, L_0x20feb90;  1 drivers
v0x20fb600_0 .net *"_ivl_2", 4 0, L_0x20fe850;  1 drivers
v0x20fb6c0_0 .net *"_ivl_4", 4 0, L_0x20fe8f0;  1 drivers
v0x20fb7a0_0 .net *"_ivl_6", 4 0, L_0x20fe990;  1 drivers
v0x20fb8d0_0 .net *"_ivl_8", 4 0, L_0x20fea30;  1 drivers
v0x20fb9b0_0 .var "clk", 0 0;
v0x20fba50_0 .var/2u "stats1", 159 0;
v0x20fbb10_0 .var/2u "strobe", 0 0;
v0x20fbc60_0 .net "sum_dut", 4 0, L_0x20fe670;  1 drivers
v0x20fbd20_0 .net "sum_ref", 4 0, L_0x20fc410;  1 drivers
v0x20fbdc0_0 .net "tb_match", 0 0, L_0x20feca0;  1 drivers
v0x20fbe60_0 .net "tb_mismatch", 0 0, L_0x20fc0a0;  1 drivers
v0x20fbf20_0 .net "x", 3 0, v0x20f7870_0;  1 drivers
v0x20fbfe0_0 .net "y", 3 0, v0x20f7930_0;  1 drivers
L_0x20fe850 .concat [ 5 0 0 0], L_0x20fc410;
L_0x20fe8f0 .concat [ 5 0 0 0], L_0x20fc410;
L_0x20fe990 .concat [ 5 0 0 0], L_0x20fe670;
L_0x20feaf0 .concat [ 5 0 0 0], L_0x20fc410;
L_0x20feca0 .cmp/eeq 5, L_0x20fe850, L_0x20feb90;
S_0x20bbd10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x20b2160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x20c1950_0 .net *"_ivl_0", 4 0, L_0x20fc130;  1 drivers
L_0x7efdfe3ff018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x20bf0e0_0 .net *"_ivl_3", 0 0, L_0x7efdfe3ff018;  1 drivers
v0x20bc840_0 .net *"_ivl_4", 4 0, L_0x20fc290;  1 drivers
L_0x7efdfe3ff060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x20f7120_0 .net *"_ivl_7", 0 0, L_0x7efdfe3ff060;  1 drivers
v0x20f7200_0 .net "sum", 4 0, L_0x20fc410;  alias, 1 drivers
v0x20f7330_0 .net "x", 3 0, v0x20f7870_0;  alias, 1 drivers
v0x20f7410_0 .net "y", 3 0, v0x20f7930_0;  alias, 1 drivers
L_0x20fc130 .concat [ 4 1 0 0], v0x20f7870_0, L_0x7efdfe3ff018;
L_0x20fc290 .concat [ 4 1 0 0], v0x20f7930_0, L_0x7efdfe3ff060;
L_0x20fc410 .arith/sum 5, L_0x20fc130, L_0x20fc290;
S_0x20f7570 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x20b2160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x20f7790_0 .net "clk", 0 0, v0x20fb9b0_0;  1 drivers
v0x20f7870_0 .var "x", 3 0;
v0x20f7930_0 .var "y", 3 0;
E_0x20c5540/0 .event negedge, v0x20f7790_0;
E_0x20c5540/1 .event posedge, v0x20f7790_0;
E_0x20c5540 .event/or E_0x20c5540/0, E_0x20c5540/1;
S_0x20f7a10 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x20b2160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x20fabd0_0 .net "c1", 0 0, L_0x20fca70;  1 drivers
v0x20fac90_0 .net "c2", 0 0, L_0x20fd260;  1 drivers
v0x20fada0_0 .net "c3", 0 0, L_0x20fda40;  1 drivers
v0x20fae90_0 .net "sum", 4 0, L_0x20fe670;  alias, 1 drivers
v0x20faf30_0 .net "x", 3 0, v0x20f7870_0;  alias, 1 drivers
v0x20fb090_0 .net "y", 3 0, v0x20f7930_0;  alias, 1 drivers
L_0x20fcb80 .part v0x20f7870_0, 0, 1;
L_0x20fccb0 .part v0x20f7930_0, 0, 1;
L_0x20fd370 .part v0x20f7870_0, 1, 1;
L_0x20fd4a0 .part v0x20f7930_0, 1, 1;
L_0x20fdb50 .part v0x20f7870_0, 2, 1;
L_0x20fdc80 .part v0x20f7930_0, 2, 1;
L_0x20fe340 .part v0x20f7870_0, 3, 1;
L_0x20fe470 .part v0x20f7930_0, 3, 1;
LS_0x20fe670_0_0 .concat8 [ 1 1 1 1], L_0x20fc5c0, L_0x20fcee0, L_0x20fd670, L_0x20fde60;
LS_0x20fe670_0_4 .concat8 [ 1 0 0 0], L_0x20fe230;
L_0x20fe670 .concat8 [ 4 1 0 0], LS_0x20fe670_0_0, LS_0x20fe670_0_4;
S_0x20f7bf0 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0x20f7a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x20fc4b0 .functor XOR 1, L_0x20fcb80, L_0x20fccb0, C4<0>, C4<0>;
L_0x7efdfe3ff0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x20fc5c0 .functor XOR 1, L_0x20fc4b0, L_0x7efdfe3ff0a8, C4<0>, C4<0>;
L_0x20fc680 .functor AND 1, L_0x20fcb80, L_0x20fccb0, C4<1>, C4<1>;
L_0x20fc7c0 .functor AND 1, L_0x20fcb80, L_0x7efdfe3ff0a8, C4<1>, C4<1>;
L_0x20fc8b0 .functor OR 1, L_0x20fc680, L_0x20fc7c0, C4<0>, C4<0>;
L_0x20fc9c0 .functor AND 1, L_0x20fccb0, L_0x7efdfe3ff0a8, C4<1>, C4<1>;
L_0x20fca70 .functor OR 1, L_0x20fc8b0, L_0x20fc9c0, C4<0>, C4<0>;
v0x20f7e80_0 .net *"_ivl_0", 0 0, L_0x20fc4b0;  1 drivers
v0x20f7f80_0 .net *"_ivl_10", 0 0, L_0x20fc9c0;  1 drivers
v0x20f8060_0 .net *"_ivl_4", 0 0, L_0x20fc680;  1 drivers
v0x20f8150_0 .net *"_ivl_6", 0 0, L_0x20fc7c0;  1 drivers
v0x20f8230_0 .net *"_ivl_8", 0 0, L_0x20fc8b0;  1 drivers
v0x20f8360_0 .net "a", 0 0, L_0x20fcb80;  1 drivers
v0x20f8420_0 .net "b", 0 0, L_0x20fccb0;  1 drivers
v0x20f84e0_0 .net "cin", 0 0, L_0x7efdfe3ff0a8;  1 drivers
v0x20f85a0_0 .net "cout", 0 0, L_0x20fca70;  alias, 1 drivers
v0x20f8660_0 .net "sum", 0 0, L_0x20fc5c0;  1 drivers
S_0x20f87c0 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0x20f7a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x20fce70 .functor XOR 1, L_0x20fd370, L_0x20fd4a0, C4<0>, C4<0>;
L_0x20fcee0 .functor XOR 1, L_0x20fce70, L_0x20fca70, C4<0>, C4<0>;
L_0x20fcfe0 .functor AND 1, L_0x20fd370, L_0x20fd4a0, C4<1>, C4<1>;
L_0x20fd050 .functor AND 1, L_0x20fd370, L_0x20fca70, C4<1>, C4<1>;
L_0x20fd0f0 .functor OR 1, L_0x20fcfe0, L_0x20fd050, C4<0>, C4<0>;
L_0x20fd1b0 .functor AND 1, L_0x20fd4a0, L_0x20fca70, C4<1>, C4<1>;
L_0x20fd260 .functor OR 1, L_0x20fd0f0, L_0x20fd1b0, C4<0>, C4<0>;
v0x20f8a20_0 .net *"_ivl_0", 0 0, L_0x20fce70;  1 drivers
v0x20f8b00_0 .net *"_ivl_10", 0 0, L_0x20fd1b0;  1 drivers
v0x20f8be0_0 .net *"_ivl_4", 0 0, L_0x20fcfe0;  1 drivers
v0x20f8cd0_0 .net *"_ivl_6", 0 0, L_0x20fd050;  1 drivers
v0x20f8db0_0 .net *"_ivl_8", 0 0, L_0x20fd0f0;  1 drivers
v0x20f8ee0_0 .net "a", 0 0, L_0x20fd370;  1 drivers
v0x20f8fa0_0 .net "b", 0 0, L_0x20fd4a0;  1 drivers
v0x20f9060_0 .net "cin", 0 0, L_0x20fca70;  alias, 1 drivers
v0x20f9100_0 .net "cout", 0 0, L_0x20fd260;  alias, 1 drivers
v0x20f9230_0 .net "sum", 0 0, L_0x20fcee0;  1 drivers
S_0x20f93c0 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0x20f7a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x20fd600 .functor XOR 1, L_0x20fdb50, L_0x20fdc80, C4<0>, C4<0>;
L_0x20fd670 .functor XOR 1, L_0x20fd600, L_0x20fd260, C4<0>, C4<0>;
L_0x20fd770 .functor AND 1, L_0x20fdb50, L_0x20fdc80, C4<1>, C4<1>;
L_0x20fd7e0 .functor AND 1, L_0x20fdb50, L_0x20fd260, C4<1>, C4<1>;
L_0x20fd880 .functor OR 1, L_0x20fd770, L_0x20fd7e0, C4<0>, C4<0>;
L_0x20fd990 .functor AND 1, L_0x20fdc80, L_0x20fd260, C4<1>, C4<1>;
L_0x20fda40 .functor OR 1, L_0x20fd880, L_0x20fd990, C4<0>, C4<0>;
v0x20f9630_0 .net *"_ivl_0", 0 0, L_0x20fd600;  1 drivers
v0x20f9710_0 .net *"_ivl_10", 0 0, L_0x20fd990;  1 drivers
v0x20f97f0_0 .net *"_ivl_4", 0 0, L_0x20fd770;  1 drivers
v0x20f98e0_0 .net *"_ivl_6", 0 0, L_0x20fd7e0;  1 drivers
v0x20f99c0_0 .net *"_ivl_8", 0 0, L_0x20fd880;  1 drivers
v0x20f9af0_0 .net "a", 0 0, L_0x20fdb50;  1 drivers
v0x20f9bb0_0 .net "b", 0 0, L_0x20fdc80;  1 drivers
v0x20f9c70_0 .net "cin", 0 0, L_0x20fd260;  alias, 1 drivers
v0x20f9d10_0 .net "cout", 0 0, L_0x20fda40;  alias, 1 drivers
v0x20f9e40_0 .net "sum", 0 0, L_0x20fd670;  1 drivers
S_0x20f9fd0 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0x20f7a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x20fddf0 .functor XOR 1, L_0x20fe340, L_0x20fe470, C4<0>, C4<0>;
L_0x20fde60 .functor XOR 1, L_0x20fddf0, L_0x20fda40, C4<0>, C4<0>;
L_0x20fdf60 .functor AND 1, L_0x20fe340, L_0x20fe470, C4<1>, C4<1>;
L_0x20fdfd0 .functor AND 1, L_0x20fe340, L_0x20fda40, C4<1>, C4<1>;
L_0x20fe070 .functor OR 1, L_0x20fdf60, L_0x20fdfd0, C4<0>, C4<0>;
L_0x20fe180 .functor AND 1, L_0x20fe470, L_0x20fda40, C4<1>, C4<1>;
L_0x20fe230 .functor OR 1, L_0x20fe070, L_0x20fe180, C4<0>, C4<0>;
v0x20fa210_0 .net *"_ivl_0", 0 0, L_0x20fddf0;  1 drivers
v0x20fa310_0 .net *"_ivl_10", 0 0, L_0x20fe180;  1 drivers
v0x20fa3f0_0 .net *"_ivl_4", 0 0, L_0x20fdf60;  1 drivers
v0x20fa4e0_0 .net *"_ivl_6", 0 0, L_0x20fdfd0;  1 drivers
v0x20fa5c0_0 .net *"_ivl_8", 0 0, L_0x20fe070;  1 drivers
v0x20fa6f0_0 .net "a", 0 0, L_0x20fe340;  1 drivers
v0x20fa7b0_0 .net "b", 0 0, L_0x20fe470;  1 drivers
v0x20fa870_0 .net "cin", 0 0, L_0x20fda40;  alias, 1 drivers
v0x20fa910_0 .net "cout", 0 0, L_0x20fe230;  1 drivers
v0x20faa40_0 .net "sum", 0 0, L_0x20fde60;  1 drivers
S_0x20fb220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x20b2160;
 .timescale -12 -12;
E_0x20c59f0 .event anyedge, v0x20fbb10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20fbb10_0;
    %nor/r;
    %assign/vec4 v0x20fbb10_0, 0;
    %wait E_0x20c59f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20f7570;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20c5540;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x20f7930_0, 0;
    %assign/vec4 v0x20f7870_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x20b2160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fb9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fbb10_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x20b2160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x20fb9b0_0;
    %inv;
    %store/vec4 v0x20fb9b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x20b2160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20f7790_0, v0x20fbe60_0, v0x20fbf20_0, v0x20fbfe0_0, v0x20fbd20_0, v0x20fbc60_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x20b2160;
T_5 ;
    %load/vec4 v0x20fba50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x20fba50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20fba50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x20fba50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20fba50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20fba50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20fba50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x20b2160;
T_6 ;
    %wait E_0x20c5540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20fba50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fba50_0, 4, 32;
    %load/vec4 v0x20fbdc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x20fba50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fba50_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20fba50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fba50_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x20fbd20_0;
    %load/vec4 v0x20fbd20_0;
    %load/vec4 v0x20fbc60_0;
    %xor;
    %load/vec4 v0x20fbd20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x20fba50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fba50_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x20fba50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fba50_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/m2014_q4j/iter0/response1/top_module.sv";
