# Reading pref.tcl
# do ASIP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/QuartusProjects/Proyecto2Arqui1 {C:/QuartusProjects/Proyecto2Arqui1/pipeContUnitDtoE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:55 on May 06,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/QuartusProjects/Proyecto2Arqui1" C:/QuartusProjects/Proyecto2Arqui1/pipeContUnitDtoE.sv 
# -- Compiling module pipeContUnitDtoE
# 
# Top level modules:
# 	pipeContUnitDtoE
# End time: 14:58:55 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/QuartusProjects/Proyecto2Arqui1 {C:/QuartusProjects/Proyecto2Arqui1/pipeContUnitDtoE_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:57 on May 06,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/QuartusProjects/Proyecto2Arqui1" C:/QuartusProjects/Proyecto2Arqui1/pipeContUnitDtoE_tb.sv 
# -- Compiling module pipeContUnitDtoE_tb
# ** Warning: C:/QuartusProjects/Proyecto2Arqui1/pipeContUnitDtoE_tb.sv(39): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	pipeContUnitDtoE_tb
# End time: 14:58:57 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  pipeContUnitDtoE_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" pipeContUnitDtoE_tb 
# Start time: 14:58:57 on May 06,2021
# Loading sv_std.std
# Loading work.pipeContUnitDtoE_tb
# Loading work.pipeContUnitDtoE
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 15:03:54 on May 06,2021, Elapsed time: 0:04:57
# Errors: 0, Warnings: 0
