[{"DBLP title": "Image Recognition Accelerator Design Using In-Memory Processing.", "DBLP authors": ["Yeseong Kim", "Mohsen Imani", "Tajana Simunic Rosing"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2018.2889402", "OA papers": [{"PaperId": "https://openalex.org/W2906038283", "PaperTitle": "Image Recognition Accelerator Design Using In-Memory Processing", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Yeseong Kim", "Mohsen Imani", "Tajana Rosing"]}]}, {"DBLP title": "A Novel STT-RAM-Based Hybrid Cache for Intermittently Powered Processors in IoT Devices.", "DBLP authors": ["Mimi Xie", "Chen Pan", "Youtao Zhang", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2018.2890257", "OA papers": [{"PaperId": "https://openalex.org/W2908247298", "PaperTitle": "A Novel STT-RAM-Based Hybrid Cache for Intermittently Powered Processors in IoT Devices", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 4.0, "Tsinghua University": 1.0, "City University of Hong Kong": 1.0}, "Authors": ["Mimi Xie", "Chen Pan", "Youtao Zhang", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"]}]}, {"DBLP title": "Performance Assessment of Emerging Memories Through FPGA Emulation.", "DBLP authors": ["Abhishek Kumar Jain", "G. Scott Lloyd", "Maya B. Gokhale"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2018.2877291", "OA papers": [{"PaperId": "https://openalex.org/W2899703007", "PaperTitle": "Performance Assessment of Emerging Memories Through FPGA Emulation", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Lawrence Livermore National Laboratory": 3.0}, "Authors": ["Abhishek Jain", "Scott Lloyd", "Maya Gokhale"]}]}, {"DBLP title": "CONCEPT: A Column-Oriented Memory Controller for Efficient Memory and PIM Operations in RRAM.", "DBLP authors": ["Nishil Talati", "Heonjae Ha", "Ben Perach", "Ronny Ronen", "Shahar Kvatinsky"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2018.2890033", "OA papers": [{"PaperId": "https://openalex.org/W2907065758", "PaperTitle": "CONCEPT: A <u>Co</u>lum<u>n</u>-Oriented Memory <u>C</u>ontroller for <u>E</u>fficient Memory and <u>P</u>IM Opera<u>t</u>ions in RRAM", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.5, "University of Michigan\u2013Ann Arbor": 0.5, "Stanford University": 1.0}, "Authors": ["Nishil Talati", "Heonjae Ha", "Ben Perach", "Ronny Ronen", "Shahar Kvatinsky"]}]}, {"DBLP title": "Reshaping Future Computing Systems With Emerging Nonvolatile Memory Technologies.", "DBLP authors": ["Yiran Chen"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2018.2885588", "OA papers": [{"PaperId": "https://openalex.org/W2919264401", "PaperTitle": "Reshaping Future Computing Systems With Emerging Nonvolatile Memory Technologies", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Duke University": 1.0}, "Authors": ["Yi Chen"]}]}, {"DBLP title": "Memristive Accelerators for Dense and Sparse Linear Algebra: From Machine Learning to High-Performance Scientific Computing.", "DBLP authors": ["Engin Ipek"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2018.2885498", "OA papers": [{"PaperId": "https://openalex.org/W2917459236", "PaperTitle": "Memristive Accelerators for Dense and Sparse Linear Algebra: From Machine Learning to High-Performance Scientific Computing", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Rochester": 1.0}, "Authors": ["Engin Ipek"]}]}, {"DBLP title": "On the Spectre and Meltdown Processor Security Vulnerabilities.", "DBLP authors": ["Mark D. Hill", "Jon Masters", "Parthasarathy Ranganathan", "Paul Turner", "John L. Hennessy"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2897677", "OA papers": [{"PaperId": "https://openalex.org/W2914399017", "PaperTitle": "On the Spectre and Meltdown Processor Security Vulnerabilities", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "Red Hat (United States)": 1.0, "Google (United States)": 2.0, "Alphabet (United States)": 0.5, "Stanford University": 0.5}, "Authors": ["Mark D. Hill", "Jon Masters", "Parthasarathy Ranganathan", "Paul Turner", "John L. Hennessy"]}]}, {"DBLP title": "The Hardware Security Behind Azure Sphere.", "DBLP authors": ["Doug Stiles"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2898633", "OA papers": [{"PaperId": "https://openalex.org/W2913409370", "PaperTitle": "The Hardware Security Behind Azure Sphere", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Microsoft (United States)": 1.0}, "Authors": ["Doug Stiles"]}]}, {"DBLP title": "Cascade Lake: Next Generation Intel Xeon Scalable Processor.", "DBLP authors": ["Mohamed Arafa", "Bahaa Fahim", "Sailesh Kottapalli", "Akhilesh Kumar", "Lily Pao Looi", "Sreenivas Mandava", "Andy Rudoff", "Ian M. Steiner", "Bob Valentine", "Geetha Vedaraman", "Sujal Vora"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2899330", "OA papers": [{"PaperId": "https://openalex.org/W2912281309", "PaperTitle": "Cascade Lake: Next Generation Intel Xeon Scalable Processor", "Year": 2019, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"INTEL Corporation#TAB#": 11.0}, "Authors": ["Mohamed Arafa", "Bahaa Fahim", "Sailesh Kottapalli", "Akhilesh Kumar", "Lily Pao Looi", "Sreenivas Mandava", "Andy Rudoff", "Ian M. Steiner", "Bob Valentine", "Geetha Vedaraman", "Sujal Vora"]}]}, {"DBLP title": "Samsung M3 Processor.", "DBLP authors": ["Jeff Rupley", "Brad Burgess", "Brian Grayson", "Gerald D. Zuraski"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2897556", "OA papers": [{"PaperId": "https://openalex.org/W2912046679", "PaperTitle": "Samsung M3 Processor", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Samsung (United States)": 4.0}, "Authors": ["Jeff Rupley", "Brad Burgess", "Brian Grayson", "Gerald Zuraski Zuraski"]}]}, {"DBLP title": "Will Carbon Nanotube Memory Replace DRAM?", "DBLP authors": ["Bill Gervasi"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2897560", "OA papers": [{"PaperId": "https://openalex.org/W2911664490", "PaperTitle": "Will Carbon Nanotube Memory Replace DRAM?", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nantero, Inc.": 1.0}, "Authors": ["Bill Gervasi"]}]}, {"DBLP title": "BROOM: An Open-Source Out-of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS.", "DBLP authors": ["Christopher Celio", "Pi-Feng Chiu", "Krste Asanovic", "Borivoje Nikolic", "David A. Patterson"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2897782", "OA papers": [{"PaperId": "https://openalex.org/W2914985521", "PaperTitle": "BROOM: An Open-Source Out-of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Berkeley": 5.0}, "Authors": ["Christopher Celio", "Pi-Feng Chiu", "Krste Asanovic", "Borivoje Nikolic", "David A. Patterson"]}]}, {"DBLP title": "Top Picks in Computer Architecture from Conferences in 2018.", "DBLP authors": ["Sandhya Dwarkadas"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2911751", "OA papers": [{"PaperId": "https://openalex.org/W2943942229", "PaperTitle": "Top Picks in Computer Architecture from Conferences in 2018", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Rochester": 1.0}, "Authors": ["Sandhya Dwarkadas"]}]}, {"DBLP title": "Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks.", "DBLP authors": ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das", "Ravi R. Iyer"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2908101", "OA papers": [{"PaperId": "https://openalex.org/W2927467875", "PaperTitle": "<i>Neural Cache</i>: Bit-Serial In-Cache Acceleration of Deep Neural Networks", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Michigan\u2013Ann Arbor": 7.0, "Intel (United Kingdom)": 1.0}, "Authors": ["Charles A. Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Karthi Subramaniyan", "Dennis Sylvester", "David Blaauw", "Reetuparna Das", "Ravi Iyer"]}]}, {"DBLP title": "Inside Project Brainwave's Cloud-Scale, Real-Time AI Processor.", "DBLP authors": ["Jeremy Fowers", "Kalin Ovtcharov", "Michael K. Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2910506", "OA papers": [{"PaperId": "https://openalex.org/W2944468162", "PaperTitle": "Inside Project Brainwave's Cloud-Scale, Real-Time AI Processor", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Microsoft Research (United Kingdom)": 20.0}, "Authors": ["Jeremy Fowers", "Kalin Ovtcharov", "Michael K. Papamichael", "Todd Massengill", "Ming Li", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen F. Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric T. Chung", "Doug Burger"]}]}, {"DBLP title": "Darwin: A Genomics Coprocessor.", "DBLP authors": ["Yatish Turakhia", "Gill Bejerano", "William J. Dally"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2910009", "OA papers": [{"PaperId": "https://openalex.org/W2943994630", "PaperTitle": "Darwin: A Genomics Coprocessor", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Stanford University": 2.5, "Nvidia (United Kingdom)": 0.5}, "Authors": ["Yatish Turakhia", "Gill Bejerano", "William J. Dally"]}]}, {"DBLP title": "A Hardware Accelerator for Tracing Garbage Collection.", "DBLP authors": ["Martin Maas", "Krste Asanovic", "John Kubiatowicz"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2910509", "OA papers": [{"PaperId": "https://openalex.org/W2940863855", "PaperTitle": "A Hardware Accelerator for Tracing Garbage Collection", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Google (United States)": 1.0, "University of California, Berkeley": 2.0}, "Authors": ["Martin Maas", "Krste Asanovic", "John Kubiatowicz"]}]}, {"DBLP title": "Composable Building Blocks to Open Up Processor Design.", "DBLP authors": ["Sizhuo Zhang", "Andrew Wright", "Thomas Bourgeat"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2910012", "OA papers": [{"PaperId": "https://openalex.org/W4252493422", "PaperTitle": "Composable Building Blocks to Open Up Processor Design", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Sizhuo Zhang", "Andrew J. Wright", "Thomas Bourgeat"]}]}, {"DBLP title": "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud.", "DBLP authors": ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Howard Katz", "Jonathan Bachrach", "Krste Asanovic"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2910175", "OA papers": [{"PaperId": "https://openalex.org/W2944282916", "PaperTitle": "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Berkeley": 16.0}, "Authors": ["Sagar Karandikar", "Howard Mao", "Dong Gyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy H. Katz", "Jonathan Bachrach", "Krste Asanovic"]}]}, {"DBLP title": "Breaking Virtual Memory Protection and the SGX Ecosystem with Foreshadow.", "DBLP authors": ["Jo Van Bulck", "Marina Minkin", "Ofir Weisse", "Daniel Genkin", "Baris Kasikci", "Frank Piessens", "Mark Silberstein", "Thomas F. Wenisch", "Yuval Yarom", "Raoul Strackx"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2910104", "OA papers": [{"PaperId": "https://openalex.org/W2943860641", "PaperTitle": "Breaking Virtual Memory Protection and the SGX Ecosystem with Foreshadow", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"KU Leuven": 3.0, "University of Michigan\u2013Ann Arbor": 5.0, "Technion \u2013 Israel Institute of Technology": 1.0, "Commonwealth Scientific and Industrial Research Organisation": 0.3333333333333333, "Data61": 0.3333333333333333, "University of Adelaide": 0.3333333333333333}, "Authors": ["Jo Van Bulck", "Marina Minkin", "Ofir Weisse", "Daniel Genkin", "Baris Kasikci", "Frank Piessens", "Mark Silberstein", "Thomas F. Wenisch", "Yuval Yarom", "Raoul Strackx"]}]}, {"DBLP title": "Context-Sensitive Decoding: On-Demand Microcode Customization for Security and Energy Management.", "DBLP authors": ["Mohammadkazem Taram", "Ashish Venkat", "Dean M. Tullsen"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2910507", "OA papers": [{"PaperId": "https://openalex.org/W2944254022", "PaperTitle": "Context-Sensitive Decoding: On-Demand Microcode Customization for Security and Energy Management", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California": 2.0, "University of Virginia": 1.0}, "Authors": ["Mohammadkazem Taram", "Ashish Venkat", "Dean M. Tullsen"]}]}, {"DBLP title": "Security Verification via Automatic Hardware-Aware Exploit Synthesis: The CheckMate Approach.", "DBLP authors": ["Caroline Trippel", "Daniel Lustig", "Margaret Martonosi"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2910010", "OA papers": [{"PaperId": "https://openalex.org/W2944138723", "PaperTitle": "Security Verification via Automatic Hardware-Aware Exploit Synthesis: The CheckMate Approach", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Princeton University": 2.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Caroline Trippel", "Daniel C. Lustig", "Margaret Martonosi"]}]}, {"DBLP title": "Language Support for Memory Persistency.", "DBLP authors": ["Aasheesh Kolli", "Vaibhav Gogte", "Ali G. Saidi", "Stephan Diestelhorst", "William Wang", "Peter M. Chen", "Satish Narayanasamy", "Thomas F. Wenisch"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2910821", "OA papers": [{"PaperId": "https://openalex.org/W2937339557", "PaperTitle": "Language Support for Memory Persistency", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pennsylvania State University": 1.0, "University of Michigan\u2013Ann Arbor": 4.0, "Amazon (United States)": 1.0, "American Rock Mechanics Association": 2.0}, "Authors": ["Aasheesh Kolli", "Vaibhav Gogte", "Ali G. Saidi", "Stephan Diestelhorst", "William Yang Wang", "Peter Chen", "Satish Narayanasamy", "Thomas F. Wenisch"]}]}, {"DBLP title": "Nonblocking DRAM Refresh.", "DBLP authors": ["Kate Nguyen", "Kehan Lyu", "Xianze Meng", "Vilas Sridharan", "Xun Jian"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2907486", "OA papers": [{"PaperId": "https://openalex.org/W2924367614", "PaperTitle": "Nonblocking DRAM Refresh", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Virginia Tech": 2.0, "Duke University": 1.0, "University of California, San Diego": 1.0, "AMD, Inc": 1.0}, "Authors": ["Kate Nguyen", "Kehan Lyu", "Xianze Meng", "Vilas Sridharan", "Xun Jian"]}]}, {"DBLP title": "Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom.", "DBLP authors": ["Aniruddh Ramrakhyani", "Paul V. Gratz", "Tushar Krishna"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2910249", "OA papers": [{"PaperId": "https://openalex.org/W2944244151", "PaperTitle": "Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 2.0, "Texas A&M University": 1.0}, "Authors": ["Aniruddh Ramrakhyani", "Paul V. Gratz", "Tushar Krishna"]}]}, {"DBLP title": "Leveraging Cache Management Hardware for Practical Defense Against Cache Timing Channel Attacks.", "DBLP authors": ["Fan Yao", "Hongyu Fang", "Milos Doroslovacki", "Guru Venkataramani"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2920814", "OA papers": [{"PaperId": "https://openalex.org/W2948169647", "PaperTitle": "Leveraging Cache Management Hardware for Practical Defense Against Cache Timing Channel Attacks", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Central Florida": 1.0, "George Washington University": 3.0}, "Authors": ["Fan Yao", "Hongyu Fang", "Milos Doroslovacki", "Guru Venkataramani"]}]}, {"DBLP title": "Toward Postquantum Security for Embedded Cores.", "DBLP authors": ["Rafael Misoczki", "Sean Gulley", "Vinodh Gopal", "Martin G. Dixon", "Hrvoje Vrsalovic", "Wajdi K. Feghali"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2920203", "OA papers": [{"PaperId": "https://openalex.org/W2963882934", "PaperTitle": "Toward Postquantum Security for Embedded Cores", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United Kingdom)": 6.0}, "Authors": ["Rafael Misoczki", "Sean M. Gulley", "Vinodh Gopal", "Martin G. Dixon", "Hrvoje Vrsalovic", "Wajdi K. Feghali"]}]}, {"DBLP title": "Energy-Secure System Architectures (ESSA): A Workshop Report.", "DBLP authors": ["Pradip Bose", "Saibal Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2921508", "OA papers": [{"PaperId": "https://openalex.org/W2962848165", "PaperTitle": "Energy-Secure System Architectures (ESSA): A Workshop Report", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM (United States)": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Pradip Bose", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "FinalFilter: Asserting Security Properties of a Processor at Runtime.", "DBLP authors": ["Cynthia Sturton", "Matthew Hicks", "Samuel T. King", "Jonathan M. Smith"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2921509", "OA papers": [{"PaperId": "https://openalex.org/W2963578805", "PaperTitle": "FinalFilter: Asserting Security Properties of a Processor at Runtime", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of North Carolina at Chapel Hill": 1.0, "Virginia Tech": 1.0, "University of California, Davis": 1.0, "University of Pennsylvania and DARPA": 1.0}, "Authors": ["Cynthia Sturton", "Matthew R. Hicks", "Samuel T. King", "Jonathan D. Smith"]}]}, {"DBLP title": "RASSA: Resistive Prealignment Accelerator for Approximate DNA Long Read Mapping.", "DBLP authors": ["Roman Kaplan", "Leonid Yavits", "Ran Ginosar"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2018.2890253", "OA papers": [{"PaperId": "https://openalex.org/W2952956051", "PaperTitle": "RASSA: Resistive Prealignment Accelerator for Approximate DNA Long Read Mapping", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Roman Kaplan", "Leonid Yavits", "Ran Ginosar"]}]}, {"DBLP title": "The Queuing-First Approach for Tail Management of Interactive Services.", "DBLP authors": ["Amirhossein Mirhosseini", "Thomas F. Wenisch"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2897671", "OA papers": [{"PaperId": "https://openalex.org/W2963240626", "PaperTitle": "The Queuing-First Approach for Tail Management of Interactive Services", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Amirhossein Mirhosseini", "Thomas F. Wenisch"]}]}, {"DBLP title": "A Hardware-Software Blueprint for Flexible Deep Learning Specialization.", "DBLP authors": ["Thierry Moreau", "Tianqi Chen", "Luis Vega", "Jared Roesch", "Eddie Q. Yan", "Lianmin Zheng", "Josh Fromm", "Ziheng Jiang", "Luis Ceze", "Carlos Guestrin", "Arvind Krishnamurthy"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2928962", "OA papers": [{"PaperId": "https://openalex.org/W2963114857", "PaperTitle": "A Hardware\u2013Software Blueprint for Flexible Deep Learning Specialization", "Year": 2019, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"University of Washington": 10.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Thierry Moreau", "Tianqi Chen", "Luis Vega", "Jared Roesch", "Eddie Yan", "Lianmin Zheng", "Josh Fromm", "Ziheng Jiang", "Luis Ceze", "Carlos Guestrin", "Arvind Krishnamurthy"]}]}, {"DBLP title": "Argus: An End-to-End Framework for Accelerating CNNs on FPGAs.", "DBLP authors": ["Yongming Shen", "Tianchu Ji", "Michael Ferdman", "Peter A. Milder"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2930607", "OA papers": [{"PaperId": "https://openalex.org/W2960235107", "PaperTitle": "Argus: An End-to-End Framework for Accelerating CNNs on FPGAs", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Stony Brook University": 4.0}, "Authors": ["Yongming Shen", "Tianchu Ji", "Michael Ferdman", "Peter Milder"]}]}, {"DBLP title": "Accelerating Image-Sensor-Based Deep Learning Applications.", "DBLP authors": ["Mostafa Mahmoud", "Dylan Malone Stuart", "Zissis Poulos", "Alberto Delmas Lascorz", "Patrick Judd", "Sayeh Sharify", "Milos Nikolic", "Kevin Siu", "Isak Edo Vivancos", "Jorge Albericio", "Andreas Moshovos"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2930596", "OA papers": [{"PaperId": "https://openalex.org/W2965879439", "PaperTitle": "Accelerating Image-Sensor-Based Deep Learning Applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Toronto": 9.0, "Nvidia (United Kingdom)": 1.0, "Cerebras": 1.0}, "Authors": ["Mostafa Mahmoud", "Dylan Malone Stuart", "Zissis Poulos", "Alberto Delmas Lascorz", "Patrick Judd", "Sayeh Sharify", "Milos Nikolic", "Kevin Siu", "Isak Edo Vivancos", "Jorge Albericio", "Andreas Moshovos"]}]}, {"DBLP title": "CGPA: Coarse-Grained Pruning of Activations for Energy-Efficient RNN Inference.", "DBLP authors": ["Marc Riera", "Jos\u00e9-Mar\u00eda Arnau", "Antonio Gonz\u00e1lez"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2929742", "OA papers": [{"PaperId": "https://openalex.org/W2963316143", "PaperTitle": "CGPA: Coarse-Grained Pruning of Activations for Energy-Efficient RNN Inference", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Marc Riera", "Jose-Maria Arnau", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "ERIDANUS: Efficiently Running Inference of DNNs Using Systolic Arrays.", "DBLP authors": ["Bahar Asgari", "Ramyad Hadidi", "Hyesoon Kim", "Sudhakar Yalamanchili"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2930057", "OA papers": [{"PaperId": "https://openalex.org/W2962780877", "PaperTitle": "ERIDANUS: Efficiently Running Inference of DNNs Using Systolic Arrays", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Bahar Asgari", "Ramyad Hadidi", "Hyesoon Kim", "Sudhakar Yalamanchili"]}]}, {"DBLP title": "Analog Neural Networks With Deep-Submicrometer Nonlinear Synapses.", "DBLP authors": ["Ahmet Caner Yuzuguler", "Firat Celik", "Mario Drumond", "Babak Falsafi", "Pascal Frossard"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2931182", "OA papers": [{"PaperId": "https://openalex.org/W2963403878", "PaperTitle": "Analog Neural Networks With Deep-Submicrometer Nonlinear Synapses", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 5.0}, "Authors": ["Ahmet Caner Yuzuguler", "Firat Celik", "Mario Drumond", "Babak Falsafi", "Pascal Frossard"]}]}, {"DBLP title": "An Energy-Efficient Programmable Mixed-Signal Accelerator for Machine Learning Algorithms.", "DBLP authors": ["Mingu Kang", "Prakalp Srivastava", "Vikram S. Adve", "Nam Sung Kim", "Naresh R. Shanbhag"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2929502", "OA papers": [{"PaperId": "https://openalex.org/W2963711644", "PaperTitle": "An Energy-Efficient Programmable Mixed-Signal Accelerator for Machine Learning Algorithms", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM (United States)": 1.0, "University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Mingu Kang", "Prakalp Srivastava", "Vikram Adve", "Nam Kim", "Naresh R. Shanbhag"]}]}, {"DBLP title": "SSDStreamer: Specializing I/O Stack for Large-Scale Machine Learning.", "DBLP authors": ["Jonghyun Bae", "Hakbeom Jang", "Jeonghun Gong", "Wenjing Jin", "Shine Kim", "Jaeyoung Jang", "Tae Jun Ham", "Jinkyu Jeong", "Jae W. Lee"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2930497", "OA papers": [{"PaperId": "https://openalex.org/W2963983169", "PaperTitle": "SSDStreamer: Specializing I/O Stack for Large-Scale Machine Learning", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 6.0, "Sungkyunkwan University": 3.0}, "Authors": ["Jonghyun Bae", "Hakbeom Jang", "Jeonghun Gong", "Wenjing Jin", "Shine Young Kim", "Jaeyoung Jang", "Tae Jun Ham", "Jinkyu Jeong", "Jae Sung Lee"]}]}, {"DBLP title": "A Disaggregated Memory System for Deep Learning.", "DBLP authors": ["Youngeun Kwon", "Minsoo Rhu"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2929165", "OA papers": [{"PaperId": "https://openalex.org/W2962958870", "PaperTitle": "A Disaggregated Memory System for Deep Learning", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Youngeun Kwon", "Minsoo Rhu"]}]}, {"DBLP title": "Optimizing Multi-GPU Parallelization Strategies for Deep Learning Training.", "DBLP authors": ["Saptadeep Pal", "Eiman Ebrahimi", "Arslan Zulfiqar", "Yaosheng Fu", "Victor Zhang", "Szymon Migacz", "David W. Nellans", "Puneet Gupta"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2935967", "OA papers": [{"PaperId": "https://openalex.org/W2969766737", "PaperTitle": "Optimizing Multi-GPU Parallelization Strategies for Deep Learning Training", "Year": 2019, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of California System": 2.0, "Nvidia (United Kingdom)": 6.0}, "Authors": ["Saptadeep Pal", "Eiman Ebrahimi", "Arslan Zulfiqar", "Yaosheng Fu", "Victor Wei Zhang", "Szymon Migacz", "David Nellans", "Puneet Gupta"]}]}, {"DBLP title": "DeepTools: Compiler and Execution Runtime Extensions for RaPiD AI Accelerator.", "DBLP authors": ["Swagath Venkataramani", "Jungwook Choi", "Vijayalakshmi Srinivasan", "Wei Wang", "Jintao Zhang", "Marcel Schaal", "Mauricio J. Serrano", "Kazuaki Ishizaki", "Hiroshi Inoue", "Eri Ogawa", "Moriyoshi Ohara", "Leland Chang", "Kailash Gopalakrishnan"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2931584", "OA papers": [{"PaperId": "https://openalex.org/W2981680926", "PaperTitle": "DeepTools: Compiler and Execution Runtime Extensions for RaPiD AI Accelerator", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"IBM Research Labs": 13.0}, "Authors": ["Swagath Venkataramani", "Jungwook Choi", "Vijayalakshmi Srinivasan", "Wei Wang", "Jintao Zhang", "Marcel Schaal", "Mauricio J. Serrano", "Kazuaki Ishizaki", "Hiroshi Inoue", "Eri Ogawa", "Moriyoshi Ohara", "Leland Chang", "Kailash Gopalakrishnan"]}]}, {"DBLP title": "Reflections and Research Advice Upon Receiving the 2019 Eckert-Mauchly Award.", "DBLP authors": ["Mark D. Hill"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2931345", "OA papers": [{"PaperId": "https://openalex.org/W2973411697", "PaperTitle": "Reflections and Research Advice Upon Receiving the 2019 Eckert-Mauchly Award", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Mark D. Hill"]}]}, {"DBLP title": "Back-End-of-Line Compatible Transistors for Monolithic 3-D Integration.", "DBLP authors": ["Suman Datta", "Sourav Dutta", "Benjamin Grisafe", "Jeff Smith", "Srivatsa Srinivasa", "Huacheng Ye"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2942978", "OA papers": [{"PaperId": "https://openalex.org/W2985830373", "PaperTitle": "Back-End-of-Line Compatible Transistors for Monolithic 3-D Integration", "Year": 2019, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"University of Notre Dame": 5.0, "Pennsylvania State University": 1.0}, "Authors": ["Suman Datta", "Sourav Dutta", "Benjamin Grisafe", "Jeff Smith", "Srivatsa Srinivasa", "Huacheng Ye"]}]}, {"DBLP title": "Monolithic 3-D Integration.", "DBLP authors": ["Mindy D. Bishop", "H.-S. Philip Wong", "Subhasish Mitra", "Max M. Shulaker"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2942982", "OA papers": [{"PaperId": "https://openalex.org/W2984216160", "PaperTitle": "Monolithic 3-D Integration", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "Stanford University": 2.0}, "Authors": ["Mindy D. Bishop", "H.-S. Philip Wong", "Subhasish Mitra", "Max M. Shulaker"]}]}, {"DBLP title": "Recent Advances in Compute-in-Memory Support for SRAM Using Monolithic 3-D Integration.", "DBLP authors": ["Zhixiao Zhang", "Xin Si", "Srivatsa Srinivasa", "Akshay Krishna Ramanathan", "Meng-Fan Chang"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2946489", "OA papers": [{"PaperId": "https://openalex.org/W2989553839", "PaperTitle": "Recent Advances in Compute-in-Memory Support for SRAM Using Monolithic 3-D Integration", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 2.5, "Fuzhou University": 0.5, "Pennsylvania State University": 2.0}, "Authors": ["Zhixiao Zhang", "Xin Si", "Srivatsa Srinivasa", "Akshay Krishna Ramanathan", "Meng-Fan Chang"]}]}, {"DBLP title": "A Logic-on-Memory Processor-System Design With Monolithic 3-D Technology.", "DBLP authors": ["Sai Pentapati", "Lingjun Zhu", "Lennart Bamberg", "Da Eun Shim", "Alberto Garc\u00eda Ortiz", "Sung Kyu Lim"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2944330", "OA papers": [{"PaperId": "https://openalex.org/W2975233968", "PaperTitle": "A Logic-on-Memory Processor-System Design With Monolithic 3-D Technology", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 4.0, "University of Bremen": 2.0}, "Authors": ["Sai Pentapati", "Lingjun Zhu", "Lennart Bamberg", "Da Eun Shim", "Alberto Garcia-Ortiz", "Sung Kyu Lim"]}]}, {"DBLP title": "Network-on-Chip Design Guidelines for Monolithic 3-D Integration.", "DBLP authors": ["Itir Akgun", "Dylan C. Stow", "Yuan Xie"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2937726", "OA papers": [{"PaperId": "https://openalex.org/W2971029583", "PaperTitle": "Network-on-Chip Design Guidelines for Monolithic 3-D Integration", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Itir Akgun", "Dylan Stow", "Yuan Xie"]}]}, {"DBLP title": "Monolithically Integrated RRAM- and CMOS-Based In-Memory Computing Optimizations for Efficient Deep Learning.", "DBLP authors": ["Shihui Yin", "Jae-sun Seo", "Yulhwa Kim", "Xu Han", "Hugh J. Barnaby", "Shimeng Yu", "Yandong Luo", "Wangxin He", "Xiaoyu Sun", "Jae-Joon Kim"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2943047", "OA papers": [{"PaperId": "https://openalex.org/W2983750276", "PaperTitle": "Monolithically Integrated RRAM- and CMOS-Based In-Memory Computing Optimizations for Efficient Deep Learning", "Year": 2019, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Arizona State University": 5.0, "Pohang University of Science and Technology": 2.0, "Georgia Institute of Technology": 3.0}, "Authors": ["Shihui Yin", "Jae-sun Seo", "Yulhwa Kim", "Xu Han", "Hugh J. Barnaby", "Shimeng Yu", "Yandong Luo", "Wangxin He", "Xiaoyu Sun", "Jae-Joon Kim"]}]}, {"DBLP title": "MEMTI: Optimizing On-Chip Nonvolatile Storage for Visual Multitask Inference at the Edge.", "DBLP authors": ["Marco Donato", "Lillian Pentecost", "David Brooks", "Gu-Yeon Wei"], "year": 2019, "doi": "https://doi.org/10.1109/MM.2019.2944782", "OA papers": [{"PaperId": "https://openalex.org/W2977250065", "PaperTitle": "MEMTI: Optimizing On-Chip Nonvolatile Storage for Visual Multitask Inference at the Edge", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Harvard University Press": 4.0}, "Authors": ["Marco Donato", "Lillian Pentecost", "David J. Brooks", "Gu-Yeon Wei"]}]}]