
---------- Begin Simulation Statistics ----------
final_tick                                 1876698800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172354                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   315201                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.81                       # Real time elapsed on the host
host_tick_rate                               72699955                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4449175                       # Number of instructions simulated
sim_ops                                       8136696                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001877                       # Number of seconds simulated
sim_ticks                                  1876698800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               885309                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36440                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            918992                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             482153                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          885309                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           403156                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1021591                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50161                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        18907                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5008866                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3517952                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             36549                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     825740                       # Number of branches committed
system.cpu.commit.bw_lim_events               1300357                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             748                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1156094                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4449175                       # Number of instructions committed
system.cpu.commit.committedOps                8136696                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4212047                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.931768                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.679682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1403631     33.32%     33.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       584041     13.87%     47.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       420827      9.99%     57.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       503191     11.95%     69.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1300357     30.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4212047                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     223443                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                45994                       # Number of function calls committed.
system.cpu.commit.int_insts                   7954445                       # Number of committed integer instructions.
system.cpu.commit.loads                       1031781                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        36917      0.45%      0.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6324805     77.73%     78.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           27783      0.34%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37764      0.46%     78.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           9040      0.11%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.01%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.08%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           35867      0.44%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           36792      0.45%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          61868      0.76%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1229      0.02%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          996109     12.24%     93.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         509165      6.26%     99.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        35672      0.44%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        16207      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8136696                       # Class of committed instruction
system.cpu.commit.refs                        1557153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4449175                       # Number of Instructions Simulated
system.cpu.committedOps                       8136696                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.054521                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.054521                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8150                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33937                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48822                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4270                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1104612                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9602428                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   753100                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2523677                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36649                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                107910                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1143353                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1942                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      551565                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           151                       # TLB misses on write requests
system.cpu.fetch.Branches                     1021591                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    666452                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3720705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5936                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5437802                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  154                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           818                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   73298                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.217742                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             767616                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             532314                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.159014                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4525948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.190672                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.891595                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1756462     38.81%     38.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   248370      5.49%     44.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   127100      2.81%     47.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   163768      3.62%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2230248     49.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4525948                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    378147                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   200401                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    459352400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    459352400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    459352000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    459352000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    459352000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    459352000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     13913200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     13912400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1197600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1197600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1197200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1197200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     15155200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     15152000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     14502000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     15309200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    171548000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    171711600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    171504800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    171651200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3535262000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                42558                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   870117                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.881454                       # Inst execution rate
system.cpu.iew.exec_refs                      1695680                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     550597                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  749144                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1192174                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                946                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               584                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               573363                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9292750                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1145083                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55502                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8827308                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3299                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8730                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36649                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14854                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           608                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            65402                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          272                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       160391                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        47990                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            111                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        30571                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          11987                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11128951                       # num instructions consuming a value
system.cpu.iew.wb_count                       8798184                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.594202                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6612841                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.875246                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8807757                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13455439                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7270667                       # number of integer regfile writes
system.cpu.ipc                               0.948298                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.948298                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             44655      0.50%      0.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6890283     77.57%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                27805      0.31%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41759      0.47%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10708      0.12%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1266      0.01%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6978      0.08%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                39687      0.45%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                38700      0.44%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               62519      0.70%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2412      0.03%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1118850     12.60%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              537514      6.05%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           42049      0.47%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          17628      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8882813                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  241442                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              484260                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       237759                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             284841                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8596716                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           21831011                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8560425                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10164061                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9291615                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8882813                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1135                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1156043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             23700                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            387                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1710832                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4525948                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.962641                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.602167                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1417463     31.32%     31.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              472642     10.44%     41.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              668942     14.78%     56.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              795317     17.57%     74.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1171584     25.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4525948                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.893284                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      666585                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             35755                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7738                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1192174                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              573363                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3499195                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          4691748                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     63                       # Number of system calls
system.cpu.rename.BlockCycles                  901200                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10199653                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              187                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  57023                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   816626                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14509                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4102                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              24528914                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9502235                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11966756                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2557927                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  79169                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36649                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                193622                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1767080                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            415248                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14709193                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19924                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                888                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    238053                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            939                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     12204480                       # The number of ROB reads
system.cpu.rob.rob_writes                    18900656                       # The number of ROB writes
system.cpu.timesIdled                            1652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39006                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              442                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          707                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            707                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               97                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23443                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12265                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1360                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8299                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1519                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12265                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       969216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       969216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  969216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13784                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13784    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13784                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11586685                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29905615                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17855                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4307                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24305                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                990                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2288                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2288                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17855                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8692                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50456                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59148                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       190848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1286848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1477696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10740                       # Total snoops (count)
system.l2bus.snoopTraffic                       87104                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30882                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014604                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119963                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30431     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      451      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30882                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20593596                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19427354                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3579999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1876698800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       662760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           662760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       662760                       # number of overall hits
system.cpu.icache.overall_hits::total          662760                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3691                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3691                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3691                       # number of overall misses
system.cpu.icache.overall_misses::total          3691                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    180655200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180655200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    180655200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180655200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       666451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       666451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       666451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       666451                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005538                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005538                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005538                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005538                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48944.784611                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48944.784611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48944.784611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48944.784611                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          708                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          708                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          708                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          708                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2983                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2983                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2983                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2983                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145845200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145845200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145845200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145845200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004476                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004476                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004476                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004476                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48892.122025                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48892.122025                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48892.122025                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48892.122025                       # average overall mshr miss latency
system.cpu.icache.replacements                   2727                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       662760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          662760                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3691                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3691                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180655200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180655200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       666451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       666451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005538                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005538                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48944.784611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48944.784611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          708                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          708                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2983                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2983                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145845200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145845200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48892.122025                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48892.122025                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.519396                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              440569                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2727                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            161.558122                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.519396                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1335885                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1335885                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1568704                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1568704                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1568704                       # number of overall hits
system.cpu.dcache.overall_hits::total         1568704                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34456                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34456                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34456                       # number of overall misses
system.cpu.dcache.overall_misses::total         34456                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1677034000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1677034000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1677034000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1677034000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1603160                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1603160                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1603160                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1603160                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021493                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021493                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48671.755282                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48671.755282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48671.755282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48671.755282                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30590                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          122                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               750                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.786667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           61                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1778                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2947                       # number of writebacks
system.cpu.dcache.writebacks::total              2947                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21734                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21734                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21734                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12722                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12722                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12722                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17160                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    585008800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    585008800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    585008800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    254720059                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    839728859                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007936                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010704                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45984.027669                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45984.027669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45984.027669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57395.236368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48935.248193                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16136                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1044695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1044695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1559500400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1559500400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1076821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1076821                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029834                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029834                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48543.248459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48543.248459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21692                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21692                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10434                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    471196800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    471196800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45159.746981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45159.746981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       524009                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         524009                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    117533600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    117533600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       526339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       526339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50443.605150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50443.605150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113812000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113812000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49743.006993                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49743.006993                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4438                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4438                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    254720059                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    254720059                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57395.236368                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57395.236368                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           996.517411                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              661359                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16136                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.986552                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   767.400158                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   229.117254                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.749414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.223747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          812                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          747                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.207031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3223480                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3223480                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1013                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4992                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          917                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6922                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1013                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4992                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          917                       # number of overall hits
system.l2cache.overall_hits::total               6922                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1969                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7730                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3521                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13220                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1969                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7730                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3521                       # number of overall misses
system.l2cache.overall_misses::total            13220                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133730000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    527462800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244583903                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    905776703                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133730000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    527462800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244583903                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    905776703                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2982                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12722                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4438                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20142                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2982                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12722                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4438                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20142                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.660295                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.607609                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.793375                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656340                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.660295                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.607609                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.793375                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656340                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67917.724733                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68235.808538                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69464.329168                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68515.635628                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67917.724733                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68235.808538                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69464.329168                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68515.635628                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1360                       # number of writebacks
system.l2cache.writebacks::total                 1360                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             23                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            23                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1969                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7725                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13197                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1969                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7725                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          587                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13784                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117978000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    465479600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215917521                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    799375121                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117978000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    465479600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215917521                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34998221                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    834373342                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.660295                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607216                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.789320                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655198                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.660295                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607216                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.789320                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684341                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59917.724733                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60256.258900                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61637.887810                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60572.487762                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59917.724733                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60256.258900                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61637.887810                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59622.182283                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60532.018427                       # average overall mshr miss latency
system.l2cache.replacements                      9749                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2947                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2947                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2947                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2947                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          587                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          587                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34998221                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34998221                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59622.182283                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59622.182283                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          769                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              769                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1519                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1519                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    104533600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    104533600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2288                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2288                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.663899                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.663899                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68817.379855                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68817.379855                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1519                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1519                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     92381600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     92381600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.663899                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.663899                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60817.379855                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60817.379855                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1013                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4223                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          917                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6153                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1969                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6211                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3521                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11701                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133730000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    422929200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244583903                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    801243103                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2982                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10434                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4438                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17854                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.660295                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595265                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.793375                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.655371                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67917.724733                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68093.575914                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69464.329168                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68476.463807                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1969                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6206                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11678                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117978000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    373098000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215917521                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    706993521                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.660295                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594786                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.789320                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654083                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59917.724733                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60118.917177                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61637.887810                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60540.633756                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3870.679493                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26625                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9749                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.731049                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    23.065203                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   580.740417                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2170.729500                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   946.602839                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.541535                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005631                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.141782                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.529963                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231104                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036509                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.944990                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1133                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2963                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          927                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          200                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2332                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          569                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276611                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723389                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               325821                       # Number of tag accesses
system.l2cache.tags.data_accesses              325821                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1876698800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          494400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              882176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87040                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87040                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1969                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7725                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3503                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          587                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13784                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1360                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1360                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           67147696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          263441315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    119460832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     20018130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              470067973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      67147696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          67147696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        46379312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              46379312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        46379312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          67147696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         263441315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    119460832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     20018130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             516447285                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3393723600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 589862                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   941442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.11                       # Real time elapsed on the host
host_tick_rate                              100406610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8912066                       # Number of instructions simulated
sim_ops                                      14224052                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001517                       # Number of seconds simulated
sim_ticks                                  1517024800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               136157                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               192                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            136129                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             135550                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          136157                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              607                       # Number of indirect misses.
system.cpu.branchPred.lookups                  136223                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      48                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           93                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  14061207                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3787010                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               192                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     135638                       # Number of branches committed
system.cpu.commit.bw_lim_events                541553                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3220                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4462891                       # Number of instructions committed
system.cpu.commit.committedOps                6087356                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3789969                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.606176                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.232958                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       397996     10.50%     10.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2185386     57.66%     68.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       259344      6.84%     75.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       405690     10.70%     85.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       541553     14.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3789969                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                   6087039                       # Number of committed integer instructions.
system.cpu.commit.loads                        406157                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          146      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5410128     88.87%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          406035      6.67%     95.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         270582      4.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           6087356                       # Class of committed instruction
system.cpu.commit.refs                         676811                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4462891                       # Number of Instructions Simulated
system.cpu.committedOps                       6087356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.849799                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.849799                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           24                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           17                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1894604                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                6092292                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   372845                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    678845                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    198                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                844406                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      406397                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      270720                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      136223                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    271159                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3518886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    22                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4467676                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     396                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.035918                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             271814                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             135598                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.178010                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3790898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.607984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.867986                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2064032     54.45%     54.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   135256      3.57%     58.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   135287      3.57%     61.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   135419      3.57%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1320904     34.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3790898                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       793                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      497                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    360762400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    360762000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    360762400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    360762400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    360762400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    360762400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        31200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     67716800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     67717600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     67714000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     67716800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2435615200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  220                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   135746                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.605539                       # Inst execution rate
system.cpu.iew.exec_refs                       677113                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     270720                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2471                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                406571                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               270750                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6090576                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                406393                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               153                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               6089105                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    198                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    31                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            11313                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          414                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           97                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            100                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  16296341                       # num instructions consuming a value
system.cpu.iew.wb_count                       6089048                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.336204                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5478903                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.605524                       # insts written-back per cycle
system.cpu.iew.wb_sent                        6089070                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13526228                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5682050                       # number of integer regfile writes
system.cpu.ipc                               1.176748                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.176748                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               220      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5411436     88.87%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    64      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  49      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   88      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   85      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 48      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               406215      6.67%     95.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              270649      4.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             220      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6089258                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     678                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1371                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          634                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1242                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6088360                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           15968107                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6088414                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6092561                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6090555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6089258                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                64                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5385                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3790898                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.606284                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.921362                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              510778     13.47%     13.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1048191     27.65%     41.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1723344     45.46%     86.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              439961     11.61%     98.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               68624      1.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3790898                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.605579                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      271159                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            270417                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           270314                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               406571                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              270750                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  948595                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          3792562                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  441926                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9467433                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1383478                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   710765                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              28546839                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6091874                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9473581                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1156176                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    110                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    198                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1481487                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6147                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1249                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         13531671                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2494722                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      9338992                       # The number of ROB reads
system.cpu.rob.rob_writes                    12182084                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           96                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            192                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           29                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            58                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 29                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               24                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            29                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                29                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      29    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  29                       # Request fanout histogram
system.membus.reqLayer2.occupancy               31200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              62600                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  96                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            48                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                78                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             96                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           81                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          207                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     288                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                30                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                126                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023810                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.153064                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      123     97.62%     97.62% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      2.38%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  126                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               82800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               113991                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               32400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1517024800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       271125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           271125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       271125                       # number of overall hits
system.cpu.icache.overall_hits::total          271125                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           34                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             34                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           34                       # number of overall misses
system.cpu.icache.overall_misses::total            34                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1422400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1422400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1422400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1422400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       271159                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271159                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       271159                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271159                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41835.294118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41835.294118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41835.294118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41835.294118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1273600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1273600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1273600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1273600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000103                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000103                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45485.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45485.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45485.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45485.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       271125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          271125                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           34                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            34                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1422400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1422400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       271159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41835.294118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41835.294118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1273600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1273600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45485.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45485.714286                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               20652                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            764.888889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            542345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           542345                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       665625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           665625                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       665625                       # number of overall hits
system.cpu.dcache.overall_hits::total          665625                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          111                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            111                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          111                       # number of overall misses
system.cpu.dcache.overall_misses::total           111                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2257200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2257200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2257200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2257200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       665736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       665736                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       665736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       665736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000167                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000167                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20335.135135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20335.135135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20335.135135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20335.135135                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.dcache.writebacks::total                43                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           58                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           58                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           11                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1200400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1200400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1200400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       103190                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1303590                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20696.551724                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20696.551724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20696.551724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9380.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18892.608696                       # average overall mshr miss latency
system.cpu.dcache.replacements                     69                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       394971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          394971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2257200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2257200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       395082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       395082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000281                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000281                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20335.135135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20335.135135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           58                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1200400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1200400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20696.551724                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20696.551724                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       270654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         270654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       270654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       270654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           11                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           11                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       103190                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       103190                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9380.909091                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9380.909091                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              165012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                69                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2391.478261                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   808.030027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   215.969973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.789092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.210908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          216                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          808                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.210938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1331541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1331541                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              47                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  67                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             47                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           11                       # number of overall hits
system.l2cache.overall_hits::total                 67                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            11                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                29                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           11                       # number of overall misses
system.l2cache.overall_misses::total               29                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1165600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       733200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1898800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1165600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       733200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1898800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           58                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           11                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              96                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           58                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           11                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             96                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.666667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.189655                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.302083                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.666667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.189655                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.302083                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64755.555556                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66654.545455                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65475.862069                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64755.555556                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66654.545455                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65475.862069                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           11                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           11                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1021600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       645200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1666800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1021600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       645200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1666800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.666667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.189655                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.302083                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.666667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.189655                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.302083                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56755.555556                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58654.545455                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57475.862069                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56755.555556                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58654.545455                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57475.862069                       # average overall mshr miss latency
system.l2cache.replacements                        30                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           43                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           43                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           43                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           43                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           47                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           67                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           11                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1165600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       733200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1898800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           58                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.666667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.189655                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.302083                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64755.555556                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66654.545455                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65475.862069                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           11                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1021600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       645200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1666800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.666667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.189655                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.302083                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56755.555556                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58654.545455                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57475.862069                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    112                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   30                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.733333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.986976                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1040.978332                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1891.030104                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   959.004588                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          167                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009274                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254145                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.461677                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234132                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.040771                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1129                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2967                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1129                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2967                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.275635                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.724365                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1566                       # Number of tag accesses
system.l2cache.tags.data_accesses                1566                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1517024800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               11                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             759381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             464066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1223447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        759381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            759381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          210939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                210939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          210939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            759381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            464066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1434387                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 4142873200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1048215                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  1742460                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.74                       # Real time elapsed on the host
host_tick_rate                               69757762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11257016                       # Number of instructions simulated
sim_ops                                      18712776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000749                       # Number of seconds simulated
sim_ticks                                   749149600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               444578                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9073                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            436254                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             225576                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          444578                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           219002                       # Number of indirect misses.
system.cpu.branchPred.lookups                  507910                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   36123                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7941                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2587994                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1506685                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              9125                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     478054                       # Number of branches committed
system.cpu.commit.bw_lim_events                728951                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          130106                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2344950                       # Number of instructions committed
system.cpu.commit.committedOps                4488724                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1812919                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.475965                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.501047                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       241729     13.33%     13.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       362152     19.98%     33.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       229493     12.66%     45.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       250594     13.82%     59.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       728951     40.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1812919                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     152273                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                35058                       # Number of function calls committed.
system.cpu.commit.int_insts                   4360505                       # Number of committed integer instructions.
system.cpu.commit.loads                        538482                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        16724      0.37%      0.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3443405     76.71%     77.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           26524      0.59%     77.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              269      0.01%     77.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6292      0.14%     77.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           24783      0.55%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24864      0.55%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          55532      1.24%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          521263     11.61%     91.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         346749      7.72%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        17219      0.38%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4652      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4488724                       # Class of committed instruction
system.cpu.commit.refs                         889883                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2344950                       # Number of Instructions Simulated
system.cpu.committedOps                       4488724                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.798684                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.798684                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          110                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          170                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          346                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            30                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 52224                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4692700                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   445654                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1330285                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   9164                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 13111                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      550180                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           107                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      358104                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      507910                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    395459                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1425759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   538                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2463913                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           344                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   18328                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.271193                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             415108                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             261699                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.315579                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1850438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.554128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.778749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   493235     26.66%     26.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   168479      9.10%     35.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58961      3.19%     38.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79198      4.28%     43.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1050565     56.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1850438                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    259775                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   135436                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    233699600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    233700000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    233700000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    233700000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    233700000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    233700000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      5369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      5370000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       661600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       662000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       662000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       661600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      9955200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     10776400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     10774400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     10773600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     91494800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     91483200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     91492800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     91479200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1823816000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                10592                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   482804                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.435449                       # Inst execution rate
system.cpu.iew.exec_refs                       907251                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     357084                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   33095                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                560097                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                54                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               365090                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4618820                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                550167                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18471                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4561289                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     28                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   666                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   9164                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   722                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            29950                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        21617                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        13689                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             42                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9521                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1071                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5182101                       # num instructions consuming a value
system.cpu.iew.wb_count                       4553587                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620883                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3217477                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.431337                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4555843                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6886870                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3593645                       # number of integer regfile writes
system.cpu.ipc                               1.252060                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.252060                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             20220      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3505497     76.54%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26525      0.58%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   324      0.01%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6382      0.14%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.01%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  126      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                24901      0.54%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                24926      0.54%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55556      1.21%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                190      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               537731     11.74%     91.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              354845      7.75%     99.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17522      0.38%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4776      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4579757                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  153111                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              306251                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       152866                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             154769                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4406426                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10707988                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4400721                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4594199                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4618509                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4579757                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 311                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          130106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4284                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            176                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       181308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1850438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.474958                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.372225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              218875     11.83%     11.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              274250     14.82%     26.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              347021     18.75%     45.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              429703     23.22%     68.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              580589     31.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1850438                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.445310                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      395517                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            88                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             22478                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4217                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               560097                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              365090                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1887887                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          1872874                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      9                       # Number of system calls
system.cpu.rename.BlockCycles                   36838                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5174311                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5529                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   455130                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    727                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   196                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11927206                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4671264                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5346861                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1332689                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3220                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   9164                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 14163                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   172574                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            261166                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7054534                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2454                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     18993                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            164                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5702798                       # The number of ROB reads
system.cpu.rob.rob_writes                     9275233                       # The number of ROB writes
system.cpu.timesIdled                             335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           38                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2249                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               38                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                410                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           28                       # Transaction distribution
system.membus.trans_dist::CleanEvict              381                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           410                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               429                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     429    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 429                       # Request fanout histogram
system.membus.reqLayer2.occupancy              380036                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             928364                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 994                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           339                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1225                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                130                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               130                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            995                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1867                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1506                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3373                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        39808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        52032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    91840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               440                       # Total snoops (count)
system.l2bus.snoopTraffic                        1792                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1565                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.025559                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.157866                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1525     97.44%     97.44% # Request fanout histogram
system.l2bus.snoop_fanout::1                       40      2.56%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1565                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              602400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1167936                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              746799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       749149600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       394714                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           394714                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       394714                       # number of overall hits
system.cpu.icache.overall_hits::total          394714                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          745                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            745                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          745                       # number of overall misses
system.cpu.icache.overall_misses::total           745                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26155200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26155200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26155200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26155200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       395459                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       395459                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       395459                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       395459                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001884                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001884                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001884                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001884                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35107.651007                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35107.651007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35107.651007                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35107.651007                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          123                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          622                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          622                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          622                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          622                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20704400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20704400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20704400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20704400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001573                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001573                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001573                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001573                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33286.816720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33286.816720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33286.816720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33286.816720                       # average overall mshr miss latency
system.cpu.icache.replacements                    622                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       394714                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          394714                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          745                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           745                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26155200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26155200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       395459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       395459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35107.651007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35107.651007                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20704400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20704400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001573                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001573                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33286.816720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33286.816720                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              871010                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               878                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            992.038724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            791540                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           791540                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       871869                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           871869                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       871869                       # number of overall hits
system.cpu.dcache.overall_hits::total          871869                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          698                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            698                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          698                       # number of overall misses
system.cpu.dcache.overall_misses::total           698                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23586000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23586000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23586000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23586000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       872567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       872567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       872567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       872567                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000800                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000800                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33790.830946                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33790.830946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33790.830946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33790.830946                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.555556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                27                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          311                       # number of writebacks
system.cpu.dcache.writebacks::total               311                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          265                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          265                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          265                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          265                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           69                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          502                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12709600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12709600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12709600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2837931                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15547531                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000575                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29352.424942                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29352.424942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29352.424942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 41129.434783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30971.177291                       # average overall mshr miss latency
system.cpu.dcache.replacements                    502                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       519578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          519578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21102400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21102400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       520146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       520146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37152.112676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37152.112676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          265                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          265                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10330000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10330000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34092.409241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34092.409241                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       352291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         352291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2483600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2483600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       352421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       352421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19104.615385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19104.615385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2379600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2379600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 18304.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18304.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           69                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           69                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2837931                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2837931                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 41129.434783                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 41129.434783                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2297558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1526                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1505.608126                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   831.167115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   192.832885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.811687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.188313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          845                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          569                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.174805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.825195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1745636                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1745636                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             373                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             291                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           31                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 695                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            373                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            291                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           31                       # number of overall hits
system.l2cache.overall_hits::total                695                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           250                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           142                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               430                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          250                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          142                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           38                       # number of overall misses
system.l2cache.overall_misses::total              430                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16819600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9726400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2531164                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29077164                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16819600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9726400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2531164                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29077164                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          623                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          433                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           69                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1125                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          623                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          433                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           69                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1125                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.401284                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.327945                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.550725                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.382222                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.401284                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.327945                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.550725                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.382222                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67278.400000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68495.774648                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66609.578947                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67621.311628                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67278.400000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68495.774648                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66609.578947                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67621.311628                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             28                       # number of writebacks
system.l2cache.writebacks::total                   28                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          250                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          142                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          430                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          250                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          142                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          430                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14827600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8590400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2227164                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25645164                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14827600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8590400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2227164                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25645164                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.401284                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.327945                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.550725                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.382222                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.401284                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.327945                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.550725                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.382222                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59310.400000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60495.774648                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58609.578947                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59639.916279                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59310.400000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60495.774648                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58609.578947                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59639.916279                       # average overall mshr miss latency
system.l2cache.replacements                       440                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          311                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          311                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          311                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          311                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          111                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              111                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           19                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             19                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1286000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1286000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          130                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.146154                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.146154                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67684.210526                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67684.210526                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1134000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1134000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.146154                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.146154                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59684.210526                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59684.210526                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          373                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          180                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          584                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          250                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          123                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          411                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16819600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8440400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2531164                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27791164                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          623                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          303                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          995                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.401284                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.405941                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.550725                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.413065                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67278.400000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68621.138211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66609.578947                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67618.403893                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          250                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          123                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          411                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14827600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7456400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2227164                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24511164                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.401284                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.405941                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.550725                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.413065                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59310.400000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60621.138211                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58609.578947                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59637.868613                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14903                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4536                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.285494                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.036817                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1087.845111                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1867.864968                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   933.349160                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   163.903943                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010507                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.265587                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.456022                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227868                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.040016                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1012                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3084                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          972                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2684                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.247070                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.752930                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                18432                       # Number of tag accesses
system.l2cache.tags.data_accesses               18432                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    749149600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15936                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15936                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1792                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              249                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              142                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           38                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  429                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            28                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  28                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           21272120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           12131088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      3246348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               36649556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      21272120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          21272120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2392046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2392046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2392046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          21272120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          12131088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      3246348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              39041601                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
