[
 {
  "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_step2/src/tangprimer20k_step2.v",
  "InstLine" : 24,
  "InstName" : "tangprimer20k_step2",
  "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_step2/src/tangprimer20k_step2.v",
  "ModuleLine" : 24,
  "ModuleName" : "tangprimer20k_step2",
  "SubInsts" : [
   {
    "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_step2/src/tangprimer20k_step2.v",
    "InstLine" : 102,
    "InstName" : "u_pll",
    "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_step2/src/gowin_rpll/gowin_rpll.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_rPLL"
   },
   {
    "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_step2/src/tangprimer20k_step2.v",
    "InstLine" : 111,
    "InstName" : "u_ddr3_if",
    "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_step2/src/ddr3_memory_interface/ddr3_memory_interface.v",
    "ModuleLine" : 18606,
    "ModuleName" : "DDR3_Memory_Interface_Top",
    "SubInsts" : [
     {
      "InstFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_step2/src/ddr3_memory_interface/ddr3_memory_interface.v",
      "InstLine" : 18689,
      "InstName" : "gw3_top",
      "ModuleFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_step2/src/ddr3_memory_interface/ddr3_memory_interface.v",
      "ModuleLine" : 10,
      "ModuleName" : "~GW_DDR3_PHY_MC.DDR3_Memory_Interface_Top"
     }
    ]
   }
  ]
 }
]