INFO-FLOW: Workspace /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1 opened at Tue May 26 00:38:06 CST 2020
Execute     set_part xcvu095-ffva2104-2-e 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data single -quiet 
Command       ap_part_info done; 1.13 sec.
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       add_library xilinx/virtexu/virtexu:xcvu095:-ffva2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu095-ffva2104-2-e 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data resources 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 67200} {LUT 537600} {FF 1075200} {DSP48E 768} {BRAM 3456} {URAM 0} 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexu/virtexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.37 sec.
Execute     create_clock -period 3 -name default 
Execute       config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     config_sdx -target none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 0.375 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
Execute     config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute       get_config_export -vivado_impl_strategy 
Execute     set_clock_uncertainty 12.5% 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/BigIntegerHLS.h 
Execute       is_xip /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/BigIntegerHLS.h 
Execute       is_encrypted /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/multest.cc 
Execute       is_xip /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/multest.cc 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.4 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling multest.cc as C++
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         is_encrypted multest.cc 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "multest.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc" 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E multest.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc
Command         clang done; 1.61 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc std=gnu++98 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.14 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc  -fno-limit-debug-info -gcc-toolchain "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc"  -o "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/useless.bc
Command         clang done; 1.79 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc std=gnu++98 -directive=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.12 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc std=gnu++98 -directive=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/xilinx-dataflow-lawyer.multest.pp.0.cc.diag.yml /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/xilinx-dataflow-lawyer.multest.pp.0.cc.out.log 2> /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/xilinx-dataflow-lawyer.multest.pp.0.cc.err.log 
Command         ap_eval done; 0.13 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc std=gnu++98 
Execute           ap_eval exec -ignorestderr /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/tidy-3.1.multest.pp.0.cc.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/tidy-3.1.multest.pp.0.cc.out.log 2> /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/tidy-3.1.multest.pp.0.cc.err.log 
Command           ap_eval done; 0.26 sec.
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/xilinx-legacy-rewriter.multest.pp.0.cc.out.log 2> /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/xilinx-legacy-rewriter.multest.pp.0.cc.err.log 
Command         tidy_31 done; 0.39 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pragma.1.cc std=gnu++98 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pragma.1.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.34 sec.
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pragma.2.cc"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.bc" 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pragma.2.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.bc
Command         clang done; 1.7 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.g.bc -hls-opt -except-internalize karastuba_mul -L/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.85 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14761 ; free virtual = 24504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14760 ; free virtual = 24503
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.pp.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.83 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top karastuba_mul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.0.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14764 ; free virtual = 24495
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.1.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template<16, 32>' (multest.cc:253) automatically.
Command           transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14761 ; free virtual = 24494
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.1.bc to /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.1.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template<16, 32>' (multest.cc:253) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template<16, 32>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template<16, 32>' (multest.cc:264) automatically.
Command           transform done; 0.33 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14724 ; free virtual = 24458
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.2.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 32>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 32>' to 'karastuba_mul_templa.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 32>, Bignum<16, 32>, Bignum<16, 32>, Bignum<32, 32> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data' (multest.cc:320:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data' (multest.cc:325:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:192:9)
Command           transform done; 0.37 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 962.750 ; gain = 523.035 ; free physical = 14684 ; free virtual = 24418
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.96 sec.
Command       elaborate done; 9.44 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
Execute         ap_set_top_model karastuba_mul 
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
Execute         get_model_list karastuba_mul -filter all-wo-channel -topdown 
Execute         preproc_iomode -model karastuba_mul 
Execute         preproc_iomode -model karastuba_mul_templa.1 
Execute         preproc_iomode -model CAT_I_I_I_O 
Execute         preproc_iomode -model karastuba_mul_templa 
Execute         preproc_iomode -model mul_I_O 
Execute         get_model_list karastuba_mul -filter all-wo-channel 
INFO-FLOW: Model list for configure: mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.1 karastuba_mul
INFO-FLOW: Configuring Module : mul_I_O ...
Execute         set_default_model mul_I_O 
Execute         apply_spec_resource_limit mul_I_O 
INFO-FLOW: Configuring Module : karastuba_mul_templa ...
Execute         set_default_model karastuba_mul_templa 
Execute         apply_spec_resource_limit karastuba_mul_templa 
INFO-FLOW: Configuring Module : CAT_I_I_I_O ...
Execute         set_default_model CAT_I_I_I_O 
Execute         apply_spec_resource_limit CAT_I_I_I_O 
INFO-FLOW: Configuring Module : karastuba_mul_templa.1 ...
Execute         set_default_model karastuba_mul_templa.1 
Execute         apply_spec_resource_limit karastuba_mul_templa.1 
INFO-FLOW: Configuring Module : karastuba_mul ...
Execute         set_default_model karastuba_mul 
Execute         apply_spec_resource_limit karastuba_mul 
INFO-FLOW: Model list for preprocess: mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.1 karastuba_mul
INFO-FLOW: Preprocessing Module: mul_I_O ...
Execute         set_default_model mul_I_O 
Execute         cdfg_preprocess -model mul_I_O 
Execute         rtl_gen_preprocess mul_I_O 
INFO-FLOW: Preprocessing Module: karastuba_mul_templa ...
Execute         set_default_model karastuba_mul_templa 
Execute         cdfg_preprocess -model karastuba_mul_templa 
Execute         rtl_gen_preprocess karastuba_mul_templa 
INFO-FLOW: Preprocessing Module: CAT_I_I_I_O ...
Execute         set_default_model CAT_I_I_I_O 
Execute         cdfg_preprocess -model CAT_I_I_I_O 
Execute         rtl_gen_preprocess CAT_I_I_I_O 
INFO-FLOW: Preprocessing Module: karastuba_mul_templa.1 ...
Execute         set_default_model karastuba_mul_templa.1 
Execute         cdfg_preprocess -model karastuba_mul_templa.1 
Execute         rtl_gen_preprocess karastuba_mul_templa.1 
INFO-FLOW: Preprocessing Module: karastuba_mul ...
Execute         set_default_model karastuba_mul 
Execute         cdfg_preprocess -model karastuba_mul 
Execute         rtl_gen_preprocess karastuba_mul 
INFO-FLOW: Model list for synthesis: mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.1 karastuba_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mul_I_O 
Execute         schedule -model mul_I_O 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k', multest.cc:111) and 'add' operation ('add_ln111', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_addr_1_write_ln112', multest.cc:112) of variable 'add_ln112', multest.cc:112 on array 'w_digits_data' and 'load' operation ('w_digits_data_load_1', multest.cc:111) on array 'w_digits_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.56 seconds; current allocated memory: 155.006 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.sched.adb -f 
INFO-FLOW: Finish scheduling mul_I_O.
Execute         set_default_model mul_I_O 
Execute         bind -model mul_I_O 
BIND OPTION: model=mul_I_O
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 155.546 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.verbose.bind.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.bind.adb -f 
INFO-FLOW: Finish binding mul_I_O.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model karastuba_mul_templa 
Execute         schedule -model karastuba_mul_templa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 155.829 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.sched.adb -f 
INFO-FLOW: Finish scheduling karastuba_mul_templa.
Execute         set_default_model karastuba_mul_templa 
Execute         bind -model karastuba_mul_templa 
BIND OPTION: model=karastuba_mul_templa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 156.081 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.verbose.bind.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.bind.adb -f 
INFO-FLOW: Finish binding karastuba_mul_templa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model CAT_I_I_I_O 
Execute         schedule -model CAT_I_I_I_O 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 156.447 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.sched.adb -f 
INFO-FLOW: Finish scheduling CAT_I_I_I_O.
Execute         set_default_model CAT_I_I_I_O 
Execute         bind -model CAT_I_I_I_O 
BIND OPTION: model=CAT_I_I_I_O
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 156.810 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.verbose.bind.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.bind.adb -f 
INFO-FLOW: Finish binding CAT_I_I_I_O.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model karastuba_mul_templa.1 
Execute         schedule -model karastuba_mul_templa.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 157.289 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.sched.adb -f 
INFO-FLOW: Finish scheduling karastuba_mul_templa.1.
Execute         set_default_model karastuba_mul_templa.1 
Execute         bind -model karastuba_mul_templa.1 
BIND OPTION: model=karastuba_mul_templa.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 157.893 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.verbose.bind.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.bind.adb -f 
INFO-FLOW: Finish binding karastuba_mul_templa.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model karastuba_mul 
Execute         schedule -model karastuba_mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 158.226 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.sched.adb -f 
INFO-FLOW: Finish scheduling karastuba_mul.
Execute         set_default_model karastuba_mul 
Execute         bind -model karastuba_mul 
BIND OPTION: model=karastuba_mul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 158.469 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.verbose.bind.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.bind.adb -f 
INFO-FLOW: Finish binding karastuba_mul.
Execute         get_model_list karastuba_mul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess mul_I_O 
Execute         rtl_gen_preprocess karastuba_mul_templa 
Execute         rtl_gen_preprocess CAT_I_I_I_O 
Execute         rtl_gen_preprocess karastuba_mul_templa.1 
Execute         rtl_gen_preprocess karastuba_mul 
INFO-FLOW: Model list for RTL generation: mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.1 karastuba_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model mul_I_O -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32ns_32ns_64_5_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 159.675 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl mul_I_O -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/mul_I_O -synmodules mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.1 karastuba_mul 
Execute         gen_rtl mul_I_O -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/mul_I_O 
Execute         gen_rtl mul_I_O -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/mul_I_O 
Execute         syn_report -csynth -model mul_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/mul_I_O_csynth.rpt 
Execute         syn_report -rtlxml -model mul_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/mul_I_O_csynth.xml 
Execute         syn_report -verbosereport -model mul_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model mul_I_O -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.adb 
Execute         gen_tb_info mul_I_O -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model karastuba_mul_templa -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 162.641 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl karastuba_mul_templa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/karastuba_mul_templa -synmodules mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.1 karastuba_mul 
Execute         gen_rtl karastuba_mul_templa -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/karastuba_mul_templa 
Execute         gen_rtl karastuba_mul_templa -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/karastuba_mul_templa 
Execute         syn_report -csynth -model karastuba_mul_templa -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_csynth.rpt 
Execute         syn_report -rtlxml -model karastuba_mul_templa -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_csynth.xml 
Execute         syn_report -verbosereport -model karastuba_mul_templa -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.verbose.rpt 
Execute         db_write -model karastuba_mul_templa -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.adb 
Execute         gen_tb_info karastuba_mul_templa -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model CAT_I_I_I_O -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 164.404 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl CAT_I_I_I_O -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/CAT_I_I_I_O -synmodules mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.1 karastuba_mul 
Execute         gen_rtl CAT_I_I_I_O -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/CAT_I_I_I_O 
Execute         gen_rtl CAT_I_I_I_O -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/CAT_I_I_I_O 
Execute         syn_report -csynth -model CAT_I_I_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/CAT_I_I_I_O_csynth.rpt 
Execute         syn_report -rtlxml -model CAT_I_I_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/CAT_I_I_I_O_csynth.xml 
Execute         syn_report -verbosereport -model CAT_I_I_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.verbose.rpt 
Execute         db_write -model CAT_I_I_I_O -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.adb 
Execute         gen_tb_info CAT_I_I_I_O -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model karastuba_mul_templa.1 -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs0_digits_data' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs1_digits_data' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs0_digits_data' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs1_digits_data' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z0_digits_data' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z2_digits_data' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add2_digits_data' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z1_digits_data' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 167.352 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl karastuba_mul_templa.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/karastuba_mul_templa_1 -synmodules mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.1 karastuba_mul 
Execute         gen_rtl karastuba_mul_templa.1 -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/karastuba_mul_templa_1 
Execute         gen_rtl karastuba_mul_templa.1 -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/karastuba_mul_templa_1 
Execute         syn_report -csynth -model karastuba_mul_templa.1 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_1_csynth.rpt 
Execute         syn_report -rtlxml -model karastuba_mul_templa.1 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_1_csynth.xml 
Execute         syn_report -verbosereport -model karastuba_mul_templa.1 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model karastuba_mul_templa.1 -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.adb 
Execute         gen_tb_info karastuba_mul_templa.1 -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model karastuba_mul -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data' to 'karastuba_mul_lhsrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_rhs_digits_data' to 'karastuba_mul_rhssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data' to 'karastuba_mul_restde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 170.584 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl karastuba_mul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/karastuba_mul -synmodules mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.1 karastuba_mul 
Execute         gen_rtl karastuba_mul -istop -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/karastuba_mul 
Execute         gen_rtl karastuba_mul -istop -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/karastuba_mul 
Execute         syn_report -csynth -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_csynth.rpt 
Execute         syn_report -rtlxml -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_csynth.xml 
Execute         syn_report -verbosereport -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.verbose.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -model karastuba_mul -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.adb 
Execute         gen_tb_info karastuba_mul -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul 
Execute         export_constraint_db -f -tool general -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.constraint.tcl 
Execute         syn_report -designview -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.design.xml 
Command         syn_report done; 0.18 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks karastuba_mul 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain karastuba_mul 
INFO-FLOW: Model list for RTL component generation: mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.1 karastuba_mul
INFO-FLOW: Handling components in module [mul_I_O] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
INFO-FLOW: Found component karastuba_mul_mulbkb.
INFO-FLOW: Append model karastuba_mul_mulbkb
INFO-FLOW: Handling components in module [karastuba_mul_templa] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
INFO-FLOW: Found component karastuba_mul_temcud.
INFO-FLOW: Append model karastuba_mul_temcud
INFO-FLOW: Handling components in module [CAT_I_I_I_O] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
INFO-FLOW: Handling components in module [karastuba_mul_templa_1] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
INFO-FLOW: Found component karastuba_mul_temmb6.
INFO-FLOW: Append model karastuba_mul_temmb6
INFO-FLOW: Found component karastuba_mul_tempcA.
INFO-FLOW: Append model karastuba_mul_tempcA
INFO-FLOW: Handling components in module [karastuba_mul] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
INFO-FLOW: Found component karastuba_mul_restde.
INFO-FLOW: Append model karastuba_mul_restde
INFO-FLOW: Found component karastuba_mul_AXILiteS_s_axi.
INFO-FLOW: Append model karastuba_mul_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model mul_I_O
INFO-FLOW: Append model karastuba_mul_templa
INFO-FLOW: Append model CAT_I_I_I_O
INFO-FLOW: Append model karastuba_mul_templa_1
INFO-FLOW: Append model karastuba_mul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: karastuba_mul_mulbkb karastuba_mul_temcud karastuba_mul_temmb6 karastuba_mul_tempcA karastuba_mul_restde karastuba_mul_AXILiteS_s_axi regslice_core mul_I_O karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa_1 karastuba_mul
INFO-FLOW: To file: write model karastuba_mul_mulbkb
INFO-FLOW: To file: write model karastuba_mul_temcud
INFO-FLOW: To file: write model karastuba_mul_temmb6
INFO-FLOW: To file: write model karastuba_mul_tempcA
INFO-FLOW: To file: write model karastuba_mul_restde
INFO-FLOW: To file: write model karastuba_mul_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model mul_I_O
INFO-FLOW: To file: write model karastuba_mul_templa
INFO-FLOW: To file: write model CAT_I_I_I_O
INFO-FLOW: To file: write model karastuba_mul_templa_1
INFO-FLOW: To file: write model karastuba_mul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model karastuba_mul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 389.37 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulbkb_MulnS_0'
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temcud_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temmb6_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_tempcA_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_restde_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           source ./AXILiteS.slave.tcl 
Execute           is_m_axi_addr64 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=karastuba_mul xml_exists=0
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.constraint.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=12 #gSsdmPorts=4
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.dataonly.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.dataonly.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.dataonly.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.constraint.tcl 
Execute         sc_get_clocks karastuba_mul 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 962.750 ; gain = 523.035 ; free physical = 14621 ; free virtual = 24369
INFO: [VHDL 208-304] Generating VHDL RTL for karastuba_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for karastuba_mul.
Command       autosyn done; 4.52 sec.
Command     csynth_design done; 13.97 sec.
Execute     cosim_design -trace_level port -tool xsim 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       is_encrypted /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/BigIntegerHLS.h 
Execute       is_encrypted /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/multest.cc 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
INFO-FLOW: TB processing: /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/multest.cc /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/./sim/autowrap/testbench/multest.cc_pre.cc
Execute       tidy_31 xilinx-tb-xfmat /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/./sim/autowrap/testbench/multest.cc_pre.cc std=c++11 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/./sim/autowrap/testbench/multest.cc_pre.cc -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 0.19 sec.
Execute       tidy_31 xilinx-tb31-process /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/./sim/autowrap/testbench/multest.cc_pre.cc.tb.cc std=c++11 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/./sim/autowrap/testbench/multest.cc_pre.cc.tb.cc -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 0.36 sec.
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.16 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 19.82 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 23.49 sec.
Command   ap_source done; 39.26 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1 opened at Tue May 26 00:41:37 CST 2020
Execute       config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       config_clock -quiet -name default -uncertainty 0.375 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcvu095-ffva2104-2-e 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data single -quiet 
Command         ap_part_info done; 1.14 sec.
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         add_library xilinx/virtexu/virtexu:xcvu095:-ffva2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcvu095-ffva2104-2-e 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data resources 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 67200} {LUT 537600} {FF 1075200} {DSP48E 768} {BRAM 3456} {URAM 0} 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.21 sec.
Execute         add_library xilinx/virtexu/virtexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.51 sec.
Execute       ap_part_info -data single -name xcvu095-ffva2104-2-e 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data resources 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 67200} {LUT 537600} {FF 1075200} {DSP48E 768} {BRAM 3456} {URAM 0} 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_sdx -target=none 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute         config_export -vivado_optimization_level=2 
Execute           get_config_export -vivado_impl_strategy 
Execute           get_config_export -vivado_phys_opt 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -name_max_length 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_interface -m_axi_addr64 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute         set_clock_uncertainty default 
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Execute       config_export -vivado_phys_opt=place 
Execute       config_export -vivado_report_level=0 
Command     open_solution done; 1.72 sec.
Execute     set_part xcvu095-ffva2104-2-e 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data single -quiet 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       add_library xilinx/virtexu/virtexu:xcvu095:-ffva2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu095-ffva2104-2-e 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data resources 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 67200} {LUT 537600} {FF 1075200} {DSP48E 768} {BRAM 3456} {URAM 0} 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/virtexu/virtexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.28 sec.
Execute     create_clock -period 3 -name default 
Execute     config_sdx -target none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute       get_config_export -vivado_impl_strategy 
Execute     set_clock_uncertainty 12.5% 
Execute     csim_design 
Execute       source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/BigIntegerHLS.h 
Execute       is_xip /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/BigIntegerHLS.h 
Execute       is_encrypted /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/multest.cc 
Execute       is_xip /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/multest.cc 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
ERROR: [SIM 211-102] C simulation failed, no 'main' function.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.07 sec.
Command   ap_source done; error code: 1; 4.09 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1 opened at Tue May 26 00:44:29 CST 2020
Execute       config_clock -quiet -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       config_clock -quiet -name default -uncertainty 0.375 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcvu095-ffva2104-2-e 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data single -quiet 
Command         ap_part_info done; 1.03 sec.
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         add_library xilinx/virtexu/virtexu:xcvu095:-ffva2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcvu095-ffva2104-2-e 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data resources 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 67200} {LUT 537600} {FF 1075200} {DSP48E 768} {BRAM 3456} {URAM 0} 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexu/virtexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.26 sec.
Execute       ap_part_info -data single -name xcvu095-ffva2104-2-e 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data resources 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 67200} {LUT 537600} {FF 1075200} {DSP48E 768} {BRAM 3456} {URAM 0} 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_sdx -target=none 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute         config_export -vivado_optimization_level=2 
Execute           get_config_export -vivado_impl_strategy 
Execute           get_config_export -vivado_phys_opt 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -name_max_length 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_interface -m_axi_addr64 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute         set_clock_uncertainty default 
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Execute       config_export -vivado_phys_opt=place 
Execute       config_export -vivado_report_level=0 
Command     open_solution done; 1.46 sec.
Execute     set_part xcvu095-ffva2104-2-e 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data single -quiet 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       add_library xilinx/virtexu/virtexu:xcvu095:-ffva2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/dsp48e2.hlp 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu095-ffva2104-2-e 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data resources 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 67200} {LUT 537600} {FF 1075200} {DSP48E 768} {BRAM 3456} {URAM 0} 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexu/virtexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.24 sec.
Execute     create_clock -period 3 -name default 
Execute     config_sdx -target none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute       get_config_export -vivado_impl_strategy 
Execute     set_clock_uncertainty 12.5% 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling multest.cc as C++
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
Execute         is_encrypted multest.cc 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "multest.cc"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc" 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E multest.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc
Command         clang done; 1.59 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc std=gnu++98 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.8 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc  -fno-limit-debug-info -gcc-toolchain "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc"  -o "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/useless.bc
Command         clang done; 2.01 sec.
INFO-FLOW: Done: GCC PP time: 4.4 seconds per iteration
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc std=gnu++98 -directive=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.71 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc std=gnu++98 -directive=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.69 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/xilinx-dataflow-lawyer.multest.pp.0.cc.diag.yml /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/xilinx-dataflow-lawyer.multest.pp.0.cc.out.log 2> /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/xilinx-dataflow-lawyer.multest.pp.0.cc.err.log 
Command         ap_eval done; 0.79 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc std=gnu++98 
Execute           ap_eval exec -ignorestderr /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/tidy-3.1.multest.pp.0.cc.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/tidy-3.1.multest.pp.0.cc.out.log 2> /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/tidy-3.1.multest.pp.0.cc.err.log 
Command           ap_eval done; 1.26 sec.
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pp.0.cc -- -std=gnu++98 -fhls -ferror-limit=0 > /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/xilinx-legacy-rewriter.multest.pp.0.cc.out.log 2> /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/xilinx-legacy-rewriter.multest.pp.0.cc.err.log 
Command           ap_eval done; 0.62 sec.
Command         tidy_31 done; 1.9 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pragma.1.cc std=gnu++98 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pragma.1.cc -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.32 sec.
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pragma.2.cc"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.bc" 
INFO-FLOW: exec /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.pragma.2.cc -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot -I /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.bc
Command         clang done; 2.23 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/multest.g.bc -hls-opt -except-internalize karastuba_mul -L/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.93 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14758 ; free virtual = 24478
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14758 ; free virtual = 24478
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.pp.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.9 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top karastuba_mul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.0.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14765 ; free virtual = 24467
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.1.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:253) automatically.
Command           transform done; 0.36 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14752 ; free virtual = 24455
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.g.1.bc to /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.1.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:253) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:264) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:264) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:264) automatically.
Command           transform done; 0.87 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
Command           transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14703 ; free virtual = 24424
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.2.bc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:320:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:325:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:278:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:292:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:278:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:292:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
Command           transform done; 1.09 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14617 ; free virtual = 24337
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.09 sec.
Command       elaborate done; 17.39 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
Execute         ap_set_top_model karastuba_mul 
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
Execute         get_model_list karastuba_mul -filter all-wo-channel -topdown 
Execute         preproc_iomode -model karastuba_mul 
Execute         preproc_iomode -model karastuba_mul_templa.3 
Execute         preproc_iomode -model CAT_I_I_I_O 
Execute         preproc_iomode -model karastuba_mul_templa 
Execute         preproc_iomode -model karastuba_mul_templa.4 
Execute         preproc_iomode -model CAT_I_I_I_O.1 
Execute         preproc_iomode -model karastuba_mul_templa.1 
Execute         preproc_iomode -model karastuba_mul_templa.5 
Execute         preproc_iomode -model CAT_I_I_I_O.2 
Execute         preproc_iomode -model karastuba_mul_templa.2 
Execute         preproc_iomode -model mul_I_O 
Execute         get_model_list karastuba_mul -filter all-wo-channel 
INFO-FLOW: Model list for configure: mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul
INFO-FLOW: Configuring Module : mul_I_O ...
Execute         set_default_model mul_I_O 
Execute         apply_spec_resource_limit mul_I_O 
INFO-FLOW: Configuring Module : karastuba_mul_templa.2 ...
Execute         set_default_model karastuba_mul_templa.2 
Execute         apply_spec_resource_limit karastuba_mul_templa.2 
INFO-FLOW: Configuring Module : CAT_I_I_I_O.2 ...
Execute         set_default_model CAT_I_I_I_O.2 
Execute         apply_spec_resource_limit CAT_I_I_I_O.2 
INFO-FLOW: Configuring Module : karastuba_mul_templa.5 ...
Execute         set_default_model karastuba_mul_templa.5 
Execute         apply_spec_resource_limit karastuba_mul_templa.5 
INFO-FLOW: Configuring Module : karastuba_mul_templa.1 ...
Execute         set_default_model karastuba_mul_templa.1 
Execute         apply_spec_resource_limit karastuba_mul_templa.1 
INFO-FLOW: Configuring Module : CAT_I_I_I_O.1 ...
Execute         set_default_model CAT_I_I_I_O.1 
Execute         apply_spec_resource_limit CAT_I_I_I_O.1 
INFO-FLOW: Configuring Module : karastuba_mul_templa.4 ...
Execute         set_default_model karastuba_mul_templa.4 
Execute         apply_spec_resource_limit karastuba_mul_templa.4 
INFO-FLOW: Configuring Module : karastuba_mul_templa ...
Execute         set_default_model karastuba_mul_templa 
Execute         apply_spec_resource_limit karastuba_mul_templa 
INFO-FLOW: Configuring Module : CAT_I_I_I_O ...
Execute         set_default_model CAT_I_I_I_O 
Execute         apply_spec_resource_limit CAT_I_I_I_O 
INFO-FLOW: Configuring Module : karastuba_mul_templa.3 ...
Execute         set_default_model karastuba_mul_templa.3 
Execute         apply_spec_resource_limit karastuba_mul_templa.3 
INFO-FLOW: Configuring Module : karastuba_mul ...
Execute         set_default_model karastuba_mul 
Execute         apply_spec_resource_limit karastuba_mul 
INFO-FLOW: Model list for preprocess: mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul
INFO-FLOW: Preprocessing Module: mul_I_O ...
Execute         set_default_model mul_I_O 
Execute         cdfg_preprocess -model mul_I_O 
Execute         rtl_gen_preprocess mul_I_O 
INFO-FLOW: Preprocessing Module: karastuba_mul_templa.2 ...
Execute         set_default_model karastuba_mul_templa.2 
Execute         cdfg_preprocess -model karastuba_mul_templa.2 
Execute         rtl_gen_preprocess karastuba_mul_templa.2 
INFO-FLOW: Preprocessing Module: CAT_I_I_I_O.2 ...
Execute         set_default_model CAT_I_I_I_O.2 
Execute         cdfg_preprocess -model CAT_I_I_I_O.2 
Execute         rtl_gen_preprocess CAT_I_I_I_O.2 
INFO-FLOW: Preprocessing Module: karastuba_mul_templa.5 ...
Execute         set_default_model karastuba_mul_templa.5 
Execute         cdfg_preprocess -model karastuba_mul_templa.5 
Execute         rtl_gen_preprocess karastuba_mul_templa.5 
INFO-FLOW: Preprocessing Module: karastuba_mul_templa.1 ...
Execute         set_default_model karastuba_mul_templa.1 
Execute         cdfg_preprocess -model karastuba_mul_templa.1 
Execute         rtl_gen_preprocess karastuba_mul_templa.1 
INFO-FLOW: Preprocessing Module: CAT_I_I_I_O.1 ...
Execute         set_default_model CAT_I_I_I_O.1 
Execute         cdfg_preprocess -model CAT_I_I_I_O.1 
Execute         rtl_gen_preprocess CAT_I_I_I_O.1 
INFO-FLOW: Preprocessing Module: karastuba_mul_templa.4 ...
Execute         set_default_model karastuba_mul_templa.4 
Execute         cdfg_preprocess -model karastuba_mul_templa.4 
Execute         rtl_gen_preprocess karastuba_mul_templa.4 
INFO-FLOW: Preprocessing Module: karastuba_mul_templa ...
Execute         set_default_model karastuba_mul_templa 
Execute         cdfg_preprocess -model karastuba_mul_templa 
Execute         rtl_gen_preprocess karastuba_mul_templa 
INFO-FLOW: Preprocessing Module: CAT_I_I_I_O ...
Execute         set_default_model CAT_I_I_I_O 
Execute         cdfg_preprocess -model CAT_I_I_I_O 
Execute         rtl_gen_preprocess CAT_I_I_I_O 
INFO-FLOW: Preprocessing Module: karastuba_mul_templa.3 ...
Execute         set_default_model karastuba_mul_templa.3 
Execute         cdfg_preprocess -model karastuba_mul_templa.3 
Execute         rtl_gen_preprocess karastuba_mul_templa.3 
INFO-FLOW: Preprocessing Module: karastuba_mul ...
Execute         set_default_model karastuba_mul 
Execute         cdfg_preprocess -model karastuba_mul 
Execute         rtl_gen_preprocess karastuba_mul 
INFO-FLOW: Model list for synthesis: mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mul_I_O 
Execute         schedule -model mul_I_O 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 19.45 seconds; current allocated memory: 242.180 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.sched.adb -f 
INFO-FLOW: Finish scheduling mul_I_O.
Execute         set_default_model mul_I_O 
Execute         bind -model mul_I_O 
BIND OPTION: model=mul_I_O
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 242.749 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.verbose.bind.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.bind.adb -f 
INFO-FLOW: Finish binding mul_I_O.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model karastuba_mul_templa.2 
Execute         schedule -model karastuba_mul_templa.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.046 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.sched.adb -f 
INFO-FLOW: Finish scheduling karastuba_mul_templa.2.
Execute         set_default_model karastuba_mul_templa.2 
Execute         bind -model karastuba_mul_templa.2 
BIND OPTION: model=karastuba_mul_templa.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 243.299 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.verbose.bind.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.bind.adb -f 
INFO-FLOW: Finish binding karastuba_mul_templa.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model CAT_I_I_I_O.2 
Execute         schedule -model CAT_I_I_I_O.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.687 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.sched.adb -f 
INFO-FLOW: Finish scheduling CAT_I_I_I_O.2.
Execute         set_default_model CAT_I_I_I_O.2 
Execute         bind -model CAT_I_I_I_O.2 
BIND OPTION: model=CAT_I_I_I_O.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 244.057 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.verbose.bind.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.bind.adb -f 
INFO-FLOW: Finish binding CAT_I_I_I_O.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model karastuba_mul_templa.5 
Execute         schedule -model karastuba_mul_templa.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 244.760 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.sched.adb -f 
INFO-FLOW: Finish scheduling karastuba_mul_templa.5.
Execute         set_default_model karastuba_mul_templa.5 
Execute         bind -model karastuba_mul_templa.5 
BIND OPTION: model=karastuba_mul_templa.5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 245.708 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.verbose.bind.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.bind.adb -f 
INFO-FLOW: Finish binding karastuba_mul_templa.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model karastuba_mul_templa.1 
Execute         schedule -model karastuba_mul_templa.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 246.120 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.sched.adb -f 
INFO-FLOW: Finish scheduling karastuba_mul_templa.1.
Execute         set_default_model karastuba_mul_templa.1 
Execute         bind -model karastuba_mul_templa.1 
BIND OPTION: model=karastuba_mul_templa.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 246.417 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.verbose.bind.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.bind.adb -f 
INFO-FLOW: Finish binding karastuba_mul_templa.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model CAT_I_I_I_O.1 
Execute         schedule -model CAT_I_I_I_O.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 246.903 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.sched.adb -f 
INFO-FLOW: Finish scheduling CAT_I_I_I_O.1.
Execute         set_default_model CAT_I_I_I_O.1 
Execute         bind -model CAT_I_I_I_O.1 
BIND OPTION: model=CAT_I_I_I_O.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 247.276 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.verbose.bind.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.bind.adb -f 
INFO-FLOW: Finish binding CAT_I_I_I_O.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model karastuba_mul_templa.4 
Execute         schedule -model karastuba_mul_templa.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 247.969 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.sched.adb -f 
INFO-FLOW: Finish scheduling karastuba_mul_templa.4.
Execute         set_default_model karastuba_mul_templa.4 
Execute         bind -model karastuba_mul_templa.4 
BIND OPTION: model=karastuba_mul_templa.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 249.161 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.verbose.bind.rpt 
Command         syn_report done; 1 sec.
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.bind.adb -f 
INFO-FLOW: Finish binding karastuba_mul_templa.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model karastuba_mul_templa 
Execute         schedule -model karastuba_mul_templa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 249.935 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.sched.adb -f 
INFO-FLOW: Finish scheduling karastuba_mul_templa.
Execute         set_default_model karastuba_mul_templa 
Execute         bind -model karastuba_mul_templa 
BIND OPTION: model=karastuba_mul_templa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 250.338 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.verbose.bind.rpt 
Command         syn_report done; 1 sec.
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.bind.adb -f 
INFO-FLOW: Finish binding karastuba_mul_templa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model CAT_I_I_I_O 
Execute         schedule -model CAT_I_I_I_O 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 251.165 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.sched.adb -f 
INFO-FLOW: Finish scheduling CAT_I_I_I_O.
Execute         set_default_model CAT_I_I_I_O 
Execute         bind -model CAT_I_I_I_O 
BIND OPTION: model=CAT_I_I_I_O
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 251.539 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.verbose.bind.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.bind.adb -f 
INFO-FLOW: Finish binding CAT_I_I_I_O.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model karastuba_mul_templa.3 
Execute         schedule -model karastuba_mul_templa.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 252.037 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.sched.adb -f 
INFO-FLOW: Finish scheduling karastuba_mul_templa.3.
Execute         set_default_model karastuba_mul_templa.3 
Execute         bind -model karastuba_mul_templa.3 
BIND OPTION: model=karastuba_mul_templa.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.92 sec.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 253.596 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.verbose.bind.rpt 
Command         syn_report done; 2.88 sec.
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.bind.adb -f 
INFO-FLOW: Finish binding karastuba_mul_templa.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model karastuba_mul 
Execute         schedule -model karastuba_mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 255.339 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.verbose.sched.rpt 
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.sched.adb -f 
INFO-FLOW: Finish scheduling karastuba_mul.
Execute         set_default_model karastuba_mul 
Execute         bind -model karastuba_mul 
BIND OPTION: model=karastuba_mul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.97 sec.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 256.053 MB.
Execute         syn_report -verbosereport -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.verbose.bind.rpt 
Command         syn_report done; 2.8 sec.
Execute         db_write -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.bind.adb -f 
INFO-FLOW: Finish binding karastuba_mul.
Execute         get_model_list karastuba_mul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess mul_I_O 
Execute         rtl_gen_preprocess karastuba_mul_templa.2 
Execute         rtl_gen_preprocess CAT_I_I_I_O.2 
Execute         rtl_gen_preprocess karastuba_mul_templa.5 
Execute         rtl_gen_preprocess karastuba_mul_templa.1 
Execute         rtl_gen_preprocess CAT_I_I_I_O.1 
Execute         rtl_gen_preprocess karastuba_mul_templa.4 
Execute         rtl_gen_preprocess karastuba_mul_templa 
Execute         rtl_gen_preprocess CAT_I_I_I_O 
Execute         rtl_gen_preprocess karastuba_mul_templa.3 
Execute         rtl_gen_preprocess karastuba_mul 
INFO-FLOW: Model list for RTL generation: mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model mul_I_O -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 258.805 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl mul_I_O -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/mul_I_O -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl mul_I_O -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/mul_I_O 
Execute         gen_rtl mul_I_O -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/mul_I_O 
Execute         syn_report -csynth -model mul_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/mul_I_O_csynth.rpt 
Execute         syn_report -rtlxml -model mul_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/mul_I_O_csynth.xml 
Execute         syn_report -verbosereport -model mul_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.verbose.rpt 
Execute         db_write -model mul_I_O -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.adb 
Execute         gen_tb_info mul_I_O -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model karastuba_mul_templa.2 -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 261.771 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl karastuba_mul_templa.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/karastuba_mul_templa_2 -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl karastuba_mul_templa.2 -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/karastuba_mul_templa_2 
Execute         gen_rtl karastuba_mul_templa.2 -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/karastuba_mul_templa_2 
Execute         syn_report -csynth -model karastuba_mul_templa.2 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_2_csynth.rpt 
Execute         syn_report -rtlxml -model karastuba_mul_templa.2 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_2_csynth.xml 
Execute         syn_report -verbosereport -model karastuba_mul_templa.2 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.verbose.rpt 
Execute         db_write -model karastuba_mul_templa.2 -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.adb 
Execute         gen_tb_info karastuba_mul_templa.2 -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model CAT_I_I_I_O.2 -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 263.612 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl CAT_I_I_I_O.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/CAT_I_I_I_O_2 -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl CAT_I_I_I_O.2 -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/CAT_I_I_I_O_2 
Execute         gen_rtl CAT_I_I_I_O.2 -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/CAT_I_I_I_O_2 
Execute         syn_report -csynth -model CAT_I_I_I_O.2 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/CAT_I_I_I_O_2_csynth.rpt 
Execute         syn_report -rtlxml -model CAT_I_I_I_O.2 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/CAT_I_I_I_O_2_csynth.xml 
Execute         syn_report -verbosereport -model CAT_I_I_I_O.2 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.verbose.rpt 
Execute         db_write -model CAT_I_I_I_O.2 -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.adb 
Execute         gen_tb_info CAT_I_I_I_O.2 -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model karastuba_mul_templa.5 -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_digits_data_V' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_digits_data_V' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_digits_data_V' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_digits_data_V' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z0_digits_data_V' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z2_digits_data_V' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_add2_digits_data_V' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z1_digits_data_V' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 267.186 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl karastuba_mul_templa.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/karastuba_mul_templa_5 -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl karastuba_mul_templa.5 -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/karastuba_mul_templa_5 
Execute         gen_rtl karastuba_mul_templa.5 -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/karastuba_mul_templa_5 
Execute         syn_report -csynth -model karastuba_mul_templa.5 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_5_csynth.rpt 
Execute         syn_report -rtlxml -model karastuba_mul_templa.5 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_5_csynth.xml 
Execute         syn_report -verbosereport -model karastuba_mul_templa.5 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.verbose.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -model karastuba_mul_templa.5 -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info karastuba_mul_templa.5 -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model karastuba_mul_templa.1 -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 271.739 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl karastuba_mul_templa.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/karastuba_mul_templa_1 -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl karastuba_mul_templa.1 -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/karastuba_mul_templa_1 
Execute         gen_rtl karastuba_mul_templa.1 -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/karastuba_mul_templa_1 
Execute         syn_report -csynth -model karastuba_mul_templa.1 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_1_csynth.rpt 
Execute         syn_report -rtlxml -model karastuba_mul_templa.1 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_1_csynth.xml 
Execute         syn_report -verbosereport -model karastuba_mul_templa.1 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model karastuba_mul_templa.1 -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.adb 
Execute         gen_tb_info karastuba_mul_templa.1 -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model CAT_I_I_I_O.1 -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 273.665 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl CAT_I_I_I_O.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/CAT_I_I_I_O_1 -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl CAT_I_I_I_O.1 -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/CAT_I_I_I_O_1 
Execute         gen_rtl CAT_I_I_I_O.1 -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/CAT_I_I_I_O_1 
Execute         syn_report -csynth -model CAT_I_I_I_O.1 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/CAT_I_I_I_O_1_csynth.rpt 
Execute         syn_report -rtlxml -model CAT_I_I_I_O.1 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/CAT_I_I_I_O_1_csynth.xml 
Execute         syn_report -verbosereport -model CAT_I_I_I_O.1 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.verbose.rpt 
Execute         db_write -model CAT_I_I_I_O.1 -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.adb 
Execute         gen_tb_info CAT_I_I_I_O.1 -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model karastuba_mul_templa.4 -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_digits_data_V' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_digits_data_V' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_digits_data_V' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_tmp_digits_data' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_tmp_digits_data' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_tmp_digits_data' to 'karastuba_mul_temzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_tmp_digits_data' to 'karastuba_mul_temAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_temBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_temCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_cross_mul_digits_dat' to 'karastuba_mul_temDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_add2_digits_data_V' to 'karastuba_mul_temEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z1_digits_data_V' to 'karastuba_mul_temFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_4'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 277.276 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl karastuba_mul_templa.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/karastuba_mul_templa_4 -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl karastuba_mul_templa.4 -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/karastuba_mul_templa_4 
Execute         gen_rtl karastuba_mul_templa.4 -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/karastuba_mul_templa_4 
Execute         syn_report -csynth -model karastuba_mul_templa.4 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_4_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model karastuba_mul_templa.4 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_4_csynth.xml 
Execute         syn_report -verbosereport -model karastuba_mul_templa.4 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.verbose.rpt 
Command         syn_report done; 1.02 sec.
Execute         db_write -model karastuba_mul_templa.4 -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info karastuba_mul_templa.4 -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model karastuba_mul_templa -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data_V' to 'karastuba_mul_temGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data_V' to 'karastuba_mul_temHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 282.236 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl karastuba_mul_templa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/karastuba_mul_templa -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl karastuba_mul_templa -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/karastuba_mul_templa 
Execute         gen_rtl karastuba_mul_templa -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/karastuba_mul_templa 
Execute         syn_report -csynth -model karastuba_mul_templa -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_csynth.rpt 
Execute         syn_report -rtlxml -model karastuba_mul_templa -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_csynth.xml 
Execute         syn_report -verbosereport -model karastuba_mul_templa -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.verbose.rpt 
Command         syn_report done; 0.97 sec.
Execute         db_write -model karastuba_mul_templa -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.adb 
Execute         gen_tb_info karastuba_mul_templa -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model CAT_I_I_I_O -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 284.539 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl CAT_I_I_I_O -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/CAT_I_I_I_O -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl CAT_I_I_I_O -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/CAT_I_I_I_O 
Execute         gen_rtl CAT_I_I_I_O -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/CAT_I_I_I_O 
Execute         syn_report -csynth -model CAT_I_I_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/CAT_I_I_I_O_csynth.rpt 
Execute         syn_report -rtlxml -model CAT_I_I_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/CAT_I_I_I_O_csynth.xml 
Execute         syn_report -verbosereport -model CAT_I_I_I_O -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.verbose.rpt 
Execute         db_write -model CAT_I_I_I_O -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info CAT_I_I_I_O -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model karastuba_mul_templa.3 -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_lhs0_digits_data_V' to 'karastuba_mul_temIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_lhs1_digits_data_V' to 'karastuba_mul_temJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_rhs0_digits_data_V' to 'karastuba_mul_temKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_rhs1_digits_data_V' to 'karastuba_mul_temLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_lhs0_tmp_digits_data' to 'karastuba_mul_temMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_lhs1_tmp_digits_data' to 'karastuba_mul_temNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_rhs0_tmp_digits_data' to 'karastuba_mul_temOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_rhs1_tmp_digits_data' to 'karastuba_mul_temPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_z0_digits_data_V' to 'karastuba_mul_temQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_z2_digits_data_V' to 'karastuba_mul_temRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_cross_mul_digits_dat' to 'karastuba_mul_temShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_add2_digits_data_V' to 'karastuba_mul_temThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_3_z1_digits_data_V' to 'karastuba_mul_temUhA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_3'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 287.670 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl karastuba_mul_templa.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/karastuba_mul_templa_3 -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl karastuba_mul_templa.3 -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/karastuba_mul_templa_3 
Execute         gen_rtl karastuba_mul_templa.3 -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/karastuba_mul_templa_3 
Execute         syn_report -csynth -model karastuba_mul_templa.3 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_3_csynth.rpt 
Execute         syn_report -rtlxml -model karastuba_mul_templa.3 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_templa_3_csynth.xml 
Execute         syn_report -verbosereport -model karastuba_mul_templa.3 -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.verbose.rpt 
Command         syn_report done; 2.97 sec.
Execute         db_write -model karastuba_mul_templa.3 -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info karastuba_mul_templa.3 -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model karastuba_mul -vendor xilinx -mg_file /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data_V' to 'karastuba_mul_lhsVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_rhs_digits_data_V' to 'karastuba_mul_rhsWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data_V' to 'karastuba_mul_resXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 292.324 MB.
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl karastuba_mul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/systemc/karastuba_mul -synmodules mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul 
Execute         gen_rtl karastuba_mul -istop -style xilinx -f -lang vhdl -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/vhdl/karastuba_mul 
Execute         gen_rtl karastuba_mul -istop -style xilinx -f -lang vlog -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/verilog/karastuba_mul 
Execute         syn_report -csynth -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_csynth.rpt 
Execute         syn_report -rtlxml -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/syn/report/karastuba_mul_csynth.xml 
Execute         syn_report -verbosereport -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.verbose.rpt 
Command         syn_report done; 2.82 sec.
Execute         db_write -model karastuba_mul -f -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info karastuba_mul -p /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul 
Execute         export_constraint_db -f -tool general -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.constraint.tcl 
Execute         syn_report -designview -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.design.xml 
Command         syn_report done; 0.52 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model karastuba_mul -o /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks karastuba_mul 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain karastuba_mul 
INFO-FLOW: Model list for RTL component generation: mul_I_O karastuba_mul_templa.2 CAT_I_I_I_O.2 karastuba_mul_templa.5 karastuba_mul_templa.1 CAT_I_I_I_O.1 karastuba_mul_templa.4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa.3 karastuba_mul
INFO-FLOW: Handling components in module [mul_I_O] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
INFO-FLOW: Found component karastuba_mul_mulbkb.
INFO-FLOW: Append model karastuba_mul_mulbkb
INFO-FLOW: Handling components in module [karastuba_mul_templa_2] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.compgen.tcl 
INFO-FLOW: Found component karastuba_mul_temcud.
INFO-FLOW: Append model karastuba_mul_temcud
INFO-FLOW: Handling components in module [CAT_I_I_I_O_2] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.compgen.tcl 
INFO-FLOW: Handling components in module [karastuba_mul_templa_5] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.compgen.tcl 
INFO-FLOW: Found component karastuba_mul_temmb6.
INFO-FLOW: Append model karastuba_mul_temmb6
INFO-FLOW: Found component karastuba_mul_tempcA.
INFO-FLOW: Append model karastuba_mul_tempcA
INFO-FLOW: Handling components in module [karastuba_mul_templa_1] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
INFO-FLOW: Handling components in module [CAT_I_I_I_O_1] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.compgen.tcl 
INFO-FLOW: Handling components in module [karastuba_mul_templa_4] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.compgen.tcl 
INFO-FLOW: Found component karastuba_mul_temBew.
INFO-FLOW: Append model karastuba_mul_temBew
INFO-FLOW: Found component karastuba_mul_temEe0.
INFO-FLOW: Append model karastuba_mul_temEe0
INFO-FLOW: Handling components in module [karastuba_mul_templa] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
INFO-FLOW: Handling components in module [CAT_I_I_I_O] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
INFO-FLOW: Handling components in module [karastuba_mul_templa_3] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.compgen.tcl 
INFO-FLOW: Found component karastuba_mul_temQgW.
INFO-FLOW: Append model karastuba_mul_temQgW
INFO-FLOW: Found component karastuba_mul_temThq.
INFO-FLOW: Append model karastuba_mul_temThq
INFO-FLOW: Handling components in module [karastuba_mul] ... 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
INFO-FLOW: Found component karastuba_mul_resXh4.
INFO-FLOW: Append model karastuba_mul_resXh4
INFO-FLOW: Found component karastuba_mul_AXILiteS_s_axi.
INFO-FLOW: Append model karastuba_mul_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model mul_I_O
INFO-FLOW: Append model karastuba_mul_templa_2
INFO-FLOW: Append model CAT_I_I_I_O_2
INFO-FLOW: Append model karastuba_mul_templa_5
INFO-FLOW: Append model karastuba_mul_templa_1
INFO-FLOW: Append model CAT_I_I_I_O_1
INFO-FLOW: Append model karastuba_mul_templa_4
INFO-FLOW: Append model karastuba_mul_templa
INFO-FLOW: Append model CAT_I_I_I_O
INFO-FLOW: Append model karastuba_mul_templa_3
INFO-FLOW: Append model karastuba_mul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: karastuba_mul_mulbkb karastuba_mul_temcud karastuba_mul_temmb6 karastuba_mul_tempcA karastuba_mul_temBew karastuba_mul_temEe0 karastuba_mul_temQgW karastuba_mul_temThq karastuba_mul_resXh4 karastuba_mul_AXILiteS_s_axi regslice_core mul_I_O karastuba_mul_templa_2 CAT_I_I_I_O_2 karastuba_mul_templa_5 karastuba_mul_templa_1 CAT_I_I_I_O_1 karastuba_mul_templa_4 karastuba_mul_templa CAT_I_I_I_O karastuba_mul_templa_3 karastuba_mul
INFO-FLOW: To file: write model karastuba_mul_mulbkb
INFO-FLOW: To file: write model karastuba_mul_temcud
INFO-FLOW: To file: write model karastuba_mul_temmb6
INFO-FLOW: To file: write model karastuba_mul_tempcA
INFO-FLOW: To file: write model karastuba_mul_temBew
INFO-FLOW: To file: write model karastuba_mul_temEe0
INFO-FLOW: To file: write model karastuba_mul_temQgW
INFO-FLOW: To file: write model karastuba_mul_temThq
INFO-FLOW: To file: write model karastuba_mul_resXh4
INFO-FLOW: To file: write model karastuba_mul_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model mul_I_O
INFO-FLOW: To file: write model karastuba_mul_templa_2
INFO-FLOW: To file: write model CAT_I_I_I_O_2
INFO-FLOW: To file: write model karastuba_mul_templa_5
INFO-FLOW: To file: write model karastuba_mul_templa_1
INFO-FLOW: To file: write model CAT_I_I_I_O_1
INFO-FLOW: To file: write model karastuba_mul_templa_4
INFO-FLOW: To file: write model karastuba_mul_templa
INFO-FLOW: To file: write model CAT_I_I_I_O
INFO-FLOW: To file: write model karastuba_mul_templa_3
INFO-FLOW: To file: write model karastuba_mul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model karastuba_mul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.20 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulbkb_MulnS_0'
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temcud_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temmb6_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_tempcA_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temBew_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temEe0_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temQgW_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temThq_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_resXh4_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           source ./AXILiteS.slave.tcl 
Execute           is_m_axi_addr64 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexu/virtexu_fpv7.gen 
Execute           source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=karastuba_mul xml_exists=1
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=karastuba_mul xml_exists=0
Execute           source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute           source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute           source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute           source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute           source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=karastuba_mul xml_exists=0
Execute           source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute           source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute           source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute           source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute           source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.compgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.tcl 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.constraint.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=karastuba_mul
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=22 #gSsdmPorts=4
Execute         source /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.dataonly.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.dataonly.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=karastuba_mul xml_exists=0
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=karastuba_mul xml_exists=0
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.rtl_wrap.cfg.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.compgen.dataonly.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.constraint.tcl 
Execute         sc_get_clocks karastuba_mul 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu095-ffva2104-2-e -data info -quiet 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/mul_I_O.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_2.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_2.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_5.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_1.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O_1.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_4.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/CAT_I_I_I_O.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul_templa_3.tbgen.tcl 
Execute         source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/karastuba_mul.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1093.719 ; gain = 654.004 ; free physical = 14673 ; free virtual = 24387
INFO: [VHDL 208-304] Generating VHDL RTL for karastuba_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for karastuba_mul.
Command       autosyn done; 28.49 sec.
Command     csynth_design done; 45.88 sec.
Command   ap_source done; 47.6 sec.
Execute   cleanup_all 
