//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21373419
// Cuda compilation tools, release 8.0, V8.0.55
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_60
.address_size 64

	// .globl	ConvForward
// SoftmaxForward$amax has been demoted
// SoftmaxForward$esum has been demoted
// TestVolume$amax has been demoted
// TestVolume$esum has been demoted
// TrainEpoch$amax has been demoted
// TrainEpoch$esum has been demoted

.visible .entry ConvForward(
	.param .u32 ConvForward_param_0,
	.param .u32 ConvForward_param_1,
	.param .u32 ConvForward_param_2,
	.param .u64 ConvForward_param_3,
	.param .u64 ConvForward_param_4,
	.param .u64 ConvForward_param_5,
	.param .u32 ConvForward_param_6,
	.param .u32 ConvForward_param_7,
	.param .u32 ConvForward_param_8,
	.param .u32 ConvForward_param_9,
	.param .u32 ConvForward_param_10,
	.param .u32 ConvForward_param_11,
	.param .u32 ConvForward_param_12,
	.param .u32 ConvForward_param_13,
	.param .u32 ConvForward_param_14,
	.param .u32 ConvForward_param_15,
	.param .u32 ConvForward_param_16,
	.param .u32 ConvForward_param_17
)
{
	.reg .pred 	%p<15>;
	.reg .b32 	%r<50>;
	.reg .f64 	%fd<15>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r10, [ConvForward_param_0];
	ld.param.u32 	%r11, [ConvForward_param_1];
	ld.param.u32 	%r12, [ConvForward_param_2];
	ld.param.u64 	%rd8, [ConvForward_param_3];
	ld.param.u64 	%rd9, [ConvForward_param_4];
	ld.param.u64 	%rd10, [ConvForward_param_5];
	ld.param.u32 	%r13, [ConvForward_param_6];
	ld.param.u32 	%r14, [ConvForward_param_7];
	ld.param.u32 	%r15, [ConvForward_param_8];
	ld.param.u32 	%r16, [ConvForward_param_9];
	ld.param.u32 	%r17, [ConvForward_param_11];
	ld.param.u32 	%r18, [ConvForward_param_12];
	ld.param.u32 	%r19, [ConvForward_param_13];
	ld.param.u32 	%r20, [ConvForward_param_14];
	ld.param.u32 	%r21, [ConvForward_param_15];
	ld.param.u32 	%r22, [ConvForward_param_16];
	ld.param.u32 	%r23, [ConvForward_param_17];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.f64 	%fd14, 0d0000000000000000;
	setp.lt.s32	%p1, %r19, 1;
	@%p1 bra 	BB0_7;

	mul.lo.s32 	%r25, %r22, %r10;
	sub.s32 	%r1, %r25, %r23;
	mov.f64 	%fd14, 0d0000000000000000;
	mov.u32 	%r24, 0;
	cvta.to.global.u64 	%rd12, %rd9;
	mov.u32 	%r49, %r24;

BB0_2:
	mul.lo.s32 	%r27, %r18, %r15;
	mul.lo.s32 	%r28, %r27, %r49;
	mad.lo.s32 	%r3, %r20, %r12, %r28;
	mul.lo.s32 	%r29, %r15, %r13;
	mul.lo.s32 	%r30, %r29, %r49;
	mul.lo.s32 	%r31, %r22, %r11;
	sub.s32 	%r32, %r31, %r23;
	mul.lo.s32 	%r33, %r13, %r32;
	mad.lo.s32 	%r34, %r22, %r10, %r33;
	sub.s32 	%r35, %r34, %r23;
	mad.lo.s32 	%r4, %r15, %r35, %r30;
	add.s32 	%r36, %r49, %r32;
	setp.gt.s32	%p2, %r36, -1;
	setp.lt.s32	%p3, %r36, %r14;
	and.pred  	%p4, %p3, %p2;
	setp.gt.s32	%p5, %r18, 0;
	and.pred  	%p6, %p4, %p5;
	mov.u32 	%r48, %r24;
	@!%p6 bra 	BB0_6;
	bra.uni 	BB0_3;

BB0_3:
	mul.lo.s32 	%r38, %r15, %r48;
	add.s32 	%r39, %r3, %r38;
	mul.wide.s32 	%rd11, %r39, 8;
	add.s64 	%rd20, %rd1, %rd11;
	add.s32 	%r40, %r4, %r38;
	mul.wide.s32 	%rd13, %r40, 8;
	add.s64 	%rd19, %rd12, %rd13;
	add.s32 	%r41, %r48, %r1;
	setp.gt.s32	%p7, %r41, -1;
	setp.lt.s32	%p8, %r41, %r13;
	and.pred  	%p9, %p8, %p7;
	setp.gt.s32	%p10, %r15, 0;
	and.pred  	%p11, %p9, %p10;
	mov.u32 	%r47, %r24;
	@!%p11 bra 	BB0_5;
	bra.uni 	BB0_4;

BB0_4:
	mov.u32 	%r6, %r47;
	ld.global.f64 	%fd10, [%rd19];
	ld.global.f64 	%fd11, [%rd20];
	fma.rn.f64 	%fd14, %fd11, %fd10, %fd14;
	add.s64 	%rd20, %rd20, 8;
	add.s64 	%rd19, %rd19, 8;
	add.s32 	%r7, %r6, 1;
	setp.lt.s32	%p12, %r7, %r15;
	mov.u32 	%r47, %r7;
	@%p12 bra 	BB0_4;

BB0_5:
	add.s32 	%r48, %r48, 1;
	setp.lt.s32	%p13, %r48, %r18;
	@%p13 bra 	BB0_3;

BB0_6:
	add.s32 	%r49, %r49, 1;
	setp.lt.s32	%p14, %r49, %r19;
	@%p14 bra 	BB0_2;

BB0_7:
	add.s32 	%r42, %r21, %r12;
	mul.wide.s32 	%rd14, %r42, 8;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.f64 	%fd12, [%rd15];
	add.f64 	%fd13, %fd14, %fd12;
	mad.lo.s32 	%r43, %r16, %r11, %r10;
	mad.lo.s32 	%r44, %r43, %r17, %r12;
	cvta.to.global.u64 	%rd16, %rd8;
	mul.wide.s32 	%rd17, %r44, 8;
	add.s64 	%rd18, %rd16, %rd17;
	st.global.f64 	[%rd18], %fd13;
	ret;
}

	// .globl	ConvBackward_In
.visible .entry ConvBackward_In(
	.param .u32 ConvBackward_In_param_0,
	.param .u32 ConvBackward_In_param_1,
	.param .u32 ConvBackward_In_param_2,
	.param .u64 ConvBackward_In_param_3,
	.param .u64 ConvBackward_In_param_4,
	.param .u64 ConvBackward_In_param_5,
	.param .u32 ConvBackward_In_param_6,
	.param .u32 ConvBackward_In_param_7,
	.param .u32 ConvBackward_In_param_8,
	.param .u32 ConvBackward_In_param_9,
	.param .u32 ConvBackward_In_param_10,
	.param .u32 ConvBackward_In_param_11,
	.param .u32 ConvBackward_In_param_12,
	.param .u32 ConvBackward_In_param_13,
	.param .u32 ConvBackward_In_param_14,
	.param .u32 ConvBackward_In_param_15
)
{
	.reg .pred 	%p<15>;
	.reg .b32 	%r<45>;
	.reg .f64 	%fd<13>;
	.reg .b64 	%rd<13>;


	ld.param.u32 	%r16, [ConvBackward_In_param_0];
	ld.param.u32 	%r17, [ConvBackward_In_param_1];
	ld.param.u32 	%r18, [ConvBackward_In_param_2];
	ld.param.u64 	%rd1, [ConvBackward_In_param_3];
	ld.param.u64 	%rd2, [ConvBackward_In_param_4];
	ld.param.u64 	%rd3, [ConvBackward_In_param_5];
	ld.param.u32 	%r19, [ConvBackward_In_param_6];
	ld.param.u32 	%r20, [ConvBackward_In_param_7];
	ld.param.u32 	%r21, [ConvBackward_In_param_8];
	ld.param.u32 	%r22, [ConvBackward_In_param_9];
	ld.param.u32 	%r23, [ConvBackward_In_param_10];
	ld.param.u32 	%r24, [ConvBackward_In_param_11];
	ld.param.u32 	%r25, [ConvBackward_In_param_12];
	ld.param.u32 	%r26, [ConvBackward_In_param_13];
	ld.param.u32 	%r27, [ConvBackward_In_param_14];
	ld.param.u32 	%r28, [ConvBackward_In_param_15];
	mov.f64 	%fd12, 0d0000000000000000;
	setp.lt.s32	%p1, %r22, 1;
	@%p1 bra 	BB1_9;

	neg.s32 	%r41, %r28;
	mov.f64 	%fd12, 0d0000000000000000;
	mov.u32 	%r40, 0;
	cvta.to.global.u64 	%rd4, %rd2;
	cvta.to.global.u64 	%rd7, %rd3;

BB1_2:
	sub.s32 	%r30, %r17, %r41;
	setp.gt.s32	%p2, %r30, -1;
	setp.lt.s32	%p3, %r30, %r25;
	and.pred  	%p4, %p3, %p2;
	setp.gt.s32	%p5, %r21, 0;
	and.pred  	%p6, %p4, %p5;
	@!%p6 bra 	BB1_8;
	bra.uni 	BB1_3;

BB1_3:
	neg.s32 	%r43, %r28;
	mov.u32 	%r42, 0;

BB1_4:
	sub.s32 	%r7, %r16, %r43;
	setp.gt.s32	%p7, %r7, -1;
	setp.lt.s32	%p8, %r7, %r24;
	and.pred  	%p9, %p8, %p7;
	setp.gt.s32	%p10, %r23, 0;
	and.pred  	%p11, %p9, %p10;
	@!%p11 bra 	BB1_7;
	bra.uni 	BB1_5;

BB1_5:
	mad.lo.s32 	%r34, %r30, %r24, %r7;
	mad.lo.s32 	%r8, %r34, %r20, %r18;
	mad.lo.s32 	%r35, %r40, %r21, %r42;
	mul.lo.s32 	%r9, %r35, %r23;
	mov.u32 	%r44, 0;

BB1_6:
	mad.lo.s32 	%r36, %r44, %r26, %r8;
	mul.wide.s32 	%rd5, %r36, 8;
	add.s64 	%rd6, %rd4, %rd5;
	add.s32 	%r37, %r44, %r9;
	mul.wide.s32 	%rd8, %r37, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f64 	%fd10, [%rd9];
	ld.global.f64 	%fd11, [%rd6];
	fma.rn.f64 	%fd12, %fd11, %fd10, %fd12;
	add.s32 	%r44, %r44, 1;
	setp.lt.s32	%p12, %r44, %r23;
	@%p12 bra 	BB1_6;

BB1_7:
	add.s32 	%r43, %r43, %r27;
	add.s32 	%r42, %r42, 1;
	setp.lt.s32	%p13, %r42, %r21;
	@%p13 bra 	BB1_4;

BB1_8:
	add.s32 	%r41, %r41, %r27;
	add.s32 	%r40, %r40, 1;
	setp.lt.s32	%p14, %r40, %r22;
	@%p14 bra 	BB1_2;

BB1_9:
	mad.lo.s32 	%r38, %r19, %r17, %r16;
	mad.lo.s32 	%r39, %r38, %r20, %r18;
	cvta.to.global.u64 	%rd10, %rd1;
	mul.wide.s32 	%rd11, %r39, 8;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f64 	[%rd12], %fd12;
	ret;
}

	// .globl	ConvBackward_Fi
.visible .entry ConvBackward_Fi(
	.param .u32 ConvBackward_Fi_param_0,
	.param .u32 ConvBackward_Fi_param_1,
	.param .u32 ConvBackward_Fi_param_2,
	.param .u64 ConvBackward_Fi_param_3,
	.param .u64 ConvBackward_Fi_param_4,
	.param .u64 ConvBackward_Fi_param_5,
	.param .u32 ConvBackward_Fi_param_6,
	.param .u32 ConvBackward_Fi_param_7,
	.param .u32 ConvBackward_Fi_param_8,
	.param .u32 ConvBackward_Fi_param_9,
	.param .u32 ConvBackward_Fi_param_10,
	.param .u32 ConvBackward_Fi_param_11,
	.param .u32 ConvBackward_Fi_param_12,
	.param .u32 ConvBackward_Fi_param_13,
	.param .u32 ConvBackward_Fi_param_14,
	.param .u32 ConvBackward_Fi_param_15
)
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<45>;
	.reg .f64 	%fd<25>;
	.reg .b64 	%rd<13>;


	ld.param.u32 	%r14, [ConvBackward_Fi_param_0];
	ld.param.u32 	%r15, [ConvBackward_Fi_param_1];
	ld.param.u32 	%r16, [ConvBackward_Fi_param_2];
	ld.param.u64 	%rd1, [ConvBackward_Fi_param_3];
	ld.param.u64 	%rd2, [ConvBackward_Fi_param_4];
	ld.param.u64 	%rd3, [ConvBackward_Fi_param_5];
	ld.param.u32 	%r17, [ConvBackward_Fi_param_6];
	ld.param.u32 	%r18, [ConvBackward_Fi_param_7];
	ld.param.u32 	%r19, [ConvBackward_Fi_param_8];
	ld.param.u32 	%r20, [ConvBackward_Fi_param_9];
	ld.param.u32 	%r21, [ConvBackward_Fi_param_10];
	ld.param.u32 	%r22, [ConvBackward_Fi_param_11];
	ld.param.u32 	%r23, [ConvBackward_Fi_param_12];
	ld.param.u32 	%r24, [ConvBackward_Fi_param_13];
	ld.param.u32 	%r25, [ConvBackward_Fi_param_14];
	ld.param.u32 	%r26, [ConvBackward_Fi_param_15];
	setp.lt.s32	%p1, %r22, 1;
	@%p1 bra 	BB2_10;

	mov.u32 	%r27, 0;
	cvta.to.global.u64 	%rd4, %rd2;
	cvta.to.global.u64 	%rd7, %rd3;
	mad.lo.s32 	%r36, %r23, %r15, %r14;
	mad.lo.s32 	%r37, %r36, %r19, %r16;
	cvta.to.global.u64 	%rd10, %rd1;
	mov.u32 	%r41, %r27;

BB2_2:
	neg.s32 	%r42, %r26;
	mov.f64 	%fd20, 0d0000000000000000;
	mov.f64 	%fd24, %fd20;
	setp.lt.s32	%p2, %r21, 1;
	mov.u32 	%r40, %r27;
	@%p2 bra 	BB2_9;

BB2_3:
	mov.f64 	%fd16, %fd24;
	mov.f64 	%fd23, %fd16;
	mov.u32 	%r3, %r40;
	add.s32 	%r29, %r42, %r15;
	setp.gt.s32	%p3, %r29, -1;
	setp.lt.s32	%p4, %r29, %r18;
	and.pred  	%p5, %p4, %p3;
	setp.gt.s32	%p6, %r20, 0;
	and.pred  	%p7, %p5, %p6;
	@!%p7 bra 	BB2_8;
	bra.uni 	BB2_4;

BB2_4:
	neg.s32 	%r44, %r26;
	mov.u32 	%r43, 0;
	mov.f64 	%fd21, %fd23;

BB2_5:
	mov.f64 	%fd13, %fd21;
	mov.f64 	%fd22, %fd13;
	add.s32 	%r8, %r44, %r14;
	setp.lt.s32	%p8, %r8, 0;
	setp.ge.s32	%p9, %r8, %r17;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB2_7;

	mad.lo.s32 	%r32, %r29, %r17, %r8;
	mad.lo.s32 	%r33, %r32, %r19, %r16;
	mul.wide.s32 	%rd5, %r33, 8;
	add.s64 	%rd6, %rd4, %rd5;
	mad.lo.s32 	%r34, %r3, %r20, %r43;
	mad.lo.s32 	%r35, %r34, %r22, %r41;
	mul.wide.s32 	%rd8, %r35, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.f64 	%fd9, [%rd9];
	ld.global.f64 	%fd10, [%rd6];
	fma.rn.f64 	%fd22, %fd10, %fd9, %fd22;

BB2_7:
	mov.f64 	%fd21, %fd22;
	add.s32 	%r44, %r44, %r25;
	add.s32 	%r43, %r43, 1;
	setp.lt.s32	%p11, %r43, %r20;
	mov.f64 	%fd23, %fd21;
	@%p11 bra 	BB2_5;

BB2_8:
	mov.f64 	%fd24, %fd23;
	add.s32 	%r42, %r42, %r25;
	add.s32 	%r12, %r3, 1;
	setp.lt.s32	%p12, %r12, %r21;
	mov.u32 	%r40, %r12;
	mov.f64 	%fd20, %fd24;
	@%p12 bra 	BB2_3;

BB2_9:
	mad.lo.s32 	%r38, %r41, %r24, %r37;
	mul.wide.s32 	%rd11, %r38, 8;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f64 	%fd11, [%rd12];
	add.f64 	%fd12, %fd20, %fd11;
	st.global.f64 	[%rd12], %fd12;
	add.s32 	%r41, %r41, 1;
	setp.lt.s32	%p13, %r41, %r22;
	@%p13 bra 	BB2_2;

BB2_10:
	ret;
}

	// .globl	ConvBackward_Bi
.visible .entry ConvBackward_Bi(
	.param .u32 ConvBackward_Bi_param_0,
	.param .u64 ConvBackward_Bi_param_1,
	.param .u64 ConvBackward_Bi_param_2,
	.param .u32 ConvBackward_Bi_param_3,
	.param .u32 ConvBackward_Bi_param_4,
	.param .u32 ConvBackward_Bi_param_5,
	.param .u32 ConvBackward_Bi_param_6,
	.param .u32 ConvBackward_Bi_param_7
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<18>;
	.reg .f64 	%fd<12>;
	.reg .b64 	%rd<9>;


	ld.param.u32 	%r6, [ConvBackward_Bi_param_0];
	ld.param.u64 	%rd2, [ConvBackward_Bi_param_1];
	ld.param.u64 	%rd3, [ConvBackward_Bi_param_2];
	ld.param.u32 	%r7, [ConvBackward_Bi_param_3];
	ld.param.u32 	%r8, [ConvBackward_Bi_param_4];
	ld.param.u32 	%r9, [ConvBackward_Bi_param_5];
	ld.param.u32 	%r10, [ConvBackward_Bi_param_6];
	mov.f64 	%fd11, 0d0000000000000000;
	setp.lt.s32	%p1, %r9, 1;
	@%p1 bra 	BB3_6;

	cvta.to.global.u64 	%rd1, %rd3;
	mov.f64 	%fd11, 0d0000000000000000;
	mov.u32 	%r16, 0;

BB3_2:
	setp.lt.s32	%p2, %r8, 1;
	@%p2 bra 	BB3_5;

	mul.lo.s32 	%r2, %r16, %r8;
	mov.u32 	%r17, 0;

BB3_4:
	add.s32 	%r13, %r17, %r2;
	mad.lo.s32 	%r14, %r13, %r10, %r6;
	mul.wide.s32 	%rd4, %r14, 8;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f64 	%fd8, [%rd5];
	add.f64 	%fd11, %fd11, %fd8;
	add.s32 	%r17, %r17, 1;
	setp.lt.s32	%p3, %r17, %r8;
	@%p3 bra 	BB3_4;

BB3_5:
	add.s32 	%r16, %r16, 1;
	setp.lt.s32	%p4, %r16, %r9;
	@%p4 bra 	BB3_2;

BB3_6:
	cvta.to.global.u64 	%rd6, %rd2;
	add.s32 	%r15, %r7, %r6;
	mul.wide.s32 	%rd7, %r15, 8;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.f64 	%fd9, [%rd8];
	add.f64 	%fd10, %fd11, %fd9;
	st.global.f64 	[%rd8], %fd10;
	ret;
}

	// .globl	PoolForward
.visible .entry PoolForward(
	.param .u32 PoolForward_param_0,
	.param .u32 PoolForward_param_1,
	.param .u32 PoolForward_param_2,
	.param .u32 PoolForward_param_3,
	.param .u64 PoolForward_param_4,
	.param .u64 PoolForward_param_5,
	.param .u64 PoolForward_param_6,
	.param .u64 PoolForward_param_7,
	.param .u32 PoolForward_param_8,
	.param .u32 PoolForward_param_9,
	.param .u32 PoolForward_param_10,
	.param .u32 PoolForward_param_11,
	.param .u32 PoolForward_param_12,
	.param .u32 PoolForward_param_13,
	.param .u32 PoolForward_param_14,
	.param .u32 PoolForward_param_15,
	.param .u32 PoolForward_param_16
)
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<47>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<21>;


	ld.param.u32 	%r21, [PoolForward_param_0];
	ld.param.u32 	%r22, [PoolForward_param_1];
	ld.param.u32 	%r23, [PoolForward_param_2];
	ld.param.u32 	%r24, [PoolForward_param_3];
	ld.param.u64 	%rd1, [PoolForward_param_4];
	ld.param.u64 	%rd2, [PoolForward_param_5];
	ld.param.u64 	%rd3, [PoolForward_param_6];
	ld.param.u64 	%rd4, [PoolForward_param_7];
	ld.param.u32 	%r25, [PoolForward_param_8];
	ld.param.u32 	%r26, [PoolForward_param_9];
	ld.param.u32 	%r27, [PoolForward_param_10];
	ld.param.u32 	%r28, [PoolForward_param_12];
	ld.param.u32 	%r29, [PoolForward_param_13];
	ld.param.u32 	%r30, [PoolForward_param_14];
	ld.param.u32 	%r31, [PoolForward_param_15];
	ld.param.u32 	%r32, [PoolForward_param_16];
	cvta.to.global.u64 	%rd5, %rd3;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r21, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r46, [%rd8];
	add.s64 	%rd9, %rd5, %rd7;
	ld.global.u32 	%r45, [%rd9];
	mov.f64 	%fd10, 0dC0F86A0000000000;
	setp.lt.s32	%p1, %r30, 1;
	@%p1 bra 	BB4_8;

	mov.f64 	%fd10, 0dC0F86A0000000000;
	mov.u32 	%r43, 0;
	cvta.to.global.u64 	%rd10, %rd4;

BB4_2:
	mul.lo.s32 	%r34, %r31, %r23;
	sub.s32 	%r35, %r34, %r32;
	add.s32 	%r6, %r43, %r35;
	setp.gt.s32	%p2, %r6, -1;
	setp.lt.s32	%p3, %r6, %r26;
	and.pred  	%p4, %p3, %p2;
	setp.gt.s32	%p5, %r29, 0;
	and.pred  	%p6, %p4, %p5;
	@!%p6 bra 	BB4_7;
	bra.uni 	BB4_3;

BB4_3:
	mov.u32 	%r44, 0;

BB4_4:
	mul.lo.s32 	%r37, %r31, %r22;
	sub.s32 	%r38, %r37, %r32;
	add.s32 	%r10, %r44, %r38;
	setp.lt.s32	%p7, %r10, 0;
	setp.ge.s32	%p8, %r10, %r25;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB4_6;

	mad.lo.s32 	%r39, %r6, %r25, %r10;
	mad.lo.s32 	%r40, %r39, %r28, %r24;
	mul.wide.s32 	%rd11, %r40, 8;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f64 	%fd9, [%rd12];
	setp.gt.f64	%p10, %fd9, %fd10;
	selp.f64	%fd10, %fd9, %fd10, %p10;
	selp.b32	%r46, %r10, %r46, %p10;
	selp.b32	%r45, %r6, %r45, %p10;

BB4_6:
	add.s32 	%r44, %r44, 1;
	setp.lt.s32	%p11, %r44, %r29;
	@%p11 bra 	BB4_4;

BB4_7:
	add.s32 	%r43, %r43, 1;
	setp.lt.s32	%p12, %r43, %r30;
	@%p12 bra 	BB4_2;

BB4_8:
	st.global.u32 	[%rd8], %r46;
	st.global.u32 	[%rd9], %r45;
	mad.lo.s32 	%r41, %r27, %r23, %r22;
	mad.lo.s32 	%r42, %r41, %r28, %r24;
	cvta.to.global.u64 	%rd18, %rd1;
	mul.wide.s32 	%rd19, %r42, 8;
	add.s64 	%rd20, %rd18, %rd19;
	st.global.f64 	[%rd20], %fd10;
	ret;
}

	// .globl	PoolBackward
.visible .entry PoolBackward(
	.param .u32 PoolBackward_param_0,
	.param .u32 PoolBackward_param_1,
	.param .u32 PoolBackward_param_2,
	.param .u32 PoolBackward_param_3,
	.param .u64 PoolBackward_param_4,
	.param .u64 PoolBackward_param_5,
	.param .u64 PoolBackward_param_6,
	.param .u64 PoolBackward_param_7,
	.param .u32 PoolBackward_param_8,
	.param .u32 PoolBackward_param_9,
	.param .u32 PoolBackward_param_10,
	.param .u32 PoolBackward_param_11,
	.param .u32 PoolBackward_param_12
)
{
	.reg .b32 	%r<14>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<16>;


	ld.param.u32 	%r1, [PoolBackward_param_0];
	ld.param.u32 	%r2, [PoolBackward_param_1];
	ld.param.u32 	%r3, [PoolBackward_param_2];
	ld.param.u32 	%r4, [PoolBackward_param_3];
	ld.param.u64 	%rd1, [PoolBackward_param_4];
	ld.param.u64 	%rd2, [PoolBackward_param_5];
	ld.param.u64 	%rd3, [PoolBackward_param_6];
	ld.param.u64 	%rd4, [PoolBackward_param_7];
	ld.param.u32 	%r5, [PoolBackward_param_8];
	ld.param.u32 	%r6, [PoolBackward_param_10];
	ld.param.u32 	%r7, [PoolBackward_param_12];
	cvta.to.global.u64 	%rd5, %rd1;
	cvta.to.global.u64 	%rd6, %rd2;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd3;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.u32 	%r8, [%rd10];
	add.s64 	%rd11, %rd7, %rd9;
	ld.global.u32 	%r9, [%rd11];
	mad.lo.s32 	%r10, %r9, %r5, %r8;
	mad.lo.s32 	%r11, %r10, %r7, %r4;
	mad.lo.s32 	%r12, %r6, %r3, %r2;
	mad.lo.s32 	%r13, %r12, %r7, %r4;
	mul.wide.s32 	%rd12, %r13, 8;
	add.s64 	%rd13, %rd6, %rd12;
	ld.global.f64 	%fd1, [%rd13];
	mul.wide.s32 	%rd14, %r11, 8;
	add.s64 	%rd15, %rd5, %rd14;
	ld.global.f64 	%fd2, [%rd15];
	add.f64 	%fd3, %fd1, %fd2;
	st.global.f64 	[%rd15], %fd3;
	ret;
}

	// .globl	PoolBackward__
.visible .entry PoolBackward__(
	.param .u32 PoolBackward___param_0,
	.param .u32 PoolBackward___param_1,
	.param .u32 PoolBackward___param_2,
	.param .u32 PoolBackward___param_3,
	.param .u64 PoolBackward___param_4,
	.param .u64 PoolBackward___param_5,
	.param .u64 PoolBackward___param_6,
	.param .u64 PoolBackward___param_7,
	.param .u32 PoolBackward___param_8,
	.param .u32 PoolBackward___param_9,
	.param .u32 PoolBackward___param_10,
	.param .u32 PoolBackward___param_11,
	.param .u32 PoolBackward___param_12
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<23>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<18>;


	ld.param.u32 	%r6, [PoolBackward___param_1];
	ld.param.u32 	%r7, [PoolBackward___param_2];
	ld.param.u32 	%r8, [PoolBackward___param_3];
	ld.param.u64 	%rd3, [PoolBackward___param_4];
	ld.param.u64 	%rd4, [PoolBackward___param_5];
	ld.param.u64 	%rd5, [PoolBackward___param_6];
	ld.param.u64 	%rd6, [PoolBackward___param_7];
	ld.param.u32 	%r9, [PoolBackward___param_8];
	ld.param.u32 	%r10, [PoolBackward___param_10];
	ld.param.u32 	%r11, [PoolBackward___param_11];
	ld.param.u32 	%r12, [PoolBackward___param_12];
	mov.f64 	%fd10, 0d0000000000000000;
	setp.lt.s32	%p1, %r11, 1;
	@%p1 bra 	BB6_9;

	cvta.to.global.u64 	%rd1, %rd5;
	mov.f64 	%fd10, 0d0000000000000000;
	mov.u32 	%r21, 0;
	cvta.to.global.u64 	%rd9, %rd6;
	cvta.to.global.u64 	%rd12, %rd4;

BB6_2:
	setp.lt.s32	%p2, %r10, 1;
	@%p2 bra 	BB6_8;

	mul.lo.s32 	%r2, %r21, %r10;
	mov.u32 	%r22, 0;

BB6_4:
	add.s32 	%r15, %r22, %r2;
	mad.lo.s32 	%r16, %r15, %r12, %r8;
	cvt.s64.s32	%rd2, %r16;
	mul.wide.s32 	%rd7, %r16, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u32 	%r17, [%rd8];
	setp.ne.s32	%p3, %r17, %r6;
	@%p3 bra 	BB6_7;

	shl.b64 	%rd10, %rd2, 2;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u32 	%r18, [%rd11];
	setp.ne.s32	%p4, %r18, %r7;
	@%p4 bra 	BB6_7;

	shl.b64 	%rd13, %rd2, 3;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.f64 	%fd9, [%rd14];
	add.f64 	%fd10, %fd10, %fd9;

BB6_7:
	add.s32 	%r22, %r22, 1;
	setp.lt.s32	%p5, %r22, %r10;
	@%p5 bra 	BB6_4;

BB6_8:
	add.s32 	%r21, %r21, 1;
	setp.lt.s32	%p6, %r21, %r11;
	@%p6 bra 	BB6_2;

BB6_9:
	mad.lo.s32 	%r19, %r9, %r7, %r6;
	mad.lo.s32 	%r20, %r19, %r12, %r8;
	cvta.to.global.u64 	%rd15, %rd3;
	mul.wide.s32 	%rd16, %r20, 8;
	add.s64 	%rd17, %rd15, %rd16;
	st.global.f64 	[%rd17], %fd10;
	ret;
}

	// .globl	SoftmaxForward
.visible .entry SoftmaxForward(
	.param .u32 SoftmaxForward_param_0,
	.param .u64 SoftmaxForward_param_1,
	.param .u64 SoftmaxForward_param_2,
	.param .u64 SoftmaxForward_param_3,
	.param .u32 SoftmaxForward_param_4
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<22>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<18>;
	// demoted variable
	.shared .align 8 .f64 SoftmaxForward$amax;
	// demoted variable
	.shared .align 8 .f64 SoftmaxForward$esum;

	ld.param.u32 	%r6, [SoftmaxForward_param_0];
	ld.param.u64 	%rd7, [SoftmaxForward_param_1];
	ld.param.u64 	%rd8, [SoftmaxForward_param_2];
	ld.param.u64 	%rd9, [SoftmaxForward_param_3];
	ld.param.u32 	%r7, [SoftmaxForward_param_4];
	cvta.to.global.u64 	%rd1, %rd9;
	setp.ne.s32	%p1, %r6, 0;
	@%p1 bra 	BB7_6;

	ld.global.f64 	%fd52, [%rd1];
	st.shared.f64 	[SoftmaxForward$amax], %fd52;
	mov.u32 	%r21, 0;
	setp.lt.s32	%p2, %r7, 1;
	@%p2 bra 	BB7_6;

	mov.u64 	%rd17, %rd1;

BB7_3:
	mov.f64 	%fd50, %fd52;
	mov.f64 	%fd2, %fd50;
	mov.u64 	%rd2, %rd17;
	ld.global.f64 	%fd3, [%rd2];
	setp.leu.f64	%p3, %fd3, %fd2;
	mov.f64 	%fd53, %fd2;
	@%p3 bra 	BB7_5;

	st.shared.f64 	[SoftmaxForward$amax], %fd3;
	mov.f64 	%fd53, %fd3;

BB7_5:
	mov.f64 	%fd52, %fd53;
	add.s64 	%rd3, %rd2, 8;
	add.s32 	%r21, %r21, 1;
	setp.lt.s32	%p4, %r21, %r7;
	mov.u64 	%rd17, %rd3;
	@%p4 bra 	BB7_3;

BB7_6:
	bar.sync 	0;
	cvt.s64.s32	%rd4, %r6;
	mul.wide.s32 	%rd10, %r6, 8;
	add.s64 	%rd11, %rd1, %rd10;
	ld.shared.f64 	%fd10, [SoftmaxForward$amax];
	ld.global.f64 	%fd11, [%rd11];
	sub.f64 	%fd5, %fd11, %fd10;
	mov.f64 	%fd12, 0d4338000000000000;
	mov.f64 	%fd13, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd14, %fd5, %fd13, %fd12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd14;
	}
	mov.f64 	%fd15, 0dC338000000000000;
	add.rn.f64 	%fd16, %fd14, %fd15;
	mov.f64 	%fd17, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd18, %fd16, %fd17, %fd5;
	mov.f64 	%fd19, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd20, %fd16, %fd19, %fd18;
	mov.f64 	%fd21, 0d3E928AF3FCA213EA;
	mov.f64 	%fd22, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd23, %fd22, %fd20, %fd21;
	mov.f64 	%fd24, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd25, %fd23, %fd20, %fd24;
	mov.f64 	%fd26, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd27, %fd25, %fd20, %fd26;
	mov.f64 	%fd28, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd29, %fd27, %fd20, %fd28;
	mov.f64 	%fd30, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd31, %fd29, %fd20, %fd30;
	mov.f64 	%fd32, 0d3F81111111122322;
	fma.rn.f64 	%fd33, %fd31, %fd20, %fd32;
	mov.f64 	%fd34, 0d3FA55555555502A1;
	fma.rn.f64 	%fd35, %fd33, %fd20, %fd34;
	mov.f64 	%fd36, 0d3FC5555555555511;
	fma.rn.f64 	%fd37, %fd35, %fd20, %fd36;
	mov.f64 	%fd38, 0d3FE000000000000B;
	fma.rn.f64 	%fd39, %fd37, %fd20, %fd38;
	mov.f64 	%fd40, 0d3FF0000000000000;
	fma.rn.f64 	%fd41, %fd39, %fd20, %fd40;
	fma.rn.f64 	%fd42, %fd41, %fd20, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4, %temp}, %fd42;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd42;
	}
	shl.b32 	%r9, %r3, 20;
	add.s32 	%r10, %r5, %r9;
	mov.b64 	%fd54, {%r4, %r10};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd5;
	}
	mov.b32 	 %f2, %r11;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p5, %f1, 0f4086232B;
	@%p5 bra 	BB7_9;

	setp.lt.f64	%p6, %fd5, 0d0000000000000000;
	add.f64 	%fd43, %fd5, 0d7FF0000000000000;
	selp.f64	%fd54, 0d0000000000000000, %fd43, %p6;
	setp.geu.f32	%p7, %f1, 0f40874800;
	@%p7 bra 	BB7_9;

	shr.u32 	%r12, %r3, 31;
	add.s32 	%r13, %r3, %r12;
	shr.s32 	%r14, %r13, 1;
	shl.b32 	%r15, %r14, 20;
	add.s32 	%r16, %r15, %r5;
	mov.b64 	%fd44, {%r4, %r16};
	sub.s32 	%r17, %r3, %r14;
	shl.b32 	%r18, %r17, 20;
	add.s32 	%r19, %r18, 1072693248;
	mov.u32 	%r20, 0;
	mov.b64 	%fd45, {%r20, %r19};
	mul.f64 	%fd54, %fd44, %fd45;

BB7_9:
	cvta.to.global.u64 	%rd5, %rd7;
	cvta.to.global.u64 	%rd12, %rd8;
	mov.u64 	%rd13, SoftmaxForward$esum;
	atom.shared.add.f64 	%fd46, [%rd13], %fd54;
	shl.b64 	%rd14, %rd4, 3;
	add.s64 	%rd6, %rd12, %rd14;
	st.global.f64 	[%rd6], %fd54;
	bar.sync 	0;
	ld.shared.f64 	%fd47, [SoftmaxForward$esum];
	ld.global.f64 	%fd48, [%rd6];
	div.rn.f64 	%fd49, %fd48, %fd47;
	st.global.f64 	[%rd6], %fd49;
	add.s64 	%rd16, %rd5, %rd14;
	st.global.f64 	[%rd16], %fd49;
	ret;
}

	// .globl	SoftmaxForward_m
.visible .entry SoftmaxForward_m(
	.param .u64 SoftmaxForward_m_param_0,
	.param .u64 SoftmaxForward_m_param_1,
	.param .u32 SoftmaxForward_m_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd6, [SoftmaxForward_m_param_0];
	ld.param.u64 	%rd7, [SoftmaxForward_m_param_1];
	ld.param.u32 	%r3, [SoftmaxForward_m_param_2];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd7;
	ld.global.f64 	%fd7, [%rd2];
	st.global.f64 	[%rd1], %fd7;
	setp.lt.s32	%p1, %r3, 2;
	@%p1 bra 	BB8_5;

	add.s64 	%rd8, %rd2, 8;
	mov.u32 	%r5, 1;

BB8_2:
	mov.f64 	%fd5, %fd7;
	mov.f64 	%fd2, %fd5;
	ld.global.f64 	%fd3, [%rd8];
	setp.leu.f64	%p2, %fd3, %fd2;
	mov.f64 	%fd8, %fd2;
	@%p2 bra 	BB8_4;

	st.global.f64 	[%rd1], %fd3;
	mov.f64 	%fd8, %fd3;

BB8_4:
	mov.f64 	%fd7, %fd8;
	add.s64 	%rd8, %rd8, 8;
	add.s32 	%r5, %r5, 1;
	setp.lt.s32	%p3, %r5, %r3;
	@%p3 bra 	BB8_2;

BB8_5:
	ret;
}

	// .globl	SoftmaxForward_s
.visible .entry SoftmaxForward_s(
	.param .u32 SoftmaxForward_s_param_0,
	.param .u64 SoftmaxForward_s_param_1,
	.param .u64 SoftmaxForward_s_param_2,
	.param .f64 SoftmaxForward_s_param_3,
	.param .u64 SoftmaxForward_s_param_4
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<17>;
	.reg .f64 	%fd<44>;
	.reg .b64 	%rd<12>;


	ld.param.u32 	%r4, [SoftmaxForward_s_param_0];
	ld.param.u64 	%rd2, [SoftmaxForward_s_param_1];
	ld.param.u64 	%rd3, [SoftmaxForward_s_param_2];
	ld.param.f64 	%fd6, [SoftmaxForward_s_param_3];
	ld.param.u64 	%rd4, [SoftmaxForward_s_param_4];
	cvt.s64.s32	%rd1, %r4;
	cvta.to.global.u64 	%rd5, %rd4;
	mul.wide.s32 	%rd6, %r4, 8;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f64 	%fd7, [%rd7];
	sub.f64 	%fd1, %fd7, %fd6;
	mov.f64 	%fd8, 0d4338000000000000;
	mov.f64 	%fd9, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd10, %fd1, %fd9, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1, %temp}, %fd10;
	}
	mov.f64 	%fd11, 0dC338000000000000;
	add.rn.f64 	%fd12, %fd10, %fd11;
	mov.f64 	%fd13, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd14, %fd12, %fd13, %fd1;
	mov.f64 	%fd15, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd16, %fd12, %fd15, %fd14;
	mov.f64 	%fd17, 0d3E928AF3FCA213EA;
	mov.f64 	%fd18, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd19, %fd18, %fd16, %fd17;
	mov.f64 	%fd20, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd21, %fd19, %fd16, %fd20;
	mov.f64 	%fd22, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd23, %fd21, %fd16, %fd22;
	mov.f64 	%fd24, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd25, %fd23, %fd16, %fd24;
	mov.f64 	%fd26, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd27, %fd25, %fd16, %fd26;
	mov.f64 	%fd28, 0d3F81111111122322;
	fma.rn.f64 	%fd29, %fd27, %fd16, %fd28;
	mov.f64 	%fd30, 0d3FA55555555502A1;
	fma.rn.f64 	%fd31, %fd29, %fd16, %fd30;
	mov.f64 	%fd32, 0d3FC5555555555511;
	fma.rn.f64 	%fd33, %fd31, %fd16, %fd32;
	mov.f64 	%fd34, 0d3FE000000000000B;
	fma.rn.f64 	%fd35, %fd33, %fd16, %fd34;
	mov.f64 	%fd36, 0d3FF0000000000000;
	fma.rn.f64 	%fd37, %fd35, %fd16, %fd36;
	fma.rn.f64 	%fd38, %fd37, %fd16, %fd36;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd38;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd38;
	}
	shl.b32 	%r5, %r1, 20;
	add.s32 	%r6, %r3, %r5;
	mov.b64 	%fd43, {%r2, %r6};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd1;
	}
	mov.b32 	 %f2, %r7;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p1, %f1, 0f4086232B;
	@%p1 bra 	BB9_3;

	setp.lt.f64	%p2, %fd1, 0d0000000000000000;
	add.f64 	%fd39, %fd1, 0d7FF0000000000000;
	selp.f64	%fd43, 0d0000000000000000, %fd39, %p2;
	setp.geu.f32	%p3, %f1, 0f40874800;
	@%p3 bra 	BB9_3;

	shr.u32 	%r8, %r1, 31;
	add.s32 	%r9, %r1, %r8;
	shr.s32 	%r10, %r9, 1;
	shl.b32 	%r11, %r10, 20;
	add.s32 	%r12, %r11, %r3;
	mov.b64 	%fd40, {%r2, %r12};
	sub.s32 	%r13, %r1, %r10;
	shl.b32 	%r14, %r13, 20;
	add.s32 	%r15, %r14, 1072693248;
	mov.u32 	%r16, 0;
	mov.b64 	%fd41, {%r16, %r15};
	mul.f64 	%fd43, %fd40, %fd41;

BB9_3:
	cvta.to.global.u64 	%rd8, %rd3;
	cvta.to.global.u64 	%rd9, %rd2;
	atom.global.add.f64 	%fd42, [%rd9], %fd43;
	shl.b64 	%rd10, %rd1, 3;
	add.s64 	%rd11, %rd8, %rd10;
	st.global.f64 	[%rd11], %fd43;
	ret;
}

	// .globl	SoftmaxForward_n
.visible .entry SoftmaxForward_n(
	.param .u32 SoftmaxForward_n_param_0,
	.param .f64 SoftmaxForward_n_param_1,
	.param .u64 SoftmaxForward_n_param_2,
	.param .u64 SoftmaxForward_n_param_3
)
{
	.reg .b32 	%r<2>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<8>;


	ld.param.u32 	%r1, [SoftmaxForward_n_param_0];
	ld.param.f64 	%fd1, [SoftmaxForward_n_param_1];
	ld.param.u64 	%rd1, [SoftmaxForward_n_param_2];
	ld.param.u64 	%rd2, [SoftmaxForward_n_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f64 	%fd2, [%rd6];
	div.rn.f64 	%fd3, %fd2, %fd1;
	st.global.f64 	[%rd6], %fd3;
	add.s64 	%rd7, %rd3, %rd5;
	st.global.f64 	[%rd7], %fd3;
	ret;
}

	// .globl	SoftmaxLoss
.visible .entry SoftmaxLoss(
	.param .u32 SoftmaxLoss_param_0,
	.param .u64 SoftmaxLoss_param_1,
	.param .u64 SoftmaxLoss_param_2,
	.param .u64 SoftmaxLoss_param_3,
	.param .u64 SoftmaxLoss_param_4
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<68>;
	.reg .b64 	%rd<13>;


	ld.param.u32 	%r11, [SoftmaxLoss_param_0];
	ld.param.u64 	%rd2, [SoftmaxLoss_param_1];
	ld.param.u64 	%rd3, [SoftmaxLoss_param_2];
	ld.param.u64 	%rd4, [SoftmaxLoss_param_3];
	ld.param.u64 	%rd5, [SoftmaxLoss_param_4];
	cvta.to.global.u64 	%rd6, %rd5;
	mul.wide.s32 	%rd7, %r11, 8;
	add.s64 	%rd8, %rd6, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.s64 	%rd1, %rd9, %rd7;
	ld.global.f64 	%fd10, [%rd1];
	ld.global.f64 	%fd11, [%rd8];
	sub.f64 	%fd12, %fd11, %fd10;
	neg.f64 	%fd13, %fd12;
	cvta.to.global.u64 	%rd10, %rd3;
	add.s64 	%rd11, %rd10, %rd7;
	st.global.f64 	[%rd11], %fd13;
	ld.global.f64 	%fd14, [%rd8];
	setp.neu.f64	%p1, %fd14, 0d3FF0000000000000;
	@%p1 bra 	BB11_9;

	ld.global.f64 	%fd65, [%rd1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd65;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd65;
	}
	mov.u32 	%r27, -1023;
	setp.gt.s32	%p2, %r25, 1048575;
	@%p2 bra 	BB11_3;

	mul.f64 	%fd65, %fd65, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd65;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd65;
	}
	mov.u32 	%r27, -1077;

BB11_3:
	add.s32 	%r14, %r25, -1;
	setp.lt.u32	%p3, %r14, 2146435071;
	@%p3 bra 	BB11_5;
	bra.uni 	BB11_4;

BB11_5:
	shr.u32 	%r16, %r25, 20;
	add.s32 	%r28, %r27, %r16;
	and.b32  	%r17, %r25, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd66, {%r26, %r18};
	setp.lt.s32	%p5, %r18, 1073127583;
	@%p5 bra 	BB11_7;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd66;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd66;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd66, {%r19, %r21};
	add.s32 	%r28, %r28, 1;

BB11_7:
	add.f64 	%fd18, %fd66, 0d3FF0000000000000;
	// inline asm
	rcp.approx.ftz.f64 %fd17,%fd18;
	// inline asm
	neg.f64 	%fd19, %fd18;
	mov.f64 	%fd20, 0d3FF0000000000000;
	fma.rn.f64 	%fd21, %fd19, %fd17, %fd20;
	fma.rn.f64 	%fd22, %fd21, %fd21, %fd21;
	fma.rn.f64 	%fd23, %fd22, %fd17, %fd17;
	add.f64 	%fd24, %fd66, 0dBFF0000000000000;
	mul.f64 	%fd25, %fd24, %fd23;
	fma.rn.f64 	%fd26, %fd24, %fd23, %fd25;
	mul.f64 	%fd27, %fd26, %fd26;
	mov.f64 	%fd28, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd29, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd30, %fd29, %fd27, %fd28;
	mov.f64 	%fd31, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd32, %fd30, %fd27, %fd31;
	mov.f64 	%fd33, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd34, %fd32, %fd27, %fd33;
	mov.f64 	%fd35, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd36, %fd34, %fd27, %fd35;
	mov.f64 	%fd37, 0d3F624924923BE72D;
	fma.rn.f64 	%fd38, %fd36, %fd27, %fd37;
	mov.f64 	%fd39, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd40, %fd38, %fd27, %fd39;
	mov.f64 	%fd41, 0d3FB5555555555554;
	fma.rn.f64 	%fd42, %fd40, %fd27, %fd41;
	sub.f64 	%fd43, %fd24, %fd26;
	add.f64 	%fd44, %fd43, %fd43;
	neg.f64 	%fd45, %fd26;
	fma.rn.f64 	%fd46, %fd45, %fd24, %fd44;
	mul.f64 	%fd47, %fd23, %fd46;
	mul.f64 	%fd48, %fd27, %fd42;
	fma.rn.f64 	%fd49, %fd48, %fd26, %fd47;
	xor.b32  	%r22, %r28, -2147483648;
	mov.u32 	%r23, 1127219200;
	mov.b64 	%fd50, {%r22, %r23};
	mov.u32 	%r24, -2147483648;
	mov.b64 	%fd51, {%r24, %r23};
	sub.f64 	%fd52, %fd50, %fd51;
	mov.f64 	%fd53, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd54, %fd52, %fd53, %fd26;
	neg.f64 	%fd55, %fd52;
	fma.rn.f64 	%fd56, %fd55, %fd53, %fd54;
	sub.f64 	%fd57, %fd56, %fd26;
	sub.f64 	%fd58, %fd49, %fd57;
	mov.f64 	%fd59, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd60, %fd52, %fd59, %fd58;
	add.f64 	%fd67, %fd54, %fd60;
	bra.uni 	BB11_8;

BB11_4:
	mov.f64 	%fd15, 0d7FF0000000000000;
	fma.rn.f64 	%fd16, %fd65, %fd15, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd65;
	}
	mov.b32 	 %f1, %r15;
	setp.eq.f32	%p4, %f1, 0f00000000;
	selp.f64	%fd67, 0dFFF0000000000000, %fd16, %p4;

BB11_8:
	cvta.to.global.u64 	%rd12, %rd2;
	setp.gt.f64	%p6, %fd67, 0dC08F400000000000;
	neg.f64 	%fd61, %fd67;
	selp.f64	%fd62, %fd61, 0d408F400000000000, %p6;
	ld.global.f64 	%fd63, [%rd12];
	add.f64 	%fd64, %fd63, %fd62;
	st.global.f64 	[%rd12], %fd64;

BB11_9:
	ret;
}

	// .globl	sgd_mome
.visible .entry sgd_mome(
	.param .u32 sgd_mome_param_0,
	.param .u64 sgd_mome_param_1,
	.param .u64 sgd_mome_param_2,
	.param .u64 sgd_mome_param_3,
	.param .u64 sgd_mome_param_4,
	.param .f64 sgd_mome_param_5,
	.param .f64 sgd_mome_param_6,
	.param .u32 sgd_mome_param_7,
	.param .f64 sgd_mome_param_8,
	.param .f64 sgd_mome_param_9
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<3>;
	.reg .f64 	%fd<25>;
	.reg .b64 	%rd<15>;


	ld.param.u32 	%r1, [sgd_mome_param_0];
	ld.param.u64 	%rd1, [sgd_mome_param_1];
	ld.param.u64 	%rd2, [sgd_mome_param_2];
	ld.param.u64 	%rd3, [sgd_mome_param_3];
	ld.param.u64 	%rd4, [sgd_mome_param_4];
	ld.param.f64 	%fd1, [sgd_mome_param_5];
	ld.param.f64 	%fd2, [sgd_mome_param_6];
	ld.param.u32 	%r2, [sgd_mome_param_7];
	ld.param.f64 	%fd3, [sgd_mome_param_8];
	ld.param.f64 	%fd4, [sgd_mome_param_9];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd3;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd8, %rd2;
	mul.wide.s32 	%rd9, %r1, 8;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f64 	%fd5, [%rd10];
	mul.f64 	%fd6, %fd5, %fd1;
	mul.f64 	%fd7, %fd5, %fd6;
	mul.f64 	%fd8, %fd7, 0d3FE0000000000000;
	abs.f64 	%fd9, %fd5;
	mul.f64 	%fd10, %fd9, %fd2;
	atom.global.add.f64 	%fd11, [%rd7], %fd8;
	add.s64 	%rd11, %rd7, 8;
	atom.global.add.f64 	%fd12, [%rd11], %fd10;
	setp.gt.f64	%p1, %fd5, 0d0000000000000000;
	selp.f64	%fd13, 0d3FF0000000000000, 0dBFF0000000000000, %p1;
	fma.rn.f64 	%fd14, %fd13, %fd2, %fd6;
	add.s64 	%rd12, %rd6, %rd9;
	ld.global.f64 	%fd15, [%rd12];
	add.f64 	%fd16, %fd14, %fd15;
	cvt.rn.f64.s32	%fd17, %r2;
	div.rn.f64 	%fd18, %fd16, %fd17;
	add.s64 	%rd13, %rd5, %rd9;
	ld.global.f64 	%fd19, [%rd13];
	mul.f64 	%fd20, %fd19, %fd4;
	mul.f64 	%fd21, %fd18, %fd3;
	sub.f64 	%fd22, %fd20, %fd21;
	atom.global.add.f64 	%fd23, [%rd13], %fd22;
	atom.global.add.f64 	%fd24, [%rd10], %fd22;
	mov.u64 	%rd14, 0;
	st.global.u64 	[%rd12], %rd14;
	ret;
}

	// .globl	TestVolume
.visible .entry TestVolume(
	.param .u64 TestVolume_param_0,
	.param .u64 TestVolume_param_1,
	.param .u64 TestVolume_param_2,
	.param .u64 TestVolume_param_3,
	.param .u64 TestVolume_param_4
)
{
	.reg .pred 	%p<89>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<416>;
	.reg .f64 	%fd<346>;
	.reg .b64 	%rd<155>;
	// demoted variable
	.shared .align 8 .f64 TestVolume$amax;
	// demoted variable
	.shared .align 8 .f64 TestVolume$esum;

	ld.param.u64 	%rd52, [TestVolume_param_0];
	ld.param.u64 	%rd53, [TestVolume_param_2];
	ld.param.u64 	%rd55, [TestVolume_param_3];
	ld.param.u64 	%rd54, [TestVolume_param_4];
	cvta.to.global.u64 	%rd1, %rd55;
	mov.u32 	%r1, %ntid.x;
	add.s32 	%r171, %r1, 3071;
	mov.u32 	%r2, %tid.x;
	sub.s32 	%r172, %r171, %r2;
	div.s32 	%r3, %r172, %r1;
	setp.lt.s32	%p4, %r3, 1;
	@%p4 bra 	BB13_3;

	cvta.to.global.u64 	%rd56, %rd52;
	mul.wide.s32 	%rd57, %r2, 8;
	add.s64 	%rd144, %rd1, %rd57;
	mul.wide.s32 	%rd3, %r1, 8;
	add.s64 	%rd143, %rd56, %rd57;
	mov.u32 	%r381, 0;

BB13_2:
	ld.global.f64 	%fd73, [%rd143];
	st.global.f64 	[%rd144], %fd73;
	add.s64 	%rd144, %rd144, %rd3;
	add.s64 	%rd143, %rd143, %rd3;
	add.s32 	%r381, %r381, 1;
	setp.lt.s32	%p5, %r381, %r3;
	@%p5 bra 	BB13_2;

BB13_3:
	bar.sync 	0;
	mov.u32 	%r377, %tid.x;
	add.s32 	%r175, %r1, 16383;
	sub.s32 	%r176, %r175, %r377;
	div.s32 	%r6, %r176, %r1;
	mov.u32 	%r174, 0;
	setp.lt.s32	%p6, %r6, 1;
	@%p6 bra 	BB13_19;

	mov.u32 	%r382, %tid.x;
	mov.u32 	%r385, %r174;

BB13_5:
	shr.s32 	%r178, %r382, 31;
	shr.u32 	%r179, %r178, 23;
	add.s32 	%r180, %r382, %r179;
	shr.s32 	%r9, %r180, 9;
	and.b32  	%r181, %r180, -512;
	sub.s32 	%r182, %r382, %r181;
	shr.s32 	%r183, %r182, 31;
	shr.u32 	%r184, %r183, 28;
	add.s32 	%r185, %r182, %r184;
	shr.s32 	%r10, %r185, 4;
	and.b32  	%r186, %r185, -16;
	sub.s32 	%r11, %r182, %r186;
	mov.f64 	%fd323, 0d0000000000000000;
	mov.u32 	%r384, %r174;

BB13_6:
	mov.u32 	%r12, %r384;
	add.s32 	%r187, %r9, %r12;
	add.s32 	%r188, %r187, -2;
	setp.gt.u32	%p7, %r188, 31;
	@%p7 bra 	BB13_17;

	add.s32 	%r189, %r10, -2;
	setp.gt.u32	%p8, %r189, 31;
	mul.lo.s32 	%r13, %r11, 75;
	@%p8 bra 	BB13_9;

	cvta.to.global.u64 	%rd58, %rd53;
	mad.lo.s32 	%r190, %r12, 15, %r13;
	mul.wide.s32 	%rd59, %r190, 8;
	add.s64 	%rd60, %rd58, %rd59;
	shl.b32 	%r192, %r187, 5;
	add.s32 	%r193, %r192, %r10;
	add.s32 	%r194, %r193, -64;
	mad.lo.s32 	%r195, %r194, 3, -6;
	mul.wide.s32 	%rd61, %r195, 8;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.f64 	%fd75, [%rd62];
	ld.global.f64 	%fd76, [%rd60];
	fma.rn.f64 	%fd77, %fd76, %fd75, %fd323;
	ld.global.f64 	%fd78, [%rd62+8];
	ld.global.f64 	%fd79, [%rd60+8];
	fma.rn.f64 	%fd80, %fd79, %fd78, %fd77;
	ld.global.f64 	%fd81, [%rd62+16];
	ld.global.f64 	%fd82, [%rd60+16];
	fma.rn.f64 	%fd323, %fd82, %fd81, %fd80;

BB13_9:
	add.s32 	%r196, %r10, -1;
	setp.gt.u32	%p9, %r196, 31;
	@%p9 bra 	BB13_11;

	cvta.to.global.u64 	%rd63, %rd53;
	mad.lo.s32 	%r197, %r12, 15, %r13;
	mul.wide.s32 	%rd64, %r197, 8;
	add.s64 	%rd65, %rd63, %rd64;
	shl.b32 	%r199, %r187, 5;
	add.s32 	%r200, %r199, %r10;
	add.s32 	%r201, %r200, -64;
	mad.lo.s32 	%r202, %r201, 3, -6;
	mul.wide.s32 	%rd66, %r202, 8;
	add.s64 	%rd67, %rd1, %rd66;
	ld.global.f64 	%fd83, [%rd67+24];
	ld.global.f64 	%fd84, [%rd65+24];
	fma.rn.f64 	%fd85, %fd84, %fd83, %fd323;
	ld.global.f64 	%fd86, [%rd67+32];
	ld.global.f64 	%fd87, [%rd65+32];
	fma.rn.f64 	%fd88, %fd87, %fd86, %fd85;
	ld.global.f64 	%fd89, [%rd67+40];
	ld.global.f64 	%fd90, [%rd65+40];
	fma.rn.f64 	%fd323, %fd90, %fd89, %fd88;

BB13_11:
	setp.gt.u32	%p10, %r10, 31;
	@%p10 bra 	BB13_13;

	cvta.to.global.u64 	%rd68, %rd53;
	mad.lo.s32 	%r203, %r12, 15, %r13;
	mul.wide.s32 	%rd69, %r203, 8;
	add.s64 	%rd70, %rd68, %rd69;
	shl.b32 	%r205, %r187, 5;
	add.s32 	%r206, %r205, %r10;
	add.s32 	%r207, %r206, -64;
	mad.lo.s32 	%r208, %r207, 3, -6;
	mul.wide.s32 	%rd71, %r208, 8;
	add.s64 	%rd72, %rd1, %rd71;
	ld.global.f64 	%fd91, [%rd72+48];
	ld.global.f64 	%fd92, [%rd70+48];
	fma.rn.f64 	%fd93, %fd92, %fd91, %fd323;
	ld.global.f64 	%fd94, [%rd72+56];
	ld.global.f64 	%fd95, [%rd70+56];
	fma.rn.f64 	%fd96, %fd95, %fd94, %fd93;
	ld.global.f64 	%fd97, [%rd72+64];
	ld.global.f64 	%fd98, [%rd70+64];
	fma.rn.f64 	%fd323, %fd98, %fd97, %fd96;

BB13_13:
	add.s32 	%r209, %r10, 1;
	setp.gt.u32	%p11, %r209, 31;
	@%p11 bra 	BB13_15;

	cvta.to.global.u64 	%rd73, %rd53;
	mad.lo.s32 	%r210, %r12, 15, %r13;
	mul.wide.s32 	%rd74, %r210, 8;
	add.s64 	%rd75, %rd73, %rd74;
	shl.b32 	%r212, %r187, 5;
	add.s32 	%r213, %r212, %r10;
	add.s32 	%r214, %r213, -64;
	mad.lo.s32 	%r215, %r214, 3, -6;
	mul.wide.s32 	%rd76, %r215, 8;
	add.s64 	%rd77, %rd1, %rd76;
	ld.global.f64 	%fd99, [%rd77+72];
	ld.global.f64 	%fd100, [%rd75+72];
	fma.rn.f64 	%fd101, %fd100, %fd99, %fd323;
	ld.global.f64 	%fd102, [%rd77+80];
	ld.global.f64 	%fd103, [%rd75+80];
	fma.rn.f64 	%fd104, %fd103, %fd102, %fd101;
	ld.global.f64 	%fd105, [%rd77+88];
	ld.global.f64 	%fd106, [%rd75+88];
	fma.rn.f64 	%fd323, %fd106, %fd105, %fd104;

BB13_15:
	add.s32 	%r216, %r10, 2;
	setp.gt.u32	%p12, %r216, 31;
	@%p12 bra 	BB13_17;

	cvta.to.global.u64 	%rd78, %rd53;
	mad.lo.s32 	%r218, %r12, 15, %r13;
	mul.wide.s32 	%rd79, %r218, 8;
	add.s64 	%rd80, %rd78, %rd79;
	shl.b32 	%r220, %r187, 5;
	add.s32 	%r221, %r220, %r10;
	add.s32 	%r222, %r221, -64;
	mad.lo.s32 	%r223, %r222, 3, -6;
	mul.wide.s32 	%rd81, %r223, 8;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.f64 	%fd107, [%rd82+96];
	ld.global.f64 	%fd108, [%rd80+96];
	fma.rn.f64 	%fd109, %fd108, %fd107, %fd323;
	ld.global.f64 	%fd110, [%rd82+104];
	ld.global.f64 	%fd111, [%rd80+104];
	fma.rn.f64 	%fd112, %fd111, %fd110, %fd109;
	ld.global.f64 	%fd113, [%rd82+112];
	ld.global.f64 	%fd114, [%rd80+112];
	fma.rn.f64 	%fd323, %fd114, %fd113, %fd112;

BB13_17:
	add.s32 	%r14, %r12, 1;
	setp.ne.s32	%p13, %r14, 5;
	mov.u32 	%r384, %r14;
	@%p13 bra 	BB13_6;

	cvta.to.global.u64 	%rd83, %rd53;
	add.s32 	%r224, %r11, 1200;
	mul.wide.s32 	%rd84, %r224, 8;
	add.s64 	%rd85, %rd83, %rd84;
	ld.global.f64 	%fd115, [%rd85];
	add.f64 	%fd116, %fd323, %fd115;
	shl.b32 	%r225, %r9, 5;
	add.s32 	%r226, %r10, %r225;
	shl.b32 	%r227, %r226, 4;
	add.s32 	%r228, %r227, %r11;
	mul.wide.s32 	%rd86, %r228, 8;
	add.s64 	%rd87, %rd86, %rd1;
	st.global.f64 	[%rd87+49152], %fd116;
	add.s32 	%r382, %r382, %r1;
	add.s32 	%r385, %r385, 1;
	setp.lt.s32	%p14, %r385, %r6;
	@%p14 bra 	BB13_5;

BB13_19:
	@%p6 bra 	BB13_22;

	mov.u32 	%r230, %tid.x;
	mul.wide.s32 	%rd88, %r230, 8;
	add.s64 	%rd145, %rd1, %rd88;
	mul.wide.s32 	%rd10, %r1, 8;
	mov.u32 	%r386, 0;

BB13_21:
	ld.global.f64 	%fd117, [%rd145+49152];
	setp.gt.f64	%p16, %fd117, 0d0000000000000000;
	selp.f64	%fd118, %fd117, 0d0000000000000000, %p16;
	st.global.f64 	[%rd145+311296], %fd118;
	add.s64 	%rd145, %rd145, %rd10;
	add.s32 	%r386, %r386, 1;
	setp.lt.s32	%p17, %r386, %r6;
	@%p17 bra 	BB13_21;

BB13_22:
	bar.sync 	0;
	mov.u32 	%r231, %tid.x;
	add.s32 	%r232, %r1, 4095;
	sub.s32 	%r233, %r232, %r231;
	div.s32 	%r19, %r233, %r1;
	setp.lt.s32	%p18, %r19, 1;
	@%p18 bra 	BB13_35;

	mov.u32 	%r388, %tid.x;
	cvta.to.global.u64 	%rd89, %rd54;
	mul.wide.s32 	%rd90, %r388, 4;
	add.s64 	%rd146, %rd89, %rd90;
	mul.wide.s32 	%rd14, %r1, 4;
	mov.u32 	%r387, 0;

BB13_24:
	shr.s32 	%r235, %r388, 31;
	shr.u32 	%r236, %r235, 24;
	add.s32 	%r237, %r388, %r236;
	and.b32  	%r238, %r237, -256;
	sub.s32 	%r239, %r388, %r238;
	shr.s32 	%r240, %r239, 31;
	shr.u32 	%r241, %r240, 28;
	add.s32 	%r242, %r239, %r241;
	shr.s32 	%r23, %r242, 4;
	and.b32  	%r243, %r242, -16;
	sub.s32 	%r24, %r239, %r243;
	shl.b32 	%r25, %r23, 1;
	shl.b32 	%r26, %r24, 1;
	ld.global.u32 	%r389, [%rd146];
	ld.global.u32 	%r390, [%rd146+16384];
	setp.gt.u32	%p19, %r26, 31;
	shl.b32 	%r29, %r24, 6;
	add.s32 	%r244, %r25, %r29;
	shl.b32 	%r245, %r244, 4;
	shr.s32 	%r30, %r237, 8;
	add.s32 	%r246, %r245, %r30;
	add.s32 	%r247, %r246, 16;
	mul.wide.s32 	%rd91, %r247, 8;
	add.s64 	%rd92, %rd91, %rd1;
	add.s64 	%rd16, %rd92, 311296;
	mov.f64 	%fd324, 0dC0F86A0000000000;
	@%p19 bra 	BB13_29;

	setp.gt.u32	%p20, %r25, 31;
	mov.f64 	%fd324, 0dC0F86A0000000000;
	@%p20 bra 	BB13_27;

	mul.wide.s32 	%rd93, %r246, 8;
	add.s64 	%rd94, %rd93, %rd1;
	ld.global.f64 	%fd121, [%rd94+311296];
	setp.gt.f64	%p21, %fd121, 0dC0F86A0000000000;
	selp.f64	%fd324, %fd121, 0dC0F86A0000000000, %p21;
	selp.b32	%r389, %r25, %r389, %p21;
	selp.b32	%r390, %r26, %r390, %p21;

BB13_27:
	add.s32 	%r251, %r25, 1;
	setp.gt.u32	%p22, %r251, 31;
	@%p22 bra 	BB13_29;

	ld.global.f64 	%fd122, [%rd16];
	setp.gt.f64	%p23, %fd122, %fd324;
	selp.f64	%fd324, %fd122, %fd324, %p23;
	selp.b32	%r389, %r251, %r389, %p23;
	selp.b32	%r390, %r26, %r390, %p23;

BB13_29:
	add.s32 	%r39, %r26, 1;
	setp.gt.u32	%p24, %r39, 31;
	@%p24 bra 	BB13_34;

	setp.gt.u32	%p25, %r25, 31;
	@%p25 bra 	BB13_32;

	ld.global.f64 	%fd123, [%rd16+3968];
	setp.gt.f64	%p26, %fd123, %fd324;
	selp.f64	%fd324, %fd123, %fd324, %p26;
	selp.b32	%r389, %r25, %r389, %p26;
	selp.b32	%r390, %r39, %r390, %p26;

BB13_32:
	add.s32 	%r44, %r25, 1;
	setp.gt.u32	%p27, %r44, 31;
	@%p27 bra 	BB13_34;

	ld.global.f64 	%fd124, [%rd16+4096];
	setp.gt.f64	%p28, %fd124, %fd324;
	selp.f64	%fd324, %fd124, %fd324, %p28;
	selp.b32	%r389, %r44, %r389, %p28;
	selp.b32	%r390, %r39, %r390, %p28;

BB13_34:
	st.global.u32 	[%rd146], %r389;
	st.global.u32 	[%rd146+16384], %r390;
	shl.b32 	%r253, %r24, 4;
	add.s32 	%r254, %r253, %r23;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, %r30;
	mul.wide.s32 	%rd95, %r256, 8;
	add.s64 	%rd96, %rd95, %rd1;
	st.global.f64 	[%rd96+573440], %fd324;
	add.s32 	%r388, %r388, %r1;
	add.s64 	%rd146, %rd146, %rd14;
	add.s32 	%r387, %r387, 1;
	setp.lt.s32	%p29, %r387, %r19;
	@%p29 bra 	BB13_24;

BB13_35:
	bar.sync 	0;
	mov.u32 	%r379, %tid.x;
	ld.param.u64 	%rd142, [TestVolume_param_2];
	add.s32 	%r258, %r1, 5119;
	sub.s32 	%r259, %r258, %r379;
	div.s32 	%r52, %r259, %r1;
	cvta.to.global.u64 	%rd18, %rd142;
	mov.u32 	%r257, 0;
	setp.lt.s32	%p30, %r52, 1;
	@%p30 bra 	BB13_48;

	mov.u32 	%r391, %tid.x;
	mov.u32 	%r394, %r257;

BB13_37:
	mul.hi.s32 	%r261, %r391, 1717986919;
	shr.u32 	%r262, %r261, 31;
	shr.s32 	%r263, %r261, 7;
	add.s32 	%r55, %r263, %r262;
	mul.lo.s32 	%r264, %r55, 320;
	sub.s32 	%r265, %r391, %r264;
	mul.hi.s32 	%r266, %r265, 1717986919;
	shr.u32 	%r267, %r266, 31;
	shr.s32 	%r268, %r266, 3;
	add.s32 	%r56, %r268, %r267;
	mul.lo.s32 	%r269, %r56, 20;
	sub.s32 	%r57, %r265, %r269;
	mul.lo.s32 	%r58, %r57, 400;
	mov.f64 	%fd325, 0d0000000000000000;
	mov.u32 	%r393, %r257;

BB13_38:
	mov.u32 	%r59, %r393;
	add.s32 	%r270, %r55, %r59;
	add.s32 	%r60, %r270, -2;
	setp.gt.u32	%p31, %r60, 15;
	@%p31 bra 	BB13_43;

	mul.lo.s32 	%r61, %r59, 5;
	shl.b32 	%r62, %r60, 4;
	mov.u32 	%r395, 0;

BB13_40:
	add.s32 	%r272, %r56, %r395;
	add.s32 	%r64, %r272, -2;
	setp.gt.u32	%p32, %r64, 15;
	@%p32 bra 	BB13_42;

	add.s32 	%r273, %r395, %r61;
	shl.b32 	%r274, %r273, 4;
	add.s32 	%r275, %r274, %r58;
	add.s32 	%r276, %r64, %r62;
	shl.b32 	%r277, %r276, 4;
	mul.wide.s32 	%rd98, %r275, 8;
	add.s64 	%rd99, %rd98, %rd18;
	mul.wide.s32 	%rd100, %r277, 8;
	add.s64 	%rd101, %rd100, %rd1;
	ld.global.f64 	%fd126, [%rd101+573440];
	ld.global.f64 	%fd127, [%rd99+9728];
	fma.rn.f64 	%fd128, %fd127, %fd126, %fd325;
	ld.global.f64 	%fd129, [%rd101+573448];
	ld.global.f64 	%fd130, [%rd99+9736];
	fma.rn.f64 	%fd131, %fd130, %fd129, %fd128;
	ld.global.f64 	%fd132, [%rd101+573456];
	ld.global.f64 	%fd133, [%rd99+9744];
	fma.rn.f64 	%fd134, %fd133, %fd132, %fd131;
	ld.global.f64 	%fd135, [%rd101+573464];
	ld.global.f64 	%fd136, [%rd99+9752];
	fma.rn.f64 	%fd137, %fd136, %fd135, %fd134;
	ld.global.f64 	%fd138, [%rd101+573472];
	ld.global.f64 	%fd139, [%rd99+9760];
	fma.rn.f64 	%fd140, %fd139, %fd138, %fd137;
	ld.global.f64 	%fd141, [%rd101+573480];
	ld.global.f64 	%fd142, [%rd99+9768];
	fma.rn.f64 	%fd143, %fd142, %fd141, %fd140;
	ld.global.f64 	%fd144, [%rd101+573488];
	ld.global.f64 	%fd145, [%rd99+9776];
	fma.rn.f64 	%fd146, %fd145, %fd144, %fd143;
	ld.global.f64 	%fd147, [%rd101+573496];
	ld.global.f64 	%fd148, [%rd99+9784];
	fma.rn.f64 	%fd149, %fd148, %fd147, %fd146;
	ld.global.f64 	%fd150, [%rd101+573504];
	ld.global.f64 	%fd151, [%rd99+9792];
	fma.rn.f64 	%fd152, %fd151, %fd150, %fd149;
	ld.global.f64 	%fd153, [%rd101+573512];
	ld.global.f64 	%fd154, [%rd99+9800];
	fma.rn.f64 	%fd155, %fd154, %fd153, %fd152;
	ld.global.f64 	%fd156, [%rd101+573520];
	ld.global.f64 	%fd157, [%rd99+9808];
	fma.rn.f64 	%fd158, %fd157, %fd156, %fd155;
	ld.global.f64 	%fd159, [%rd101+573528];
	ld.global.f64 	%fd160, [%rd99+9816];
	fma.rn.f64 	%fd161, %fd160, %fd159, %fd158;
	ld.global.f64 	%fd162, [%rd101+573536];
	ld.global.f64 	%fd163, [%rd99+9824];
	fma.rn.f64 	%fd164, %fd163, %fd162, %fd161;
	ld.global.f64 	%fd165, [%rd101+573544];
	ld.global.f64 	%fd166, [%rd99+9832];
	fma.rn.f64 	%fd167, %fd166, %fd165, %fd164;
	ld.global.f64 	%fd168, [%rd101+573552];
	ld.global.f64 	%fd169, [%rd99+9840];
	fma.rn.f64 	%fd170, %fd169, %fd168, %fd167;
	ld.global.f64 	%fd171, [%rd101+573560];
	ld.global.f64 	%fd172, [%rd99+9848];
	fma.rn.f64 	%fd325, %fd172, %fd171, %fd170;

BB13_42:
	add.s32 	%r395, %r395, 1;
	setp.ne.s32	%p33, %r395, 5;
	@%p33 bra 	BB13_40;

BB13_43:
	add.s32 	%r66, %r59, 1;
	setp.lt.s32	%p34, %r66, 5;
	mov.u32 	%r393, %r66;
	@%p34 bra 	BB13_38;

	add.s32 	%r278, %r57, 8000;
	mul.wide.s32 	%rd102, %r278, 8;
	add.s64 	%rd103, %rd102, %rd18;
	ld.global.f64 	%fd173, [%rd103+9728];
	add.f64 	%fd174, %fd325, %fd173;
	shl.b32 	%r279, %r55, 4;
	add.s32 	%r280, %r56, %r279;
	mad.lo.s32 	%r281, %r280, 20, %r57;
	mul.wide.s32 	%rd104, %r281, 8;
	add.s64 	%rd105, %rd104, %rd1;
	st.global.f64 	[%rd105+638976], %fd174;
	add.s32 	%r391, %r391, %r1;
	add.s32 	%r394, %r394, 1;
	setp.lt.s32	%p35, %r394, %r52;
	@%p35 bra 	BB13_37;

	@%p30 bra 	BB13_48;

	mov.u32 	%r283, %tid.x;
	mul.wide.s32 	%rd106, %r283, 8;
	add.s64 	%rd147, %rd1, %rd106;
	mul.wide.s32 	%rd20, %r1, 8;
	mov.u32 	%r396, 0;

BB13_47:
	ld.global.f64 	%fd175, [%rd147+638976];
	setp.gt.f64	%p37, %fd175, 0d0000000000000000;
	selp.f64	%fd176, %fd175, 0d0000000000000000, %p37;
	st.global.f64 	[%rd147+720896], %fd176;
	add.s64 	%rd147, %rd147, %rd20;
	add.s32 	%r396, %r396, 1;
	setp.lt.s32	%p38, %r396, %r52;
	@%p38 bra 	BB13_47;

BB13_48:
	bar.sync 	0;
	mov.u32 	%r401, %tid.x;
	add.s32 	%r285, %r1, 1279;
	sub.s32 	%r286, %r285, %r401;
	div.s32 	%r71, %r286, %r1;
	setp.lt.s32	%p39, %r71, 1;
	@%p39 bra 	BB13_61;

	mov.u32 	%r398, %tid.x;
	cvta.to.global.u64 	%rd107, %rd54;
	mul.wide.s32 	%rd108, %r398, 4;
	add.s64 	%rd148, %rd107, %rd108;
	mul.wide.s32 	%rd24, %r1, 4;
	mov.u32 	%r397, 0;

BB13_50:
	shr.s32 	%r288, %r398, 31;
	shr.u32 	%r289, %r288, 26;
	add.s32 	%r290, %r398, %r289;
	and.b32  	%r291, %r290, -64;
	sub.s32 	%r292, %r398, %r291;
	shr.s32 	%r293, %r292, 31;
	shr.u32 	%r294, %r293, 29;
	add.s32 	%r295, %r292, %r294;
	shr.s32 	%r75, %r295, 3;
	and.b32  	%r296, %r295, -8;
	sub.s32 	%r76, %r292, %r296;
	shl.b32 	%r77, %r75, 1;
	shl.b32 	%r78, %r76, 1;
	ld.global.u32 	%r399, [%rd148+32768];
	ld.global.u32 	%r400, [%rd148+37888];
	setp.gt.u32	%p40, %r78, 15;
	shl.b32 	%r81, %r76, 5;
	add.s32 	%r297, %r77, %r81;
	add.s32 	%r298, %r297, 1;
	shr.s32 	%r82, %r290, 6;
	mad.lo.s32 	%r299, %r298, 20, %r82;
	mul.wide.s32 	%rd109, %r299, 8;
	add.s64 	%rd110, %rd109, %rd1;
	add.s64 	%rd26, %rd110, 720896;
	mov.f64 	%fd326, 0dC0F86A0000000000;
	@%p40 bra 	BB13_55;

	setp.gt.u32	%p41, %r77, 15;
	mov.f64 	%fd326, 0dC0F86A0000000000;
	@%p41 bra 	BB13_53;

	mad.lo.s32 	%r301, %r297, 20, %r82;
	mul.wide.s32 	%rd111, %r301, 8;
	add.s64 	%rd112, %rd111, %rd1;
	ld.global.f64 	%fd179, [%rd112+720896];
	setp.gt.f64	%p42, %fd179, 0dC0F86A0000000000;
	selp.f64	%fd326, %fd179, 0dC0F86A0000000000, %p42;
	selp.b32	%r399, %r77, %r399, %p42;
	selp.b32	%r400, %r78, %r400, %p42;

BB13_53:
	add.s32 	%r302, %r77, 1;
	setp.gt.u32	%p43, %r302, 15;
	@%p43 bra 	BB13_55;

	ld.global.f64 	%fd180, [%rd26];
	setp.gt.f64	%p44, %fd180, %fd326;
	selp.f64	%fd326, %fd180, %fd326, %p44;
	selp.b32	%r399, %r302, %r399, %p44;
	selp.b32	%r400, %r78, %r400, %p44;

BB13_55:
	add.s32 	%r91, %r78, 1;
	setp.gt.u32	%p45, %r91, 15;
	@%p45 bra 	BB13_60;

	setp.gt.u32	%p46, %r77, 15;
	@%p46 bra 	BB13_58;

	ld.global.f64 	%fd181, [%rd26+2400];
	setp.gt.f64	%p47, %fd181, %fd326;
	selp.f64	%fd326, %fd181, %fd326, %p47;
	selp.b32	%r399, %r77, %r399, %p47;
	selp.b32	%r400, %r91, %r400, %p47;

BB13_58:
	add.s32 	%r96, %r77, 1;
	setp.gt.u32	%p48, %r96, 15;
	@%p48 bra 	BB13_60;

	ld.global.f64 	%fd182, [%rd26+2560];
	setp.gt.f64	%p49, %fd182, %fd326;
	selp.f64	%fd326, %fd182, %fd326, %p49;
	selp.b32	%r399, %r96, %r399, %p49;
	selp.b32	%r400, %r91, %r400, %p49;

BB13_60:
	st.global.u32 	[%rd148+32768], %r399;
	st.global.u32 	[%rd148+37888], %r400;
	shl.b32 	%r304, %r76, 3;
	add.s32 	%r305, %r304, %r75;
	mad.lo.s32 	%r306, %r305, 20, %r82;
	mul.wide.s32 	%rd113, %r306, 8;
	add.s64 	%rd114, %rd113, %rd1;
	st.global.f64 	[%rd114+802816], %fd326;
	add.s32 	%r398, %r398, %r1;
	add.s64 	%rd148, %rd148, %rd24;
	add.s32 	%r397, %r397, 1;
	setp.lt.s32	%p50, %r397, %r71;
	@%p50 bra 	BB13_50;

BB13_61:
	setp.gt.s32	%p1, %r71, 0;
	bar.sync 	0;
	mov.u32 	%r307, 0;
	mov.u32 	%r404, %r307;
	@!%p1 bra 	BB13_73;
	bra.uni 	BB13_62;

BB13_62:
	mov.u32 	%r105, %r404;
	mul.hi.s32 	%r309, %r401, 1717986919;
	shr.u32 	%r310, %r309, 31;
	shr.s32 	%r311, %r309, 6;
	add.s32 	%r106, %r311, %r310;
	mul.lo.s32 	%r312, %r106, 160;
	sub.s32 	%r313, %r401, %r312;
	mul.hi.s32 	%r314, %r313, 1717986919;
	shr.u32 	%r315, %r314, 31;
	shr.s32 	%r316, %r314, 3;
	add.s32 	%r107, %r316, %r315;
	mul.lo.s32 	%r317, %r107, 20;
	sub.s32 	%r108, %r313, %r317;
	mul.lo.s32 	%r109, %r108, 500;
	mov.f64 	%fd327, 0d0000000000000000;
	mov.u32 	%r403, %r307;

BB13_63:
	add.s32 	%r318, %r106, %r403;
	add.s32 	%r111, %r318, -2;
	setp.gt.u32	%p51, %r111, 7;
	@%p51 bra 	BB13_68;

	mul.lo.s32 	%r112, %r403, 5;
	shl.b32 	%r113, %r111, 3;
	mov.u32 	%r405, 0;

BB13_65:
	add.s32 	%r320, %r107, %r405;
	add.s32 	%r115, %r320, -2;
	setp.gt.u32	%p52, %r115, 7;
	@%p52 bra 	BB13_67;

	add.s32 	%r321, %r405, %r112;
	mad.lo.s32 	%r322, %r321, 20, %r109;
	add.s32 	%r323, %r115, %r113;
	mul.lo.s32 	%r324, %r323, 20;
	mul.wide.s32 	%rd116, %r322, 8;
	add.s64 	%rd117, %rd116, %rd18;
	mul.wide.s32 	%rd118, %r324, 8;
	add.s64 	%rd119, %rd118, %rd1;
	ld.global.f64 	%fd184, [%rd119+802816];
	ld.global.f64 	%fd185, [%rd117+73888];
	fma.rn.f64 	%fd186, %fd185, %fd184, %fd327;
	ld.global.f64 	%fd187, [%rd119+802824];
	ld.global.f64 	%fd188, [%rd117+73896];
	fma.rn.f64 	%fd189, %fd188, %fd187, %fd186;
	ld.global.f64 	%fd190, [%rd119+802832];
	ld.global.f64 	%fd191, [%rd117+73904];
	fma.rn.f64 	%fd192, %fd191, %fd190, %fd189;
	ld.global.f64 	%fd193, [%rd119+802840];
	ld.global.f64 	%fd194, [%rd117+73912];
	fma.rn.f64 	%fd195, %fd194, %fd193, %fd192;
	ld.global.f64 	%fd196, [%rd119+802848];
	ld.global.f64 	%fd197, [%rd117+73920];
	fma.rn.f64 	%fd198, %fd197, %fd196, %fd195;
	ld.global.f64 	%fd199, [%rd119+802856];
	ld.global.f64 	%fd200, [%rd117+73928];
	fma.rn.f64 	%fd201, %fd200, %fd199, %fd198;
	ld.global.f64 	%fd202, [%rd119+802864];
	ld.global.f64 	%fd203, [%rd117+73936];
	fma.rn.f64 	%fd204, %fd203, %fd202, %fd201;
	ld.global.f64 	%fd205, [%rd119+802872];
	ld.global.f64 	%fd206, [%rd117+73944];
	fma.rn.f64 	%fd207, %fd206, %fd205, %fd204;
	ld.global.f64 	%fd208, [%rd119+802880];
	ld.global.f64 	%fd209, [%rd117+73952];
	fma.rn.f64 	%fd210, %fd209, %fd208, %fd207;
	ld.global.f64 	%fd211, [%rd119+802888];
	ld.global.f64 	%fd212, [%rd117+73960];
	fma.rn.f64 	%fd213, %fd212, %fd211, %fd210;
	ld.global.f64 	%fd214, [%rd119+802896];
	ld.global.f64 	%fd215, [%rd117+73968];
	fma.rn.f64 	%fd216, %fd215, %fd214, %fd213;
	ld.global.f64 	%fd217, [%rd119+802904];
	ld.global.f64 	%fd218, [%rd117+73976];
	fma.rn.f64 	%fd219, %fd218, %fd217, %fd216;
	ld.global.f64 	%fd220, [%rd119+802912];
	ld.global.f64 	%fd221, [%rd117+73984];
	fma.rn.f64 	%fd222, %fd221, %fd220, %fd219;
	ld.global.f64 	%fd223, [%rd119+802920];
	ld.global.f64 	%fd224, [%rd117+73992];
	fma.rn.f64 	%fd225, %fd224, %fd223, %fd222;
	ld.global.f64 	%fd226, [%rd119+802928];
	ld.global.f64 	%fd227, [%rd117+74000];
	fma.rn.f64 	%fd228, %fd227, %fd226, %fd225;
	ld.global.f64 	%fd229, [%rd119+802936];
	ld.global.f64 	%fd230, [%rd117+74008];
	fma.rn.f64 	%fd231, %fd230, %fd229, %fd228;
	ld.global.f64 	%fd232, [%rd119+802944];
	ld.global.f64 	%fd233, [%rd117+74016];
	fma.rn.f64 	%fd234, %fd233, %fd232, %fd231;
	ld.global.f64 	%fd235, [%rd119+802952];
	ld.global.f64 	%fd236, [%rd117+74024];
	fma.rn.f64 	%fd237, %fd236, %fd235, %fd234;
	ld.global.f64 	%fd238, [%rd119+802960];
	ld.global.f64 	%fd239, [%rd117+74032];
	fma.rn.f64 	%fd240, %fd239, %fd238, %fd237;
	ld.global.f64 	%fd241, [%rd119+802968];
	ld.global.f64 	%fd242, [%rd117+74040];
	fma.rn.f64 	%fd327, %fd242, %fd241, %fd240;

BB13_67:
	add.s32 	%r405, %r405, 1;
	setp.ne.s32	%p53, %r405, 5;
	@%p53 bra 	BB13_65;

BB13_68:
	add.s32 	%r403, %r403, 1;
	setp.lt.s32	%p54, %r403, 5;
	@%p54 bra 	BB13_63;

	add.s32 	%r325, %r108, 10000;
	mul.wide.s32 	%rd120, %r325, 8;
	add.s64 	%rd121, %rd120, %rd18;
	ld.global.f64 	%fd243, [%rd121+73888];
	add.f64 	%fd244, %fd327, %fd243;
	shl.b32 	%r326, %r106, 3;
	add.s32 	%r327, %r107, %r326;
	mad.lo.s32 	%r328, %r327, 20, %r108;
	mul.wide.s32 	%rd122, %r328, 8;
	add.s64 	%rd123, %rd122, %rd1;
	st.global.f64 	[%rd123+823296], %fd244;
	add.s32 	%r401, %r401, %r1;
	add.s32 	%r119, %r105, 1;
	setp.lt.s32	%p55, %r119, %r71;
	mov.u32 	%r404, %r119;
	@%p55 bra 	BB13_62;

	@%p39 bra 	BB13_73;

	mov.u32 	%r330, %tid.x;
	mul.wide.s32 	%rd124, %r330, 8;
	add.s64 	%rd149, %rd1, %rd124;
	mul.wide.s32 	%rd29, %r1, 8;
	mov.u32 	%r406, 0;

BB13_72:
	ld.global.f64 	%fd245, [%rd149+823296];
	setp.gt.f64	%p57, %fd245, 0d0000000000000000;
	selp.f64	%fd246, %fd245, 0d0000000000000000, %p57;
	st.global.f64 	[%rd149+843776], %fd246;
	add.s64 	%rd149, %rd149, %rd29;
	add.s32 	%r406, %r406, 1;
	setp.lt.s32	%p58, %r406, %r71;
	@%p58 bra 	BB13_72;

BB13_73:
	bar.sync 	0;
	mov.u32 	%r331, %tid.x;
	add.s32 	%r332, %r1, 319;
	sub.s32 	%r333, %r332, %r331;
	div.s32 	%r122, %r333, %r1;
	setp.lt.s32	%p59, %r122, 1;
	@%p59 bra 	BB13_86;

	mov.u32 	%r407, %tid.x;
	cvta.to.global.u64 	%rd125, %rd54;
	mul.wide.s32 	%rd126, %r407, 4;
	add.s64 	%rd150, %rd125, %rd126;
	mul.wide.s32 	%rd33, %r1, 4;
	mov.u32 	%r408, 0;

BB13_75:
	shr.s32 	%r335, %r407, 31;
	shr.u32 	%r336, %r335, 28;
	add.s32 	%r337, %r407, %r336;
	and.b32  	%r338, %r337, -16;
	sub.s32 	%r339, %r407, %r338;
	shr.s32 	%r340, %r339, 31;
	shr.u32 	%r341, %r340, 30;
	add.s32 	%r342, %r339, %r341;
	shr.s32 	%r126, %r342, 2;
	and.b32  	%r343, %r342, -4;
	sub.s32 	%r127, %r339, %r343;
	shl.b32 	%r128, %r126, 1;
	shl.b32 	%r129, %r127, 1;
	ld.global.u32 	%r409, [%rd150+43008];
	ld.global.u32 	%r410, [%rd150+44288];
	setp.gt.u32	%p60, %r129, 7;
	shl.b32 	%r132, %r127, 4;
	add.s32 	%r344, %r128, %r132;
	add.s32 	%r345, %r344, 1;
	shr.s32 	%r133, %r337, 4;
	mad.lo.s32 	%r346, %r345, 20, %r133;
	mul.wide.s32 	%rd127, %r346, 8;
	add.s64 	%rd128, %rd127, %rd1;
	add.s64 	%rd35, %rd128, 843776;
	mov.f64 	%fd328, 0dC0F86A0000000000;
	@%p60 bra 	BB13_80;

	setp.gt.u32	%p61, %r128, 7;
	mov.f64 	%fd328, 0dC0F86A0000000000;
	@%p61 bra 	BB13_78;

	mad.lo.s32 	%r348, %r344, 20, %r133;
	mul.wide.s32 	%rd129, %r348, 8;
	add.s64 	%rd130, %rd129, %rd1;
	ld.global.f64 	%fd249, [%rd130+843776];
	setp.gt.f64	%p62, %fd249, 0dC0F86A0000000000;
	selp.f64	%fd328, %fd249, 0dC0F86A0000000000, %p62;
	selp.b32	%r409, %r128, %r409, %p62;
	selp.b32	%r410, %r129, %r410, %p62;

BB13_78:
	add.s32 	%r349, %r128, 1;
	setp.gt.u32	%p63, %r349, 7;
	@%p63 bra 	BB13_80;

	ld.global.f64 	%fd250, [%rd35];
	setp.gt.f64	%p64, %fd250, %fd328;
	selp.f64	%fd328, %fd250, %fd328, %p64;
	selp.b32	%r409, %r349, %r409, %p64;
	selp.b32	%r410, %r129, %r410, %p64;

BB13_80:
	add.s32 	%r142, %r129, 1;
	setp.gt.u32	%p65, %r142, 7;
	@%p65 bra 	BB13_85;

	setp.gt.u32	%p66, %r128, 7;
	@%p66 bra 	BB13_83;

	ld.global.f64 	%fd251, [%rd35+1120];
	setp.gt.f64	%p67, %fd251, %fd328;
	selp.f64	%fd328, %fd251, %fd328, %p67;
	selp.b32	%r409, %r128, %r409, %p67;
	selp.b32	%r410, %r142, %r410, %p67;

BB13_83:
	add.s32 	%r147, %r128, 1;
	setp.gt.u32	%p68, %r147, 7;
	@%p68 bra 	BB13_85;

	ld.global.f64 	%fd252, [%rd35+1280];
	setp.gt.f64	%p69, %fd252, %fd328;
	selp.f64	%fd328, %fd252, %fd328, %p69;
	selp.b32	%r409, %r147, %r409, %p69;
	selp.b32	%r410, %r142, %r410, %p69;

BB13_85:
	st.global.u32 	[%rd150+43008], %r409;
	st.global.u32 	[%rd150+44288], %r410;
	shl.b32 	%r351, %r127, 2;
	add.s32 	%r352, %r351, %r126;
	mad.lo.s32 	%r353, %r352, 20, %r133;
	mul.wide.s32 	%rd131, %r353, 8;
	add.s64 	%rd132, %rd131, %rd1;
	st.global.f64 	[%rd132+864256], %fd328;
	add.s32 	%r407, %r407, %r1;
	add.s64 	%rd150, %rd150, %rd33;
	add.s32 	%r408, %r408, 1;
	setp.lt.s32	%p70, %r408, %r122;
	@%p70 bra 	BB13_75;

BB13_86:
	bar.sync 	0;
	add.s32 	%r355, %r1, 9;
	sub.s32 	%r356, %r355, %r331;
	div.s32 	%r154, %r356, %r1;
	setp.lt.s32	%p71, %r154, 1;
	@%p71 bra 	BB13_91;

	mul.lo.s32 	%r155, %r1, 320;
	mul.lo.s32 	%r157, %r331, 320;
	mov.u32 	%r412, 0;
	mov.u32 	%r411, %r331;

BB13_88:
	mov.u32 	%r158, %r411;
	mad.lo.s32 	%r359, %r155, %r412, %r157;
	mul.wide.s32 	%rd133, %r359, 8;
	add.s64 	%rd152, %rd18, %rd133;
	mov.f64 	%fd329, 0d0000000000000000;
	mov.u32 	%r413, -320;
	mov.u64 	%rd151, %rd1;

BB13_89:
	mov.u64 	%rd38, %rd151;
	ld.global.f64 	%fd254, [%rd152+154048];
	ld.global.f64 	%fd255, [%rd38+864256];
	fma.rn.f64 	%fd256, %fd255, %fd254, %fd329;
	ld.global.f64 	%fd257, [%rd152+154056];
	ld.global.f64 	%fd258, [%rd38+864264];
	fma.rn.f64 	%fd259, %fd258, %fd257, %fd256;
	ld.global.f64 	%fd260, [%rd152+154064];
	ld.global.f64 	%fd261, [%rd38+864272];
	fma.rn.f64 	%fd262, %fd261, %fd260, %fd259;
	ld.global.f64 	%fd263, [%rd152+154072];
	ld.global.f64 	%fd264, [%rd38+864280];
	fma.rn.f64 	%fd265, %fd264, %fd263, %fd262;
	ld.global.f64 	%fd266, [%rd152+154080];
	ld.global.f64 	%fd267, [%rd38+864288];
	fma.rn.f64 	%fd268, %fd267, %fd266, %fd265;
	ld.global.f64 	%fd269, [%rd152+154088];
	ld.global.f64 	%fd270, [%rd38+864296];
	fma.rn.f64 	%fd271, %fd270, %fd269, %fd268;
	ld.global.f64 	%fd272, [%rd152+154096];
	ld.global.f64 	%fd273, [%rd38+864304];
	fma.rn.f64 	%fd274, %fd273, %fd272, %fd271;
	ld.global.f64 	%fd275, [%rd152+154104];
	ld.global.f64 	%fd276, [%rd38+864312];
	fma.rn.f64 	%fd277, %fd276, %fd275, %fd274;
	ld.global.f64 	%fd278, [%rd152+154112];
	ld.global.f64 	%fd279, [%rd38+864320];
	fma.rn.f64 	%fd280, %fd279, %fd278, %fd277;
	ld.global.f64 	%fd281, [%rd152+154120];
	ld.global.f64 	%fd282, [%rd38+864328];
	fma.rn.f64 	%fd329, %fd282, %fd281, %fd280;
	add.s64 	%rd152, %rd152, 80;
	add.s64 	%rd41, %rd38, 80;
	add.s32 	%r413, %r413, 10;
	setp.ne.s32	%p72, %r413, 0;
	mov.u64 	%rd151, %rd41;
	@%p72 bra 	BB13_89;

	mul.wide.s32 	%rd134, %r158, 8;
	add.s64 	%rd135, %rd134, %rd18;
	ld.global.f64 	%fd283, [%rd135+179648];
	add.f64 	%fd284, %fd329, %fd283;
	add.s64 	%rd136, %rd1, %rd134;
	st.global.f64 	[%rd136+869376], %fd284;
	add.s32 	%r162, %r158, %r1;
	add.s32 	%r412, %r412, 1;
	setp.lt.s32	%p73, %r412, %r154;
	mov.u32 	%r411, %r162;
	@%p73 bra 	BB13_88;

BB13_91:
	mov.u64 	%rd137, 0;
	st.shared.u64 	[TestVolume$amax], %rd137;
	st.shared.u64 	[TestVolume$esum], %rd137;
	bar.sync 	0;
	setp.ne.s32	%p74, %r331, 0;
	@%p74 bra 	BB13_110;

	ld.global.f64 	%fd48, [%rd1+869376];
	ld.global.f64 	%fd49, [%rd1+869384];
	st.shared.f64 	[TestVolume$amax], %fd48;
	setp.leu.f64	%p75, %fd49, %fd48;
	mov.f64 	%fd344, %fd48;
	@%p75 bra 	BB13_94;

	st.shared.f64 	[TestVolume$amax], %fd49;
	mov.f64 	%fd344, %fd49;

BB13_94:
	mov.f64 	%fd50, %fd344;
	ld.global.f64 	%fd51, [%rd1+869392];
	setp.leu.f64	%p76, %fd51, %fd50;
	mov.f64 	%fd343, %fd50;
	@%p76 bra 	BB13_96;

	st.shared.f64 	[TestVolume$amax], %fd51;
	mov.f64 	%fd343, %fd51;

BB13_96:
	mov.f64 	%fd52, %fd343;
	ld.global.f64 	%fd53, [%rd1+869400];
	setp.leu.f64	%p77, %fd53, %fd52;
	mov.f64 	%fd342, %fd52;
	@%p77 bra 	BB13_98;

	st.shared.f64 	[TestVolume$amax], %fd53;
	mov.f64 	%fd342, %fd53;

BB13_98:
	mov.f64 	%fd54, %fd342;
	ld.global.f64 	%fd55, [%rd1+869408];
	setp.leu.f64	%p78, %fd55, %fd54;
	mov.f64 	%fd341, %fd54;
	@%p78 bra 	BB13_100;

	st.shared.f64 	[TestVolume$amax], %fd55;
	mov.f64 	%fd341, %fd55;

BB13_100:
	mov.f64 	%fd56, %fd341;
	ld.global.f64 	%fd57, [%rd1+869416];
	setp.leu.f64	%p79, %fd57, %fd56;
	mov.f64 	%fd340, %fd56;
	@%p79 bra 	BB13_102;

	st.shared.f64 	[TestVolume$amax], %fd57;
	mov.f64 	%fd340, %fd57;

BB13_102:
	mov.f64 	%fd58, %fd340;
	ld.global.f64 	%fd59, [%rd1+869424];
	setp.leu.f64	%p80, %fd59, %fd58;
	mov.f64 	%fd339, %fd58;
	@%p80 bra 	BB13_104;

	st.shared.f64 	[TestVolume$amax], %fd59;
	mov.f64 	%fd339, %fd59;

BB13_104:
	mov.f64 	%fd60, %fd339;
	ld.global.f64 	%fd61, [%rd1+869432];
	setp.leu.f64	%p81, %fd61, %fd60;
	mov.f64 	%fd338, %fd60;
	@%p81 bra 	BB13_106;

	st.shared.f64 	[TestVolume$amax], %fd61;
	mov.f64 	%fd338, %fd61;

BB13_106:
	mov.f64 	%fd62, %fd338;
	ld.global.f64 	%fd63, [%rd1+869440];
	setp.leu.f64	%p82, %fd63, %fd62;
	mov.f64 	%fd337, %fd62;
	@%p82 bra 	BB13_108;

	st.shared.f64 	[TestVolume$amax], %fd63;
	mov.f64 	%fd337, %fd63;

BB13_108:
	ld.global.f64 	%fd65, [%rd1+869448];
	setp.leu.f64	%p83, %fd65, %fd337;
	@%p83 bra 	BB13_110;

	st.shared.f64 	[TestVolume$amax], %fd65;

BB13_110:
	setp.gt.s32	%p2, %r154, 0;
	bar.sync 	0;
	@!%p2 bra 	BB13_116;
	bra.uni 	BB13_111;

BB13_111:
	ld.shared.f64 	%fd66, [TestVolume$amax];
	mul.wide.s32 	%rd138, %r331, 8;
	add.s64 	%rd153, %rd1, %rd138;
	mul.wide.s32 	%rd44, %r1, 8;
	mov.u32 	%r414, 0;

BB13_112:
	ld.global.f64 	%fd285, [%rd153+869376];
	sub.f64 	%fd67, %fd285, %fd66;
	mov.f64 	%fd286, 0d4338000000000000;
	mov.f64 	%fd287, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd288, %fd67, %fd287, %fd286;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r165, %temp}, %fd288;
	}
	mov.f64 	%fd289, 0dC338000000000000;
	add.rn.f64 	%fd290, %fd288, %fd289;
	mov.f64 	%fd291, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd292, %fd290, %fd291, %fd67;
	mov.f64 	%fd293, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd294, %fd290, %fd293, %fd292;
	mov.f64 	%fd295, 0d3E928AF3FCA213EA;
	mov.f64 	%fd296, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd297, %fd296, %fd294, %fd295;
	mov.f64 	%fd298, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd299, %fd297, %fd294, %fd298;
	mov.f64 	%fd300, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd301, %fd299, %fd294, %fd300;
	mov.f64 	%fd302, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd303, %fd301, %fd294, %fd302;
	mov.f64 	%fd304, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd305, %fd303, %fd294, %fd304;
	mov.f64 	%fd306, 0d3F81111111122322;
	fma.rn.f64 	%fd307, %fd305, %fd294, %fd306;
	mov.f64 	%fd308, 0d3FA55555555502A1;
	fma.rn.f64 	%fd309, %fd307, %fd294, %fd308;
	mov.f64 	%fd310, 0d3FC5555555555511;
	fma.rn.f64 	%fd311, %fd309, %fd294, %fd310;
	mov.f64 	%fd312, 0d3FE000000000000B;
	fma.rn.f64 	%fd313, %fd311, %fd294, %fd312;
	mov.f64 	%fd314, 0d3FF0000000000000;
	fma.rn.f64 	%fd315, %fd313, %fd294, %fd314;
	fma.rn.f64 	%fd316, %fd315, %fd294, %fd314;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r166, %temp}, %fd316;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd316;
	}
	shl.b32 	%r363, %r165, 20;
	add.s32 	%r364, %r167, %r363;
	mov.b64 	%fd345, {%r166, %r364};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r365}, %fd67;
	}
	mov.b32 	 %f2, %r365;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p84, %f1, 0f4086232B;
	@%p84 bra 	BB13_115;

	setp.lt.f64	%p85, %fd67, 0d0000000000000000;
	add.f64 	%fd317, %fd67, 0d7FF0000000000000;
	selp.f64	%fd345, 0d0000000000000000, %fd317, %p85;
	setp.geu.f32	%p86, %f1, 0f40874800;
	@%p86 bra 	BB13_115;

	shr.u32 	%r366, %r165, 31;
	add.s32 	%r367, %r165, %r366;
	shr.s32 	%r368, %r367, 1;
	shl.b32 	%r369, %r368, 20;
	add.s32 	%r370, %r369, %r167;
	mov.b64 	%fd318, {%r166, %r370};
	sub.s32 	%r371, %r165, %r368;
	shl.b32 	%r372, %r371, 20;
	add.s32 	%r373, %r372, 1072693248;
	mov.u32 	%r374, 0;
	mov.b64 	%fd319, {%r374, %r373};
	mul.f64 	%fd345, %fd318, %fd319;

BB13_115:
	mov.u64 	%rd139, TestVolume$esum;
	atom.shared.add.f64 	%fd320, [%rd139], %fd345;
	st.global.f64 	[%rd153+869536], %fd345;
	add.s64 	%rd153, %rd153, %rd44;
	add.s32 	%r414, %r414, 1;
	setp.lt.s32	%p87, %r414, %r154;
	@%p87 bra 	BB13_112;

BB13_116:
	bar.sync 	0;
	@!%p2 bra 	BB13_119;
	bra.uni 	BB13_117;

BB13_117:
	ld.shared.f64 	%fd72, [TestVolume$esum];
	mul.wide.s32 	%rd140, %r331, 8;
	add.s64 	%rd141, %rd140, %rd1;
	add.s64 	%rd154, %rd141, 869536;
	mul.wide.s32 	%rd49, %r1, 8;
	mov.u32 	%r415, 0;

BB13_118:
	ld.global.f64 	%fd321, [%rd154];
	div.rn.f64 	%fd322, %fd321, %fd72;
	st.global.f64 	[%rd154], %fd322;
	add.s64 	%rd154, %rd154, %rd49;
	add.s32 	%r415, %r415, 1;
	setp.lt.s32	%p88, %r415, %r154;
	@%p88 bra 	BB13_118;

BB13_119:
	ret;
}

	// .globl	TrainEpoch
.visible .entry TrainEpoch(
	.param .u32 TrainEpoch_param_0,
	.param .u32 TrainEpoch_param_1,
	.param .u32 TrainEpoch_param_2,
	.param .u64 TrainEpoch_param_3,
	.param .u64 TrainEpoch_param_4,
	.param .u64 TrainEpoch_param_5,
	.param .u64 TrainEpoch_param_6,
	.param .u64 TrainEpoch_param_7,
	.param .u64 TrainEpoch_param_8,
	.param .u64 TrainEpoch_param_9,
	.param .u64 TrainEpoch_param_10,
	.param .u64 TrainEpoch_param_11,
	.param .f64 TrainEpoch_param_12,
	.param .f64 TrainEpoch_param_13,
	.param .u32 TrainEpoch_param_14,
	.param .f64 TrainEpoch_param_15,
	.param .f64 TrainEpoch_param_16
)
{
	.reg .pred 	%p<230>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<985>;
	.reg .f64 	%fd<1134>;
	.reg .b64 	%rd<380>;
	// demoted variable
	.shared .align 8 .f64 TrainEpoch$amax;
	// demoted variable
	.shared .align 8 .f64 TrainEpoch$esum;

	ld.param.u32 	%r356, [TrainEpoch_param_1];
	ld.param.u64 	%rd135, [TrainEpoch_param_3];
	ld.param.u64 	%rd136, [TrainEpoch_param_4];
	ld.param.u64 	%rd141, [TrainEpoch_param_5];
	ld.param.u64 	%rd142, [TrainEpoch_param_6];
	ld.param.u64 	%rd138, [TrainEpoch_param_8];
	ld.param.u64 	%rd139, [TrainEpoch_param_9];
	ld.param.u64 	%rd140, [TrainEpoch_param_10];
	ld.param.f64 	%fd184, [TrainEpoch_param_12];
	ld.param.f64 	%fd185, [TrainEpoch_param_13];
	ld.param.u32 	%r358, [TrainEpoch_param_14];
	ld.param.f64 	%fd186, [TrainEpoch_param_15];
	ld.param.f64 	%fd187, [TrainEpoch_param_16];
	cvta.to.global.u64 	%rd1, %rd141;
	cvta.to.global.u64 	%rd2, %rd142;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %tid.x;
	cvta.to.global.u64 	%rd143, %rd139;
	mov.u64 	%rd144, 0;
	st.global.u64 	[%rd143], %rd144;
	st.global.u64 	[%rd143+8], %rd144;
	st.global.u64 	[%rd143+16], %rd144;
	setp.lt.s32	%p31, %r356, 1;
	@%p31 bra 	BB14_299;

	add.s32 	%r360, %r1, 3071;
	sub.s32 	%r361, %r360, %r2;
	div.s32 	%r3, %r361, %r1;
	add.s32 	%r362, %r1, 16383;
	sub.s32 	%r363, %r362, %r2;
	div.s32 	%r4, %r363, %r1;
	add.s32 	%r364, %r1, 4095;
	sub.s32 	%r365, %r364, %r2;
	div.s32 	%r5, %r365, %r1;
	add.s32 	%r366, %r1, 5119;
	sub.s32 	%r367, %r366, %r2;
	div.s32 	%r6, %r367, %r1;
	add.s32 	%r368, %r1, 1279;
	sub.s32 	%r369, %r368, %r2;
	div.s32 	%r7, %r369, %r1;
	add.s32 	%r370, %r1, 319;
	sub.s32 	%r371, %r370, %r2;
	div.s32 	%r8, %r371, %r1;
	add.s32 	%r372, %r1, 9;
	sub.s32 	%r373, %r372, %r2;
	div.s32 	%r9, %r373, %r1;
	add.s32 	%r374, %r1, 499;
	sub.s32 	%r375, %r374, %r2;
	div.s32 	%r10, %r375, %r1;
	add.s32 	%r376, %r1, 19;
	sub.s32 	%r377, %r376, %r2;
	div.s32 	%r11, %r377, %r1;
	add.s32 	%r378, %r1, 399;
	sub.s32 	%r379, %r378, %r2;
	div.s32 	%r12, %r379, %r1;
	add.s32 	%r380, %r1, 74;
	sub.s32 	%r381, %r380, %r2;
	div.s32 	%r13, %r381, %r1;
	add.s32 	%r382, %r1, 15;
	sub.s32 	%r383, %r382, %r2;
	div.s32 	%r14, %r383, %r1;
	cvt.rn.f64.s32	%fd1, %r358;
	mul.wide.s32 	%rd3, %r1, 8;
	mul.wide.s32 	%rd145, %r2, 8;
	add.s64 	%rd4, %rd2, %rd145;
	mov.u32 	%r841, 0;
	cvta.to.global.u64 	%rd146, %rd135;
	cvta.to.global.u64 	%rd205, %rd136;

BB14_2:
	ld.param.u32 	%r840, [TrainEpoch_param_0];
	ld.param.u32 	%r839, [TrainEpoch_param_2];
	add.s32 	%r384, %r841, %r839;
	rem.s32 	%r16, %r384, %r840;
	setp.lt.s32	%p32, %r3, 1;
	@%p32 bra 	BB14_5;

	mul.lo.s32 	%r386, %r16, 3072;
	mul.wide.s32 	%rd147, %r2, 8;
	add.s64 	%rd148, %rd146, %rd147;
	mul.wide.s32 	%rd149, %r386, 8;
	add.s64 	%rd336, %rd148, %rd149;
	mov.u32 	%r842, 0;
	mov.u64 	%rd367, %rd4;

BB14_4:
	ld.global.f64 	%fd188, [%rd336];
	st.global.f64 	[%rd367], %fd188;
	add.s64 	%rd336, %rd336, %rd3;
	add.s64 	%rd367, %rd367, %rd3;
	add.s32 	%r842, %r842, 1;
	setp.lt.s32	%p33, %r842, %r3;
	@%p33 bra 	BB14_4;

BB14_5:
	setp.gt.s32	%p1, %r4, 0;
	bar.sync 	0;
	mov.u32 	%r387, 0;
	mov.u32 	%r845, %r387;
	mov.u32 	%r983, %r2;
	@!%p1 bra 	BB14_20;
	bra.uni 	BB14_6;

BB14_6:
	mov.u32 	%r20, %r983;
	mov.u32 	%r19, %r845;
	shr.s32 	%r389, %r20, 31;
	shr.u32 	%r390, %r389, 23;
	add.s32 	%r391, %r20, %r390;
	shr.s32 	%r21, %r391, 9;
	and.b32  	%r392, %r391, -512;
	sub.s32 	%r393, %r20, %r392;
	shr.s32 	%r394, %r393, 31;
	shr.u32 	%r395, %r394, 28;
	add.s32 	%r396, %r393, %r395;
	shr.s32 	%r22, %r396, 4;
	and.b32  	%r397, %r396, -16;
	sub.s32 	%r23, %r393, %r397;
	mul.lo.s32 	%r24, %r23, 75;
	mov.f64 	%fd1095, 0d0000000000000000;
	mov.u32 	%r844, %r387;

BB14_7:
	add.s32 	%r398, %r21, %r844;
	add.s32 	%r26, %r398, -2;
	setp.gt.u32	%p34, %r26, 31;
	@%p34 bra 	BB14_18;

	add.s32 	%r399, %r22, -2;
	setp.gt.u32	%p35, %r399, 31;
	mad.lo.s32 	%r400, %r844, 15, %r24;
	mul.wide.s32 	%rd150, %r400, 8;
	add.s64 	%rd10, %rd1, %rd150;
	shl.b32 	%r401, %r26, 5;
	add.s32 	%r402, %r399, %r401;
	mul.lo.s32 	%r403, %r402, 3;
	mul.wide.s32 	%rd151, %r403, 8;
	add.s64 	%rd11, %rd2, %rd151;
	@%p35 bra 	BB14_10;

	ld.global.f64 	%fd190, [%rd10];
	ld.global.f64 	%fd191, [%rd11];
	fma.rn.f64 	%fd192, %fd190, %fd191, %fd1095;
	ld.global.f64 	%fd193, [%rd11+8];
	ld.global.f64 	%fd194, [%rd10+8];
	fma.rn.f64 	%fd195, %fd194, %fd193, %fd192;
	ld.global.f64 	%fd196, [%rd11+16];
	ld.global.f64 	%fd197, [%rd10+16];
	fma.rn.f64 	%fd1095, %fd197, %fd196, %fd195;

BB14_10:
	add.s32 	%r404, %r22, -1;
	setp.gt.u32	%p36, %r404, 31;
	@%p36 bra 	BB14_12;

	ld.global.f64 	%fd198, [%rd11+24];
	ld.global.f64 	%fd199, [%rd10+24];
	fma.rn.f64 	%fd200, %fd199, %fd198, %fd1095;
	ld.global.f64 	%fd201, [%rd11+32];
	ld.global.f64 	%fd202, [%rd10+32];
	fma.rn.f64 	%fd203, %fd202, %fd201, %fd200;
	ld.global.f64 	%fd204, [%rd11+40];
	ld.global.f64 	%fd205, [%rd10+40];
	fma.rn.f64 	%fd1095, %fd205, %fd204, %fd203;

BB14_12:
	setp.gt.u32	%p37, %r22, 31;
	@%p37 bra 	BB14_14;

	ld.global.f64 	%fd206, [%rd11+48];
	ld.global.f64 	%fd207, [%rd10+48];
	fma.rn.f64 	%fd208, %fd207, %fd206, %fd1095;
	ld.global.f64 	%fd209, [%rd11+56];
	ld.global.f64 	%fd210, [%rd10+56];
	fma.rn.f64 	%fd211, %fd210, %fd209, %fd208;
	ld.global.f64 	%fd212, [%rd11+64];
	ld.global.f64 	%fd213, [%rd10+64];
	fma.rn.f64 	%fd1095, %fd213, %fd212, %fd211;

BB14_14:
	add.s32 	%r405, %r22, 1;
	setp.gt.u32	%p38, %r405, 31;
	@%p38 bra 	BB14_16;

	ld.global.f64 	%fd214, [%rd11+72];
	ld.global.f64 	%fd215, [%rd10+72];
	fma.rn.f64 	%fd216, %fd215, %fd214, %fd1095;
	ld.global.f64 	%fd217, [%rd11+80];
	ld.global.f64 	%fd218, [%rd10+80];
	fma.rn.f64 	%fd219, %fd218, %fd217, %fd216;
	ld.global.f64 	%fd220, [%rd11+88];
	ld.global.f64 	%fd221, [%rd10+88];
	fma.rn.f64 	%fd1095, %fd221, %fd220, %fd219;

BB14_16:
	add.s32 	%r406, %r22, 2;
	setp.gt.u32	%p39, %r406, 31;
	@%p39 bra 	BB14_18;

	ld.global.f64 	%fd222, [%rd11+96];
	ld.global.f64 	%fd223, [%rd10+96];
	fma.rn.f64 	%fd224, %fd223, %fd222, %fd1095;
	ld.global.f64 	%fd225, [%rd11+104];
	ld.global.f64 	%fd226, [%rd10+104];
	fma.rn.f64 	%fd227, %fd226, %fd225, %fd224;
	ld.global.f64 	%fd228, [%rd11+112];
	ld.global.f64 	%fd229, [%rd10+112];
	fma.rn.f64 	%fd1095, %fd229, %fd228, %fd227;

BB14_18:
	add.s32 	%r844, %r844, 1;
	setp.ne.s32	%p40, %r844, 5;
	@%p40 bra 	BB14_7;

	add.s32 	%r407, %r23, 1200;
	mul.wide.s32 	%rd152, %r407, 8;
	add.s64 	%rd153, %rd1, %rd152;
	ld.global.f64 	%fd230, [%rd153];
	add.f64 	%fd231, %fd1095, %fd230;
	shl.b32 	%r408, %r21, 5;
	add.s32 	%r409, %r22, %r408;
	shl.b32 	%r410, %r409, 4;
	add.s32 	%r411, %r410, %r23;
	mul.wide.s32 	%rd154, %r411, 8;
	add.s64 	%rd155, %rd154, %rd2;
	st.global.f64 	[%rd155+49152], %fd231;
	add.s32 	%r28, %r20, %r1;
	add.s32 	%r29, %r19, 1;
	setp.lt.s32	%p41, %r29, %r4;
	mov.u32 	%r845, %r29;
	mov.u32 	%r983, %r28;
	@%p41 bra 	BB14_6;

BB14_20:
	mov.u32 	%r846, 0;
	setp.lt.s32	%p42, %r4, 1;
	mov.u64 	%rd366, %rd4;
	@%p42 bra 	BB14_22;

BB14_21:
	mov.u64 	%rd12, %rd366;
	ld.global.f64 	%fd232, [%rd12+49152];
	setp.gt.f64	%p43, %fd232, 0d0000000000000000;
	selp.f64	%fd233, %fd232, 0d0000000000000000, %p43;
	st.global.f64 	[%rd12+311296], %fd233;
	add.s64 	%rd13, %rd12, %rd3;
	add.s32 	%r846, %r846, 1;
	setp.lt.s32	%p44, %r846, %r4;
	mov.u64 	%rd366, %rd13;
	@%p44 bra 	BB14_21;

BB14_22:
	setp.gt.s32	%p2, %r5, 0;
	bar.sync 	0;
	ld.param.u64 	%rd335, [TrainEpoch_param_7];
	cvta.to.global.u64 	%rd156, %rd335;
	mul.wide.s32 	%rd157, %r2, 4;
	add.s64 	%rd337, %rd156, %rd157;
	mov.u32 	%r847, 0;
	mov.u32 	%r982, %r2;
	@!%p2 bra 	BB14_34;
	bra.uni 	BB14_23;

BB14_23:
	shr.s32 	%r414, %r982, 31;
	shr.u32 	%r415, %r414, 24;
	add.s32 	%r416, %r982, %r415;
	and.b32  	%r417, %r416, -256;
	sub.s32 	%r418, %r982, %r417;
	shr.s32 	%r419, %r418, 31;
	shr.u32 	%r420, %r419, 28;
	add.s32 	%r421, %r418, %r420;
	shr.s32 	%r34, %r421, 4;
	and.b32  	%r422, %r421, -16;
	sub.s32 	%r35, %r418, %r422;
	shl.b32 	%r36, %r34, 1;
	shl.b32 	%r37, %r35, 1;
	ld.global.u32 	%r848, [%rd337];
	ld.global.u32 	%r849, [%rd337+16384];
	setp.gt.u32	%p45, %r37, 31;
	shl.b32 	%r40, %r35, 6;
	add.s32 	%r423, %r36, %r40;
	shl.b32 	%r424, %r423, 4;
	shr.s32 	%r41, %r416, 8;
	add.s32 	%r425, %r424, %r41;
	add.s32 	%r426, %r425, 16;
	mul.wide.s32 	%rd158, %r426, 8;
	add.s64 	%rd159, %rd158, %rd2;
	add.s64 	%rd16, %rd159, 311296;
	mov.f64 	%fd1096, 0dC0F86A0000000000;
	@%p45 bra 	BB14_28;

	setp.gt.u32	%p46, %r36, 31;
	mov.f64 	%fd1096, 0dC0F86A0000000000;
	@%p46 bra 	BB14_26;

	mul.wide.s32 	%rd160, %r425, 8;
	add.s64 	%rd161, %rd160, %rd2;
	ld.global.f64 	%fd236, [%rd161+311296];
	setp.gt.f64	%p47, %fd236, 0dC0F86A0000000000;
	selp.f64	%fd1096, %fd236, 0dC0F86A0000000000, %p47;
	selp.b32	%r848, %r36, %r848, %p47;
	selp.b32	%r849, %r37, %r849, %p47;

BB14_26:
	add.s32 	%r430, %r36, 1;
	setp.gt.u32	%p48, %r430, 31;
	@%p48 bra 	BB14_28;

	ld.global.f64 	%fd237, [%rd16];
	setp.gt.f64	%p49, %fd237, %fd1096;
	selp.f64	%fd1096, %fd237, %fd1096, %p49;
	selp.b32	%r848, %r430, %r848, %p49;
	selp.b32	%r849, %r37, %r849, %p49;

BB14_28:
	add.s32 	%r50, %r37, 1;
	setp.gt.u32	%p50, %r50, 31;
	@%p50 bra 	BB14_33;

	setp.gt.u32	%p51, %r36, 31;
	@%p51 bra 	BB14_31;

	ld.global.f64 	%fd238, [%rd16+3968];
	setp.gt.f64	%p52, %fd238, %fd1096;
	selp.f64	%fd1096, %fd238, %fd1096, %p52;
	selp.b32	%r848, %r36, %r848, %p52;
	selp.b32	%r849, %r50, %r849, %p52;

BB14_31:
	add.s32 	%r55, %r36, 1;
	setp.gt.u32	%p53, %r55, 31;
	@%p53 bra 	BB14_33;

	ld.global.f64 	%fd239, [%rd16+4096];
	setp.gt.f64	%p54, %fd239, %fd1096;
	selp.f64	%fd1096, %fd239, %fd1096, %p54;
	selp.b32	%r848, %r55, %r848, %p54;
	selp.b32	%r849, %r50, %r849, %p54;

BB14_33:
	st.global.u32 	[%rd337], %r848;
	st.global.u32 	[%rd337+16384], %r849;
	shl.b32 	%r432, %r35, 4;
	add.s32 	%r433, %r432, %r34;
	shl.b32 	%r434, %r433, 4;
	add.s32 	%r435, %r434, %r41;
	mul.wide.s32 	%rd162, %r435, 8;
	add.s64 	%rd163, %rd162, %rd2;
	st.global.f64 	[%rd163+573440], %fd1096;
	add.s32 	%r982, %r982, %r1;
	mul.wide.s32 	%rd164, %r1, 4;
	add.s64 	%rd337, %rd337, %rd164;
	add.s32 	%r847, %r847, 1;
	setp.lt.s32	%p55, %r847, %r5;
	@%p55 bra 	BB14_23;

BB14_34:
	setp.gt.s32	%p3, %r6, 0;
	bar.sync 	0;
	mov.u32 	%r436, 0;
	mov.u32 	%r852, %r436;
	mov.u32 	%r981, %r2;
	@!%p3 bra 	BB14_45;
	bra.uni 	BB14_35;

BB14_35:
	mov.u32 	%r62, %r852;
	mul.hi.s32 	%r438, %r981, 1717986919;
	shr.u32 	%r439, %r438, 31;
	shr.s32 	%r440, %r438, 7;
	add.s32 	%r64, %r440, %r439;
	mul.lo.s32 	%r441, %r64, 320;
	sub.s32 	%r442, %r981, %r441;
	mul.hi.s32 	%r443, %r442, 1717986919;
	shr.u32 	%r444, %r443, 31;
	shr.s32 	%r445, %r443, 3;
	add.s32 	%r65, %r445, %r444;
	mul.lo.s32 	%r446, %r65, 20;
	sub.s32 	%r66, %r442, %r446;
	mul.lo.s32 	%r67, %r66, 400;
	mov.f64 	%fd1097, 0d0000000000000000;
	mov.u32 	%r851, %r436;

BB14_36:
	add.s32 	%r447, %r64, %r851;
	add.s32 	%r69, %r447, -2;
	setp.gt.u32	%p56, %r69, 15;
	@%p56 bra 	BB14_41;

	mul.lo.s32 	%r70, %r851, 5;
	shl.b32 	%r71, %r69, 4;
	mov.u32 	%r853, 0;

BB14_38:
	add.s32 	%r449, %r65, %r853;
	add.s32 	%r73, %r449, -2;
	setp.gt.u32	%p57, %r73, 15;
	@%p57 bra 	BB14_40;

	add.s32 	%r450, %r853, %r70;
	shl.b32 	%r451, %r450, 4;
	add.s32 	%r452, %r451, %r67;
	add.s32 	%r453, %r73, %r71;
	shl.b32 	%r454, %r453, 4;
	mul.wide.s32 	%rd165, %r452, 8;
	add.s64 	%rd166, %rd165, %rd1;
	mul.wide.s32 	%rd167, %r454, 8;
	add.s64 	%rd168, %rd167, %rd2;
	ld.global.f64 	%fd241, [%rd168+573440];
	ld.global.f64 	%fd242, [%rd166+9728];
	fma.rn.f64 	%fd243, %fd242, %fd241, %fd1097;
	ld.global.f64 	%fd244, [%rd168+573448];
	ld.global.f64 	%fd245, [%rd166+9736];
	fma.rn.f64 	%fd246, %fd245, %fd244, %fd243;
	ld.global.f64 	%fd247, [%rd168+573456];
	ld.global.f64 	%fd248, [%rd166+9744];
	fma.rn.f64 	%fd249, %fd248, %fd247, %fd246;
	ld.global.f64 	%fd250, [%rd168+573464];
	ld.global.f64 	%fd251, [%rd166+9752];
	fma.rn.f64 	%fd252, %fd251, %fd250, %fd249;
	ld.global.f64 	%fd253, [%rd168+573472];
	ld.global.f64 	%fd254, [%rd166+9760];
	fma.rn.f64 	%fd255, %fd254, %fd253, %fd252;
	ld.global.f64 	%fd256, [%rd168+573480];
	ld.global.f64 	%fd257, [%rd166+9768];
	fma.rn.f64 	%fd258, %fd257, %fd256, %fd255;
	ld.global.f64 	%fd259, [%rd168+573488];
	ld.global.f64 	%fd260, [%rd166+9776];
	fma.rn.f64 	%fd261, %fd260, %fd259, %fd258;
	ld.global.f64 	%fd262, [%rd168+573496];
	ld.global.f64 	%fd263, [%rd166+9784];
	fma.rn.f64 	%fd264, %fd263, %fd262, %fd261;
	ld.global.f64 	%fd265, [%rd168+573504];
	ld.global.f64 	%fd266, [%rd166+9792];
	fma.rn.f64 	%fd267, %fd266, %fd265, %fd264;
	ld.global.f64 	%fd268, [%rd168+573512];
	ld.global.f64 	%fd269, [%rd166+9800];
	fma.rn.f64 	%fd270, %fd269, %fd268, %fd267;
	ld.global.f64 	%fd271, [%rd168+573520];
	ld.global.f64 	%fd272, [%rd166+9808];
	fma.rn.f64 	%fd273, %fd272, %fd271, %fd270;
	ld.global.f64 	%fd274, [%rd168+573528];
	ld.global.f64 	%fd275, [%rd166+9816];
	fma.rn.f64 	%fd276, %fd275, %fd274, %fd273;
	ld.global.f64 	%fd277, [%rd168+573536];
	ld.global.f64 	%fd278, [%rd166+9824];
	fma.rn.f64 	%fd279, %fd278, %fd277, %fd276;
	ld.global.f64 	%fd280, [%rd168+573544];
	ld.global.f64 	%fd281, [%rd166+9832];
	fma.rn.f64 	%fd282, %fd281, %fd280, %fd279;
	ld.global.f64 	%fd283, [%rd168+573552];
	ld.global.f64 	%fd284, [%rd166+9840];
	fma.rn.f64 	%fd285, %fd284, %fd283, %fd282;
	ld.global.f64 	%fd286, [%rd168+573560];
	ld.global.f64 	%fd287, [%rd166+9848];
	fma.rn.f64 	%fd1097, %fd287, %fd286, %fd285;

BB14_40:
	add.s32 	%r853, %r853, 1;
	setp.ne.s32	%p58, %r853, 5;
	@%p58 bra 	BB14_38;

BB14_41:
	add.s32 	%r851, %r851, 1;
	setp.lt.s32	%p59, %r851, 5;
	@%p59 bra 	BB14_36;

	add.s32 	%r455, %r66, 8000;
	mul.wide.s32 	%rd169, %r455, 8;
	add.s64 	%rd170, %rd169, %rd1;
	ld.global.f64 	%fd288, [%rd170+9728];
	add.f64 	%fd289, %fd1097, %fd288;
	shl.b32 	%r456, %r64, 4;
	add.s32 	%r457, %r65, %r456;
	mad.lo.s32 	%r458, %r457, 20, %r66;
	mul.wide.s32 	%rd171, %r458, 8;
	add.s64 	%rd172, %rd171, %rd2;
	st.global.f64 	[%rd172+638976], %fd289;
	add.s32 	%r981, %r981, %r1;
	add.s32 	%r77, %r62, 1;
	setp.lt.s32	%p60, %r77, %r6;
	mov.u32 	%r852, %r77;
	@%p60 bra 	BB14_35;

	mov.u32 	%r854, 0;
	setp.lt.s32	%p61, %r6, 1;
	mov.u64 	%rd365, %rd4;
	@%p61 bra 	BB14_45;

BB14_44:
	ld.global.f64 	%fd290, [%rd365+638976];
	setp.gt.f64	%p62, %fd290, 0d0000000000000000;
	selp.f64	%fd291, %fd290, 0d0000000000000000, %p62;
	st.global.f64 	[%rd365+720896], %fd291;
	add.s64 	%rd365, %rd365, %rd3;
	add.s32 	%r854, %r854, 1;
	setp.lt.s32	%p63, %r854, %r6;
	@%p63 bra 	BB14_44;

BB14_45:
	setp.gt.s32	%p4, %r7, 0;
	bar.sync 	0;
	add.s64 	%rd338, %rd156, %rd157;
	mov.u32 	%r855, 0;
	mov.u32 	%r980, %r2;
	@!%p4 bra 	BB14_57;
	bra.uni 	BB14_46;

BB14_46:
	shr.s32 	%r461, %r980, 31;
	shr.u32 	%r462, %r461, 26;
	add.s32 	%r463, %r980, %r462;
	and.b32  	%r464, %r463, -64;
	sub.s32 	%r465, %r980, %r464;
	shr.s32 	%r466, %r465, 31;
	shr.u32 	%r467, %r466, 29;
	add.s32 	%r468, %r465, %r467;
	shr.s32 	%r82, %r468, 3;
	and.b32  	%r469, %r468, -8;
	sub.s32 	%r83, %r465, %r469;
	shl.b32 	%r84, %r82, 1;
	shl.b32 	%r85, %r83, 1;
	ld.global.u32 	%r856, [%rd338+32768];
	ld.global.u32 	%r857, [%rd338+37888];
	setp.gt.u32	%p64, %r85, 15;
	shl.b32 	%r88, %r83, 5;
	add.s32 	%r470, %r84, %r88;
	add.s32 	%r471, %r470, 1;
	shr.s32 	%r89, %r463, 6;
	mad.lo.s32 	%r472, %r471, 20, %r89;
	mul.wide.s32 	%rd175, %r472, 8;
	add.s64 	%rd176, %rd175, %rd2;
	add.s64 	%rd22, %rd176, 720896;
	mov.f64 	%fd1098, 0dC0F86A0000000000;
	@%p64 bra 	BB14_51;

	setp.gt.u32	%p65, %r84, 15;
	mov.f64 	%fd1098, 0dC0F86A0000000000;
	@%p65 bra 	BB14_49;

	mad.lo.s32 	%r474, %r470, 20, %r89;
	mul.wide.s32 	%rd177, %r474, 8;
	add.s64 	%rd178, %rd177, %rd2;
	ld.global.f64 	%fd294, [%rd178+720896];
	setp.gt.f64	%p66, %fd294, 0dC0F86A0000000000;
	selp.f64	%fd1098, %fd294, 0dC0F86A0000000000, %p66;
	selp.b32	%r856, %r84, %r856, %p66;
	selp.b32	%r857, %r85, %r857, %p66;

BB14_49:
	add.s32 	%r475, %r84, 1;
	setp.gt.u32	%p67, %r475, 15;
	@%p67 bra 	BB14_51;

	ld.global.f64 	%fd295, [%rd22];
	setp.gt.f64	%p68, %fd295, %fd1098;
	selp.f64	%fd1098, %fd295, %fd1098, %p68;
	selp.b32	%r856, %r475, %r856, %p68;
	selp.b32	%r857, %r85, %r857, %p68;

BB14_51:
	add.s32 	%r98, %r85, 1;
	setp.gt.u32	%p69, %r98, 15;
	@%p69 bra 	BB14_56;

	setp.gt.u32	%p70, %r84, 15;
	@%p70 bra 	BB14_54;

	ld.global.f64 	%fd296, [%rd22+2400];
	setp.gt.f64	%p71, %fd296, %fd1098;
	selp.f64	%fd1098, %fd296, %fd1098, %p71;
	selp.b32	%r856, %r84, %r856, %p71;
	selp.b32	%r857, %r98, %r857, %p71;

BB14_54:
	add.s32 	%r103, %r84, 1;
	setp.gt.u32	%p72, %r103, 15;
	@%p72 bra 	BB14_56;

	ld.global.f64 	%fd297, [%rd22+2560];
	setp.gt.f64	%p73, %fd297, %fd1098;
	selp.f64	%fd1098, %fd297, %fd1098, %p73;
	selp.b32	%r856, %r103, %r856, %p73;
	selp.b32	%r857, %r98, %r857, %p73;

BB14_56:
	st.global.u32 	[%rd338+32768], %r856;
	st.global.u32 	[%rd338+37888], %r857;
	shl.b32 	%r477, %r83, 3;
	add.s32 	%r478, %r477, %r82;
	mad.lo.s32 	%r479, %r478, 20, %r89;
	mul.wide.s32 	%rd179, %r479, 8;
	add.s64 	%rd180, %rd179, %rd2;
	st.global.f64 	[%rd180+802816], %fd1098;
	add.s32 	%r980, %r980, %r1;
	mul.wide.s32 	%rd181, %r1, 4;
	add.s64 	%rd338, %rd338, %rd181;
	add.s32 	%r855, %r855, 1;
	setp.lt.s32	%p74, %r855, %r7;
	@%p74 bra 	BB14_46;

BB14_57:
	bar.sync 	0;
	mov.u32 	%r480, 0;
	mov.u32 	%r860, %r480;
	mov.u32 	%r979, %r2;
	@!%p4 bra 	BB14_68;
	bra.uni 	BB14_58;

BB14_58:
	mov.u32 	%r110, %r860;
	mul.hi.s32 	%r482, %r979, 1717986919;
	shr.u32 	%r483, %r482, 31;
	shr.s32 	%r484, %r482, 6;
	add.s32 	%r112, %r484, %r483;
	mul.lo.s32 	%r485, %r112, 160;
	sub.s32 	%r486, %r979, %r485;
	mul.hi.s32 	%r487, %r486, 1717986919;
	shr.u32 	%r488, %r487, 31;
	shr.s32 	%r489, %r487, 3;
	add.s32 	%r113, %r489, %r488;
	mul.lo.s32 	%r490, %r113, 20;
	sub.s32 	%r114, %r486, %r490;
	mul.lo.s32 	%r115, %r114, 500;
	mov.f64 	%fd1099, 0d0000000000000000;
	mov.u32 	%r859, %r480;

BB14_59:
	add.s32 	%r491, %r112, %r859;
	add.s32 	%r117, %r491, -2;
	setp.gt.u32	%p75, %r117, 7;
	@%p75 bra 	BB14_64;

	mul.lo.s32 	%r118, %r859, 5;
	shl.b32 	%r119, %r117, 3;
	mov.u32 	%r861, 0;

BB14_61:
	add.s32 	%r493, %r113, %r861;
	add.s32 	%r121, %r493, -2;
	setp.gt.u32	%p76, %r121, 7;
	@%p76 bra 	BB14_63;

	add.s32 	%r494, %r861, %r118;
	mad.lo.s32 	%r495, %r494, 20, %r115;
	add.s32 	%r496, %r121, %r119;
	mul.lo.s32 	%r497, %r496, 20;
	mul.wide.s32 	%rd182, %r495, 8;
	add.s64 	%rd183, %rd182, %rd1;
	mul.wide.s32 	%rd184, %r497, 8;
	add.s64 	%rd185, %rd184, %rd2;
	ld.global.f64 	%fd299, [%rd185+802816];
	ld.global.f64 	%fd300, [%rd183+73888];
	fma.rn.f64 	%fd301, %fd300, %fd299, %fd1099;
	ld.global.f64 	%fd302, [%rd185+802824];
	ld.global.f64 	%fd303, [%rd183+73896];
	fma.rn.f64 	%fd304, %fd303, %fd302, %fd301;
	ld.global.f64 	%fd305, [%rd185+802832];
	ld.global.f64 	%fd306, [%rd183+73904];
	fma.rn.f64 	%fd307, %fd306, %fd305, %fd304;
	ld.global.f64 	%fd308, [%rd185+802840];
	ld.global.f64 	%fd309, [%rd183+73912];
	fma.rn.f64 	%fd310, %fd309, %fd308, %fd307;
	ld.global.f64 	%fd311, [%rd185+802848];
	ld.global.f64 	%fd312, [%rd183+73920];
	fma.rn.f64 	%fd313, %fd312, %fd311, %fd310;
	ld.global.f64 	%fd314, [%rd185+802856];
	ld.global.f64 	%fd315, [%rd183+73928];
	fma.rn.f64 	%fd316, %fd315, %fd314, %fd313;
	ld.global.f64 	%fd317, [%rd185+802864];
	ld.global.f64 	%fd318, [%rd183+73936];
	fma.rn.f64 	%fd319, %fd318, %fd317, %fd316;
	ld.global.f64 	%fd320, [%rd185+802872];
	ld.global.f64 	%fd321, [%rd183+73944];
	fma.rn.f64 	%fd322, %fd321, %fd320, %fd319;
	ld.global.f64 	%fd323, [%rd185+802880];
	ld.global.f64 	%fd324, [%rd183+73952];
	fma.rn.f64 	%fd325, %fd324, %fd323, %fd322;
	ld.global.f64 	%fd326, [%rd185+802888];
	ld.global.f64 	%fd327, [%rd183+73960];
	fma.rn.f64 	%fd328, %fd327, %fd326, %fd325;
	ld.global.f64 	%fd329, [%rd185+802896];
	ld.global.f64 	%fd330, [%rd183+73968];
	fma.rn.f64 	%fd331, %fd330, %fd329, %fd328;
	ld.global.f64 	%fd332, [%rd185+802904];
	ld.global.f64 	%fd333, [%rd183+73976];
	fma.rn.f64 	%fd334, %fd333, %fd332, %fd331;
	ld.global.f64 	%fd335, [%rd185+802912];
	ld.global.f64 	%fd336, [%rd183+73984];
	fma.rn.f64 	%fd337, %fd336, %fd335, %fd334;
	ld.global.f64 	%fd338, [%rd185+802920];
	ld.global.f64 	%fd339, [%rd183+73992];
	fma.rn.f64 	%fd340, %fd339, %fd338, %fd337;
	ld.global.f64 	%fd341, [%rd185+802928];
	ld.global.f64 	%fd342, [%rd183+74000];
	fma.rn.f64 	%fd343, %fd342, %fd341, %fd340;
	ld.global.f64 	%fd344, [%rd185+802936];
	ld.global.f64 	%fd345, [%rd183+74008];
	fma.rn.f64 	%fd346, %fd345, %fd344, %fd343;
	ld.global.f64 	%fd347, [%rd185+802944];
	ld.global.f64 	%fd348, [%rd183+74016];
	fma.rn.f64 	%fd349, %fd348, %fd347, %fd346;
	ld.global.f64 	%fd350, [%rd185+802952];
	ld.global.f64 	%fd351, [%rd183+74024];
	fma.rn.f64 	%fd352, %fd351, %fd350, %fd349;
	ld.global.f64 	%fd353, [%rd185+802960];
	ld.global.f64 	%fd354, [%rd183+74032];
	fma.rn.f64 	%fd355, %fd354, %fd353, %fd352;
	ld.global.f64 	%fd356, [%rd185+802968];
	ld.global.f64 	%fd357, [%rd183+74040];
	fma.rn.f64 	%fd1099, %fd357, %fd356, %fd355;

BB14_63:
	add.s32 	%r861, %r861, 1;
	setp.ne.s32	%p77, %r861, 5;
	@%p77 bra 	BB14_61;

BB14_64:
	add.s32 	%r859, %r859, 1;
	setp.lt.s32	%p78, %r859, 5;
	@%p78 bra 	BB14_59;

	add.s32 	%r498, %r114, 10000;
	mul.wide.s32 	%rd186, %r498, 8;
	add.s64 	%rd187, %rd186, %rd1;
	ld.global.f64 	%fd358, [%rd187+73888];
	add.f64 	%fd359, %fd1099, %fd358;
	shl.b32 	%r499, %r112, 3;
	add.s32 	%r500, %r113, %r499;
	mad.lo.s32 	%r501, %r500, 20, %r114;
	mul.wide.s32 	%rd188, %r501, 8;
	add.s64 	%rd189, %rd188, %rd2;
	st.global.f64 	[%rd189+823296], %fd359;
	add.s32 	%r979, %r979, %r1;
	add.s32 	%r125, %r110, 1;
	setp.lt.s32	%p79, %r125, %r7;
	mov.u32 	%r860, %r125;
	@%p79 bra 	BB14_58;

	mov.u32 	%r862, 0;
	setp.lt.s32	%p80, %r7, 1;
	mov.u64 	%rd364, %rd4;
	@%p80 bra 	BB14_68;

BB14_67:
	ld.global.f64 	%fd360, [%rd364+823296];
	setp.gt.f64	%p81, %fd360, 0d0000000000000000;
	selp.f64	%fd361, %fd360, 0d0000000000000000, %p81;
	st.global.f64 	[%rd364+843776], %fd361;
	add.s64 	%rd364, %rd364, %rd3;
	add.s32 	%r862, %r862, 1;
	setp.lt.s32	%p82, %r862, %r7;
	@%p82 bra 	BB14_67;

BB14_68:
	setp.gt.s32	%p6, %r8, 0;
	bar.sync 	0;
	add.s64 	%rd339, %rd156, %rd157;
	mov.u32 	%r863, 0;
	mov.u32 	%r978, %r2;
	@!%p6 bra 	BB14_80;
	bra.uni 	BB14_69;

BB14_69:
	shr.s32 	%r504, %r978, 31;
	shr.u32 	%r505, %r504, 28;
	add.s32 	%r506, %r978, %r505;
	and.b32  	%r507, %r506, -16;
	sub.s32 	%r508, %r978, %r507;
	shr.s32 	%r509, %r508, 31;
	shr.u32 	%r510, %r509, 30;
	add.s32 	%r511, %r508, %r510;
	shr.s32 	%r130, %r511, 2;
	and.b32  	%r512, %r511, -4;
	sub.s32 	%r131, %r508, %r512;
	shl.b32 	%r132, %r130, 1;
	shl.b32 	%r133, %r131, 1;
	ld.global.u32 	%r864, [%rd339+43008];
	ld.global.u32 	%r865, [%rd339+44288];
	setp.gt.u32	%p83, %r133, 7;
	shl.b32 	%r136, %r131, 4;
	add.s32 	%r513, %r132, %r136;
	add.s32 	%r514, %r513, 1;
	shr.s32 	%r137, %r506, 4;
	mad.lo.s32 	%r515, %r514, 20, %r137;
	mul.wide.s32 	%rd192, %r515, 8;
	add.s64 	%rd193, %rd192, %rd2;
	add.s64 	%rd28, %rd193, 843776;
	mov.f64 	%fd1100, 0dC0F86A0000000000;
	@%p83 bra 	BB14_74;

	setp.gt.u32	%p84, %r132, 7;
	mov.f64 	%fd1100, 0dC0F86A0000000000;
	@%p84 bra 	BB14_72;

	mad.lo.s32 	%r517, %r513, 20, %r137;
	mul.wide.s32 	%rd194, %r517, 8;
	add.s64 	%rd195, %rd194, %rd2;
	ld.global.f64 	%fd364, [%rd195+843776];
	setp.gt.f64	%p85, %fd364, 0dC0F86A0000000000;
	selp.f64	%fd1100, %fd364, 0dC0F86A0000000000, %p85;
	selp.b32	%r864, %r132, %r864, %p85;
	selp.b32	%r865, %r133, %r865, %p85;

BB14_72:
	add.s32 	%r518, %r132, 1;
	setp.gt.u32	%p86, %r518, 7;
	@%p86 bra 	BB14_74;

	ld.global.f64 	%fd365, [%rd28];
	setp.gt.f64	%p87, %fd365, %fd1100;
	selp.f64	%fd1100, %fd365, %fd1100, %p87;
	selp.b32	%r864, %r518, %r864, %p87;
	selp.b32	%r865, %r133, %r865, %p87;

BB14_74:
	add.s32 	%r146, %r133, 1;
	setp.gt.u32	%p88, %r146, 7;
	@%p88 bra 	BB14_79;

	setp.gt.u32	%p89, %r132, 7;
	@%p89 bra 	BB14_77;

	ld.global.f64 	%fd366, [%rd28+1120];
	setp.gt.f64	%p90, %fd366, %fd1100;
	selp.f64	%fd1100, %fd366, %fd1100, %p90;
	selp.b32	%r864, %r132, %r864, %p90;
	selp.b32	%r865, %r146, %r865, %p90;

BB14_77:
	add.s32 	%r151, %r132, 1;
	setp.gt.u32	%p91, %r151, 7;
	@%p91 bra 	BB14_79;

	ld.global.f64 	%fd367, [%rd28+1280];
	setp.gt.f64	%p92, %fd367, %fd1100;
	selp.f64	%fd1100, %fd367, %fd1100, %p92;
	selp.b32	%r864, %r151, %r864, %p92;
	selp.b32	%r865, %r146, %r865, %p92;

BB14_79:
	st.global.u32 	[%rd339+43008], %r864;
	st.global.u32 	[%rd339+44288], %r865;
	shl.b32 	%r520, %r131, 2;
	add.s32 	%r521, %r520, %r130;
	mad.lo.s32 	%r522, %r521, 20, %r137;
	mul.wide.s32 	%rd196, %r522, 8;
	add.s64 	%rd197, %rd196, %rd2;
	st.global.f64 	[%rd197+864256], %fd1100;
	add.s32 	%r978, %r978, %r1;
	mul.wide.s32 	%rd198, %r1, 4;
	add.s64 	%rd339, %rd339, %rd198;
	add.s32 	%r863, %r863, 1;
	setp.lt.s32	%p93, %r863, %r8;
	@%p93 bra 	BB14_69;

BB14_80:
	setp.gt.s32	%p7, %r9, 0;
	bar.sync 	0;
	mov.u32 	%r866, 0;
	mov.u32 	%r977, %r2;
	@!%p7 bra 	BB14_84;
	bra.uni 	BB14_81;

BB14_81:
	mul.lo.s32 	%r525, %r1, %r866;
	mul.lo.s32 	%r526, %r525, 320;
	mad.lo.s32 	%r527, %r2, 320, %r526;
	mul.wide.s32 	%rd199, %r527, 8;
	add.s64 	%rd341, %rd1, %rd199;
	mov.f64 	%fd1101, 0d0000000000000000;
	mov.u32 	%r867, -320;
	mov.u64 	%rd340, %rd2;

BB14_82:
	mov.u64 	%rd31, %rd340;
	ld.global.f64 	%fd369, [%rd341+154048];
	ld.global.f64 	%fd370, [%rd31+864256];
	fma.rn.f64 	%fd371, %fd370, %fd369, %fd1101;
	ld.global.f64 	%fd372, [%rd341+154056];
	ld.global.f64 	%fd373, [%rd31+864264];
	fma.rn.f64 	%fd374, %fd373, %fd372, %fd371;
	ld.global.f64 	%fd375, [%rd341+154064];
	ld.global.f64 	%fd376, [%rd31+864272];
	fma.rn.f64 	%fd377, %fd376, %fd375, %fd374;
	ld.global.f64 	%fd378, [%rd341+154072];
	ld.global.f64 	%fd379, [%rd31+864280];
	fma.rn.f64 	%fd380, %fd379, %fd378, %fd377;
	ld.global.f64 	%fd381, [%rd341+154080];
	ld.global.f64 	%fd382, [%rd31+864288];
	fma.rn.f64 	%fd383, %fd382, %fd381, %fd380;
	ld.global.f64 	%fd384, [%rd341+154088];
	ld.global.f64 	%fd385, [%rd31+864296];
	fma.rn.f64 	%fd386, %fd385, %fd384, %fd383;
	ld.global.f64 	%fd387, [%rd341+154096];
	ld.global.f64 	%fd388, [%rd31+864304];
	fma.rn.f64 	%fd389, %fd388, %fd387, %fd386;
	ld.global.f64 	%fd390, [%rd341+154104];
	ld.global.f64 	%fd391, [%rd31+864312];
	fma.rn.f64 	%fd392, %fd391, %fd390, %fd389;
	ld.global.f64 	%fd393, [%rd341+154112];
	ld.global.f64 	%fd394, [%rd31+864320];
	fma.rn.f64 	%fd395, %fd394, %fd393, %fd392;
	ld.global.f64 	%fd396, [%rd341+154120];
	ld.global.f64 	%fd397, [%rd31+864328];
	fma.rn.f64 	%fd1101, %fd397, %fd396, %fd395;
	add.s64 	%rd341, %rd341, 80;
	add.s64 	%rd34, %rd31, 80;
	add.s32 	%r867, %r867, 10;
	setp.ne.s32	%p94, %r867, 0;
	mov.u64 	%rd340, %rd34;
	@%p94 bra 	BB14_82;

	mul.wide.s32 	%rd200, %r977, 8;
	add.s64 	%rd201, %rd200, %rd1;
	ld.global.f64 	%fd398, [%rd201+179648];
	add.f64 	%fd399, %fd1101, %fd398;
	add.s64 	%rd202, %rd2, %rd200;
	st.global.f64 	[%rd202+869376], %fd399;
	add.s32 	%r977, %r977, %r1;
	add.s32 	%r866, %r866, 1;
	setp.lt.s32	%p95, %r866, %r9;
	@%p95 bra 	BB14_81;

BB14_84:
	setp.eq.s32	%p8, %r2, 0;
	st.shared.u64 	[TrainEpoch$amax], %rd144;
	st.shared.u64 	[TrainEpoch$esum], %rd144;
	bar.sync 	0;
	@!%p8 bra 	BB14_103;
	bra.uni 	BB14_85;

BB14_85:
	ld.global.f64 	%fd49, [%rd2+869376];
	ld.global.f64 	%fd50, [%rd2+869384];
	st.shared.f64 	[TrainEpoch$amax], %fd49;
	setp.leu.f64	%p96, %fd50, %fd49;
	mov.f64 	%fd1116, %fd49;
	@%p96 bra 	BB14_87;

	st.shared.f64 	[TrainEpoch$amax], %fd50;
	mov.f64 	%fd1116, %fd50;

BB14_87:
	mov.f64 	%fd51, %fd1116;
	ld.global.f64 	%fd52, [%rd2+869392];
	setp.leu.f64	%p97, %fd52, %fd51;
	mov.f64 	%fd1115, %fd51;
	@%p97 bra 	BB14_89;

	st.shared.f64 	[TrainEpoch$amax], %fd52;
	mov.f64 	%fd1115, %fd52;

BB14_89:
	mov.f64 	%fd53, %fd1115;
	ld.global.f64 	%fd54, [%rd2+869400];
	setp.leu.f64	%p98, %fd54, %fd53;
	mov.f64 	%fd1114, %fd53;
	@%p98 bra 	BB14_91;

	st.shared.f64 	[TrainEpoch$amax], %fd54;
	mov.f64 	%fd1114, %fd54;

BB14_91:
	mov.f64 	%fd55, %fd1114;
	ld.global.f64 	%fd56, [%rd2+869408];
	setp.leu.f64	%p99, %fd56, %fd55;
	mov.f64 	%fd1113, %fd55;
	@%p99 bra 	BB14_93;

	st.shared.f64 	[TrainEpoch$amax], %fd56;
	mov.f64 	%fd1113, %fd56;

BB14_93:
	mov.f64 	%fd57, %fd1113;
	ld.global.f64 	%fd58, [%rd2+869416];
	setp.leu.f64	%p100, %fd58, %fd57;
	mov.f64 	%fd1112, %fd57;
	@%p100 bra 	BB14_95;

	st.shared.f64 	[TrainEpoch$amax], %fd58;
	mov.f64 	%fd1112, %fd58;

BB14_95:
	mov.f64 	%fd59, %fd1112;
	ld.global.f64 	%fd60, [%rd2+869424];
	setp.leu.f64	%p101, %fd60, %fd59;
	mov.f64 	%fd1111, %fd59;
	@%p101 bra 	BB14_97;

	st.shared.f64 	[TrainEpoch$amax], %fd60;
	mov.f64 	%fd1111, %fd60;

BB14_97:
	mov.f64 	%fd61, %fd1111;
	ld.global.f64 	%fd62, [%rd2+869432];
	setp.leu.f64	%p102, %fd62, %fd61;
	mov.f64 	%fd1110, %fd61;
	@%p102 bra 	BB14_99;

	st.shared.f64 	[TrainEpoch$amax], %fd62;
	mov.f64 	%fd1110, %fd62;

BB14_99:
	mov.f64 	%fd63, %fd1110;
	ld.global.f64 	%fd64, [%rd2+869440];
	setp.leu.f64	%p103, %fd64, %fd63;
	mov.f64 	%fd1109, %fd63;
	@%p103 bra 	BB14_101;

	st.shared.f64 	[TrainEpoch$amax], %fd64;
	mov.f64 	%fd1109, %fd64;

BB14_101:
	ld.global.f64 	%fd66, [%rd2+869448];
	setp.leu.f64	%p104, %fd66, %fd1109;
	@%p104 bra 	BB14_103;

	st.shared.f64 	[TrainEpoch$amax], %fd66;

BB14_103:
	bar.sync 	0;
	@!%p7 bra 	BB14_109;
	bra.uni 	BB14_104;

BB14_104:
	mov.u32 	%r868, 0;
	ld.shared.f64 	%fd67, [TrainEpoch$amax];
	mov.u64 	%rd363, %rd4;

BB14_105:
	ld.global.f64 	%fd400, [%rd363+869376];
	sub.f64 	%fd68, %fd400, %fd67;
	mov.f64 	%fd401, 0d4338000000000000;
	mov.f64 	%fd402, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd403, %fd68, %fd402, %fd401;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r165, %temp}, %fd403;
	}
	mov.f64 	%fd404, 0dC338000000000000;
	add.rn.f64 	%fd405, %fd403, %fd404;
	mov.f64 	%fd406, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd407, %fd405, %fd406, %fd68;
	mov.f64 	%fd408, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd409, %fd405, %fd408, %fd407;
	mov.f64 	%fd410, 0d3E928AF3FCA213EA;
	mov.f64 	%fd411, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd412, %fd411, %fd409, %fd410;
	mov.f64 	%fd413, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd414, %fd412, %fd409, %fd413;
	mov.f64 	%fd415, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd416, %fd414, %fd409, %fd415;
	mov.f64 	%fd417, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd418, %fd416, %fd409, %fd417;
	mov.f64 	%fd419, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd420, %fd418, %fd409, %fd419;
	mov.f64 	%fd421, 0d3F81111111122322;
	fma.rn.f64 	%fd422, %fd420, %fd409, %fd421;
	mov.f64 	%fd423, 0d3FA55555555502A1;
	fma.rn.f64 	%fd424, %fd422, %fd409, %fd423;
	mov.f64 	%fd425, 0d3FC5555555555511;
	fma.rn.f64 	%fd426, %fd424, %fd409, %fd425;
	mov.f64 	%fd427, 0d3FE000000000000B;
	fma.rn.f64 	%fd428, %fd426, %fd409, %fd427;
	mov.f64 	%fd429, 0d3FF0000000000000;
	fma.rn.f64 	%fd430, %fd428, %fd409, %fd429;
	fma.rn.f64 	%fd431, %fd430, %fd409, %fd429;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r166, %temp}, %fd431;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd431;
	}
	shl.b32 	%r529, %r165, 20;
	add.s32 	%r530, %r167, %r529;
	mov.b64 	%fd1117, {%r166, %r530};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r531}, %fd68;
	}
	mov.b32 	 %f2, %r531;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p105, %f1, 0f4086232B;
	@%p105 bra 	BB14_108;

	setp.lt.f64	%p106, %fd68, 0d0000000000000000;
	add.f64 	%fd432, %fd68, 0d7FF0000000000000;
	selp.f64	%fd1117, 0d0000000000000000, %fd432, %p106;
	setp.geu.f32	%p107, %f1, 0f40874800;
	@%p107 bra 	BB14_108;

	shr.u32 	%r532, %r165, 31;
	add.s32 	%r533, %r165, %r532;
	shr.s32 	%r534, %r533, 1;
	shl.b32 	%r535, %r534, 20;
	add.s32 	%r536, %r535, %r167;
	mov.b64 	%fd433, {%r166, %r536};
	sub.s32 	%r537, %r165, %r534;
	shl.b32 	%r538, %r537, 20;
	add.s32 	%r539, %r538, 1072693248;
	mov.u32 	%r540, 0;
	mov.b64 	%fd434, {%r540, %r539};
	mul.f64 	%fd1117, %fd433, %fd434;

BB14_108:
	mov.u64 	%rd204, TrainEpoch$esum;
	atom.shared.add.f64 	%fd435, [%rd204], %fd1117;
	st.global.f64 	[%rd363+869536], %fd1117;
	add.s64 	%rd363, %rd363, %rd3;
	add.s32 	%r868, %r868, 1;
	setp.lt.s32	%p108, %r868, %r9;
	@%p108 bra 	BB14_105;

BB14_109:
	bar.sync 	0;
	@!%p7 bra 	BB14_112;
	bra.uni 	BB14_110;

BB14_110:
	ld.shared.f64 	%fd73, [TrainEpoch$esum];
	add.s64 	%rd342, %rd4, 869536;
	mov.u32 	%r869, 0;

BB14_111:
	ld.global.f64 	%fd436, [%rd342];
	div.rn.f64 	%fd437, %fd436, %fd73;
	st.global.f64 	[%rd342], %fd437;
	add.s64 	%rd342, %rd342, %rd3;
	add.s32 	%r869, %r869, 1;
	setp.lt.s32	%p109, %r869, %r9;
	@%p109 bra 	BB14_111;

BB14_112:
	bar.sync 	0;
	@!%p7 bra 	BB14_124;
	bra.uni 	BB14_113;

BB14_113:
	mul.lo.s32 	%r543, %r16, 10;
	mul.wide.s32 	%rd206, %r2, 8;
	add.s64 	%rd207, %rd205, %rd206;
	mul.wide.s32 	%rd208, %r543, 8;
	add.s64 	%rd343, %rd207, %rd208;
	mov.u32 	%r870, 0;
	mov.u64 	%rd362, %rd4;

BB14_114:
	ld.global.f64 	%fd1118, [%rd362+869536];
	ld.global.f64 	%fd438, [%rd343];
	sub.f64 	%fd439, %fd438, %fd1118;
	neg.f64 	%fd440, %fd439;
	st.global.f64 	[%rd362+869456], %fd440;
	ld.global.f64 	%fd441, [%rd343];
	setp.neu.f64	%p110, %fd441, 0d3FF0000000000000;
	@%p110 bra 	BB14_123;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r871}, %fd1118;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r872, %temp}, %fd1118;
	}
	mov.u32 	%r873, -1023;
	setp.gt.s32	%p111, %r871, 1048575;
	@%p111 bra 	BB14_117;

	mul.f64 	%fd1118, %fd1118, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r871}, %fd1118;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r872, %temp}, %fd1118;
	}
	mov.u32 	%r873, -1077;

BB14_117:
	add.s32 	%r546, %r871, -1;
	setp.lt.u32	%p112, %r546, 2146435071;
	@%p112 bra 	BB14_119;
	bra.uni 	BB14_118;

BB14_119:
	shr.u32 	%r548, %r871, 20;
	add.s32 	%r874, %r873, %r548;
	and.b32  	%r549, %r871, -2146435073;
	or.b32  	%r550, %r549, 1072693248;
	mov.b64 	%fd1119, {%r872, %r550};
	setp.lt.s32	%p114, %r550, 1073127583;
	@%p114 bra 	BB14_121;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r551, %temp}, %fd1119;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r552}, %fd1119;
	}
	add.s32 	%r553, %r552, -1048576;
	mov.b64 	%fd1119, {%r551, %r553};
	add.s32 	%r874, %r874, 1;

BB14_121:
	add.f64 	%fd445, %fd1119, 0d3FF0000000000000;
	// inline asm
	rcp.approx.ftz.f64 %fd444,%fd445;
	// inline asm
	neg.f64 	%fd446, %fd445;
	mov.f64 	%fd447, 0d3FF0000000000000;
	fma.rn.f64 	%fd448, %fd446, %fd444, %fd447;
	fma.rn.f64 	%fd449, %fd448, %fd448, %fd448;
	fma.rn.f64 	%fd450, %fd449, %fd444, %fd444;
	add.f64 	%fd451, %fd1119, 0dBFF0000000000000;
	mul.f64 	%fd452, %fd451, %fd450;
	fma.rn.f64 	%fd453, %fd451, %fd450, %fd452;
	mul.f64 	%fd454, %fd453, %fd453;
	mov.f64 	%fd455, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd456, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd457, %fd456, %fd454, %fd455;
	mov.f64 	%fd458, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd459, %fd457, %fd454, %fd458;
	mov.f64 	%fd460, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd461, %fd459, %fd454, %fd460;
	mov.f64 	%fd462, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd463, %fd461, %fd454, %fd462;
	mov.f64 	%fd464, 0d3F624924923BE72D;
	fma.rn.f64 	%fd465, %fd463, %fd454, %fd464;
	mov.f64 	%fd466, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd467, %fd465, %fd454, %fd466;
	mov.f64 	%fd468, 0d3FB5555555555554;
	fma.rn.f64 	%fd469, %fd467, %fd454, %fd468;
	sub.f64 	%fd470, %fd451, %fd453;
	add.f64 	%fd471, %fd470, %fd470;
	neg.f64 	%fd472, %fd453;
	fma.rn.f64 	%fd473, %fd472, %fd451, %fd471;
	mul.f64 	%fd474, %fd450, %fd473;
	mul.f64 	%fd475, %fd454, %fd469;
	fma.rn.f64 	%fd476, %fd475, %fd453, %fd474;
	xor.b32  	%r554, %r874, -2147483648;
	mov.u32 	%r555, 1127219200;
	mov.b64 	%fd477, {%r554, %r555};
	mov.u32 	%r556, -2147483648;
	mov.b64 	%fd478, {%r556, %r555};
	sub.f64 	%fd479, %fd477, %fd478;
	mov.f64 	%fd480, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd481, %fd479, %fd480, %fd453;
	neg.f64 	%fd482, %fd479;
	fma.rn.f64 	%fd483, %fd482, %fd480, %fd481;
	sub.f64 	%fd484, %fd483, %fd453;
	sub.f64 	%fd485, %fd476, %fd484;
	mov.f64 	%fd486, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd487, %fd479, %fd486, %fd485;
	add.f64 	%fd1120, %fd481, %fd487;
	bra.uni 	BB14_122;

BB14_118:
	mov.f64 	%fd442, 0d7FF0000000000000;
	fma.rn.f64 	%fd443, %fd1118, %fd442, %fd442;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r547}, %fd1118;
	}
	mov.b32 	 %f3, %r547;
	setp.eq.f32	%p113, %f3, 0f00000000;
	selp.f64	%fd1120, 0dFFF0000000000000, %fd443, %p113;

BB14_122:
	setp.gt.f64	%p115, %fd1120, 0dC08F400000000000;
	neg.f64 	%fd488, %fd1120;
	selp.f64	%fd489, %fd488, 0d408F400000000000, %p115;
	ld.global.f64 	%fd490, [%rd143];
	add.f64 	%fd491, %fd490, %fd489;
	st.global.f64 	[%rd143], %fd491;

BB14_123:
	add.s64 	%rd343, %rd343, %rd3;
	add.s64 	%rd362, %rd362, %rd3;
	add.s32 	%r870, %r870, 1;
	setp.lt.s32	%p116, %r870, %r9;
	@%p116 bra 	BB14_114;

BB14_124:
	bar.sync 	0;
	mul.wide.s32 	%rd344, %r2, 8;
	mov.u32 	%r875, 0;
	@!%p6 bra 	BB14_126;
	bra.uni 	BB14_125;

BB14_125:
	add.s64 	%rd210, %rd1, %rd344;
	ld.global.f64 	%fd492, [%rd2+869456];
	ld.global.f64 	%fd493, [%rd210+154048];
	fma.rn.f64 	%fd494, %fd493, %fd492, 0d0000000000000000;
	ld.global.f64 	%fd495, [%rd2+869464];
	ld.global.f64 	%fd496, [%rd210+156608];
	fma.rn.f64 	%fd497, %fd496, %fd495, %fd494;
	ld.global.f64 	%fd498, [%rd2+869472];
	ld.global.f64 	%fd499, [%rd210+159168];
	fma.rn.f64 	%fd500, %fd499, %fd498, %fd497;
	ld.global.f64 	%fd501, [%rd2+869480];
	ld.global.f64 	%fd502, [%rd210+161728];
	fma.rn.f64 	%fd503, %fd502, %fd501, %fd500;
	ld.global.f64 	%fd504, [%rd2+869488];
	ld.global.f64 	%fd505, [%rd210+164288];
	fma.rn.f64 	%fd506, %fd505, %fd504, %fd503;
	ld.global.f64 	%fd507, [%rd2+869496];
	ld.global.f64 	%fd508, [%rd210+166848];
	fma.rn.f64 	%fd509, %fd508, %fd507, %fd506;
	ld.global.f64 	%fd510, [%rd2+869504];
	ld.global.f64 	%fd511, [%rd210+169408];
	fma.rn.f64 	%fd512, %fd511, %fd510, %fd509;
	ld.global.f64 	%fd513, [%rd2+869512];
	ld.global.f64 	%fd514, [%rd210+171968];
	fma.rn.f64 	%fd515, %fd514, %fd513, %fd512;
	ld.global.f64 	%fd516, [%rd2+869520];
	ld.global.f64 	%fd517, [%rd210+174528];
	fma.rn.f64 	%fd518, %fd517, %fd516, %fd515;
	ld.global.f64 	%fd519, [%rd2+869528];
	ld.global.f64 	%fd520, [%rd210+177088];
	fma.rn.f64 	%fd521, %fd520, %fd519, %fd518;
	add.s64 	%rd211, %rd2, %rd344;
	st.global.f64 	[%rd211+866816], %fd521;
	add.s64 	%rd344, %rd344, %rd3;
	add.s32 	%r875, %r875, 1;
	setp.lt.s32	%p117, %r875, %r8;
	@%p117 bra 	BB14_125;

BB14_126:
	mov.u32 	%r558, 0;
	setp.lt.s32	%p118, %r9, 1;
	mov.u32 	%r878, %r558;
	mov.u32 	%r976, %r2;
	@%p118 bra 	BB14_130;

BB14_127:
	mov.u32 	%r185, %r878;
	mul.wide.s32 	%rd212, %r976, 8;
	add.s64 	%rd48, %rd2, %rd212;
	ld.global.f64 	%fd83, [%rd48+869456];
	mul.lo.s32 	%r187, %r976, 320;
	mov.u32 	%r877, %r558;

BB14_128:
	mul.wide.s32 	%rd213, %r877, 8;
	add.s64 	%rd214, %rd2, %rd213;
	ld.global.f64 	%fd522, [%rd214+864256];
	add.s32 	%r560, %r877, %r187;
	mul.wide.s32 	%rd215, %r560, 8;
	add.s64 	%rd216, %rd2, %rd215;
	ld.global.f64 	%fd523, [%rd216+1023744];
	fma.rn.f64 	%fd524, %fd83, %fd522, %fd523;
	ld.global.f64 	%fd525, [%rd216+1023752];
	ld.global.f64 	%fd526, [%rd216+1023760];
	ld.global.f64 	%fd527, [%rd216+1023768];
	ld.global.f64 	%fd528, [%rd216+1023776];
	ld.global.f64 	%fd529, [%rd216+1023784];
	ld.global.f64 	%fd530, [%rd216+1023792];
	ld.global.f64 	%fd531, [%rd216+1023800];
	ld.global.f64 	%fd532, [%rd216+1023808];
	ld.global.f64 	%fd533, [%rd216+1023816];
	st.global.f64 	[%rd216+1023744], %fd524;
	ld.global.f64 	%fd534, [%rd214+864264];
	fma.rn.f64 	%fd535, %fd83, %fd534, %fd525;
	st.global.f64 	[%rd216+1023752], %fd535;
	ld.global.f64 	%fd536, [%rd214+864272];
	fma.rn.f64 	%fd537, %fd83, %fd536, %fd526;
	st.global.f64 	[%rd216+1023760], %fd537;
	ld.global.f64 	%fd538, [%rd214+864280];
	fma.rn.f64 	%fd539, %fd83, %fd538, %fd527;
	st.global.f64 	[%rd216+1023768], %fd539;
	ld.global.f64 	%fd540, [%rd214+864288];
	fma.rn.f64 	%fd541, %fd83, %fd540, %fd528;
	st.global.f64 	[%rd216+1023776], %fd541;
	ld.global.f64 	%fd542, [%rd214+864296];
	fma.rn.f64 	%fd543, %fd83, %fd542, %fd529;
	st.global.f64 	[%rd216+1023784], %fd543;
	ld.global.f64 	%fd544, [%rd214+864304];
	fma.rn.f64 	%fd545, %fd83, %fd544, %fd530;
	st.global.f64 	[%rd216+1023792], %fd545;
	ld.global.f64 	%fd546, [%rd214+864312];
	fma.rn.f64 	%fd547, %fd83, %fd546, %fd531;
	st.global.f64 	[%rd216+1023800], %fd547;
	ld.global.f64 	%fd548, [%rd214+864320];
	fma.rn.f64 	%fd549, %fd83, %fd548, %fd532;
	st.global.f64 	[%rd216+1023808], %fd549;
	ld.global.f64 	%fd550, [%rd214+864328];
	fma.rn.f64 	%fd551, %fd83, %fd550, %fd533;
	st.global.f64 	[%rd216+1023816], %fd551;
	add.s32 	%r877, %r877, 10;
	setp.ne.s32	%p119, %r877, 320;
	@%p119 bra 	BB14_128;

	ld.global.f64 	%fd552, [%rd48+1049344];
	add.f64 	%fd553, %fd83, %fd552;
	st.global.f64 	[%rd48+1049344], %fd553;
	add.s32 	%r976, %r976, %r1;
	add.s32 	%r191, %r185, 1;
	setp.lt.s32	%p120, %r191, %r9;
	mov.u32 	%r878, %r191;
	@%p120 bra 	BB14_127;

BB14_130:
	bar.sync 	0;
	add.s64 	%rd345, %rd4, 854016;
	mov.u32 	%r879, 0;
	@!%p4 bra 	BB14_132;
	bra.uni 	BB14_131;

BB14_131:
	st.global.u64 	[%rd345], %rd144;
	add.s64 	%rd345, %rd345, %rd3;
	add.s32 	%r879, %r879, 1;
	setp.lt.s32	%p121, %r879, %r7;
	@%p121 bra 	BB14_131;

BB14_132:
	bar.sync 	0;
	add.s64 	%rd346, %rd156, %rd157;
	mov.u32 	%r880, 0;
	mov.u32 	%r975, %r2;
	@!%p6 bra 	BB14_134;
	bra.uni 	BB14_133;

BB14_133:
	shr.s32 	%r563, %r975, 31;
	shr.u32 	%r564, %r563, 28;
	add.s32 	%r565, %r975, %r564;
	and.b32  	%r566, %r565, -16;
	sub.s32 	%r567, %r975, %r566;
	shr.s32 	%r568, %r567, 31;
	shr.u32 	%r569, %r568, 30;
	add.s32 	%r570, %r567, %r569;
	shr.s32 	%r571, %r570, 2;
	and.b32  	%r572, %r570, 1073741820;
	sub.s32 	%r573, %r567, %r572;
	ld.global.u32 	%r574, [%rd346+44288];
	shl.b32 	%r575, %r574, 3;
	ld.global.u32 	%r576, [%rd346+43008];
	add.s32 	%r577, %r575, %r576;
	shr.s32 	%r578, %r565, 4;
	mad.lo.s32 	%r579, %r577, 20, %r578;
	shl.b32 	%r580, %r573, 2;
	add.s32 	%r581, %r580, %r571;
	mad.lo.s32 	%r582, %r581, 20, %r578;
	mul.wide.s32 	%rd220, %r582, 8;
	add.s64 	%rd221, %rd220, %rd2;
	mul.wide.s32 	%rd222, %r579, 8;
	add.s64 	%rd223, %rd222, %rd2;
	ld.global.f64 	%fd554, [%rd223+854016];
	ld.global.f64 	%fd555, [%rd221+866816];
	add.f64 	%fd556, %fd555, %fd554;
	st.global.f64 	[%rd223+854016], %fd556;
	add.s32 	%r975, %r975, %r1;
	mul.wide.s32 	%rd224, %r1, 4;
	add.s64 	%rd346, %rd346, %rd224;
	add.s32 	%r880, %r880, 1;
	setp.lt.s32	%p122, %r880, %r8;
	@%p122 bra 	BB14_133;

BB14_134:
	bar.sync 	0;
	mov.u32 	%r881, 0;
	mov.u64 	%rd361, %rd4;
	@!%p4 bra 	BB14_138;
	bra.uni 	BB14_135;

BB14_135:
	ld.global.f64 	%fd558, [%rd361+843776];
	mov.f64 	%fd1121, 0d0000000000000000;
	setp.leu.f64	%p123, %fd558, 0d0000000000000000;
	@%p123 bra 	BB14_137;

	ld.global.f64 	%fd1121, [%rd361+854016];

BB14_137:
	st.global.f64 	[%rd361+833536], %fd1121;
	add.s64 	%rd361, %rd361, %rd3;
	add.s32 	%r881, %r881, 1;
	setp.lt.s32	%p124, %r881, %r7;
	@%p124 bra 	BB14_135;

BB14_138:
	bar.sync 	0;
	mov.u32 	%r584, 0;
	mov.u32 	%r884, %r584;
	mov.u32 	%r974, %r2;
	@!%p4 bra 	BB14_147;
	bra.uni 	BB14_139;

BB14_139:
	mov.u32 	%r200, %r884;
	mul.hi.s32 	%r586, %r974, 1717986919;
	shr.u32 	%r587, %r586, 31;
	shr.s32 	%r588, %r586, 6;
	add.s32 	%r202, %r588, %r587;
	mul.lo.s32 	%r589, %r202, 160;
	sub.s32 	%r590, %r974, %r589;
	mul.hi.s32 	%r591, %r590, 1717986919;
	shr.u32 	%r592, %r591, 31;
	shr.s32 	%r593, %r591, 3;
	add.s32 	%r203, %r593, %r592;
	mul.lo.s32 	%r594, %r203, 20;
	sub.s32 	%r204, %r590, %r594;
	mov.f64 	%fd1122, 0d0000000000000000;
	mov.u32 	%r883, %r584;

BB14_140:
	add.s32 	%r595, %r883, -2;
	sub.s32 	%r206, %r202, %r595;
	setp.gt.u32	%p125, %r206, 4;
	@%p125 bra 	BB14_145;

	mul.lo.s32 	%r207, %r206, 5;
	shl.b32 	%r208, %r883, 3;
	mov.u32 	%r885, 0;

BB14_142:
	add.s32 	%r597, %r885, -2;
	sub.s32 	%r210, %r203, %r597;
	setp.gt.u32	%p126, %r210, 4;
	@%p126 bra 	BB14_144;

	add.s32 	%r598, %r210, %r207;
	mad.lo.s32 	%r599, %r598, 20, %r204;
	add.s32 	%r600, %r885, %r208;
	mul.lo.s32 	%r601, %r600, 20;
	mul.wide.s32 	%rd225, %r599, 8;
	add.s64 	%rd226, %rd225, %rd1;
	mul.wide.s32 	%rd227, %r601, 8;
	add.s64 	%rd228, %rd2, %rd227;
	ld.global.f64 	%fd560, [%rd228+833536];
	ld.global.f64 	%fd561, [%rd226+73888];
	fma.rn.f64 	%fd562, %fd561, %fd560, %fd1122;
	ld.global.f64 	%fd563, [%rd228+833544];
	ld.global.f64 	%fd564, [%rd226+77888];
	fma.rn.f64 	%fd565, %fd564, %fd563, %fd562;
	ld.global.f64 	%fd566, [%rd228+833552];
	ld.global.f64 	%fd567, [%rd226+81888];
	fma.rn.f64 	%fd568, %fd567, %fd566, %fd565;
	ld.global.f64 	%fd569, [%rd228+833560];
	ld.global.f64 	%fd570, [%rd226+85888];
	fma.rn.f64 	%fd571, %fd570, %fd569, %fd568;
	ld.global.f64 	%fd572, [%rd228+833568];
	ld.global.f64 	%fd573, [%rd226+89888];
	fma.rn.f64 	%fd574, %fd573, %fd572, %fd571;
	ld.global.f64 	%fd575, [%rd228+833576];
	ld.global.f64 	%fd576, [%rd226+93888];
	fma.rn.f64 	%fd577, %fd576, %fd575, %fd574;
	ld.global.f64 	%fd578, [%rd228+833584];
	ld.global.f64 	%fd579, [%rd226+97888];
	fma.rn.f64 	%fd580, %fd579, %fd578, %fd577;
	ld.global.f64 	%fd581, [%rd228+833592];
	ld.global.f64 	%fd582, [%rd226+101888];
	fma.rn.f64 	%fd583, %fd582, %fd581, %fd580;
	ld.global.f64 	%fd584, [%rd228+833600];
	ld.global.f64 	%fd585, [%rd226+105888];
	fma.rn.f64 	%fd586, %fd585, %fd584, %fd583;
	ld.global.f64 	%fd587, [%rd228+833608];
	ld.global.f64 	%fd588, [%rd226+109888];
	fma.rn.f64 	%fd589, %fd588, %fd587, %fd586;
	ld.global.f64 	%fd590, [%rd228+833616];
	ld.global.f64 	%fd591, [%rd226+113888];
	fma.rn.f64 	%fd592, %fd591, %fd590, %fd589;
	ld.global.f64 	%fd593, [%rd228+833624];
	ld.global.f64 	%fd594, [%rd226+117888];
	fma.rn.f64 	%fd595, %fd594, %fd593, %fd592;
	ld.global.f64 	%fd596, [%rd228+833632];
	ld.global.f64 	%fd597, [%rd226+121888];
	fma.rn.f64 	%fd598, %fd597, %fd596, %fd595;
	ld.global.f64 	%fd599, [%rd228+833640];
	ld.global.f64 	%fd600, [%rd226+125888];
	fma.rn.f64 	%fd601, %fd600, %fd599, %fd598;
	ld.global.f64 	%fd602, [%rd228+833648];
	ld.global.f64 	%fd603, [%rd226+129888];
	fma.rn.f64 	%fd604, %fd603, %fd602, %fd601;
	ld.global.f64 	%fd605, [%rd228+833656];
	ld.global.f64 	%fd606, [%rd226+133888];
	fma.rn.f64 	%fd607, %fd606, %fd605, %fd604;
	ld.global.f64 	%fd608, [%rd228+833664];
	ld.global.f64 	%fd609, [%rd226+137888];
	fma.rn.f64 	%fd610, %fd609, %fd608, %fd607;
	ld.global.f64 	%fd611, [%rd228+833672];
	ld.global.f64 	%fd612, [%rd226+141888];
	fma.rn.f64 	%fd613, %fd612, %fd611, %fd610;
	ld.global.f64 	%fd614, [%rd228+833680];
	ld.global.f64 	%fd615, [%rd226+145888];
	fma.rn.f64 	%fd616, %fd615, %fd614, %fd613;
	ld.global.f64 	%fd617, [%rd228+833688];
	ld.global.f64 	%fd618, [%rd226+149888];
	fma.rn.f64 	%fd1122, %fd618, %fd617, %fd616;

BB14_144:
	add.s32 	%r885, %r885, 1;
	setp.ne.s32	%p127, %r885, 8;
	@%p127 bra 	BB14_142;

BB14_145:
	add.s32 	%r883, %r883, 1;
	setp.lt.s32	%p128, %r883, 8;
	@%p128 bra 	BB14_140;

	shl.b32 	%r602, %r202, 3;
	add.s32 	%r603, %r203, %r602;
	mad.lo.s32 	%r604, %r603, 20, %r204;
	mul.wide.s32 	%rd229, %r604, 8;
	add.s64 	%rd230, %rd229, %rd2;
	st.global.f64 	[%rd230+813056], %fd1122;
	add.s32 	%r974, %r974, %r1;
	add.s32 	%r214, %r200, 1;
	setp.lt.s32	%p129, %r214, %r7;
	mov.u32 	%r884, %r214;
	@%p129 bra 	BB14_139;

BB14_147:
	setp.gt.s32	%p17, %r10, 0;
	bar.sync 	0;
	mov.u32 	%r605, 0;
	mov.u32 	%r890, %r605;
	mov.u32 	%r973, %r2;
	@!%p17 bra 	BB14_170;
	bra.uni 	BB14_148;

BB14_148:
	mov.u32 	%r215, %r890;
	mul.hi.s32 	%r607, %r973, 1374389535;
	shr.u32 	%r608, %r607, 31;
	shr.s32 	%r609, %r607, 5;
	add.s32 	%r219, %r609, %r608;
	mul.lo.s32 	%r610, %r219, 100;
	sub.s32 	%r611, %r973, %r610;
	mul.hi.s32 	%r612, %r611, 1717986919;
	shr.u32 	%r613, %r612, 31;
	shr.s32 	%r614, %r612, 3;
	add.s32 	%r217, %r614, %r613;
	mul.lo.s32 	%r615, %r217, 20;
	sub.s32 	%r218, %r611, %r615;
	mad.lo.s32 	%r616, %r219, 5, %r217;
	mad.lo.s32 	%r220, %r616, 20, %r218;
	mov.u32 	%r889, %r605;

BB14_149:
	mov.f64 	%fd1123, 0d0000000000000000;
	mov.u32 	%r888, %r605;

BB14_150:
	add.s32 	%r618, %r888, %r219;
	add.s32 	%r223, %r618, -2;
	setp.gt.u32	%p130, %r223, 7;
	@%p130 bra 	BB14_167;

	add.s32 	%r619, %r217, -2;
	setp.gt.u32	%p131, %r619, 7;
	shl.b32 	%r620, %r223, 3;
	add.s32 	%r621, %r619, %r620;
	mad.lo.s32 	%r622, %r621, 20, %r218;
	mul.wide.s32 	%rd231, %r622, 8;
	add.s64 	%rd232, %rd231, %rd2;
	add.s64 	%rd57, %rd232, 802816;
	mad.lo.s32 	%r623, %r888, 160, %r889;
	mul.wide.s32 	%rd233, %r623, 8;
	add.s64 	%rd58, %rd2, %rd233;
	@%p131 bra 	BB14_153;

	ld.global.f64 	%fd620, [%rd57];
	ld.global.f64 	%fd621, [%rd58+833536];
	fma.rn.f64 	%fd1123, %fd620, %fd621, %fd1123;

BB14_153:
	add.s32 	%r624, %r217, -1;
	setp.gt.u32	%p132, %r624, 7;
	@%p132 bra 	BB14_155;

	ld.global.f64 	%fd622, [%rd58+833696];
	ld.global.f64 	%fd623, [%rd57+160];
	fma.rn.f64 	%fd1123, %fd623, %fd622, %fd1123;

BB14_155:
	setp.gt.u32	%p133, %r217, 7;
	@%p133 bra 	BB14_157;

	ld.global.f64 	%fd624, [%rd58+833856];
	ld.global.f64 	%fd625, [%rd57+320];
	fma.rn.f64 	%fd1123, %fd625, %fd624, %fd1123;

BB14_157:
	add.s32 	%r625, %r217, 1;
	setp.gt.u32	%p134, %r625, 7;
	@%p134 bra 	BB14_159;

	ld.global.f64 	%fd626, [%rd58+834016];
	ld.global.f64 	%fd627, [%rd57+480];
	fma.rn.f64 	%fd1123, %fd627, %fd626, %fd1123;

BB14_159:
	add.s32 	%r626, %r217, 2;
	setp.gt.u32	%p135, %r626, 7;
	@%p135 bra 	BB14_161;

	ld.global.f64 	%fd628, [%rd58+834176];
	ld.global.f64 	%fd629, [%rd57+640];
	fma.rn.f64 	%fd1123, %fd629, %fd628, %fd1123;

BB14_161:
	add.s32 	%r627, %r217, 3;
	setp.gt.u32	%p136, %r627, 7;
	@%p136 bra 	BB14_163;

	ld.global.f64 	%fd630, [%rd58+834336];
	ld.global.f64 	%fd631, [%rd57+800];
	fma.rn.f64 	%fd1123, %fd631, %fd630, %fd1123;

BB14_163:
	add.s32 	%r628, %r217, 4;
	setp.gt.u32	%p137, %r628, 7;
	@%p137 bra 	BB14_165;

	ld.global.f64 	%fd632, [%rd58+834496];
	ld.global.f64 	%fd633, [%rd57+960];
	fma.rn.f64 	%fd1123, %fd633, %fd632, %fd1123;

BB14_165:
	add.s32 	%r629, %r217, 5;
	setp.gt.u32	%p138, %r629, 7;
	@%p138 bra 	BB14_167;

	ld.global.f64 	%fd634, [%rd58+834656];
	ld.global.f64 	%fd635, [%rd57+1120];
	fma.rn.f64 	%fd1123, %fd635, %fd634, %fd1123;

BB14_167:
	add.s32 	%r888, %r888, 1;
	setp.ne.s32	%p139, %r888, 8;
	@%p139 bra 	BB14_150;

	mad.lo.s32 	%r630, %r889, 500, %r220;
	mul.wide.s32 	%rd234, %r630, 8;
	add.s64 	%rd235, %rd234, %rd2;
	ld.global.f64 	%fd636, [%rd235+943584];
	add.f64 	%fd637, %fd1123, %fd636;
	st.global.f64 	[%rd235+943584], %fd637;
	add.s32 	%r889, %r889, 1;
	setp.lt.s32	%p140, %r889, 20;
	@%p140 bra 	BB14_149;

	add.s32 	%r226, %r215, 1;
	add.s32 	%r973, %r973, %r1;
	setp.lt.s32	%p141, %r226, %r10;
	mov.u32 	%r890, %r226;
	@%p141 bra 	BB14_148;

BB14_170:
	setp.gt.s32	%p18, %r11, 0;
	bar.sync 	0;
	mov.u32 	%r631, 0;
	mov.u32 	%r893, %r631;
	mov.u32 	%r972, %r2;
	@!%p18 bra 	BB14_174;
	bra.uni 	BB14_171;

BB14_171:
	mov.u32 	%r228, %r893;
	mov.f64 	%fd1124, 0d0000000000000000;
	mov.u32 	%r892, %r631;

BB14_172:
	mad.lo.s32 	%r633, %r892, 160, %r972;
	mul.wide.s32 	%rd236, %r633, 8;
	add.s64 	%rd237, %rd2, %rd236;
	ld.global.f64 	%fd639, [%rd237+833536];
	add.f64 	%fd640, %fd1124, %fd639;
	ld.global.f64 	%fd641, [%rd237+833696];
	add.f64 	%fd642, %fd640, %fd641;
	ld.global.f64 	%fd643, [%rd237+833856];
	add.f64 	%fd644, %fd642, %fd643;
	ld.global.f64 	%fd645, [%rd237+834016];
	add.f64 	%fd646, %fd644, %fd645;
	ld.global.f64 	%fd647, [%rd237+834176];
	add.f64 	%fd648, %fd646, %fd647;
	ld.global.f64 	%fd649, [%rd237+834336];
	add.f64 	%fd650, %fd648, %fd649;
	ld.global.f64 	%fd651, [%rd237+834496];
	add.f64 	%fd652, %fd650, %fd651;
	ld.global.f64 	%fd653, [%rd237+834656];
	add.f64 	%fd654, %fd652, %fd653;
	ld.global.f64 	%fd655, [%rd237+834816];
	add.f64 	%fd656, %fd654, %fd655;
	ld.global.f64 	%fd657, [%rd237+834976];
	add.f64 	%fd658, %fd656, %fd657;
	ld.global.f64 	%fd659, [%rd237+835136];
	add.f64 	%fd660, %fd658, %fd659;
	ld.global.f64 	%fd661, [%rd237+835296];
	add.f64 	%fd662, %fd660, %fd661;
	ld.global.f64 	%fd663, [%rd237+835456];
	add.f64 	%fd664, %fd662, %fd663;
	ld.global.f64 	%fd665, [%rd237+835616];
	add.f64 	%fd666, %fd664, %fd665;
	ld.global.f64 	%fd667, [%rd237+835776];
	add.f64 	%fd668, %fd666, %fd667;
	ld.global.f64 	%fd669, [%rd237+835936];
	add.f64 	%fd1124, %fd668, %fd669;
	add.s32 	%r892, %r892, 2;
	setp.ne.s32	%p142, %r892, 8;
	@%p142 bra 	BB14_172;

	mul.wide.s32 	%rd238, %r972, 8;
	add.s64 	%rd239, %rd238, %rd2;
	ld.global.f64 	%fd670, [%rd239+1023584];
	add.f64 	%fd671, %fd1124, %fd670;
	st.global.f64 	[%rd239+1023584], %fd671;
	add.s32 	%r972, %r972, %r1;
	add.s32 	%r233, %r228, 1;
	setp.lt.s32	%p143, %r233, %r11;
	mov.u32 	%r893, %r233;
	@%p143 bra 	BB14_171;

BB14_174:
	bar.sync 	0;
	add.s64 	%rd347, %rd4, 761856;
	mov.u32 	%r894, 0;
	@!%p3 bra 	BB14_176;
	bra.uni 	BB14_175;

BB14_175:
	st.global.u64 	[%rd347], %rd144;
	add.s64 	%rd347, %rd347, %rd3;
	add.s32 	%r894, %r894, 1;
	setp.lt.s32	%p144, %r894, %r6;
	@%p144 bra 	BB14_175;

BB14_176:
	bar.sync 	0;
	add.s64 	%rd348, %rd156, %rd157;
	mov.u32 	%r895, 0;
	mov.u32 	%r971, %r2;
	@!%p4 bra 	BB14_178;
	bra.uni 	BB14_177;

BB14_177:
	shr.s32 	%r636, %r971, 31;
	shr.u32 	%r637, %r636, 26;
	add.s32 	%r638, %r971, %r637;
	and.b32  	%r639, %r638, -64;
	sub.s32 	%r640, %r971, %r639;
	shr.s32 	%r641, %r640, 31;
	shr.u32 	%r642, %r641, 29;
	add.s32 	%r643, %r640, %r642;
	shr.s32 	%r644, %r643, 3;
	and.b32  	%r645, %r643, 536870904;
	sub.s32 	%r646, %r640, %r645;
	ld.global.u32 	%r647, [%rd348+37888];
	shl.b32 	%r648, %r647, 4;
	ld.global.u32 	%r649, [%rd348+32768];
	add.s32 	%r650, %r648, %r649;
	shr.s32 	%r651, %r638, 6;
	mad.lo.s32 	%r652, %r650, 20, %r651;
	shl.b32 	%r653, %r646, 3;
	add.s32 	%r654, %r653, %r644;
	mad.lo.s32 	%r655, %r654, 20, %r651;
	mul.wide.s32 	%rd243, %r655, 8;
	add.s64 	%rd244, %rd243, %rd2;
	mul.wide.s32 	%rd245, %r652, 8;
	add.s64 	%rd246, %rd245, %rd2;
	ld.global.f64 	%fd672, [%rd246+761856];
	ld.global.f64 	%fd673, [%rd244+813056];
	add.f64 	%fd674, %fd673, %fd672;
	st.global.f64 	[%rd246+761856], %fd674;
	add.s32 	%r971, %r971, %r1;
	mul.wide.s32 	%rd247, %r1, 4;
	add.s64 	%rd348, %rd348, %rd247;
	add.s32 	%r895, %r895, 1;
	setp.lt.s32	%p145, %r895, %r7;
	@%p145 bra 	BB14_177;

BB14_178:
	bar.sync 	0;
	mov.u32 	%r896, 0;
	mov.u64 	%rd360, %rd4;
	@!%p3 bra 	BB14_182;
	bra.uni 	BB14_179;

BB14_179:
	ld.global.f64 	%fd676, [%rd360+720896];
	mov.f64 	%fd1125, 0d0000000000000000;
	setp.leu.f64	%p146, %fd676, 0d0000000000000000;
	@%p146 bra 	BB14_181;

	ld.global.f64 	%fd1125, [%rd360+761856];

BB14_181:
	st.global.f64 	[%rd360+679936], %fd1125;
	add.s64 	%rd360, %rd360, %rd3;
	add.s32 	%r896, %r896, 1;
	setp.lt.s32	%p147, %r896, %r6;
	@%p147 bra 	BB14_179;

BB14_182:
	bar.sync 	0;
	mov.u32 	%r657, 0;
	mov.u32 	%r899, %r657;
	mov.u32 	%r970, %r2;
	@!%p2 bra 	BB14_191;
	bra.uni 	BB14_183;

BB14_183:
	mov.u32 	%r242, %r899;
	shr.s32 	%r659, %r970, 31;
	shr.u32 	%r660, %r659, 24;
	add.s32 	%r661, %r970, %r660;
	shr.s32 	%r244, %r661, 8;
	and.b32  	%r662, %r661, -256;
	sub.s32 	%r663, %r970, %r662;
	shr.s32 	%r664, %r663, 31;
	shr.u32 	%r665, %r664, 28;
	add.s32 	%r666, %r663, %r665;
	shr.s32 	%r245, %r666, 4;
	and.b32  	%r667, %r666, -16;
	sub.s32 	%r246, %r663, %r667;
	mov.f64 	%fd1126, 0d0000000000000000;
	mov.u32 	%r898, %r657;

BB14_184:
	add.s32 	%r668, %r898, -2;
	sub.s32 	%r248, %r244, %r668;
	setp.gt.u32	%p148, %r248, 4;
	@%p148 bra 	BB14_189;

	mul.lo.s32 	%r249, %r248, 5;
	shl.b32 	%r250, %r898, 4;
	mov.u32 	%r900, 0;

BB14_186:
	add.s32 	%r670, %r900, -2;
	sub.s32 	%r252, %r245, %r670;
	setp.gt.u32	%p149, %r252, 4;
	@%p149 bra 	BB14_188;

	add.s32 	%r671, %r252, %r249;
	shl.b32 	%r672, %r671, 4;
	add.s32 	%r673, %r672, %r246;
	add.s32 	%r674, %r900, %r250;
	mul.lo.s32 	%r675, %r674, 20;
	mul.wide.s32 	%rd248, %r673, 8;
	add.s64 	%rd249, %rd248, %rd1;
	mul.wide.s32 	%rd250, %r675, 8;
	add.s64 	%rd251, %rd2, %rd250;
	ld.global.f64 	%fd678, [%rd251+679936];
	ld.global.f64 	%fd679, [%rd249+9728];
	fma.rn.f64 	%fd680, %fd679, %fd678, %fd1126;
	ld.global.f64 	%fd681, [%rd251+679944];
	ld.global.f64 	%fd682, [%rd249+12928];
	fma.rn.f64 	%fd683, %fd682, %fd681, %fd680;
	ld.global.f64 	%fd684, [%rd251+679952];
	ld.global.f64 	%fd685, [%rd249+16128];
	fma.rn.f64 	%fd686, %fd685, %fd684, %fd683;
	ld.global.f64 	%fd687, [%rd251+679960];
	ld.global.f64 	%fd688, [%rd249+19328];
	fma.rn.f64 	%fd689, %fd688, %fd687, %fd686;
	ld.global.f64 	%fd690, [%rd251+679968];
	ld.global.f64 	%fd691, [%rd249+22528];
	fma.rn.f64 	%fd692, %fd691, %fd690, %fd689;
	ld.global.f64 	%fd693, [%rd251+679976];
	ld.global.f64 	%fd694, [%rd249+25728];
	fma.rn.f64 	%fd695, %fd694, %fd693, %fd692;
	ld.global.f64 	%fd696, [%rd251+679984];
	ld.global.f64 	%fd697, [%rd249+28928];
	fma.rn.f64 	%fd698, %fd697, %fd696, %fd695;
	ld.global.f64 	%fd699, [%rd251+679992];
	ld.global.f64 	%fd700, [%rd249+32128];
	fma.rn.f64 	%fd701, %fd700, %fd699, %fd698;
	ld.global.f64 	%fd702, [%rd251+680000];
	ld.global.f64 	%fd703, [%rd249+35328];
	fma.rn.f64 	%fd704, %fd703, %fd702, %fd701;
	ld.global.f64 	%fd705, [%rd251+680008];
	ld.global.f64 	%fd706, [%rd249+38528];
	fma.rn.f64 	%fd707, %fd706, %fd705, %fd704;
	ld.global.f64 	%fd708, [%rd251+680016];
	ld.global.f64 	%fd709, [%rd249+41728];
	fma.rn.f64 	%fd710, %fd709, %fd708, %fd707;
	ld.global.f64 	%fd711, [%rd251+680024];
	ld.global.f64 	%fd712, [%rd249+44928];
	fma.rn.f64 	%fd713, %fd712, %fd711, %fd710;
	ld.global.f64 	%fd714, [%rd251+680032];
	ld.global.f64 	%fd715, [%rd249+48128];
	fma.rn.f64 	%fd716, %fd715, %fd714, %fd713;
	ld.global.f64 	%fd717, [%rd251+680040];
	ld.global.f64 	%fd718, [%rd249+51328];
	fma.rn.f64 	%fd719, %fd718, %fd717, %fd716;
	ld.global.f64 	%fd720, [%rd251+680048];
	ld.global.f64 	%fd721, [%rd249+54528];
	fma.rn.f64 	%fd722, %fd721, %fd720, %fd719;
	ld.global.f64 	%fd723, [%rd251+680056];
	ld.global.f64 	%fd724, [%rd249+57728];
	fma.rn.f64 	%fd725, %fd724, %fd723, %fd722;
	ld.global.f64 	%fd726, [%rd251+680064];
	ld.global.f64 	%fd727, [%rd249+60928];
	fma.rn.f64 	%fd728, %fd727, %fd726, %fd725;
	ld.global.f64 	%fd729, [%rd251+680072];
	ld.global.f64 	%fd730, [%rd249+64128];
	fma.rn.f64 	%fd731, %fd730, %fd729, %fd728;
	ld.global.f64 	%fd732, [%rd251+680080];
	ld.global.f64 	%fd733, [%rd249+67328];
	fma.rn.f64 	%fd734, %fd733, %fd732, %fd731;
	ld.global.f64 	%fd735, [%rd251+680088];
	ld.global.f64 	%fd736, [%rd249+70528];
	fma.rn.f64 	%fd1126, %fd736, %fd735, %fd734;

BB14_188:
	add.s32 	%r900, %r900, 1;
	setp.ne.s32	%p150, %r900, 16;
	@%p150 bra 	BB14_186;

BB14_189:
	add.s32 	%r898, %r898, 1;
	setp.lt.s32	%p151, %r898, 16;
	@%p151 bra 	BB14_184;

	shl.b32 	%r676, %r244, 4;
	add.s32 	%r677, %r245, %r676;
	shl.b32 	%r678, %r677, 4;
	add.s32 	%r679, %r678, %r246;
	mul.wide.s32 	%rd252, %r679, 8;
	add.s64 	%rd253, %rd252, %rd2;
	st.global.f64 	[%rd253+606208], %fd1126;
	add.s32 	%r970, %r970, %r1;
	add.s32 	%r256, %r242, 1;
	setp.lt.s32	%p152, %r256, %r5;
	mov.u32 	%r899, %r256;
	@%p152 bra 	BB14_183;

BB14_191:
	setp.gt.s32	%p23, %r12, 0;
	bar.sync 	0;
	mov.u32 	%r680, 0;
	mov.u32 	%r905, %r680;
	mov.u32 	%r969, %r2;
	@!%p23 bra 	BB14_230;
	bra.uni 	BB14_192;

BB14_192:
	mov.u32 	%r258, %r905;
	mul.hi.s32 	%r682, %r969, 1717986919;
	shr.u32 	%r683, %r682, 31;
	shr.s32 	%r684, %r682, 5;
	add.s32 	%r261, %r684, %r683;
	mul.lo.s32 	%r685, %r261, 80;
	sub.s32 	%r686, %r969, %r685;
	shr.s32 	%r687, %r686, 31;
	shr.u32 	%r688, %r687, 28;
	add.s32 	%r689, %r686, %r688;
	shr.s32 	%r259, %r689, 4;
	and.b32  	%r690, %r689, -16;
	sub.s32 	%r260, %r686, %r690;
	mad.lo.s32 	%r691, %r261, 5, %r259;
	shl.b32 	%r692, %r691, 4;
	add.s32 	%r262, %r692, %r260;
	mov.u32 	%r904, %r680;

BB14_193:
	mov.f64 	%fd1127, 0d0000000000000000;
	mov.u32 	%r903, %r680;

BB14_194:
	add.s32 	%r694, %r903, %r261;
	add.s32 	%r265, %r694, -2;
	setp.gt.u32	%p153, %r265, 15;
	@%p153 bra 	BB14_227;

	add.s32 	%r695, %r259, -2;
	setp.gt.u32	%p154, %r695, 15;
	shl.b32 	%r696, %r265, 4;
	add.s32 	%r697, %r695, %r696;
	shl.b32 	%r698, %r697, 4;
	add.s32 	%r699, %r698, %r260;
	mul.wide.s32 	%rd254, %r699, 8;
	add.s64 	%rd255, %rd254, %rd2;
	add.s64 	%rd67, %rd255, 573440;
	mad.lo.s32 	%r700, %r903, 320, %r904;
	mul.wide.s32 	%rd256, %r700, 8;
	add.s64 	%rd68, %rd2, %rd256;
	@%p154 bra 	BB14_197;

	ld.global.f64 	%fd738, [%rd67];
	ld.global.f64 	%fd739, [%rd68+679936];
	fma.rn.f64 	%fd1127, %fd738, %fd739, %fd1127;

BB14_197:
	add.s32 	%r701, %r259, -1;
	setp.gt.u32	%p155, %r701, 15;
	@%p155 bra 	BB14_199;

	ld.global.f64 	%fd740, [%rd68+680096];
	ld.global.f64 	%fd741, [%rd67+128];
	fma.rn.f64 	%fd1127, %fd741, %fd740, %fd1127;

BB14_199:
	setp.gt.u32	%p156, %r259, 15;
	@%p156 bra 	BB14_201;

	ld.global.f64 	%fd742, [%rd68+680256];
	ld.global.f64 	%fd743, [%rd67+256];
	fma.rn.f64 	%fd1127, %fd743, %fd742, %fd1127;

BB14_201:
	add.s32 	%r702, %r259, 1;
	setp.gt.u32	%p157, %r702, 15;
	@%p157 bra 	BB14_203;

	ld.global.f64 	%fd744, [%rd68+680416];
	ld.global.f64 	%fd745, [%rd67+384];
	fma.rn.f64 	%fd1127, %fd745, %fd744, %fd1127;

BB14_203:
	add.s32 	%r703, %r259, 2;
	setp.gt.u32	%p158, %r703, 15;
	@%p158 bra 	BB14_205;

	ld.global.f64 	%fd746, [%rd68+680576];
	ld.global.f64 	%fd747, [%rd67+512];
	fma.rn.f64 	%fd1127, %fd747, %fd746, %fd1127;

BB14_205:
	add.s32 	%r704, %r259, 3;
	setp.gt.u32	%p159, %r704, 15;
	@%p159 bra 	BB14_207;

	ld.global.f64 	%fd748, [%rd68+680736];
	ld.global.f64 	%fd749, [%rd67+640];
	fma.rn.f64 	%fd1127, %fd749, %fd748, %fd1127;

BB14_207:
	add.s32 	%r705, %r259, 4;
	setp.gt.u32	%p160, %r705, 15;
	@%p160 bra 	BB14_209;

	ld.global.f64 	%fd750, [%rd68+680896];
	ld.global.f64 	%fd751, [%rd67+768];
	fma.rn.f64 	%fd1127, %fd751, %fd750, %fd1127;

BB14_209:
	add.s32 	%r706, %r259, 5;
	setp.gt.u32	%p161, %r706, 15;
	@%p161 bra 	BB14_211;

	ld.global.f64 	%fd752, [%rd68+681056];
	ld.global.f64 	%fd753, [%rd67+896];
	fma.rn.f64 	%fd1127, %fd753, %fd752, %fd1127;

BB14_211:
	add.s32 	%r707, %r259, 6;
	setp.gt.u32	%p162, %r707, 15;
	@%p162 bra 	BB14_213;

	ld.global.f64 	%fd754, [%rd68+681216];
	ld.global.f64 	%fd755, [%rd67+1024];
	fma.rn.f64 	%fd1127, %fd755, %fd754, %fd1127;

BB14_213:
	add.s32 	%r708, %r259, 7;
	setp.gt.u32	%p163, %r708, 15;
	@%p163 bra 	BB14_215;

	ld.global.f64 	%fd756, [%rd68+681376];
	ld.global.f64 	%fd757, [%rd67+1152];
	fma.rn.f64 	%fd1127, %fd757, %fd756, %fd1127;

BB14_215:
	add.s32 	%r709, %r259, 8;
	setp.gt.u32	%p164, %r709, 15;
	@%p164 bra 	BB14_217;

	ld.global.f64 	%fd758, [%rd68+681536];
	ld.global.f64 	%fd759, [%rd67+1280];
	fma.rn.f64 	%fd1127, %fd759, %fd758, %fd1127;

BB14_217:
	add.s32 	%r710, %r259, 9;
	setp.gt.u32	%p165, %r710, 15;
	@%p165 bra 	BB14_219;

	ld.global.f64 	%fd760, [%rd68+681696];
	ld.global.f64 	%fd761, [%rd67+1408];
	fma.rn.f64 	%fd1127, %fd761, %fd760, %fd1127;

BB14_219:
	add.s32 	%r711, %r259, 10;
	setp.gt.u32	%p166, %r711, 15;
	@%p166 bra 	BB14_221;

	ld.global.f64 	%fd762, [%rd68+681856];
	ld.global.f64 	%fd763, [%rd67+1536];
	fma.rn.f64 	%fd1127, %fd763, %fd762, %fd1127;

BB14_221:
	add.s32 	%r712, %r259, 11;
	setp.gt.u32	%p167, %r712, 15;
	@%p167 bra 	BB14_223;

	ld.global.f64 	%fd764, [%rd68+682016];
	ld.global.f64 	%fd765, [%rd67+1664];
	fma.rn.f64 	%fd1127, %fd765, %fd764, %fd1127;

BB14_223:
	add.s32 	%r713, %r259, 12;
	setp.gt.u32	%p168, %r713, 15;
	@%p168 bra 	BB14_225;

	ld.global.f64 	%fd766, [%rd68+682176];
	ld.global.f64 	%fd767, [%rd67+1792];
	fma.rn.f64 	%fd1127, %fd767, %fd766, %fd1127;

BB14_225:
	add.s32 	%r714, %r259, 13;
	setp.gt.u32	%p169, %r714, 15;
	@%p169 bra 	BB14_227;

	ld.global.f64 	%fd768, [%rd68+682336];
	ld.global.f64 	%fd769, [%rd67+1920];
	fma.rn.f64 	%fd1127, %fd769, %fd768, %fd1127;

BB14_227:
	add.s32 	%r903, %r903, 1;
	setp.ne.s32	%p170, %r903, 16;
	@%p170 bra 	BB14_194;

	mad.lo.s32 	%r715, %r904, 400, %r262;
	mul.wide.s32 	%rd257, %r715, 8;
	add.s64 	%rd258, %rd257, %rd2;
	ld.global.f64 	%fd770, [%rd258+879424];
	add.f64 	%fd771, %fd1127, %fd770;
	st.global.f64 	[%rd258+879424], %fd771;
	add.s32 	%r904, %r904, 1;
	setp.lt.s32	%p171, %r904, 20;
	@%p171 bra 	BB14_193;

	add.s32 	%r268, %r258, 1;
	add.s32 	%r969, %r969, %r1;
	setp.lt.s32	%p172, %r268, %r12;
	mov.u32 	%r905, %r268;
	@%p172 bra 	BB14_192;

BB14_230:
	bar.sync 	0;
	mov.u32 	%r716, 0;
	mov.u32 	%r908, %r716;
	mov.u32 	%r968, %r2;
	@!%p18 bra 	BB14_234;
	bra.uni 	BB14_231;

BB14_231:
	mov.u32 	%r271, %r908;
	mov.f64 	%fd1128, 0d0000000000000000;
	mov.u32 	%r907, %r716;

BB14_232:
	mad.lo.s32 	%r718, %r907, 320, %r968;
	mul.wide.s32 	%rd259, %r718, 8;
	add.s64 	%rd260, %rd2, %rd259;
	ld.global.f64 	%fd773, [%rd260+679936];
	add.f64 	%fd774, %fd1128, %fd773;
	ld.global.f64 	%fd775, [%rd260+680096];
	add.f64 	%fd776, %fd774, %fd775;
	ld.global.f64 	%fd777, [%rd260+680256];
	add.f64 	%fd778, %fd776, %fd777;
	ld.global.f64 	%fd779, [%rd260+680416];
	add.f64 	%fd780, %fd778, %fd779;
	ld.global.f64 	%fd781, [%rd260+680576];
	add.f64 	%fd782, %fd780, %fd781;
	ld.global.f64 	%fd783, [%rd260+680736];
	add.f64 	%fd784, %fd782, %fd783;
	ld.global.f64 	%fd785, [%rd260+680896];
	add.f64 	%fd786, %fd784, %fd785;
	ld.global.f64 	%fd787, [%rd260+681056];
	add.f64 	%fd788, %fd786, %fd787;
	ld.global.f64 	%fd789, [%rd260+681216];
	add.f64 	%fd790, %fd788, %fd789;
	ld.global.f64 	%fd791, [%rd260+681376];
	add.f64 	%fd792, %fd790, %fd791;
	ld.global.f64 	%fd793, [%rd260+681536];
	add.f64 	%fd794, %fd792, %fd793;
	ld.global.f64 	%fd795, [%rd260+681696];
	add.f64 	%fd796, %fd794, %fd795;
	ld.global.f64 	%fd797, [%rd260+681856];
	add.f64 	%fd798, %fd796, %fd797;
	ld.global.f64 	%fd799, [%rd260+682016];
	add.f64 	%fd800, %fd798, %fd799;
	ld.global.f64 	%fd801, [%rd260+682176];
	add.f64 	%fd802, %fd800, %fd801;
	ld.global.f64 	%fd803, [%rd260+682336];
	add.f64 	%fd1128, %fd802, %fd803;
	add.s32 	%r907, %r907, 1;
	setp.ne.s32	%p173, %r907, 16;
	@%p173 bra 	BB14_232;

	mul.wide.s32 	%rd261, %r968, 8;
	add.s64 	%rd262, %rd261, %rd2;
	ld.global.f64 	%fd804, [%rd262+943424];
	add.f64 	%fd805, %fd1128, %fd804;
	st.global.f64 	[%rd262+943424], %fd805;
	add.s32 	%r968, %r968, %r1;
	add.s32 	%r275, %r271, 1;
	setp.lt.s32	%p174, %r275, %r11;
	mov.u32 	%r908, %r275;
	@%p174 bra 	BB14_231;

BB14_234:
	bar.sync 	0;
	add.s64 	%rd349, %rd4, 442368;
	mov.u32 	%r909, 0;
	@!%p1 bra 	BB14_236;
	bra.uni 	BB14_235;

BB14_235:
	st.global.u64 	[%rd349], %rd144;
	add.s64 	%rd349, %rd349, %rd3;
	add.s32 	%r909, %r909, 1;
	setp.lt.s32	%p175, %r909, %r4;
	@%p175 bra 	BB14_235;

BB14_236:
	bar.sync 	0;
	add.s64 	%rd350, %rd156, %rd157;
	mov.u32 	%r910, 0;
	mov.u32 	%r967, %r2;
	@!%p2 bra 	BB14_238;
	bra.uni 	BB14_237;

BB14_237:
	shr.s32 	%r721, %r967, 31;
	shr.u32 	%r722, %r721, 24;
	add.s32 	%r723, %r967, %r722;
	and.b32  	%r724, %r723, -256;
	sub.s32 	%r725, %r967, %r724;
	shr.s32 	%r726, %r725, 31;
	shr.u32 	%r727, %r726, 28;
	add.s32 	%r728, %r725, %r727;
	shr.u32 	%r729, %r728, 4;
	and.b32  	%r730, %r728, 16777200;
	sub.s32 	%r731, %r725, %r730;
	ld.global.u32 	%r732, [%rd350+16384];
	shl.b32 	%r733, %r732, 5;
	ld.global.u32 	%r734, [%rd350];
	add.s32 	%r735, %r733, %r734;
	shl.b32 	%r736, %r735, 4;
	shr.s32 	%r737, %r723, 8;
	add.s32 	%r738, %r736, %r737;
	shl.b32 	%r739, %r731, 4;
	add.s32 	%r740, %r739, %r729;
	shl.b32 	%r741, %r740, 4;
	add.s32 	%r742, %r741, %r737;
	mul.wide.s32 	%rd266, %r742, 8;
	add.s64 	%rd267, %rd266, %rd2;
	mul.wide.s32 	%rd268, %r738, 8;
	add.s64 	%rd269, %rd268, %rd2;
	ld.global.f64 	%fd806, [%rd269+442368];
	ld.global.f64 	%fd807, [%rd267+606208];
	add.f64 	%fd808, %fd807, %fd806;
	st.global.f64 	[%rd269+442368], %fd808;
	add.s32 	%r967, %r967, %r1;
	mul.wide.s32 	%rd270, %r1, 4;
	add.s64 	%rd350, %rd350, %rd270;
	add.s32 	%r910, %r910, 1;
	setp.lt.s32	%p176, %r910, %r5;
	@%p176 bra 	BB14_237;

BB14_238:
	bar.sync 	0;
	mov.u32 	%r911, 0;
	mov.u64 	%rd359, %rd4;
	@!%p1 bra 	BB14_242;
	bra.uni 	BB14_239;

BB14_239:
	ld.global.f64 	%fd810, [%rd359+311296];
	mov.f64 	%fd1129, 0d0000000000000000;
	setp.leu.f64	%p177, %fd810, 0d0000000000000000;
	@%p177 bra 	BB14_241;

	ld.global.f64 	%fd1129, [%rd359+442368];

BB14_241:
	st.global.f64 	[%rd359+180224], %fd1129;
	add.s64 	%rd359, %rd359, %rd3;
	add.s32 	%r911, %r911, 1;
	setp.lt.s32	%p178, %r911, %r4;
	@%p178 bra 	BB14_239;

BB14_242:
	setp.gt.s32	%p28, %r3, 0;
	bar.sync 	0;
	mov.u32 	%r744, 0;
	mov.u32 	%r914, %r744;
	mov.u32 	%r966, %r2;
	@!%p28 bra 	BB14_251;
	bra.uni 	BB14_243;

BB14_243:
	mov.u32 	%r285, %r914;
	mul.hi.s32 	%r746, %r966, 715827883;
	shr.u32 	%r747, %r746, 31;
	shr.s32 	%r748, %r746, 4;
	add.s32 	%r286, %r748, %r747;
	mul.lo.s32 	%r749, %r286, 96;
	sub.s32 	%r750, %r966, %r749;
	mul.hi.s32 	%r751, %r750, 1431655766;
	shr.u32 	%r752, %r751, 31;
	add.s32 	%r287, %r751, %r752;
	mul.lo.s32 	%r753, %r287, 3;
	sub.s32 	%r288, %r750, %r753;
	mov.f64 	%fd1130, 0d0000000000000000;
	mov.u32 	%r913, %r744;

BB14_244:
	add.s32 	%r754, %r913, -2;
	sub.s32 	%r290, %r286, %r754;
	setp.gt.u32	%p179, %r290, 4;
	@%p179 bra 	BB14_249;

	mul.lo.s32 	%r291, %r290, 5;
	shl.b32 	%r292, %r913, 5;
	mov.u32 	%r915, 0;

BB14_246:
	add.s32 	%r756, %r915, -2;
	sub.s32 	%r294, %r287, %r756;
	setp.gt.u32	%p180, %r294, 4;
	@%p180 bra 	BB14_248;

	add.s32 	%r757, %r294, %r291;
	mad.lo.s32 	%r758, %r757, 3, %r288;
	add.s32 	%r759, %r915, %r292;
	shl.b32 	%r760, %r759, 4;
	mul.wide.s32 	%rd271, %r758, 8;
	add.s64 	%rd272, %rd1, %rd271;
	mul.wide.s32 	%rd273, %r760, 8;
	add.s64 	%rd274, %rd2, %rd273;
	ld.global.f64 	%fd812, [%rd274+180224];
	ld.global.f64 	%fd813, [%rd272];
	fma.rn.f64 	%fd814, %fd813, %fd812, %fd1130;
	ld.global.f64 	%fd815, [%rd274+180232];
	ld.global.f64 	%fd816, [%rd272+600];
	fma.rn.f64 	%fd817, %fd816, %fd815, %fd814;
	ld.global.f64 	%fd818, [%rd274+180240];
	ld.global.f64 	%fd819, [%rd272+1200];
	fma.rn.f64 	%fd820, %fd819, %fd818, %fd817;
	ld.global.f64 	%fd821, [%rd274+180248];
	ld.global.f64 	%fd822, [%rd272+1800];
	fma.rn.f64 	%fd823, %fd822, %fd821, %fd820;
	ld.global.f64 	%fd824, [%rd274+180256];
	ld.global.f64 	%fd825, [%rd272+2400];
	fma.rn.f64 	%fd826, %fd825, %fd824, %fd823;
	ld.global.f64 	%fd827, [%rd274+180264];
	ld.global.f64 	%fd828, [%rd272+3000];
	fma.rn.f64 	%fd829, %fd828, %fd827, %fd826;
	ld.global.f64 	%fd830, [%rd274+180272];
	ld.global.f64 	%fd831, [%rd272+3600];
	fma.rn.f64 	%fd832, %fd831, %fd830, %fd829;
	ld.global.f64 	%fd833, [%rd274+180280];
	ld.global.f64 	%fd834, [%rd272+4200];
	fma.rn.f64 	%fd835, %fd834, %fd833, %fd832;
	ld.global.f64 	%fd836, [%rd274+180288];
	ld.global.f64 	%fd837, [%rd272+4800];
	fma.rn.f64 	%fd838, %fd837, %fd836, %fd835;
	ld.global.f64 	%fd839, [%rd274+180296];
	ld.global.f64 	%fd840, [%rd272+5400];
	fma.rn.f64 	%fd841, %fd840, %fd839, %fd838;
	ld.global.f64 	%fd842, [%rd274+180304];
	ld.global.f64 	%fd843, [%rd272+6000];
	fma.rn.f64 	%fd844, %fd843, %fd842, %fd841;
	ld.global.f64 	%fd845, [%rd274+180312];
	ld.global.f64 	%fd846, [%rd272+6600];
	fma.rn.f64 	%fd847, %fd846, %fd845, %fd844;
	ld.global.f64 	%fd848, [%rd274+180320];
	ld.global.f64 	%fd849, [%rd272+7200];
	fma.rn.f64 	%fd850, %fd849, %fd848, %fd847;
	ld.global.f64 	%fd851, [%rd274+180328];
	ld.global.f64 	%fd852, [%rd272+7800];
	fma.rn.f64 	%fd853, %fd852, %fd851, %fd850;
	ld.global.f64 	%fd854, [%rd274+180336];
	ld.global.f64 	%fd855, [%rd272+8400];
	fma.rn.f64 	%fd856, %fd855, %fd854, %fd853;
	ld.global.f64 	%fd857, [%rd274+180344];
	ld.global.f64 	%fd858, [%rd272+9000];
	fma.rn.f64 	%fd1130, %fd858, %fd857, %fd856;

BB14_248:
	add.s32 	%r915, %r915, 1;
	setp.ne.s32	%p181, %r915, 32;
	@%p181 bra 	BB14_246;

BB14_249:
	add.s32 	%r913, %r913, 1;
	setp.lt.s32	%p182, %r913, 32;
	@%p182 bra 	BB14_244;

	shl.b32 	%r761, %r286, 5;
	add.s32 	%r762, %r287, %r761;
	mad.lo.s32 	%r763, %r762, 3, %r288;
	mul.wide.s32 	%rd275, %r763, 8;
	add.s64 	%rd276, %rd275, %rd2;
	st.global.f64 	[%rd276+24576], %fd1130;
	add.s32 	%r966, %r966, %r1;
	add.s32 	%r298, %r285, 1;
	setp.lt.s32	%p183, %r298, %r3;
	mov.u32 	%r914, %r298;
	@%p183 bra 	BB14_243;

BB14_251:
	setp.gt.s32	%p29, %r13, 0;
	bar.sync 	0;
	mov.u32 	%r764, 0;
	mov.u32 	%r920, %r764;
	mov.u32 	%r965, %r2;
	@!%p29 bra 	BB14_276;
	bra.uni 	BB14_252;

BB14_252:
	mov.u32 	%r300, %r920;
	mul.hi.s32 	%r766, %r965, -2004318071;
	add.s32 	%r767, %r766, %r965;
	shr.u32 	%r768, %r767, 31;
	shr.s32 	%r769, %r767, 3;
	add.s32 	%r303, %r769, %r768;
	mul.lo.s32 	%r770, %r303, 15;
	sub.s32 	%r771, %r965, %r770;
	mul.hi.s32 	%r772, %r771, 1431655766;
	shr.u32 	%r773, %r772, 31;
	add.s32 	%r301, %r772, %r773;
	mul.lo.s32 	%r774, %r301, 3;
	sub.s32 	%r302, %r771, %r774;
	mad.lo.s32 	%r775, %r303, 5, %r301;
	mad.lo.s32 	%r304, %r775, 3, %r302;
	mov.u32 	%r919, %r764;

BB14_253:
	mov.f64 	%fd1131, 0d0000000000000000;
	mov.u32 	%r918, %r764;

BB14_254:
	add.s32 	%r777, %r918, %r303;
	add.s32 	%r307, %r777, -2;
	setp.gt.u32	%p184, %r307, 31;
	@%p184 bra 	BB14_273;

	shl.b32 	%r308, %r307, 5;
	shl.b32 	%r309, %r918, 5;
	mov.u32 	%r921, 0;

BB14_256:
	add.s32 	%r779, %r921, %r301;
	add.s32 	%r780, %r779, -2;
	setp.gt.u32	%p185, %r780, 31;
	add.s32 	%r781, %r780, %r308;
	mad.lo.s32 	%r782, %r781, 3, %r302;
	mul.wide.s32 	%rd277, %r782, 8;
	add.s64 	%rd77, %rd2, %rd277;
	add.s32 	%r783, %r921, %r309;
	shl.b32 	%r784, %r783, 4;
	add.s32 	%r785, %r784, %r919;
	mul.wide.s32 	%rd278, %r785, 8;
	add.s64 	%rd78, %rd2, %rd278;
	@%p185 bra 	BB14_258;

	ld.global.f64 	%fd860, [%rd77];
	ld.global.f64 	%fd861, [%rd78+180224];
	fma.rn.f64 	%fd1131, %fd860, %fd861, %fd1131;

BB14_258:
	add.s32 	%r787, %r779, -1;
	setp.gt.u32	%p186, %r787, 31;
	@%p186 bra 	BB14_260;

	ld.global.f64 	%fd862, [%rd78+180352];
	ld.global.f64 	%fd863, [%rd77+24];
	fma.rn.f64 	%fd1131, %fd863, %fd862, %fd1131;

BB14_260:
	setp.gt.u32	%p187, %r779, 31;
	@%p187 bra 	BB14_262;

	ld.global.f64 	%fd864, [%rd78+180480];
	ld.global.f64 	%fd865, [%rd77+48];
	fma.rn.f64 	%fd1131, %fd865, %fd864, %fd1131;

BB14_262:
	add.s32 	%r790, %r779, 1;
	setp.gt.u32	%p188, %r790, 31;
	@%p188 bra 	BB14_264;

	ld.global.f64 	%fd866, [%rd78+180608];
	ld.global.f64 	%fd867, [%rd77+72];
	fma.rn.f64 	%fd1131, %fd867, %fd866, %fd1131;

BB14_264:
	add.s32 	%r792, %r779, 2;
	setp.gt.u32	%p189, %r792, 31;
	@%p189 bra 	BB14_266;

	ld.global.f64 	%fd868, [%rd78+180736];
	ld.global.f64 	%fd869, [%rd77+96];
	fma.rn.f64 	%fd1131, %fd869, %fd868, %fd1131;

BB14_266:
	add.s32 	%r794, %r779, 3;
	setp.gt.u32	%p190, %r794, 31;
	@%p190 bra 	BB14_268;

	ld.global.f64 	%fd870, [%rd78+180864];
	ld.global.f64 	%fd871, [%rd77+120];
	fma.rn.f64 	%fd1131, %fd871, %fd870, %fd1131;

BB14_268:
	add.s32 	%r796, %r779, 4;
	setp.gt.u32	%p191, %r796, 31;
	@%p191 bra 	BB14_270;

	ld.global.f64 	%fd872, [%rd78+180992];
	ld.global.f64 	%fd873, [%rd77+144];
	fma.rn.f64 	%fd1131, %fd873, %fd872, %fd1131;

BB14_270:
	add.s32 	%r798, %r779, 5;
	setp.gt.u32	%p192, %r798, 31;
	@%p192 bra 	BB14_272;

	ld.global.f64 	%fd874, [%rd78+181120];
	ld.global.f64 	%fd875, [%rd77+168];
	fma.rn.f64 	%fd1131, %fd875, %fd874, %fd1131;

BB14_272:
	add.s32 	%r921, %r921, 8;
	setp.ne.s32	%p193, %r921, 32;
	@%p193 bra 	BB14_256;

BB14_273:
	add.s32 	%r918, %r918, 1;
	setp.lt.s32	%p194, %r918, 32;
	@%p194 bra 	BB14_254;

	mad.lo.s32 	%r799, %r919, 75, %r304;
	mul.wide.s32 	%rd279, %r799, 8;
	add.s64 	%rd280, %rd279, %rd2;
	ld.global.f64 	%fd876, [%rd280+869696];
	add.f64 	%fd877, %fd1131, %fd876;
	st.global.f64 	[%rd280+869696], %fd877;
	add.s32 	%r919, %r919, 1;
	setp.lt.s32	%p195, %r919, 16;
	@%p195 bra 	BB14_253;

	add.s32 	%r314, %r300, 1;
	add.s32 	%r965, %r965, %r1;
	setp.lt.s32	%p196, %r314, %r13;
	mov.u32 	%r920, %r314;
	@%p196 bra 	BB14_252;

BB14_276:
	setp.gt.s32	%p30, %r14, 0;
	bar.sync 	0;
	mov.u32 	%r800, 0;
	mov.u32 	%r924, %r800;
	mov.u32 	%r964, %r2;
	@!%p30 bra 	BB14_280;
	bra.uni 	BB14_277;

BB14_277:
	mov.u32 	%r317, %r924;
	mov.f64 	%fd1132, 0d0000000000000000;
	mov.u32 	%r923, %r800;

BB14_278:
	shl.b32 	%r802, %r923, 9;
	add.s32 	%r803, %r802, %r964;
	mul.wide.s32 	%rd281, %r803, 8;
	add.s64 	%rd282, %rd2, %rd281;
	ld.global.f64 	%fd879, [%rd282+180224];
	add.f64 	%fd880, %fd1132, %fd879;
	ld.global.f64 	%fd881, [%rd282+180352];
	add.f64 	%fd882, %fd880, %fd881;
	ld.global.f64 	%fd883, [%rd282+180480];
	add.f64 	%fd884, %fd882, %fd883;
	ld.global.f64 	%fd885, [%rd282+180608];
	add.f64 	%fd886, %fd884, %fd885;
	ld.global.f64 	%fd887, [%rd282+180736];
	add.f64 	%fd888, %fd886, %fd887;
	ld.global.f64 	%fd889, [%rd282+180864];
	add.f64 	%fd890, %fd888, %fd889;
	ld.global.f64 	%fd891, [%rd282+180992];
	add.f64 	%fd892, %fd890, %fd891;
	ld.global.f64 	%fd893, [%rd282+181120];
	add.f64 	%fd894, %fd892, %fd893;
	ld.global.f64 	%fd895, [%rd282+181248];
	add.f64 	%fd896, %fd894, %fd895;
	ld.global.f64 	%fd897, [%rd282+181376];
	add.f64 	%fd898, %fd896, %fd897;
	ld.global.f64 	%fd899, [%rd282+181504];
	add.f64 	%fd900, %fd898, %fd899;
	ld.global.f64 	%fd901, [%rd282+181632];
	add.f64 	%fd902, %fd900, %fd901;
	ld.global.f64 	%fd903, [%rd282+181760];
	add.f64 	%fd904, %fd902, %fd903;
	ld.global.f64 	%fd905, [%rd282+181888];
	add.f64 	%fd906, %fd904, %fd905;
	ld.global.f64 	%fd907, [%rd282+182016];
	add.f64 	%fd908, %fd906, %fd907;
	ld.global.f64 	%fd909, [%rd282+182144];
	add.f64 	%fd910, %fd908, %fd909;
	ld.global.f64 	%fd911, [%rd282+182272];
	add.f64 	%fd912, %fd910, %fd911;
	ld.global.f64 	%fd913, [%rd282+182400];
	add.f64 	%fd914, %fd912, %fd913;
	ld.global.f64 	%fd915, [%rd282+182528];
	add.f64 	%fd916, %fd914, %fd915;
	ld.global.f64 	%fd917, [%rd282+182656];
	add.f64 	%fd918, %fd916, %fd917;
	ld.global.f64 	%fd919, [%rd282+182784];
	add.f64 	%fd920, %fd918, %fd919;
	ld.global.f64 	%fd921, [%rd282+182912];
	add.f64 	%fd922, %fd920, %fd921;
	ld.global.f64 	%fd923, [%rd282+183040];
	add.f64 	%fd924, %fd922, %fd923;
	ld.global.f64 	%fd925, [%rd282+183168];
	add.f64 	%fd926, %fd924, %fd925;
	ld.global.f64 	%fd927, [%rd282+183296];
	add.f64 	%fd928, %fd926, %fd927;
	ld.global.f64 	%fd929, [%rd282+183424];
	add.f64 	%fd930, %fd928, %fd929;
	ld.global.f64 	%fd931, [%rd282+183552];
	add.f64 	%fd932, %fd930, %fd931;
	ld.global.f64 	%fd933, [%rd282+183680];
	add.f64 	%fd934, %fd932, %fd933;
	ld.global.f64 	%fd935, [%rd282+183808];
	add.f64 	%fd936, %fd934, %fd935;
	ld.global.f64 	%fd937, [%rd282+183936];
	add.f64 	%fd938, %fd936, %fd937;
	ld.global.f64 	%fd939, [%rd282+184064];
	add.f64 	%fd940, %fd938, %fd939;
	ld.global.f64 	%fd941, [%rd282+184192];
	add.f64 	%fd1132, %fd940, %fd941;
	add.s32 	%r923, %r923, 1;
	setp.ne.s32	%p197, %r923, 32;
	@%p197 bra 	BB14_278;

	mul.wide.s32 	%rd283, %r964, 8;
	add.s64 	%rd284, %rd283, %rd2;
	ld.global.f64 	%fd942, [%rd284+879296];
	add.f64 	%fd943, %fd1132, %fd942;
	st.global.f64 	[%rd284+879296], %fd943;
	add.s32 	%r964, %r964, %r1;
	add.s32 	%r321, %r317, 1;
	setp.lt.s32	%p198, %r321, %r14;
	mov.u32 	%r924, %r321;
	@%p198 bra 	BB14_277;

BB14_280:
	ld.param.u32 	%r837, [TrainEpoch_param_14];
	add.s32 	%r841, %r841, 1;
	rem.s32 	%r804, %r841, %r837;
	setp.ne.s32	%p199, %r804, 0;
	@%p199 bra 	BB14_298;

	bar.sync 	0;
	add.s32 	%r805, %r1, 1215;
	sub.s32 	%r806, %r805, %r2;
	div.s32 	%r323, %r806, %r1;
	setp.lt.s32	%p200, %r323, 1;
	@%p200 bra 	BB14_285;

	setp.gt.f64	%p201, %fd187, 0d0000000000000000;
	add.s64 	%rd369, %rd4, 869696;
	mul.wide.s32 	%rd285, %r2, 8;
	add.s64 	%rd368, %rd1, %rd285;
	cvta.to.global.u64 	%rd286, %rd140;
	add.s64 	%rd370, %rd286, %rd285;
	cvta.to.global.u64 	%rd82, %rd138;
	mov.u32 	%r925, 0;
	mov.u32 	%r926, %r925;
	mov.u32 	%r962, %r2;
	mov.u32 	%r963, %r2;
	@%p201 bra 	BB14_284;
	bra.uni 	BB14_283;

BB14_284:
	setp.lt.s32	%p205, %r962, 1200;
	selp.b32	%r811, 0, 2, %p205;
	mul.wide.u32 	%rd292, %r811, 8;
	add.s64 	%rd293, %rd82, %rd292;
	ld.global.f64 	%fd964, [%rd293];
	mul.f64 	%fd965, %fd964, %fd184;
	add.s32 	%r812, %r811, 1;
	mul.wide.u32 	%rd294, %r812, 8;
	add.s64 	%rd295, %rd82, %rd294;
	ld.global.f64 	%fd966, [%rd295];
	mul.f64 	%fd967, %fd966, %fd185;
	ld.global.f64 	%fd968, [%rd368];
	mul.f64 	%fd969, %fd965, %fd968;
	mul.f64 	%fd970, %fd968, %fd969;
	abs.f64 	%fd971, %fd968;
	ld.global.f64 	%fd972, [%rd143+8];
	fma.rn.f64 	%fd973, %fd970, 0d3FE0000000000000, %fd972;
	ld.global.f64 	%fd974, [%rd143+16];
	st.global.f64 	[%rd143+8], %fd973;
	fma.rn.f64 	%fd975, %fd967, %fd971, %fd974;
	st.global.f64 	[%rd143+16], %fd975;
	setp.gt.f64	%p206, %fd968, 0d0000000000000000;
	selp.f64	%fd976, 0d3FF0000000000000, 0dBFF0000000000000, %p206;
	fma.rn.f64 	%fd977, %fd967, %fd976, %fd969;
	ld.global.f64 	%fd978, [%rd369];
	add.f64 	%fd979, %fd977, %fd978;
	div.rn.f64 	%fd980, %fd979, %fd1;
	mul.f64 	%fd981, %fd980, %fd186;
	ld.global.f64 	%fd982, [%rd370];
	mul.f64 	%fd983, %fd982, %fd187;
	sub.f64 	%fd984, %fd983, %fd981;
	st.global.f64 	[%rd370], %fd984;
	ld.global.f64 	%fd985, [%rd368];
	add.f64 	%fd986, %fd985, %fd984;
	st.global.f64 	[%rd368], %fd986;
	st.global.u64 	[%rd369], %rd144;
	add.s32 	%r962, %r962, %r1;
	add.s64 	%rd370, %rd370, %rd3;
	add.s64 	%rd369, %rd369, %rd3;
	add.s64 	%rd368, %rd368, %rd3;
	add.s32 	%r926, %r926, 1;
	setp.lt.s32	%p207, %r926, %r323;
	@%p207 bra 	BB14_284;
	bra.uni 	BB14_285;

BB14_283:
	setp.lt.s32	%p202, %r963, 1200;
	selp.b32	%r809, 0, 2, %p202;
	mul.wide.u32 	%rd287, %r809, 8;
	add.s64 	%rd288, %rd82, %rd287;
	ld.global.f64 	%fd944, [%rd288];
	mul.f64 	%fd945, %fd944, %fd184;
	add.s32 	%r810, %r809, 1;
	mul.wide.u32 	%rd289, %r810, 8;
	add.s64 	%rd290, %rd82, %rd289;
	ld.global.f64 	%fd946, [%rd290];
	mul.f64 	%fd947, %fd946, %fd185;
	ld.global.f64 	%fd948, [%rd368];
	mul.f64 	%fd949, %fd945, %fd948;
	mul.f64 	%fd950, %fd948, %fd949;
	abs.f64 	%fd951, %fd948;
	ld.global.f64 	%fd952, [%rd143+8];
	fma.rn.f64 	%fd953, %fd950, 0d3FE0000000000000, %fd952;
	ld.global.f64 	%fd954, [%rd143+16];
	st.global.f64 	[%rd143+8], %fd953;
	fma.rn.f64 	%fd955, %fd947, %fd951, %fd954;
	st.global.f64 	[%rd143+16], %fd955;
	setp.gt.f64	%p203, %fd948, 0d0000000000000000;
	selp.f64	%fd956, 0d3FF0000000000000, 0dBFF0000000000000, %p203;
	fma.rn.f64 	%fd957, %fd947, %fd956, %fd949;
	ld.global.f64 	%fd958, [%rd369];
	add.f64 	%fd959, %fd957, %fd958;
	div.rn.f64 	%fd960, %fd959, %fd1;
	mul.f64 	%fd961, %fd960, %fd186;
	ld.global.f64 	%fd962, [%rd368];
	sub.f64 	%fd963, %fd962, %fd961;
	st.global.f64 	[%rd368], %fd963;
	st.global.u64 	[%rd369], %rd144;
	add.s32 	%r963, %r963, %r1;
	add.s64 	%rd369, %rd369, %rd3;
	add.s64 	%rd368, %rd368, %rd3;
	add.s32 	%r925, %r925, 1;
	setp.lt.s32	%p204, %r925, %r323;
	@%p204 bra 	BB14_283;

BB14_285:
	bar.sync 	0;
	add.s32 	%r815, %r806, 6804;
	div.s32 	%r332, %r815, %r1;
	setp.lt.s32	%p208, %r332, 1;
	@%p208 bra 	BB14_289;

	setp.gt.f64	%p209, %fd187, 0d0000000000000000;
	add.s64 	%rd373, %rd4, 879424;
	mul.wide.s32 	%rd297, %r2, 8;
	add.s64 	%rd298, %rd1, %rd297;
	add.s64 	%rd371, %rd298, 9728;
	cvta.to.global.u64 	%rd299, %rd140;
	add.s64 	%rd300, %rd299, %rd297;
	add.s64 	%rd372, %rd300, 9728;
	cvta.to.global.u64 	%rd97, %rd138;
	mov.u32 	%r927, 0;
	mov.u32 	%r928, %r927;
	mov.u32 	%r960, %r2;
	mov.u32 	%r961, %r2;
	@%p209 bra 	BB14_288;
	bra.uni 	BB14_287;

BB14_288:
	setp.lt.s32	%p213, %r960, 8000;
	selp.b32	%r820, 4, 6, %p213;
	mul.wide.u32 	%rd306, %r820, 8;
	add.s64 	%rd307, %rd97, %rd306;
	ld.global.f64 	%fd1007, [%rd307];
	mul.f64 	%fd1008, %fd1007, %fd184;
	add.s32 	%r821, %r820, 1;
	mul.wide.u32 	%rd308, %r821, 8;
	add.s64 	%rd309, %rd97, %rd308;
	ld.global.f64 	%fd1009, [%rd309];
	mul.f64 	%fd1010, %fd1009, %fd185;
	ld.global.f64 	%fd1011, [%rd371];
	mul.f64 	%fd1012, %fd1008, %fd1011;
	mul.f64 	%fd1013, %fd1011, %fd1012;
	abs.f64 	%fd1014, %fd1011;
	ld.global.f64 	%fd1015, [%rd143+8];
	fma.rn.f64 	%fd1016, %fd1013, 0d3FE0000000000000, %fd1015;
	ld.global.f64 	%fd1017, [%rd143+16];
	st.global.f64 	[%rd143+8], %fd1016;
	fma.rn.f64 	%fd1018, %fd1010, %fd1014, %fd1017;
	st.global.f64 	[%rd143+16], %fd1018;
	setp.gt.f64	%p214, %fd1011, 0d0000000000000000;
	selp.f64	%fd1019, 0d3FF0000000000000, 0dBFF0000000000000, %p214;
	fma.rn.f64 	%fd1020, %fd1010, %fd1019, %fd1012;
	ld.global.f64 	%fd1021, [%rd373];
	add.f64 	%fd1022, %fd1020, %fd1021;
	div.rn.f64 	%fd1023, %fd1022, %fd1;
	mul.f64 	%fd1024, %fd1023, %fd186;
	ld.global.f64 	%fd1025, [%rd372];
	mul.f64 	%fd1026, %fd1025, %fd187;
	sub.f64 	%fd1027, %fd1026, %fd1024;
	st.global.f64 	[%rd372], %fd1027;
	ld.global.f64 	%fd1028, [%rd371];
	add.f64 	%fd1029, %fd1028, %fd1027;
	st.global.f64 	[%rd371], %fd1029;
	st.global.u64 	[%rd373], %rd144;
	add.s32 	%r960, %r960, %r1;
	add.s64 	%rd373, %rd373, %rd3;
	add.s64 	%rd372, %rd372, %rd3;
	add.s64 	%rd371, %rd371, %rd3;
	add.s32 	%r928, %r928, 1;
	setp.lt.s32	%p215, %r928, %r332;
	@%p215 bra 	BB14_288;
	bra.uni 	BB14_289;

BB14_287:
	setp.lt.s32	%p210, %r961, 8000;
	selp.b32	%r818, 4, 6, %p210;
	mul.wide.u32 	%rd301, %r818, 8;
	add.s64 	%rd302, %rd97, %rd301;
	ld.global.f64 	%fd987, [%rd302];
	mul.f64 	%fd988, %fd987, %fd184;
	add.s32 	%r819, %r818, 1;
	mul.wide.u32 	%rd303, %r819, 8;
	add.s64 	%rd304, %rd97, %rd303;
	ld.global.f64 	%fd989, [%rd304];
	mul.f64 	%fd990, %fd989, %fd185;
	ld.global.f64 	%fd991, [%rd371];
	mul.f64 	%fd992, %fd988, %fd991;
	mul.f64 	%fd993, %fd991, %fd992;
	abs.f64 	%fd994, %fd991;
	ld.global.f64 	%fd995, [%rd143+8];
	fma.rn.f64 	%fd996, %fd993, 0d3FE0000000000000, %fd995;
	ld.global.f64 	%fd997, [%rd143+16];
	st.global.f64 	[%rd143+8], %fd996;
	fma.rn.f64 	%fd998, %fd990, %fd994, %fd997;
	st.global.f64 	[%rd143+16], %fd998;
	setp.gt.f64	%p211, %fd991, 0d0000000000000000;
	selp.f64	%fd999, 0d3FF0000000000000, 0dBFF0000000000000, %p211;
	fma.rn.f64 	%fd1000, %fd990, %fd999, %fd992;
	ld.global.f64 	%fd1001, [%rd373];
	add.f64 	%fd1002, %fd1000, %fd1001;
	div.rn.f64 	%fd1003, %fd1002, %fd1;
	mul.f64 	%fd1004, %fd1003, %fd186;
	ld.global.f64 	%fd1005, [%rd371];
	sub.f64 	%fd1006, %fd1005, %fd1004;
	st.global.f64 	[%rd371], %fd1006;
	st.global.u64 	[%rd373], %rd144;
	add.s32 	%r961, %r961, %r1;
	add.s64 	%rd373, %rd373, %rd3;
	add.s64 	%rd371, %rd371, %rd3;
	add.s32 	%r927, %r927, 1;
	setp.lt.s32	%p212, %r927, %r332;
	@%p212 bra 	BB14_287;

BB14_289:
	bar.sync 	0;
	add.s32 	%r824, %r806, 8804;
	div.s32 	%r341, %r824, %r1;
	setp.lt.s32	%p216, %r341, 1;
	@%p216 bra 	BB14_293;

	setp.gt.f64	%p217, %fd187, 0d0000000000000000;
	add.s64 	%rd376, %rd4, 943584;
	mul.wide.s32 	%rd311, %r2, 8;
	add.s64 	%rd312, %rd1, %rd311;
	add.s64 	%rd374, %rd312, 73888;
	cvta.to.global.u64 	%rd313, %rd140;
	add.s64 	%rd314, %rd313, %rd311;
	add.s64 	%rd375, %rd314, 73888;
	cvta.to.global.u64 	%rd112, %rd138;
	mov.u32 	%r929, 0;
	mov.u32 	%r930, %r929;
	mov.u32 	%r958, %r2;
	mov.u32 	%r959, %r2;
	@%p217 bra 	BB14_292;
	bra.uni 	BB14_291;

BB14_292:
	setp.lt.s32	%p221, %r958, 10000;
	selp.b32	%r829, 8, 10, %p221;
	mul.wide.u32 	%rd320, %r829, 8;
	add.s64 	%rd321, %rd112, %rd320;
	ld.global.f64 	%fd1050, [%rd321];
	mul.f64 	%fd1051, %fd1050, %fd184;
	add.s32 	%r830, %r829, 1;
	mul.wide.u32 	%rd322, %r830, 8;
	add.s64 	%rd323, %rd112, %rd322;
	ld.global.f64 	%fd1052, [%rd323];
	mul.f64 	%fd1053, %fd1052, %fd185;
	ld.global.f64 	%fd1054, [%rd374];
	mul.f64 	%fd1055, %fd1051, %fd1054;
	mul.f64 	%fd1056, %fd1054, %fd1055;
	abs.f64 	%fd1057, %fd1054;
	ld.global.f64 	%fd1058, [%rd143+8];
	fma.rn.f64 	%fd1059, %fd1056, 0d3FE0000000000000, %fd1058;
	ld.global.f64 	%fd1060, [%rd143+16];
	st.global.f64 	[%rd143+8], %fd1059;
	fma.rn.f64 	%fd1061, %fd1053, %fd1057, %fd1060;
	st.global.f64 	[%rd143+16], %fd1061;
	setp.gt.f64	%p222, %fd1054, 0d0000000000000000;
	selp.f64	%fd1062, 0d3FF0000000000000, 0dBFF0000000000000, %p222;
	fma.rn.f64 	%fd1063, %fd1053, %fd1062, %fd1055;
	ld.global.f64 	%fd1064, [%rd376];
	add.f64 	%fd1065, %fd1063, %fd1064;
	div.rn.f64 	%fd1066, %fd1065, %fd1;
	mul.f64 	%fd1067, %fd1066, %fd186;
	ld.global.f64 	%fd1068, [%rd375];
	mul.f64 	%fd1069, %fd1068, %fd187;
	sub.f64 	%fd1070, %fd1069, %fd1067;
	st.global.f64 	[%rd375], %fd1070;
	ld.global.f64 	%fd1071, [%rd374];
	add.f64 	%fd1072, %fd1071, %fd1070;
	st.global.f64 	[%rd374], %fd1072;
	st.global.u64 	[%rd376], %rd144;
	add.s32 	%r958, %r958, %r1;
	add.s64 	%rd376, %rd376, %rd3;
	add.s64 	%rd375, %rd375, %rd3;
	add.s64 	%rd374, %rd374, %rd3;
	add.s32 	%r930, %r930, 1;
	setp.lt.s32	%p223, %r930, %r341;
	@%p223 bra 	BB14_292;
	bra.uni 	BB14_293;

BB14_291:
	setp.lt.s32	%p218, %r959, 10000;
	selp.b32	%r827, 8, 10, %p218;
	mul.wide.u32 	%rd315, %r827, 8;
	add.s64 	%rd316, %rd112, %rd315;
	ld.global.f64 	%fd1030, [%rd316];
	mul.f64 	%fd1031, %fd1030, %fd184;
	add.s32 	%r828, %r827, 1;
	mul.wide.u32 	%rd317, %r828, 8;
	add.s64 	%rd318, %rd112, %rd317;
	ld.global.f64 	%fd1032, [%rd318];
	mul.f64 	%fd1033, %fd1032, %fd185;
	ld.global.f64 	%fd1034, [%rd374];
	mul.f64 	%fd1035, %fd1031, %fd1034;
	mul.f64 	%fd1036, %fd1034, %fd1035;
	abs.f64 	%fd1037, %fd1034;
	ld.global.f64 	%fd1038, [%rd143+8];
	fma.rn.f64 	%fd1039, %fd1036, 0d3FE0000000000000, %fd1038;
	ld.global.f64 	%fd1040, [%rd143+16];
	st.global.f64 	[%rd143+8], %fd1039;
	fma.rn.f64 	%fd1041, %fd1033, %fd1037, %fd1040;
	st.global.f64 	[%rd143+16], %fd1041;
	setp.gt.f64	%p219, %fd1034, 0d0000000000000000;
	selp.f64	%fd1042, 0d3FF0000000000000, 0dBFF0000000000000, %p219;
	fma.rn.f64 	%fd1043, %fd1033, %fd1042, %fd1035;
	ld.global.f64 	%fd1044, [%rd376];
	add.f64 	%fd1045, %fd1043, %fd1044;
	div.rn.f64 	%fd1046, %fd1045, %fd1;
	mul.f64 	%fd1047, %fd1046, %fd186;
	ld.global.f64 	%fd1048, [%rd374];
	sub.f64 	%fd1049, %fd1048, %fd1047;
	st.global.f64 	[%rd374], %fd1049;
	st.global.u64 	[%rd376], %rd144;
	add.s32 	%r959, %r959, %r1;
	add.s64 	%rd376, %rd376, %rd3;
	add.s64 	%rd374, %rd374, %rd3;
	add.s32 	%r929, %r929, 1;
	setp.lt.s32	%p220, %r929, %r341;
	@%p220 bra 	BB14_291;

BB14_293:
	bar.sync 	0;
	add.s32 	%r834, %r806, 1994;
	div.s32 	%r350, %r834, %r1;
	add.s64 	%rd379, %rd4, 1023744;
	mul.wide.s32 	%rd325, %r2, 8;
	add.s64 	%rd326, %rd1, %rd325;
	add.s64 	%rd377, %rd326, 154048;
	cvta.to.global.u64 	%rd327, %rd140;
	add.s64 	%rd328, %rd327, %rd325;
	add.s64 	%rd378, %rd328, 154048;
	cvta.to.global.u64 	%rd127, %rd138;
	mov.u32 	%r984, 0;
	setp.lt.s32	%p224, %r350, 1;
	mov.u32 	%r957, %r2;
	@%p224 bra 	BB14_298;

BB14_294:
	setp.lt.s32	%p225, %r957, 3200;
	selp.b32	%r835, 12, 14, %p225;
	mul.wide.u32 	%rd329, %r835, 8;
	add.s64 	%rd330, %rd127, %rd329;
	ld.global.f64 	%fd1073, [%rd330];
	mul.f64 	%fd1074, %fd1073, %fd184;
	add.s32 	%r836, %r835, 1;
	mul.wide.u32 	%rd331, %r836, 8;
	add.s64 	%rd332, %rd127, %rd331;
	ld.global.f64 	%fd1075, [%rd332];
	mul.f64 	%fd1076, %fd1075, %fd185;
	ld.global.f64 	%fd1077, [%rd377];
	mul.f64 	%fd1078, %fd1074, %fd1077;
	mul.f64 	%fd1079, %fd1077, %fd1078;
	abs.f64 	%fd1080, %fd1077;
	ld.global.f64 	%fd1081, [%rd143+8];
	fma.rn.f64 	%fd1082, %fd1079, 0d3FE0000000000000, %fd1081;
	ld.global.f64 	%fd1083, [%rd143+16];
	st.global.f64 	[%rd143+8], %fd1082;
	fma.rn.f64 	%fd1084, %fd1076, %fd1080, %fd1083;
	st.global.f64 	[%rd143+16], %fd1084;
	setp.gt.f64	%p226, %fd1077, 0d0000000000000000;
	selp.f64	%fd1085, 0d3FF0000000000000, 0dBFF0000000000000, %p226;
	fma.rn.f64 	%fd1086, %fd1076, %fd1085, %fd1078;
	ld.global.f64 	%fd1087, [%rd379];
	add.f64 	%fd1088, %fd1086, %fd1087;
	div.rn.f64 	%fd1089, %fd1088, %fd1;
	mul.f64 	%fd180, %fd1089, %fd186;
	setp.gt.f64	%p227, %fd187, 0d0000000000000000;
	@%p227 bra 	BB14_296;
	bra.uni 	BB14_295;

BB14_296:
	ld.global.f64 	%fd1091, [%rd378];
	mul.f64 	%fd1092, %fd1091, %fd187;
	sub.f64 	%fd1093, %fd1092, %fd180;
	st.global.f64 	[%rd378], %fd1093;
	ld.global.f64 	%fd1094, [%rd377];
	add.f64 	%fd1133, %fd1094, %fd1093;
	bra.uni 	BB14_297;

BB14_295:
	ld.global.f64 	%fd1090, [%rd377];
	sub.f64 	%fd1133, %fd1090, %fd180;

BB14_297:
	st.global.f64 	[%rd377], %fd1133;
	st.global.u64 	[%rd379], %rd144;
	add.s32 	%r957, %r957, %r1;
	add.s64 	%rd379, %rd379, %rd3;
	add.s64 	%rd378, %rd378, %rd3;
	add.s64 	%rd377, %rd377, %rd3;
	add.s32 	%r984, %r984, 1;
	setp.lt.s32	%p228, %r984, %r350;
	@%p228 bra 	BB14_294;

BB14_298:
	bar.sync 	0;
	ld.param.u32 	%r838, [TrainEpoch_param_1];
	setp.lt.s32	%p229, %r841, %r838;
	@%p229 bra 	BB14_2;

BB14_299:
	ret;
}


 