
<!-- PROJECT LOGO -->
<br />
<p align="center">
  <a href="https://electrosome.com/wp-content/uploads/2017/04/SPI-Communication-300x190.png" alt="Logo" width="300" height="190">
  </a>
  <h3 align="center">Serial Peripheral Interface</h3>

  <p align="center">
    SPI Master Development with Systemverilog
    <br />
    <a href="https://github.com/ayengec/FPGA-Design-with-Systemverilog/issues">Report Bug</a>
    Â·
    <a href="https://github.com/ayengec/FPGA-Design-with-Systemverilog/issues">Request Feature</a>
  </p>
</p>

<!-- ABOUT THE PROJECT -->
## Project Summary
This project explains the SPI interface master on FPGA with its testbench.

### Built With
This section should list any major frameworks that you built your project using. Leave any add-ons/plugins for the acknowledgements section. Here are a few examples.
* [Vivado](https://www.xilinx.com/products/design-tools/vivado.html)
* [Basys 3](https://store.digilentinc.com/basys-3-artix-7-fpga-beginner-board-recommended-for-introductory-users/)
* [VSCode](https://code.visualstudio.com)

<!-- GETTING STARTED -->
## 1. Design Code
https://github.com/ayengec/FPGA-Design-with-Systemverilog/blob/main/7-SPI_Master/design/spi_master.sv
## 2. Testbench code
https://github.com/ayengec/FPGA-Design-with-Systemverilog/blob/main/7-SPI_Master/testbench/tb_spi_master_transaction.sv
## 3. Simulation Result
![image](https://github.com/ayengec/FPGA-Design-with-Systemverilog/blob/main/7-SPI_Master/1624547626715.jpg)


### To clone project
Clone the repo
   ```sh
   git clone https://github.com/ayengec/FPGA-Design-with-Systemverilog
   ```
