
*** Running vivado
    with args -log cryptoprocessor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cryptoprocessor_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cryptoprocessor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top cryptoprocessor_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_AXI_Slave8Ports_new_0_0/cryptoprocessor_AXI_Slave8Ports_new_0_0.dcp' for cell 'cryptoprocessor_i/AXI_Slave8Ports_new_0'
INFO: [Project 1-454] Reading design checkpoint '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_ComputeCoreWrapper_0_0/cryptoprocessor_ComputeCoreWrapper_0_0.dcp' for cell 'cryptoprocessor_i/ComputeCoreWrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0/cryptoprocessor_processing_system7_0_0.dcp' for cell 'cryptoprocessor_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0.dcp' for cell 'cryptoprocessor_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_auto_pc_0/cryptoprocessor_auto_pc_0.dcp' for cell 'cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 3017 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0/cryptoprocessor_processing_system7_0_0.xdc] for cell 'cryptoprocessor_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_processing_system7_0_0/cryptoprocessor_processing_system7_0_0.xdc] for cell 'cryptoprocessor_i/processing_system7_0/inst'
Parsing XDC File [/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0_board.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0_board.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_rst_ps7_0_100M_0/cryptoprocessor_rst_ps7_0_100M_0.xdc] for cell 'cryptoprocessor_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.742 ; gain = 0.000 ; free physical = 7570 ; free virtual = 19861
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 13 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2024.742 ; gain = 508.559 ; free physical = 7570 ; free virtual = 19861
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2024.742 ; gain = 0.000 ; free physical = 7556 ; free virtual = 19846

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f4b0ed0a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2474.164 ; gain = 449.422 ; free physical = 7149 ; free virtual = 19440

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e8cb0870

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2594.039 ; gain = 0.000 ; free physical = 7079 ; free virtual = 19349
INFO: [Opt 31-389] Phase Retarget created 4447 cells and removed 5618 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 187cfed19

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2594.039 ; gain = 0.000 ; free physical = 7061 ; free virtual = 19353
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 782 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 209e33eda

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2594.039 ; gain = 0.000 ; free physical = 7053 ; free virtual = 19344
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1139 cells
INFO: [Opt 31-1021] In phase Sweep, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 209e33eda

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2594.039 ; gain = 0.000 ; free physical = 7051 ; free virtual = 19341
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d4d80c93

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2594.039 ; gain = 0.000 ; free physical = 7051 ; free virtual = 19341
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 1d4d80c93

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2594.039 ; gain = 0.000 ; free physical = 7053 ; free virtual = 19343
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 232c9af82

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2594.039 ; gain = 0.000 ; free physical = 7054 ; free virtual = 19344
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 28 modules.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_ComputeCore'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized14_105'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized19_87'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized2'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized24_69'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized29_51'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized2_113'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized2_208'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized2_23'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized2_41'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized2_59'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized2_77'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized2_95'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized34_33'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized39_15'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized3_200'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_shiftreg__parameterized44_7'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_xpm_counter_updn__parameterized1'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_xpm_counter_updn__parameterized1_242'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_xpm_counter_updn__parameterized3'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_xpm_counter_updn__parameterized3_172'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_xpm_counter_updn__parameterized6'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_ComputeCoreWrapper_0_0_xpm_counter_updn__parameterized6_143'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_incr_cmd'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_incr_cmd_2'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_wrap_cmd'.
INFO: [Opt 31-75] Optimized module 'cryptoprocessor_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_wrap_cmd_3'.
INFO: [Opt 31-138] Pushed 3 inverter(s) to 20 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 156cd49ed

Time (s): cpu = 00:04:08 ; elapsed = 00:00:50 . Memory (MB): peak = 2631.738 ; gain = 37.699 ; free physical = 7024 ; free virtual = 19316
INFO: [Opt 31-389] Phase Resynthesis created 6100 cells and removed 6909 cells
INFO: [Opt 31-1021] In phase Resynthesis, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 156cd49ed

Time (s): cpu = 00:04:08 ; elapsed = 00:00:51 . Memory (MB): peak = 2631.738 ; gain = 37.699 ; free physical = 7024 ; free virtual = 19316
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            4447  |            5618  |                                              2  |
|  Constant propagation         |               0  |             782  |                                              0  |
|  Sweep                        |               0  |            1139  |                                             58  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                             58  |
|  Resynthesis                  |            6100  |            6909  |                                             58  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2631.738 ; gain = 0.000 ; free physical = 7024 ; free virtual = 19316
Ending Logic Optimization Task | Checksum: 150c299d7

Time (s): cpu = 00:04:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2631.738 ; gain = 37.699 ; free physical = 7024 ; free virtual = 19316

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.511 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 16c2f8f14

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3067.328 ; gain = 0.000 ; free physical = 6979 ; free virtual = 19271
Ending Power Optimization Task | Checksum: 16c2f8f14

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3067.328 ; gain = 435.590 ; free physical = 7011 ; free virtual = 19304

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16c2f8f14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.328 ; gain = 0.000 ; free physical = 7011 ; free virtual = 19304

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.328 ; gain = 0.000 ; free physical = 7011 ; free virtual = 19304
Ending Netlist Obfuscation Task | Checksum: 14d7cd3e5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.328 ; gain = 0.000 ; free physical = 7011 ; free virtual = 19304
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:00 ; elapsed = 00:01:11 . Memory (MB): peak = 3067.328 ; gain = 1042.586 ; free physical = 7012 ; free virtual = 19304
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.328 ; gain = 0.000 ; free physical = 7012 ; free virtual = 19304
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3067.328 ; gain = 0.000 ; free physical = 7012 ; free virtual = 19307
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3067.328 ; gain = 0.000 ; free physical = 6893 ; free virtual = 19197
INFO: [runtcl-4] Executing : report_drc -file cryptoprocessor_wrapper_drc_opted.rpt -pb cryptoprocessor_wrapper_drc_opted.pb -rpx cryptoprocessor_wrapper_drc_opted.rpx
Command: report_drc -file cryptoprocessor_wrapper_drc_opted.rpt -pb cryptoprocessor_wrapper_drc_opted.pb -rpx cryptoprocessor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6907 ; free virtual = 19209
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ac20b0a9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6907 ; free virtual = 19209
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6907 ; free virtual = 19209

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 900f494b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6881 ; free virtual = 19183

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 140f14d29

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6817 ; free virtual = 19120

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 140f14d29

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6817 ; free virtual = 19120
Phase 1 Placer Initialization | Checksum: 140f14d29

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6817 ; free virtual = 19120

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11cc72f19

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6784 ; free virtual = 19087

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[22] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[24] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_332[0] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_17__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_332[58] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[18] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_16__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[26] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[20] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[23] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[30] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_332[1] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[28] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[29] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[25] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_332[9] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_332[8] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[31] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[17] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_17__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[27] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_332[14] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[19] could not be optimized because driver cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_15__1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6763 ; free virtual = 19065

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           1  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13be6d3fe

Time (s): cpu = 00:01:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6763 ; free virtual = 19065
Phase 2.2 Global Placement Core | Checksum: 25f69e675

Time (s): cpu = 00:01:44 ; elapsed = 00:00:32 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6761 ; free virtual = 19063
Phase 2 Global Placement | Checksum: 25f69e675

Time (s): cpu = 00:01:44 ; elapsed = 00:00:32 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6770 ; free virtual = 19072

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 269273248

Time (s): cpu = 00:01:50 ; elapsed = 00:00:34 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6760 ; free virtual = 19062

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25b05b141

Time (s): cpu = 00:02:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6745 ; free virtual = 19045

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 207f03857

Time (s): cpu = 00:02:04 ; elapsed = 00:00:39 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6745 ; free virtual = 19046

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 274967ee0

Time (s): cpu = 00:02:04 ; elapsed = 00:00:39 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6745 ; free virtual = 19046

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 211b0d460

Time (s): cpu = 00:02:14 ; elapsed = 00:00:42 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6760 ; free virtual = 19053

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17409c68d

Time (s): cpu = 00:02:21 ; elapsed = 00:00:48 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6725 ; free virtual = 19018

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 22ed8fa5d

Time (s): cpu = 00:02:23 ; elapsed = 00:00:50 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6726 ; free virtual = 19019

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 227a9c66b

Time (s): cpu = 00:02:24 ; elapsed = 00:00:50 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6726 ; free virtual = 19020
Phase 3 Detail Placement | Checksum: 227a9c66b

Time (s): cpu = 00:02:24 ; elapsed = 00:00:50 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6726 ; free virtual = 19020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 189a2218b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 189a2218b

Time (s): cpu = 00:02:43 ; elapsed = 00:00:55 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6835 ; free virtual = 19128
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1318eb722

Time (s): cpu = 00:02:55 ; elapsed = 00:01:07 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6821 ; free virtual = 19114
Phase 4.1 Post Commit Optimization | Checksum: 1318eb722

Time (s): cpu = 00:02:56 ; elapsed = 00:01:07 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6820 ; free virtual = 19113

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1318eb722

Time (s): cpu = 00:02:56 ; elapsed = 00:01:08 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6820 ; free virtual = 19113

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1318eb722

Time (s): cpu = 00:02:57 ; elapsed = 00:01:08 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6820 ; free virtual = 19113

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6820 ; free virtual = 19113
Phase 4.4 Final Placement Cleanup | Checksum: 183dfa333

Time (s): cpu = 00:02:57 ; elapsed = 00:01:08 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6820 ; free virtual = 19113
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 183dfa333

Time (s): cpu = 00:02:57 ; elapsed = 00:01:08 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6820 ; free virtual = 19113
Ending Placer Task | Checksum: 15bb40f6d

Time (s): cpu = 00:02:57 ; elapsed = 00:01:08 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6820 ; free virtual = 19113
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:01 ; elapsed = 00:01:10 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6853 ; free virtual = 19146
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6853 ; free virtual = 19146
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6776 ; free virtual = 19120
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6839 ; free virtual = 19128
INFO: [runtcl-4] Executing : report_io -file cryptoprocessor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6830 ; free virtual = 19119
INFO: [runtcl-4] Executing : report_utilization -file cryptoprocessor_wrapper_utilization_placed.rpt -pb cryptoprocessor_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cryptoprocessor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6831 ; free virtual = 19120
Command: route_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bb8c9e03 ConstDB: 0 ShapeSum: a027716a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8d36f29b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6700 ; free virtual = 18988
Post Restoration Checksum: NetGraph: 496873dc NumContArr: 43ce7ebf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8d36f29b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6672 ; free virtual = 18960

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8d36f29b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6634 ; free virtual = 18923

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8d36f29b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6634 ; free virtual = 18923
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 166da7f6a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6614 ; free virtual = 18903
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.466  | TNS=0.000  | WHS=-0.198 | THS=-137.878|

Phase 2 Router Initialization | Checksum: 1b102a115

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6605 ; free virtual = 18901

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 42840
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 42840
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d32f8d8e

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6570 ; free virtual = 18886

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7126
 Number of Nodes with overlaps = 2289
 Number of Nodes with overlaps = 822
 Number of Nodes with overlaps = 392
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.155  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 107114cb0

Time (s): cpu = 00:04:29 ; elapsed = 00:01:35 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6392 ; free virtual = 18894

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: b0dfe3e6

Time (s): cpu = 00:04:37 ; elapsed = 00:01:43 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6024 ; free virtual = 18366
Phase 4 Rip-up And Reroute | Checksum: b0dfe3e6

Time (s): cpu = 00:04:37 ; elapsed = 00:01:43 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6017 ; free virtual = 18360

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: b0dfe3e6

Time (s): cpu = 00:04:37 ; elapsed = 00:01:43 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 5713 ; free virtual = 18168

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b0dfe3e6

Time (s): cpu = 00:04:38 ; elapsed = 00:01:44 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 5751 ; free virtual = 18260
Phase 5 Delay and Skew Optimization | Checksum: b0dfe3e6

Time (s): cpu = 00:04:38 ; elapsed = 00:01:44 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 5835 ; free virtual = 18159

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ee4d7bde

Time (s): cpu = 00:04:44 ; elapsed = 00:01:46 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 5827 ; free virtual = 18136
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.151  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 8e3d8c7a

Time (s): cpu = 00:04:44 ; elapsed = 00:01:46 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 5827 ; free virtual = 18135
Phase 6 Post Hold Fix | Checksum: 8e3d8c7a

Time (s): cpu = 00:04:44 ; elapsed = 00:01:46 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 5826 ; free virtual = 18134

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.6245 %
  Global Horizontal Routing Utilization  = 18.4613 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f2600008

Time (s): cpu = 00:04:44 ; elapsed = 00:01:46 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 5823 ; free virtual = 18131

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f2600008

Time (s): cpu = 00:04:44 ; elapsed = 00:01:46 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 5823 ; free virtual = 18132

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 128cbc94b

Time (s): cpu = 00:04:48 ; elapsed = 00:01:50 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6037 ; free virtual = 18345

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.155  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: e65be860

Time (s): cpu = 00:05:19 ; elapsed = 00:01:57 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6289 ; free virtual = 18570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:19 ; elapsed = 00:01:58 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6407 ; free virtual = 18687

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:25 ; elapsed = 00:03:00 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6722 ; free virtual = 19046
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6722 ; free virtual = 19046
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6641 ; free virtual = 19053
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6722 ; free virtual = 19065
INFO: [runtcl-4] Executing : report_drc -file cryptoprocessor_wrapper_drc_routed.rpt -pb cryptoprocessor_wrapper_drc_routed.pb -rpx cryptoprocessor_wrapper_drc_routed.rpx
Command: report_drc -file cryptoprocessor_wrapper_drc_routed.rpt -pb cryptoprocessor_wrapper_drc_routed.pb -rpx cryptoprocessor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cryptoprocessor_wrapper_methodology_drc_routed.rpt -pb cryptoprocessor_wrapper_methodology_drc_routed.pb -rpx cryptoprocessor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cryptoprocessor_wrapper_methodology_drc_routed.rpt -pb cryptoprocessor_wrapper_methodology_drc_routed.pb -rpx cryptoprocessor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/florian/Desktop/proteus/mdc/ntt_op_1_2/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cryptoprocessor_wrapper_power_routed.rpt -pb cryptoprocessor_wrapper_power_summary_routed.pb -rpx cryptoprocessor_wrapper_power_routed.rpx
Command: report_power -file cryptoprocessor_wrapper_power_routed.rpt -pb cryptoprocessor_wrapper_power_summary_routed.pb -rpx cryptoprocessor_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
167 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3123.355 ; gain = 0.000 ; free physical = 6900 ; free virtual = 19257
INFO: [runtcl-4] Executing : report_route_status -file cryptoprocessor_wrapper_route_status.rpt -pb cryptoprocessor_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cryptoprocessor_wrapper_timing_summary_routed.rpt -pb cryptoprocessor_wrapper_timing_summary_routed.pb -rpx cryptoprocessor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cryptoprocessor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cryptoprocessor_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cryptoprocessor_wrapper_bus_skew_routed.rpt -pb cryptoprocessor_wrapper_bus_skew_routed.pb -rpx cryptoprocessor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jan 31 22:04:39 2023...
