# Single_Port_RAM_memory
This repository contains a SystemVerilog-based testbench developed for functional verification of digital designs. The testbench includes comprehensive simulation components such as: Generator, Driver, Monitor, Scoreboard, Reference model, Environment.
