
Battery Controll Unit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab98  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000984  0800ad78  0800ad78  0000bd78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6fc  0800b6fc  0000d05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b6fc  0800b6fc  0000c6fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b704  0800b704  0000d05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b704  0800b704  0000c704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b708  0800b708  0000c708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800b70c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000db8  2000005c  0800b768  0000d05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e14  0800b768  0000de14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000194fb  00000000  00000000  0000d08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003891  00000000  00000000  00026587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  00029e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e70  00000000  00000000  0002b0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002524f  00000000  00000000  0002bf30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019c36  00000000  00000000  0005117f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc159  00000000  00000000  0006adb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146f0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000527c  00000000  00000000  00146f54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0014c1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ad60 	.word	0x0800ad60

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	0800ad60 	.word	0x0800ad60

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <ADC_DMA_Init>:
  * @brief  Inicializira ADC DMA
  */
HAL_StatusTypeDef ADC_DMA_Init(ADC_DMA_HandleTypeDef* handle,
                               ADC_HandleTypeDef* hadc,
                               DMA_HandleTypeDef* hdma)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	60b9      	str	r1, [r7, #8]
 8000606:	607a      	str	r2, [r7, #4]
    if (handle == NULL || hadc == NULL) {
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d002      	beq.n	8000614 <ADC_DMA_Init+0x18>
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d101      	bne.n	8000618 <ADC_DMA_Init+0x1c>
        return HAL_ERROR;
 8000614:	2301      	movs	r3, #1
 8000616:	e01c      	b.n	8000652 <ADC_DMA_Init+0x56>
    }

    memset(handle, 0, sizeof(ADC_DMA_HandleTypeDef));
 8000618:	2238      	movs	r2, #56	@ 0x38
 800061a:	2100      	movs	r1, #0
 800061c:	68f8      	ldr	r0, [r7, #12]
 800061e:	f009 ff21 	bl	800a464 <memset>

    handle->hadc = hadc;
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	68ba      	ldr	r2, [r7, #8]
 8000626:	601a      	str	r2, [r3, #0]
    handle->hdma = hdma;
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	605a      	str	r2, [r3, #4]
    handle->conversion_complete = false;
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	2200      	movs	r2, #0
 8000632:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    handle->conversion_count = 0;
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	2200      	movs	r2, #0
 800063a:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle->error_count = 0;
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	2200      	movs	r2, #0
 8000640:	631a      	str	r2, [r3, #48]	@ 0x30
    handle->is_initialized = true;
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	2201      	movs	r2, #1
 8000646:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    // Save global handle for callbacks
    g_adc_dma_handle = handle;
 800064a:	4a04      	ldr	r2, [pc, #16]	@ (800065c <ADC_DMA_Init+0x60>)
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	6013      	str	r3, [r2, #0]

    return HAL_OK;
 8000650:	2300      	movs	r3, #0
}
 8000652:	4618      	mov	r0, r3
 8000654:	3710      	adds	r7, #16
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	20000078 	.word	0x20000078

08000660 <ADC_DMA_Start>:

/**
  * @brief  Zaženi kontinuirano ADC DMA konverzijo
  */
HAL_StatusTypeDef ADC_DMA_Start(ADC_DMA_HandleTypeDef* handle)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
    if (handle == NULL || !handle->is_initialized) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d007      	beq.n	800067e <ADC_DMA_Start+0x1e>
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000674:	f083 0301 	eor.w	r3, r3, #1
 8000678:	b2db      	uxtb	r3, r3
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <ADC_DMA_Start+0x22>
        return HAL_ERROR;
 800067e:	2301      	movs	r3, #1
 8000680:	e014      	b.n	80006ac <ADC_DMA_Start+0x4c>
    }

    // Start ADC DMA in circular mode
    HAL_StatusTypeDef status = HAL_ADC_Start_DMA(handle->hadc,
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	6818      	ldr	r0, [r3, #0]
                                                 (uint32_t*)handle->adc_buffer,
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	3308      	adds	r3, #8
    HAL_StatusTypeDef status = HAL_ADC_Start_DMA(handle->hadc,
 800068a:	2210      	movs	r2, #16
 800068c:	4619      	mov	r1, r3
 800068e:	f004 fe69 	bl	8005364 <HAL_ADC_Start_DMA>
 8000692:	4603      	mov	r3, r0
 8000694:	73fb      	strb	r3, [r7, #15]
                                                 ADC_DMA_BUFFER_SIZE);

    if (status != HAL_OK) {
 8000696:	7bfb      	ldrb	r3, [r7, #15]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d006      	beq.n	80006aa <ADC_DMA_Start+0x4a>
        handle->error_count++;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a0:	1c5a      	adds	r2, r3, #1
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80006a6:	2301      	movs	r3, #1
 80006a8:	e000      	b.n	80006ac <ADC_DMA_Start+0x4c>
    }

    return HAL_OK;
 80006aa:	2300      	movs	r3, #0
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <ADC_DMA_GetValue>:
  * @brief  Preberi ADC vrednost iz DMA bufferja
  */
HAL_StatusTypeDef ADC_DMA_GetValue(ADC_DMA_HandleTypeDef* handle,
                                   ADC_DMA_Channel_t channel,
                                   uint16_t* value)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	60f8      	str	r0, [r7, #12]
 80006bc:	460b      	mov	r3, r1
 80006be:	607a      	str	r2, [r7, #4]
 80006c0:	72fb      	strb	r3, [r7, #11]
    if (handle == NULL || value == NULL || !handle->is_initialized) {
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d00a      	beq.n	80006de <ADC_DMA_GetValue+0x2a>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d007      	beq.n	80006de <ADC_DMA_GetValue+0x2a>
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80006d4:	f083 0301 	eor.w	r3, r3, #1
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <ADC_DMA_GetValue+0x2e>
        return HAL_ERROR;
 80006de:	2301      	movs	r3, #1
 80006e0:	e00c      	b.n	80006fc <ADC_DMA_GetValue+0x48>
    }

    if (channel >= ADC_DMA_NUM_CHANNELS) {
 80006e2:	7afb      	ldrb	r3, [r7, #11]
 80006e4:	2b0f      	cmp	r3, #15
 80006e6:	d901      	bls.n	80006ec <ADC_DMA_GetValue+0x38>
        return HAL_ERROR;
 80006e8:	2301      	movs	r3, #1
 80006ea:	e007      	b.n	80006fc <ADC_DMA_GetValue+0x48>
    }

    // Read from circular buffer (DMA updates this automatically)
    *value = handle->adc_buffer[channel];
 80006ec:	7afa      	ldrb	r2, [r7, #11]
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	3204      	adds	r2, #4
 80006f2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 80006fa:	2300      	movs	r3, #0
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3714      	adds	r7, #20
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr

08000708 <ADC_DMA_ConvCpltCallback>:

/**
  * @brief  DMA conversion complete callback
  */
void ADC_DMA_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
    if (g_adc_dma_handle != NULL) {
 8000710:	4b09      	ldr	r3, [pc, #36]	@ (8000738 <ADC_DMA_ConvCpltCallback+0x30>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d009      	beq.n	800072c <ADC_DMA_ConvCpltCallback+0x24>
        g_adc_dma_handle->conversion_complete = true;
 8000718:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <ADC_DMA_ConvCpltCallback+0x30>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2201      	movs	r2, #1
 800071e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        g_adc_dma_handle->conversion_count++;
 8000722:	4b05      	ldr	r3, [pc, #20]	@ (8000738 <ADC_DMA_ConvCpltCallback+0x30>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000728:	3201      	adds	r2, #1
 800072a:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
}
 800072c:	bf00      	nop
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	20000078 	.word	0x20000078

0800073c <HAL_ADC_ConvCpltCallback>:
    return HAL_OK;
}

/* Weak callback function that can be overridden */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
    ADC_DMA_ConvCpltCallback(hadc);
 8000744:	6878      	ldr	r0, [r7, #4]
 8000746:	f7ff ffdf 	bl	8000708 <ADC_DMA_ConvCpltCallback>
}
 800074a:	bf00      	nop
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000758:	f3bf 8f4f 	dsb	sy
}
 800075c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800075e:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <__NVIC_SystemReset+0x24>)
 8000760:	68db      	ldr	r3, [r3, #12]
 8000762:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000766:	4904      	ldr	r1, [pc, #16]	@ (8000778 <__NVIC_SystemReset+0x24>)
 8000768:	4b04      	ldr	r3, [pc, #16]	@ (800077c <__NVIC_SystemReset+0x28>)
 800076a:	4313      	orrs	r3, r2
 800076c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800076e:	f3bf 8f4f 	dsb	sy
}
 8000772:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000774:	bf00      	nop
 8000776:	e7fd      	b.n	8000774 <__NVIC_SystemReset+0x20>
 8000778:	e000ed00 	.word	0xe000ed00
 800077c:	05fa0004 	.word	0x05fa0004

08000780 <BMU_CAN_Init>:
  * @brief  Inicializira BMU CAN protokol
  */
HAL_StatusTypeDef BMU_CAN_Init(BMU_CAN_HandleTypeDef* handle,
                               CAN_HandleTypeDef* hcan1,
                               CAN_HandleTypeDef* hcan2)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	60f8      	str	r0, [r7, #12]
 8000788:	60b9      	str	r1, [r7, #8]
 800078a:	607a      	str	r2, [r7, #4]
    /* MISRA C 2012 Rule 14.4: Use explicit NULL comparison */
    if ((handle == NULL) || (hcan1 == NULL)) {
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d002      	beq.n	8000798 <BMU_CAN_Init+0x18>
 8000792:	68bb      	ldr	r3, [r7, #8]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d101      	bne.n	800079c <BMU_CAN_Init+0x1c>
        return HAL_ERROR;
 8000798:	2301      	movs	r3, #1
 800079a:	e04e      	b.n	800083a <BMU_CAN_Init+0xba>
    }

    (void)memset(handle, 0, sizeof(BMU_CAN_HandleTypeDef));
 800079c:	2260      	movs	r2, #96	@ 0x60
 800079e:	2100      	movs	r1, #0
 80007a0:	68f8      	ldr	r0, [r7, #12]
 80007a2:	f009 fe5f 	bl	800a464 <memset>

    handle->hcan1 = hcan1;
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	68ba      	ldr	r2, [r7, #8]
 80007aa:	601a      	str	r2, [r3, #0]
    handle->hcan2 = hcan2;
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	687a      	ldr	r2, [r7, #4]
 80007b0:	605a      	str	r2, [r3, #4]

    // POMEMBNO: CAN je že inicializiran v MX_CAN1_Init()
    // Tukaj samo nastavimo filter in zaženemo CAN

    // Konfiguriraj filter za CAN1
    if (BMU_CAN_ConfigureFilter(hcan1) != HAL_OK) {
 80007b2:	68b8      	ldr	r0, [r7, #8]
 80007b4:	f000 f848 	bl	8000848 <BMU_CAN_ConfigureFilter>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <BMU_CAN_Init+0x42>
        return HAL_ERROR;
 80007be:	2301      	movs	r3, #1
 80007c0:	e03b      	b.n	800083a <BMU_CAN_Init+0xba>
    }

    // Zaženi CAN1
    if (HAL_CAN_Start(hcan1) != HAL_OK) {
 80007c2:	68b8      	ldr	r0, [r7, #8]
 80007c4:	f005 fb7c 	bl	8005ec0 <HAL_CAN_Start>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <BMU_CAN_Init+0x52>
        return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e033      	b.n	800083a <BMU_CAN_Init+0xba>
    }

    // Če je CAN2 prisoten, ga tudi konfiguriraj
    if (hcan2 != NULL) {
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d00f      	beq.n	80007f8 <BMU_CAN_Init+0x78>
        if (BMU_CAN_ConfigureFilter(hcan2) != HAL_OK) {
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f000 f835 	bl	8000848 <BMU_CAN_ConfigureFilter>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <BMU_CAN_Init+0x68>
            return HAL_ERROR;
 80007e4:	2301      	movs	r3, #1
 80007e6:	e028      	b.n	800083a <BMU_CAN_Init+0xba>
        }
        if (HAL_CAN_Start(hcan2) != HAL_OK) {
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f005 fb69 	bl	8005ec0 <HAL_CAN_Start>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <BMU_CAN_Init+0x78>
            return HAL_ERROR;
 80007f4:	2301      	movs	r3, #1
 80007f6:	e020      	b.n	800083a <BMU_CAN_Init+0xba>
        }
    }

    handle->is_initialized = true;
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	2201      	movs	r2, #1
 80007fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000800:	b672      	cpsid	i
}
 8000802:	bf00      	nop

    // Store global handle for RX callback (atomic operation to prevent race condition)
    __disable_irq();
    g_bmu_can_handle = handle;
 8000804:	4a0f      	ldr	r2, [pc, #60]	@ (8000844 <BMU_CAN_Init+0xc4>)
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800080a:	b662      	cpsie	i
}
 800080c:	bf00      	nop
    __enable_irq();

    // Enable CAN RX interrupt notifications for FIFO0
    if (HAL_CAN_ActivateNotification(hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 800080e:	2102      	movs	r1, #2
 8000810:	68b8      	ldr	r0, [r7, #8]
 8000812:	f005 fe09 	bl	8006428 <HAL_CAN_ActivateNotification>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <BMU_CAN_Init+0xa0>
        return HAL_ERROR;
 800081c:	2301      	movs	r3, #1
 800081e:	e00c      	b.n	800083a <BMU_CAN_Init+0xba>
    }

    if (hcan2 != NULL) {
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d008      	beq.n	8000838 <BMU_CAN_Init+0xb8>
        if (HAL_CAN_ActivateNotification(hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 8000826:	2102      	movs	r1, #2
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f005 fdfd 	bl	8006428 <HAL_CAN_ActivateNotification>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <BMU_CAN_Init+0xb8>
            return HAL_ERROR;
 8000834:	2301      	movs	r3, #1
 8000836:	e000      	b.n	800083a <BMU_CAN_Init+0xba>
        }
    }

    return HAL_OK;
 8000838:	2300      	movs	r3, #0
}
 800083a:	4618      	mov	r0, r3
 800083c:	3710      	adds	r7, #16
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	2000007c 	.word	0x2000007c

08000848 <BMU_CAN_ConfigureFilter>:
/**
  * @brief  Nastavi CAN filter (accept all messages)
  * @note   CAN1 uporablja FilterBank 0, CAN2 uporablja FilterBank 14
  */
HAL_StatusTypeDef BMU_CAN_ConfigureFilter(CAN_HandleTypeDef* hcan)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08c      	sub	sp, #48	@ 0x30
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
    if (hcan == NULL) {
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d101      	bne.n	800085a <BMU_CAN_ConfigureFilter+0x12>
        return HAL_ERROR;
 8000856:	2301      	movs	r3, #1
 8000858:	e02f      	b.n	80008ba <BMU_CAN_ConfigureFilter+0x72>
    }

    CAN_FilterTypeDef filter;

    // Določi FilterBank glede na CAN instance
    if (hcan->Instance == CAN1) {
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a19      	ldr	r2, [pc, #100]	@ (80008c4 <BMU_CAN_ConfigureFilter+0x7c>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d102      	bne.n	800086a <BMU_CAN_ConfigureFilter+0x22>
        filter.FilterBank = 0;  // CAN1 uporablja banke 0-13
 8000864:	2300      	movs	r3, #0
 8000866:	61fb      	str	r3, [r7, #28]
 8000868:	e009      	b.n	800087e <BMU_CAN_ConfigureFilter+0x36>
    } else if (hcan->Instance == CAN2) {
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4a16      	ldr	r2, [pc, #88]	@ (80008c8 <BMU_CAN_ConfigureFilter+0x80>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d102      	bne.n	800087a <BMU_CAN_ConfigureFilter+0x32>
        filter.FilterBank = 14;  // CAN2 uporablja banke 14-27
 8000874:	230e      	movs	r3, #14
 8000876:	61fb      	str	r3, [r7, #28]
 8000878:	e001      	b.n	800087e <BMU_CAN_ConfigureFilter+0x36>
    } else {
        return HAL_ERROR;
 800087a:	2301      	movs	r3, #1
 800087c:	e01d      	b.n	80008ba <BMU_CAN_ConfigureFilter+0x72>
    }

    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800087e:	2300      	movs	r3, #0
 8000880:	623b      	str	r3, [r7, #32]
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000882:	2301      	movs	r3, #1
 8000884:	627b      	str	r3, [r7, #36]	@ 0x24
    filter.FilterIdHigh = 0x0000;
 8000886:	2300      	movs	r3, #0
 8000888:	60bb      	str	r3, [r7, #8]
    filter.FilterIdLow = 0x0000;
 800088a:	2300      	movs	r3, #0
 800088c:	60fb      	str	r3, [r7, #12]
    filter.FilterMaskIdHigh = 0x0000;
 800088e:	2300      	movs	r3, #0
 8000890:	613b      	str	r3, [r7, #16]
    filter.FilterMaskIdLow = 0x0000;
 8000892:	2300      	movs	r3, #0
 8000894:	617b      	str	r3, [r7, #20]
    filter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000896:	2300      	movs	r3, #0
 8000898:	61bb      	str	r3, [r7, #24]
    filter.FilterActivation = ENABLE;
 800089a:	2301      	movs	r3, #1
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
    filter.SlaveStartFilterBank = 14;  // CAN2 start filter bank
 800089e:	230e      	movs	r3, #14
 80008a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (HAL_CAN_ConfigFilter(hcan, &filter) != HAL_OK) {
 80008a2:	f107 0308 	add.w	r3, r7, #8
 80008a6:	4619      	mov	r1, r3
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f005 fa1d 	bl	8005ce8 <HAL_CAN_ConfigFilter>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <BMU_CAN_ConfigureFilter+0x70>
        return HAL_ERROR;
 80008b4:	2301      	movs	r3, #1
 80008b6:	e000      	b.n	80008ba <BMU_CAN_ConfigureFilter+0x72>
    }

    return HAL_OK;
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3730      	adds	r7, #48	@ 0x30
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40006400 	.word	0x40006400
 80008c8:	40006800 	.word	0x40006800

080008cc <BMU_CAN_SendTemperature>:
/**
  * @brief  Pošlji Temperature sporočilo (0x101)
  */
HAL_StatusTypeDef BMU_CAN_SendTemperature(BMU_CAN_HandleTypeDef* handle,
                                          BMU_Temperature_Msg_t* msg)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	6039      	str	r1, [r7, #0]
    /* MISRA C 2012 Rule 14.4: Explicit boolean check */
    if ((handle == NULL) || (msg == NULL) || (handle->is_initialized == false)) {
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d00a      	beq.n	80008f2 <BMU_CAN_SendTemperature+0x26>
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d007      	beq.n	80008f2 <BMU_CAN_SendTemperature+0x26>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80008e8:	f083 0301 	eor.w	r3, r3, #1
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <BMU_CAN_SendTemperature+0x2a>
        return HAL_ERROR;
 80008f2:	2301      	movs	r3, #1
 80008f4:	e007      	b.n	8000906 <BMU_CAN_SendTemperature+0x3a>
    }

    return BMU_CAN_SendMessage(handle, CAN_ID_TEMPERATURE,
 80008f6:	2308      	movs	r3, #8
 80008f8:	683a      	ldr	r2, [r7, #0]
 80008fa:	f240 1101 	movw	r1, #257	@ 0x101
 80008fe:	6878      	ldr	r0, [r7, #4]
 8000900:	f000 f9c2 	bl	8000c88 <BMU_CAN_SendMessage>
 8000904:	4603      	mov	r3, r0
                               (uint8_t*)msg, (uint8_t)sizeof(BMU_Temperature_Msg_t));
}
 8000906:	4618      	mov	r0, r3
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <BMU_CAN_SendLEMCurrent>:
  * @brief  Pošlji LEM Current sporočilo (0x110-0x112)
  */
HAL_StatusTypeDef BMU_CAN_SendLEMCurrent(BMU_CAN_HandleTypeDef* handle,
                                         uint32_t msg_id,
                                         BMU_LEM_Current_Msg_t* msg)
{
 800090e:	b580      	push	{r7, lr}
 8000910:	b084      	sub	sp, #16
 8000912:	af00      	add	r7, sp, #0
 8000914:	60f8      	str	r0, [r7, #12]
 8000916:	60b9      	str	r1, [r7, #8]
 8000918:	607a      	str	r2, [r7, #4]
    /* MISRA C 2012 Rule 14.4: Explicit boolean check */
    if ((handle == NULL) || (msg == NULL) || (handle->is_initialized == false)) {
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d00a      	beq.n	8000936 <BMU_CAN_SendLEMCurrent+0x28>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d007      	beq.n	8000936 <BMU_CAN_SendLEMCurrent+0x28>
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800092c:	f083 0301 	eor.w	r3, r3, #1
 8000930:	b2db      	uxtb	r3, r3
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <BMU_CAN_SendLEMCurrent+0x2c>
        return HAL_ERROR;
 8000936:	2301      	movs	r3, #1
 8000938:	e006      	b.n	8000948 <BMU_CAN_SendLEMCurrent+0x3a>
    }

    return BMU_CAN_SendMessage(handle, msg_id,
 800093a:	2308      	movs	r3, #8
 800093c:	687a      	ldr	r2, [r7, #4]
 800093e:	68b9      	ldr	r1, [r7, #8]
 8000940:	68f8      	ldr	r0, [r7, #12]
 8000942:	f000 f9a1 	bl	8000c88 <BMU_CAN_SendMessage>
 8000946:	4603      	mov	r3, r0
                               (uint8_t*)msg, (uint8_t)sizeof(BMU_LEM_Current_Msg_t));
}
 8000948:	4618      	mov	r0, r3
 800094a:	3710      	adds	r7, #16
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}

08000950 <BMU_CAN_SendHeartbeat>:
/**
  * @brief  Pošlji Heartbeat sporočilo (0x1FF)
  */
HAL_StatusTypeDef BMU_CAN_SendHeartbeat(BMU_CAN_HandleTypeDef* handle,
                                        uint32_t counter)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
    /* MISRA C 2012 Rule 14.4: Explicit boolean check */
    if ((handle == NULL) || (handle->is_initialized == false)) {
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	2b00      	cmp	r3, #0
 800095e:	d007      	beq.n	8000970 <BMU_CAN_SendHeartbeat+0x20>
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000966:	f083 0301 	eor.w	r3, r3, #1
 800096a:	b2db      	uxtb	r3, r3
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <BMU_CAN_SendHeartbeat+0x24>
        return HAL_ERROR;
 8000970:	2301      	movs	r3, #1
 8000972:	e024      	b.n	80009be <BMU_CAN_SendHeartbeat+0x6e>
    }

    uint8_t data[8] = {0U};
 8000974:	f107 0308 	add.w	r3, r7, #8
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
    data[0] = (uint8_t)((counter >> 24) & 0xFFU);
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	0e1b      	lsrs	r3, r3, #24
 8000982:	b2db      	uxtb	r3, r3
 8000984:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)((counter >> 16) & 0xFFU);
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	0c1b      	lsrs	r3, r3, #16
 800098a:	b2db      	uxtb	r3, r3
 800098c:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)((counter >> 8) & 0xFFU);
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	0a1b      	lsrs	r3, r3, #8
 8000992:	b2db      	uxtb	r3, r3
 8000994:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)(counter & 0xFFU);
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	b2db      	uxtb	r3, r3
 800099a:	72fb      	strb	r3, [r7, #11]
    data[4] = BMU_HEARTBEAT_MAGIC_BYTE1;
 800099c:	23be      	movs	r3, #190	@ 0xbe
 800099e:	733b      	strb	r3, [r7, #12]
    data[5] = BMU_HEARTBEAT_MAGIC_BYTE2;
 80009a0:	23ef      	movs	r3, #239	@ 0xef
 80009a2:	737b      	strb	r3, [r7, #13]
    data[6] = 0U;
 80009a4:	2300      	movs	r3, #0
 80009a6:	73bb      	strb	r3, [r7, #14]
    data[7] = 0U;
 80009a8:	2300      	movs	r3, #0
 80009aa:	73fb      	strb	r3, [r7, #15]

    return BMU_CAN_SendMessage(handle, CAN_ID_HEARTBEAT, data, 8U);
 80009ac:	f107 0208 	add.w	r2, r7, #8
 80009b0:	2308      	movs	r3, #8
 80009b2:	f240 11ff 	movw	r1, #511	@ 0x1ff
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f000 f966 	bl	8000c88 <BMU_CAN_SendMessage>
 80009bc:	4603      	mov	r3, r0
}
 80009be:	4618      	mov	r0, r3
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <BMU_CAN_GetStats>:
  */
HAL_StatusTypeDef BMU_CAN_GetStats(BMU_CAN_HandleTypeDef* handle,
                                  uint32_t* tx_count,
                                  uint32_t* rx_count,
                                  uint32_t* error_count)
{
 80009c6:	b480      	push	{r7}
 80009c8:	b085      	sub	sp, #20
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	60f8      	str	r0, [r7, #12]
 80009ce:	60b9      	str	r1, [r7, #8]
 80009d0:	607a      	str	r2, [r7, #4]
 80009d2:	603b      	str	r3, [r7, #0]
    /* MISRA C 2012 Rule 14.4: Explicit boolean check */
    if ((handle == NULL) || (handle->is_initialized == false)) {
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d007      	beq.n	80009ea <BMU_CAN_GetStats+0x24>
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80009e0:	f083 0301 	eor.w	r3, r3, #1
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <BMU_CAN_GetStats+0x28>
        return HAL_ERROR;
 80009ea:	2301      	movs	r3, #1
 80009ec:	e015      	b.n	8000a1a <BMU_CAN_GetStats+0x54>
    }

    if (tx_count != NULL) {
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d003      	beq.n	80009fc <BMU_CAN_GetStats+0x36>
        *tx_count = handle->tx_count;
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	601a      	str	r2, [r3, #0]
    }
    if (rx_count != NULL) {
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d003      	beq.n	8000a0a <BMU_CAN_GetStats+0x44>
        *rx_count = handle->rx_count;
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	601a      	str	r2, [r3, #0]
    }
    if (error_count != NULL) {
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d003      	beq.n	8000a18 <BMU_CAN_GetStats+0x52>
        *error_count = handle->error_count;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3714      	adds	r7, #20
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr

08000a26 <BMU_CAN_SendPowerSupply>:
/**
  * @brief  Pošlji Power Supply Status sporočilo (0x102)
  */
HAL_StatusTypeDef BMU_CAN_SendPowerSupply(BMU_CAN_HandleTypeDef* handle,
                                          BMU_PowerSupply_Msg_t* msg)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b082      	sub	sp, #8
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
 8000a2e:	6039      	str	r1, [r7, #0]
    /* MISRA C 2012 Rule 14.4: Explicit boolean check */
    if ((handle == NULL) || (msg == NULL) || (handle->is_initialized == false)) {
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d00a      	beq.n	8000a4c <BMU_CAN_SendPowerSupply+0x26>
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d007      	beq.n	8000a4c <BMU_CAN_SendPowerSupply+0x26>
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000a42:	f083 0301 	eor.w	r3, r3, #1
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <BMU_CAN_SendPowerSupply+0x2a>
        return HAL_ERROR;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	e007      	b.n	8000a60 <BMU_CAN_SendPowerSupply+0x3a>
    }

    return BMU_CAN_SendMessage(handle, CAN_ID_POWER_SUPPLY,
 8000a50:	2308      	movs	r3, #8
 8000a52:	683a      	ldr	r2, [r7, #0]
 8000a54:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f000 f915 	bl	8000c88 <BMU_CAN_SendMessage>
 8000a5e:	4603      	mov	r3, r0
                               (uint8_t*)msg, (uint8_t)sizeof(BMU_PowerSupply_Msg_t));
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <BMU_CAN_SendInputStates>:
/**
  * @brief  Pošlji Input States sporočilo (0x103)
  */
HAL_StatusTypeDef BMU_CAN_SendInputStates(BMU_CAN_HandleTypeDef* handle,
                                          BMU_InputStates_Msg_t* msg)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
    /* MISRA C 2012 Rule 14.4: Explicit boolean check */
    if ((handle == NULL) || (msg == NULL) || (handle->is_initialized == false)) {
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d00a      	beq.n	8000a8e <BMU_CAN_SendInputStates+0x26>
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d007      	beq.n	8000a8e <BMU_CAN_SendInputStates+0x26>
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000a84:	f083 0301 	eor.w	r3, r3, #1
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <BMU_CAN_SendInputStates+0x2a>
        return HAL_ERROR;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e007      	b.n	8000aa2 <BMU_CAN_SendInputStates+0x3a>
    }

    return BMU_CAN_SendMessage(handle, CAN_ID_INPUT_STATES,
 8000a92:	2308      	movs	r3, #8
 8000a94:	683a      	ldr	r2, [r7, #0]
 8000a96:	f240 1103 	movw	r1, #259	@ 0x103
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f000 f8f4 	bl	8000c88 <BMU_CAN_SendMessage>
 8000aa0:	4603      	mov	r3, r0
                               (uint8_t*)msg, (uint8_t)sizeof(BMU_InputStates_Msg_t));
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <BMU_CAN_SendBTTDetailed>:
  * @brief  Pošlji BTT6200 Detailed Status sporočilo (0x124-0x128)
  */
HAL_StatusTypeDef BMU_CAN_SendBTTDetailed(BMU_CAN_HandleTypeDef* handle,
                                          uint32_t msg_id,
                                          BMU_BTT6200_Detailed_Msg_t* msg)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b084      	sub	sp, #16
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	60f8      	str	r0, [r7, #12]
 8000ab2:	60b9      	str	r1, [r7, #8]
 8000ab4:	607a      	str	r2, [r7, #4]
    /* MISRA C 2012 Rule 14.4: Explicit boolean check */
    if ((handle == NULL) || (msg == NULL) || (handle->is_initialized == false)) {
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d00a      	beq.n	8000ad2 <BMU_CAN_SendBTTDetailed+0x28>
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d007      	beq.n	8000ad2 <BMU_CAN_SendBTTDetailed+0x28>
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000ac8:	f083 0301 	eor.w	r3, r3, #1
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <BMU_CAN_SendBTTDetailed+0x2c>
        return HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	e010      	b.n	8000af8 <BMU_CAN_SendBTTDetailed+0x4e>
    }

    // Validate message ID
    if ((msg_id < CAN_ID_BTT6200_DETAIL_1) || (msg_id > CAN_ID_BTT6200_DETAIL_5)) {
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	f5b3 7f92 	cmp.w	r3, #292	@ 0x124
 8000adc:	d303      	bcc.n	8000ae6 <BMU_CAN_SendBTTDetailed+0x3c>
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	f5b3 7f94 	cmp.w	r3, #296	@ 0x128
 8000ae4:	d901      	bls.n	8000aea <BMU_CAN_SendBTTDetailed+0x40>
        return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e006      	b.n	8000af8 <BMU_CAN_SendBTTDetailed+0x4e>
    }

    return BMU_CAN_SendMessage(handle, msg_id,
 8000aea:	2308      	movs	r3, #8
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	68b9      	ldr	r1, [r7, #8]
 8000af0:	68f8      	ldr	r0, [r7, #12]
 8000af2:	f000 f8c9 	bl	8000c88 <BMU_CAN_SendMessage>
 8000af6:	4603      	mov	r3, r0
                               (uint8_t*)msg, (uint8_t)sizeof(BMU_BTT6200_Detailed_Msg_t));
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3710      	adds	r7, #16
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <BMU_CAN_PerformRecovery>:
/**
  * @brief  Perform full CAN recovery sequence
  * @note   Stops CAN, resets errors, reconfigures filter, and restarts
  */
static HAL_StatusTypeDef BMU_CAN_PerformRecovery(CAN_HandleTypeDef* hcan)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
    if (hcan == NULL) {
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d101      	bne.n	8000b12 <BMU_CAN_PerformRecovery+0x12>
        return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e01e      	b.n	8000b50 <BMU_CAN_PerformRecovery+0x50>
    }

    HAL_CAN_Stop(hcan);
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f005 fa18 	bl	8005f48 <HAL_CAN_Stop>
    HAL_CAN_ResetError(hcan);
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f005 ff0e 	bl	800693a <HAL_CAN_ResetError>
    HAL_Delay(10);
 8000b1e:	200a      	movs	r0, #10
 8000b20:	f004 fa46 	bl	8004fb0 <HAL_Delay>

    if (BMU_CAN_ConfigureFilter(hcan) != HAL_OK ||
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f7ff fe8f 	bl	8000848 <BMU_CAN_ConfigureFilter>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d10c      	bne.n	8000b4a <BMU_CAN_PerformRecovery+0x4a>
        HAL_CAN_Start(hcan) != HAL_OK ||
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f005 f9c5 	bl	8005ec0 <HAL_CAN_Start>
 8000b36:	4603      	mov	r3, r0
    if (BMU_CAN_ConfigureFilter(hcan) != HAL_OK ||
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d106      	bne.n	8000b4a <BMU_CAN_PerformRecovery+0x4a>
        HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 8000b3c:	2102      	movs	r1, #2
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f005 fc72 	bl	8006428 <HAL_CAN_ActivateNotification>
 8000b44:	4603      	mov	r3, r0
        HAL_CAN_Start(hcan) != HAL_OK ||
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <BMU_CAN_PerformRecovery+0x4e>
        return HAL_ERROR;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e000      	b.n	8000b50 <BMU_CAN_PerformRecovery+0x50>
    }

    return HAL_OK;
 8000b4e:	2300      	movs	r3, #0
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <BMU_CAN_WaitTxMailboxFree>:
/**
  * @brief  Wait for TX mailbox to become available
  * @note   Polls CAN peripheral until at least one TX mailbox is free
  */
HAL_StatusTypeDef BMU_CAN_WaitTxMailboxFree(BMU_CAN_HandleTypeDef* handle, uint32_t timeout_ms)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
    /* MISRA C 2012 Rule 14.4: Explicit boolean check */
    if ((handle == NULL) || (handle->is_initialized == false)) {
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d007      	beq.n	8000b78 <BMU_CAN_WaitTxMailboxFree+0x20>
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000b6e:	f083 0301 	eor.w	r3, r3, #1
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <BMU_CAN_WaitTxMailboxFree+0x24>
        return HAL_ERROR;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	e027      	b.n	8000bcc <BMU_CAN_WaitTxMailboxFree+0x74>
    }

    uint32_t start_tick = HAL_GetTick();
 8000b7c:	f004 fa0c 	bl	8004f98 <HAL_GetTick>
 8000b80:	60f8      	str	r0, [r7, #12]

    // Wait until at least one TX mailbox is free
    while (HAL_CAN_GetTxMailboxesFreeLevel(handle->hcan1) == 0U) {
 8000b82:	e01a      	b.n	8000bba <BMU_CAN_WaitTxMailboxFree+0x62>
        if ((HAL_CAN_GetError(handle->hcan1) & HAL_CAN_ERROR_BOF) != 0U) {
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f005 feca 	bl	8006922 <HAL_CAN_GetError>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	f003 0304 	and.w	r3, r3, #4
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d006      	beq.n	8000ba6 <BMU_CAN_WaitTxMailboxFree+0x4e>
            return BMU_CAN_PerformRecovery(handle->hcan1);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f7ff ffaf 	bl	8000b00 <BMU_CAN_PerformRecovery>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	e012      	b.n	8000bcc <BMU_CAN_WaitTxMailboxFree+0x74>
        }
        if ((HAL_GetTick() - start_tick) > timeout_ms) {
 8000ba6:	f004 f9f7 	bl	8004f98 <HAL_GetTick>
 8000baa:	4602      	mov	r2, r0
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	1ad3      	subs	r3, r2, r3
 8000bb0:	683a      	ldr	r2, [r7, #0]
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	d201      	bcs.n	8000bba <BMU_CAN_WaitTxMailboxFree+0x62>
            return HAL_TIMEOUT;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e008      	b.n	8000bcc <BMU_CAN_WaitTxMailboxFree+0x74>
    while (HAL_CAN_GetTxMailboxesFreeLevel(handle->hcan1) == 0U) {
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f005 fadb 	bl	800617a <HAL_CAN_GetTxMailboxesFreeLevel>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d0dc      	beq.n	8000b84 <BMU_CAN_WaitTxMailboxFree+0x2c>
        }
    }

    return HAL_OK;
 8000bca:	2300      	movs	r3, #0
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3710      	adds	r7, #16
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <BMU_CAN_CheckAndRecover>:

/**
  * @brief  Check CAN error state and recover if needed
  */
HAL_StatusTypeDef BMU_CAN_CheckAndRecover(BMU_CAN_HandleTypeDef* handle)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
    /* MISRA C 2012 Rule 14.4: Explicit boolean check */
    if ((handle == NULL) || (handle->is_initialized == false)) {
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d007      	beq.n	8000bf2 <BMU_CAN_CheckAndRecover+0x1e>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000be8:	f083 0301 	eor.w	r3, r3, #1
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <BMU_CAN_CheckAndRecover+0x22>
        return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	e044      	b.n	8000c80 <BMU_CAN_CheckAndRecover+0xac>
    }

    uint32_t can_error = HAL_CAN_GetError(handle->hcan1);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f005 fe91 	bl	8006922 <HAL_CAN_GetError>
 8000c00:	60f8      	str	r0, [r7, #12]
    HAL_CAN_StateTypeDef can_state = HAL_CAN_GetState(handle->hcan1);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4618      	mov	r0, r3
 8000c08:	f005 fe63 	bl	80068d2 <HAL_CAN_GetState>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	72fb      	strb	r3, [r7, #11]

    // BUS-OFF, ERROR, or RESET state - full recovery needed
    if (((can_error & HAL_CAN_ERROR_BOF) != 0U) ||
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	f003 0304 	and.w	r3, r3, #4
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d105      	bne.n	8000c26 <BMU_CAN_CheckAndRecover+0x52>
 8000c1a:	7afb      	ldrb	r3, [r7, #11]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d002      	beq.n	8000c26 <BMU_CAN_CheckAndRecover+0x52>
        (can_state == HAL_CAN_STATE_RESET) ||
 8000c20:	7afb      	ldrb	r3, [r7, #11]
 8000c22:	2b05      	cmp	r3, #5
 8000c24:	d106      	bne.n	8000c34 <BMU_CAN_CheckAndRecover+0x60>
        (can_state == HAL_CAN_STATE_ERROR)) {
        return BMU_CAN_PerformRecovery(handle->hcan1);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff ff68 	bl	8000b00 <BMU_CAN_PerformRecovery>
 8000c30:	4603      	mov	r3, r0
 8000c32:	e025      	b.n	8000c80 <BMU_CAN_CheckAndRecover+0xac>
    }

    // ERROR-PASSIVE or WARNING - just reset errors
    if ((can_error & (HAL_CAN_ERROR_EPV | HAL_CAN_ERROR_EWG)) != 0U) {
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	f003 0303 	and.w	r3, r3, #3
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d004      	beq.n	8000c48 <BMU_CAN_CheckAndRecover+0x74>
        (void)HAL_CAN_ResetError(handle->hcan1);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4618      	mov	r0, r3
 8000c44:	f005 fe79 	bl	800693a <HAL_CAN_ResetError>
    }

    // INRQ set - CAN stuck in init mode
    if ((handle->hcan1->Instance->MCR & CAN_MCR_INRQ) != 0U) {
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d012      	beq.n	8000c7e <BMU_CAN_CheckAndRecover+0xaa>
        if ((HAL_CAN_Start(handle->hcan1) != HAL_OK) ||
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f005 f92f 	bl	8005ec0 <HAL_CAN_Start>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d108      	bne.n	8000c7a <BMU_CAN_CheckAndRecover+0xa6>
            (HAL_CAN_ActivateNotification(handle->hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)) {
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2102      	movs	r1, #2
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f005 fbda 	bl	8006428 <HAL_CAN_ActivateNotification>
 8000c74:	4603      	mov	r3, r0
        if ((HAL_CAN_Start(handle->hcan1) != HAL_OK) ||
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <BMU_CAN_CheckAndRecover+0xaa>
            return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	e000      	b.n	8000c80 <BMU_CAN_CheckAndRecover+0xac>
        }
    }

    return HAL_OK;
 8000c7e:	2300      	movs	r3, #0
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3710      	adds	r7, #16
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <BMU_CAN_SendMessage>:
  */
static HAL_StatusTypeDef BMU_CAN_SendMessage(BMU_CAN_HandleTypeDef* handle,
                                             uint32_t msg_id,
                                             uint8_t* data,
                                             uint8_t dlc)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b09c      	sub	sp, #112	@ 0x70
 8000c8c:	af02      	add	r7, sp, #8
 8000c8e:	60f8      	str	r0, [r7, #12]
 8000c90:	60b9      	str	r1, [r7, #8]
 8000c92:	607a      	str	r2, [r7, #4]
 8000c94:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL || data == NULL) {
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d002      	beq.n	8000ca2 <BMU_CAN_SendMessage+0x1a>
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d101      	bne.n	8000ca6 <BMU_CAN_SendMessage+0x1e>
        return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e064      	b.n	8000d70 <BMU_CAN_SendMessage+0xe8>
    }

    // Ensure DLC is valid (0-8)
    if (dlc > 8) {
 8000ca6:	78fb      	ldrb	r3, [r7, #3]
 8000ca8:	2b08      	cmp	r3, #8
 8000caa:	d901      	bls.n	8000cb0 <BMU_CAN_SendMessage+0x28>
        dlc = 8;
 8000cac:	2308      	movs	r3, #8
 8000cae:	70fb      	strb	r3, [r7, #3]
    }

    // Wait for TX mailbox to be free (with timeout)
    HAL_StatusTypeDef wait_status = BMU_CAN_WaitTxMailboxFree(handle, 10);
 8000cb0:	210a      	movs	r1, #10
 8000cb2:	68f8      	ldr	r0, [r7, #12]
 8000cb4:	f7ff ff50 	bl	8000b58 <BMU_CAN_WaitTxMailboxFree>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (wait_status != HAL_OK) {
 8000cbe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d007      	beq.n	8000cd6 <BMU_CAN_SendMessage+0x4e>
        handle->error_count++;
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cca:	1c5a      	adds	r2, r3, #1
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	659a      	str	r2, [r3, #88]	@ 0x58
        return wait_status;
 8000cd0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000cd4:	e04c      	b.n	8000d70 <BMU_CAN_SendMessage+0xe8>
    }

    // Configure TX header
    handle->tx_header.StdId = msg_id;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	68ba      	ldr	r2, [r7, #8]
 8000cda:	609a      	str	r2, [r3, #8]
    handle->tx_header.IDE = CAN_ID_STD;  // Standard 11-bit ID
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2200      	movs	r2, #0
 8000ce0:	611a      	str	r2, [r3, #16]
    handle->tx_header.RTR = CAN_RTR_DATA;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	615a      	str	r2, [r3, #20]
    handle->tx_header.DLC = dlc;
 8000ce8:	78fa      	ldrb	r2, [r7, #3]
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	619a      	str	r2, [r3, #24]
    handle->tx_header.TransmitGlobalTime = DISABLE;
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	771a      	strb	r2, [r3, #28]

    // Copy data to TX buffer
    memcpy(handle->tx_data, data, dlc);
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	333c      	adds	r3, #60	@ 0x3c
 8000cf8:	78fa      	ldrb	r2, [r7, #3]
 8000cfa:	6879      	ldr	r1, [r7, #4]
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f009 fbe5 	bl	800a4cc <memcpy>

    // Send message
    HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(handle->hcan1,
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	6818      	ldr	r0, [r3, #0]
                                                    &handle->tx_header,
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	f103 0108 	add.w	r1, r3, #8
                                                    handle->tx_data,
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
    HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(handle->hcan1,
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	334c      	adds	r3, #76	@ 0x4c
 8000d16:	f005 f960 	bl	8005fda <HAL_CAN_AddTxMessage>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
                                                    &handle->tx_mailbox);

    if (status == HAL_OK) {
 8000d20:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d105      	bne.n	8000d34 <BMU_CAN_SendMessage+0xac>
        handle->tx_count++;
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000d2c:	1c5a      	adds	r2, r3, #1
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	651a      	str	r2, [r3, #80]	@ 0x50
 8000d32:	e01b      	b.n	8000d6c <BMU_CAN_SendMessage+0xe4>
    } else {
        handle->error_count++;
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d38:	1c5a      	adds	r2, r3, #1
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	659a      	str	r2, [r3, #88]	@ 0x58

        // DEBUG: Print TX failure (only failures to reduce UART load)
        #if 1
        extern UART_HandleTypeDef huart1;
        char debug_buf[80];
        (void)snprintf(debug_buf, sizeof(debug_buf), "[TX ERR] 0x%03lX (Errors:%lu)\r\n",
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d42:	f107 0014 	add.w	r0, r7, #20
 8000d46:	9300      	str	r3, [sp, #0]
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	4a0b      	ldr	r2, [pc, #44]	@ (8000d78 <BMU_CAN_SendMessage+0xf0>)
 8000d4c:	2150      	movs	r1, #80	@ 0x50
 8000d4e:	f009 fb53 	bl	800a3f8 <sniprintf>
                      msg_id, handle->error_count);
        HAL_UART_Transmit(&huart1, (uint8_t*)debug_buf, strlen(debug_buf), 10);
 8000d52:	f107 0314 	add.w	r3, r7, #20
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fa62 	bl	8000220 <strlen>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	b29a      	uxth	r2, r3
 8000d60:	f107 0114 	add.w	r1, r7, #20
 8000d64:	230a      	movs	r3, #10
 8000d66:	4805      	ldr	r0, [pc, #20]	@ (8000d7c <BMU_CAN_SendMessage+0xf4>)
 8000d68:	f008 ff7b 	bl	8009c62 <HAL_UART_Transmit>
        #endif
    }

    return status;
 8000d6c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3768      	adds	r7, #104	@ 0x68
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	0800ad78 	.word	0x0800ad78
 8000d7c:	20000bb0 	.word	0x20000bb0

08000d80 <BMU_CAN_ProcessRxMessage>:
  * @brief  Procesira prejeto CAN sporočilo (RX)
  */
HAL_StatusTypeDef BMU_CAN_ProcessRxMessage(BMU_CAN_HandleTypeDef* handle,
                                           CAN_RxHeaderTypeDef* rx_header,
                                           uint8_t* rx_data)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08c      	sub	sp, #48	@ 0x30
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
    if (handle == NULL || rx_header == NULL || rx_data == NULL) {
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d005      	beq.n	8000d9e <BMU_CAN_ProcessRxMessage+0x1e>
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d002      	beq.n	8000d9e <BMU_CAN_ProcessRxMessage+0x1e>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d101      	bne.n	8000da2 <BMU_CAN_ProcessRxMessage+0x22>
        return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e116      	b.n	8000fd0 <BMU_CAN_ProcessRxMessage+0x250>
    }

    // Increment RX counter
    handle->rx_count++;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000da6:	1c5a      	adds	r2, r3, #1
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	655a      	str	r2, [r3, #84]	@ 0x54

    // Process based on message ID
    switch (rx_header->StdId) {
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f240 2202 	movw	r2, #514	@ 0x202
 8000db4:	4293      	cmp	r3, r2
 8000db6:	f000 80a6 	beq.w	8000f06 <BMU_CAN_ProcessRxMessage+0x186>
 8000dba:	f240 2202 	movw	r2, #514	@ 0x202
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	f200 80fd 	bhi.w	8000fbe <BMU_CAN_ProcessRxMessage+0x23e>
 8000dc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dc8:	d004      	beq.n	8000dd4 <BMU_CAN_ProcessRxMessage+0x54>
 8000dca:	f240 2201 	movw	r2, #513	@ 0x201
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d05c      	beq.n	8000e8c <BMU_CAN_ProcessRxMessage+0x10c>
 8000dd2:	e0f4      	b.n	8000fbe <BMU_CAN_ProcessRxMessage+0x23e>

        // ========== BTT6200 Output Command (0x200) ==========
        case CAN_ID_BTT6200_OUTPUT_CMD: {
            if (rx_header->DLC < sizeof(BMU_BTT6200_OutputCmd_t)) {
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	691b      	ldr	r3, [r3, #16]
 8000dd8:	2b07      	cmp	r3, #7
 8000dda:	d806      	bhi.n	8000dea <BMU_CAN_ProcessRxMessage+0x6a>
                handle->error_count++;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000de0:	1c5a      	adds	r2, r3, #1
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	659a      	str	r2, [r3, #88]	@ 0x58
                return HAL_ERROR;
 8000de6:	2301      	movs	r3, #1
 8000de8:	e0f2      	b.n	8000fd0 <BMU_CAN_ProcessRxMessage+0x250>
            }

            /* MISRA C 2012 Rule 11.5: Use memcpy to avoid unaligned access */
            BMU_BTT6200_OutputCmd_t cmd;
            (void)memcpy(&cmd, rx_data, sizeof(cmd));
 8000dea:	687a      	ldr	r2, [r7, #4]
 8000dec:	f107 0320 	add.w	r3, r7, #32
 8000df0:	6810      	ldr	r0, [r2, #0]
 8000df2:	6851      	ldr	r1, [r2, #4]
 8000df4:	c303      	stmia	r3!, {r0, r1}

            // Verify magic number for safety
            if (cmd.magic != BMU_MAGIC_OUTPUT_CMD) {
 8000df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df8:	4a77      	ldr	r2, [pc, #476]	@ (8000fd8 <BMU_CAN_ProcessRxMessage+0x258>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d006      	beq.n	8000e0c <BMU_CAN_ProcessRxMessage+0x8c>
                handle->error_count++;
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e02:	1c5a      	adds	r2, r3, #1
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	659a      	str	r2, [r3, #88]	@ 0x58
                return HAL_ERROR;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	e0e1      	b.n	8000fd0 <BMU_CAN_ProcessRxMessage+0x250>
            }

            // Validate output ID
            if (cmd.output_id >= BTT6200_NUM_OUTPUTS) {
 8000e0c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e10:	2b13      	cmp	r3, #19
 8000e12:	d906      	bls.n	8000e22 <BMU_CAN_ProcessRxMessage+0xa2>
                handle->error_count++;
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e18:	1c5a      	adds	r2, r3, #1
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	659a      	str	r2, [r3, #88]	@ 0x58
                return HAL_ERROR;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e0d6      	b.n	8000fd0 <BMU_CAN_ProcessRxMessage+0x250>
            }

            // Execute command
            bool new_state;
            if (cmd.command == BMU_CMD_OUTPUT_OFF) {
 8000e22:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d103      	bne.n	8000e32 <BMU_CAN_ProcessRxMessage+0xb2>
                new_state = false;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e30:	e023      	b.n	8000e7a <BMU_CAN_ProcessRxMessage+0xfa>
            } else if (cmd.command == BMU_CMD_OUTPUT_ON) {
 8000e32:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d103      	bne.n	8000e42 <BMU_CAN_ProcessRxMessage+0xc2>
                new_state = true;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e40:	e01b      	b.n	8000e7a <BMU_CAN_ProcessRxMessage+0xfa>
            } else if (cmd.command == BMU_CMD_OUTPUT_TOGGLE) {
 8000e42:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	d110      	bne.n	8000e6c <BMU_CAN_ProcessRxMessage+0xec>
                // Read current state and toggle
                // STATUS_OK means enabled, STATUS_DISABLED means disabled
                BTT6200_Status_t current_status = BTT6200_Config_GetStatus(cmd.output_id);
 8000e4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 fd8c 	bl	800196c <BTT6200_Config_GetStatus>
 8000e54:	4603      	mov	r3, r0
 8000e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                new_state = (current_status == BTT6200_STATUS_DISABLED);
 8000e5a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	bf0c      	ite	eq
 8000e62:	2301      	moveq	r3, #1
 8000e64:	2300      	movne	r3, #0
 8000e66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000e6a:	e006      	b.n	8000e7a <BMU_CAN_ProcessRxMessage+0xfa>
            } else {
                handle->error_count++;
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e70:	1c5a      	adds	r2, r3, #1
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	659a      	str	r2, [r3, #88]	@ 0x58
                return HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
 8000e78:	e0aa      	b.n	8000fd0 <BMU_CAN_ProcessRxMessage+0x250>
            }

            // Set output state
            BTT6200_Config_SetOutput((BMU_Output_t)cmd.output_id, new_state);
 8000e7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e7e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000e82:	4611      	mov	r1, r2
 8000e84:	4618      	mov	r0, r3
 8000e86:	f000 fcf1 	bl	800186c <BTT6200_Config_SetOutput>
 8000e8a:	e0a0      	b.n	8000fce <BMU_CAN_ProcessRxMessage+0x24e>
            break;
        }

        // ========== BTT6200 Multi Command (0x201) ==========
        case CAN_ID_BTT6200_MULTI_CMD: {
            if (rx_header->DLC < sizeof(BMU_BTT6200_MultiCmd_t)) {
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	691b      	ldr	r3, [r3, #16]
 8000e90:	2b07      	cmp	r3, #7
 8000e92:	d806      	bhi.n	8000ea2 <BMU_CAN_ProcessRxMessage+0x122>
                handle->error_count++;
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e98:	1c5a      	adds	r2, r3, #1
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	659a      	str	r2, [r3, #88]	@ 0x58
                return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e096      	b.n	8000fd0 <BMU_CAN_ProcessRxMessage+0x250>
            }

            /* MISRA C 2012 Rule 11.5: Use memcpy to avoid unaligned access */
            BMU_BTT6200_MultiCmd_t cmd;
            (void)memcpy(&cmd, rx_data, sizeof(cmd));
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	f107 0318 	add.w	r3, r7, #24
 8000ea8:	6810      	ldr	r0, [r2, #0]
 8000eaa:	6851      	ldr	r1, [r2, #4]
 8000eac:	c303      	stmia	r3!, {r0, r1}

            // Process each output in mask
            for (uint8_t i = 0; i < BTT6200_NUM_OUTPUTS; i++) {
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000eb4:	e022      	b.n	8000efc <BMU_CAN_ProcessRxMessage+0x17c>
                if ((cmd.output_mask & (1UL << i)) != 0U) {
 8000eb6:	69ba      	ldr	r2, [r7, #24]
 8000eb8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8000ec0:	f003 0301 	and.w	r3, r3, #1
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d014      	beq.n	8000ef2 <BMU_CAN_ProcessRxMessage+0x172>
                    bool state = ((cmd.output_states & (1UL << i)) != 0U);
 8000ec8:	69fa      	ldr	r2, [r7, #28]
 8000eca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000ece:	fa22 f303 	lsr.w	r3, r2, r3
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	bf14      	ite	ne
 8000eda:	2301      	movne	r3, #1
 8000edc:	2300      	moveq	r3, #0
 8000ede:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    BTT6200_Config_SetOutput((BMU_Output_t)i, state);
 8000ee2:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000ee6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000eea:	4611      	mov	r1, r2
 8000eec:	4618      	mov	r0, r3
 8000eee:	f000 fcbd 	bl	800186c <BTT6200_Config_SetOutput>
            for (uint8_t i = 0; i < BTT6200_NUM_OUTPUTS; i++) {
 8000ef2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000efc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000f00:	2b13      	cmp	r3, #19
 8000f02:	d9d8      	bls.n	8000eb6 <BMU_CAN_ProcessRxMessage+0x136>
                }
            }
            break;
 8000f04:	e063      	b.n	8000fce <BMU_CAN_ProcessRxMessage+0x24e>
        }

        // ========== System Command (0x202) ==========
        case CAN_ID_SYSTEM_CMD: {
            if (rx_header->DLC < sizeof(BMU_SystemCmd_t)) {
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	691b      	ldr	r3, [r3, #16]
 8000f0a:	2b07      	cmp	r3, #7
 8000f0c:	d806      	bhi.n	8000f1c <BMU_CAN_ProcessRxMessage+0x19c>
                handle->error_count++;
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f12:	1c5a      	adds	r2, r3, #1
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	659a      	str	r2, [r3, #88]	@ 0x58
                return HAL_ERROR;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e059      	b.n	8000fd0 <BMU_CAN_ProcessRxMessage+0x250>
            }

            /* MISRA C 2012 Rule 11.5: Use memcpy to avoid unaligned access */
            BMU_SystemCmd_t cmd;
            (void)memcpy(&cmd, rx_data, sizeof(cmd));
 8000f1c:	687a      	ldr	r2, [r7, #4]
 8000f1e:	f107 0310 	add.w	r3, r7, #16
 8000f22:	6810      	ldr	r0, [r2, #0]
 8000f24:	6851      	ldr	r1, [r2, #4]
 8000f26:	c303      	stmia	r3!, {r0, r1}

            // Verify magic number for safety
            if (cmd.magic != BMU_MAGIC_SYSTEM_CMD) {
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	4a2c      	ldr	r2, [pc, #176]	@ (8000fdc <BMU_CAN_ProcessRxMessage+0x25c>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d006      	beq.n	8000f3e <BMU_CAN_ProcessRxMessage+0x1be>
                handle->error_count++;
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f34:	1c5a      	adds	r2, r3, #1
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	659a      	str	r2, [r3, #88]	@ 0x58
                return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e048      	b.n	8000fd0 <BMU_CAN_ProcessRxMessage+0x250>
            }

            // Execute system command
            switch (cmd.command) {
 8000f3e:	7c3b      	ldrb	r3, [r7, #16]
 8000f40:	2b03      	cmp	r3, #3
 8000f42:	dc0f      	bgt.n	8000f64 <BMU_CAN_ProcessRxMessage+0x1e4>
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	db33      	blt.n	8000fb0 <BMU_CAN_ProcessRxMessage+0x230>
 8000f48:	2b03      	cmp	r3, #3
 8000f4a:	d831      	bhi.n	8000fb0 <BMU_CAN_ProcessRxMessage+0x230>
 8000f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8000f54 <BMU_CAN_ProcessRxMessage+0x1d4>)
 8000f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f52:	bf00      	nop
 8000f54:	08000fcd 	.word	0x08000fcd
 8000f58:	08000f6b 	.word	0x08000f6b
 8000f5c:	08000f7f 	.word	0x08000f7f
 8000f60:	08000f85 	.word	0x08000f85
 8000f64:	2bfe      	cmp	r3, #254	@ 0xfe
 8000f66:	d021      	beq.n	8000fac <BMU_CAN_ProcessRxMessage+0x22c>
 8000f68:	e022      	b.n	8000fb0 <BMU_CAN_ProcessRxMessage+0x230>
                    // Do nothing
                    break;

                case BMU_CMD_SYSTEM_RESET_STATS:
                    // Reset CAN statistics
                    handle->tx_count = 0;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	651a      	str	r2, [r3, #80]	@ 0x50
                    handle->rx_count = 0;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	2200      	movs	r2, #0
 8000f74:	655a      	str	r2, [r3, #84]	@ 0x54
                    handle->error_count = 0;
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	659a      	str	r2, [r3, #88]	@ 0x58
                    break;
 8000f7c:	e027      	b.n	8000fce <BMU_CAN_ProcessRxMessage+0x24e>

                case BMU_CMD_SYSTEM_DISABLE_ALL:
                    // Disable all BTT6200 outputs
                    BTT6200_Config_DisableAll();
 8000f7e:	f000 fcd1 	bl	8001924 <BTT6200_Config_DisableAll>
                    break;
 8000f82:	e024      	b.n	8000fce <BMU_CAN_ProcessRxMessage+0x24e>

                case BMU_CMD_SYSTEM_ENABLE_ALL:
                    // Enable all BTT6200 outputs
                    for (uint8_t i = 0; i < BTT6200_NUM_OUTPUTS; i++) {
 8000f84:	2300      	movs	r3, #0
 8000f86:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000f8a:	e00a      	b.n	8000fa2 <BMU_CAN_ProcessRxMessage+0x222>
                        BTT6200_Config_SetOutput((BMU_Output_t)i, true);
 8000f8c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000f90:	2101      	movs	r1, #1
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fc6a 	bl	800186c <BTT6200_Config_SetOutput>
                    for (uint8_t i = 0; i < BTT6200_NUM_OUTPUTS; i++) {
 8000f98:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000fa2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000fa6:	2b13      	cmp	r3, #19
 8000fa8:	d9f0      	bls.n	8000f8c <BMU_CAN_ProcessRxMessage+0x20c>
                    }
                    break;
 8000faa:	e010      	b.n	8000fce <BMU_CAN_ProcessRxMessage+0x24e>

                case BMU_CMD_SYSTEM_REBOOT:
                    // Software reset
                    NVIC_SystemReset();
 8000fac:	f7ff fbd2 	bl	8000754 <__NVIC_SystemReset>
                    break;

                default:
                    handle->error_count++;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fb4:	1c5a      	adds	r2, r3, #1
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	659a      	str	r2, [r3, #88]	@ 0x58
                    return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e008      	b.n	8000fd0 <BMU_CAN_ProcessRxMessage+0x250>
            break;
        }

        default:
            // Unknown message ID
            handle->error_count++;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fc2:	1c5a      	adds	r2, r3, #1
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	659a      	str	r2, [r3, #88]	@ 0x58
            return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e001      	b.n	8000fd0 <BMU_CAN_ProcessRxMessage+0x250>
                    break;
 8000fcc:	bf00      	nop
    }

    return HAL_OK;
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3730      	adds	r7, #48	@ 0x30
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	deadbeef 	.word	0xdeadbeef
 8000fdc:	cafebabe 	.word	0xcafebabe

08000fe0 <BMU_CAN_RxCallback>:
/**
  * @brief  CAN RX callback - klicana iz interrupt-a
  * @note   Uporabnik mora to funkcijo poklicati iz HAL_CAN_RxFifo0MsgPendingCallback
  */
void BMU_CAN_RxCallback(CAN_HandleTypeDef* hcan)
{
 8000fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fe2:	b0b5      	sub	sp, #212	@ 0xd4
 8000fe4:	af08      	add	r7, sp, #32
 8000fe6:	60f8      	str	r0, [r7, #12]
    CAN_RxHeaderTypeDef rx_header;
    uint8_t rx_data[8];

    // Check if we have valid handle
    if (g_bmu_can_handle == NULL || !g_bmu_can_handle->is_initialized) {
 8000fe8:	4b48      	ldr	r3, [pc, #288]	@ (800110c <BMU_CAN_RxCallback+0x12c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	f000 8089 	beq.w	8001104 <BMU_CAN_RxCallback+0x124>
 8000ff2:	4b46      	ldr	r3, [pc, #280]	@ (800110c <BMU_CAN_RxCallback+0x12c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	f083 0301 	eor.w	r3, r3, #1
 8001000:	b2db      	uxtb	r3, r3
 8001002:	2b00      	cmp	r3, #0
 8001004:	d17e      	bne.n	8001104 <BMU_CAN_RxCallback+0x124>
        return;
    }

    // Read message from FIFO0
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data) == HAL_OK) {
 8001006:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800100a:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 800100e:	2100      	movs	r1, #0
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f005 f8e7 	bl	80061e4 <HAL_CAN_GetRxMessage>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d174      	bne.n	8001106 <BMU_CAN_RxCallback+0x126>
        // Process the received message (do this FIRST for speed)
        // Cast from volatile to non-volatile (safe because pointer is set once during init)
        HAL_StatusTypeDef result = BMU_CAN_ProcessRxMessage((BMU_CAN_HandleTypeDef*)g_bmu_can_handle, &rx_header, rx_data);
 800101c:	4b3b      	ldr	r3, [pc, #236]	@ (800110c <BMU_CAN_RxCallback+0x12c>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8001024:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fea9 	bl	8000d80 <BMU_CAN_ProcessRxMessage>
 800102e:	4603      	mov	r3, r0
 8001030:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

        // DEBUG: Lightweight RX output (only show received messages, not all data)
        #if 1
        extern UART_HandleTypeDef huart1;
        if (result == HAL_OK) {
 8001034:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8001038:	2b00      	cmp	r3, #0
 800103a:	d12b      	bne.n	8001094 <BMU_CAN_RxCallback+0xb4>
            // Success - just count it, print summary periodically
            static uint32_t rx_count_debug = 0;
            rx_count_debug++;
 800103c:	4b34      	ldr	r3, [pc, #208]	@ (8001110 <BMU_CAN_RxCallback+0x130>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	3301      	adds	r3, #1
 8001042:	4a33      	ldr	r2, [pc, #204]	@ (8001110 <BMU_CAN_RxCallback+0x130>)
 8001044:	6013      	str	r3, [r2, #0]
            if (rx_count_debug % 10 == 1) {  // Print first and every 10th
 8001046:	4b32      	ldr	r3, [pc, #200]	@ (8001110 <BMU_CAN_RxCallback+0x130>)
 8001048:	6819      	ldr	r1, [r3, #0]
 800104a:	4b32      	ldr	r3, [pc, #200]	@ (8001114 <BMU_CAN_RxCallback+0x134>)
 800104c:	fba3 2301 	umull	r2, r3, r3, r1
 8001050:	08da      	lsrs	r2, r3, #3
 8001052:	4613      	mov	r3, r2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	4413      	add	r3, r2
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	1aca      	subs	r2, r1, r3
 800105c:	2a01      	cmp	r2, #1
 800105e:	d152      	bne.n	8001106 <BMU_CAN_RxCallback+0x126>
                char buf[40];
                (void)snprintf(buf, sizeof(buf), "[RX OK] 0x%03lX (count:%lu)\r\n",
 8001060:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001064:	4b2a      	ldr	r3, [pc, #168]	@ (8001110 <BMU_CAN_RxCallback+0x130>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f107 0010 	add.w	r0, r7, #16
 800106c:	9300      	str	r3, [sp, #0]
 800106e:	4613      	mov	r3, r2
 8001070:	4a29      	ldr	r2, [pc, #164]	@ (8001118 <BMU_CAN_RxCallback+0x138>)
 8001072:	2128      	movs	r1, #40	@ 0x28
 8001074:	f009 f9c0 	bl	800a3f8 <sniprintf>
                              rx_header.StdId, rx_count_debug);
                HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 10);
 8001078:	f107 0310 	add.w	r3, r7, #16
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff f8cf 	bl	8000220 <strlen>
 8001082:	4603      	mov	r3, r0
 8001084:	b29a      	uxth	r2, r3
 8001086:	f107 0110 	add.w	r1, r7, #16
 800108a:	230a      	movs	r3, #10
 800108c:	4823      	ldr	r0, [pc, #140]	@ (800111c <BMU_CAN_RxCallback+0x13c>)
 800108e:	f008 fde8 	bl	8009c62 <HAL_UART_Transmit>
 8001092:	e038      	b.n	8001106 <BMU_CAN_RxCallback+0x126>
            }
        } else {
            // Failure - always print with data for debugging
            char buf[120];
            (void)snprintf(buf, sizeof(buf),
 8001094:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001098:	60bb      	str	r3, [r7, #8]
                          "[RX ERR] 0x%03lX: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
                          rx_header.StdId,
                          rx_data[0], rx_data[1], rx_data[2], rx_data[3],
 800109a:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 800109e:	f897 1089 	ldrb.w	r1, [r7, #137]	@ 0x89
 80010a2:	f897 008a 	ldrb.w	r0, [r7, #138]	@ 0x8a
            (void)snprintf(buf, sizeof(buf),
 80010a6:	4604      	mov	r4, r0
                          rx_data[0], rx_data[1], rx_data[2], rx_data[3],
 80010a8:	f897 008b 	ldrb.w	r0, [r7, #139]	@ 0x8b
            (void)snprintf(buf, sizeof(buf),
 80010ac:	4605      	mov	r5, r0
                          rx_data[4], rx_data[5], rx_data[6], rx_data[7]);
 80010ae:	f897 008c 	ldrb.w	r0, [r7, #140]	@ 0x8c
            (void)snprintf(buf, sizeof(buf),
 80010b2:	4606      	mov	r6, r0
                          rx_data[4], rx_data[5], rx_data[6], rx_data[7]);
 80010b4:	f897 008d 	ldrb.w	r0, [r7, #141]	@ 0x8d
            (void)snprintf(buf, sizeof(buf),
 80010b8:	6078      	str	r0, [r7, #4]
                          rx_data[4], rx_data[5], rx_data[6], rx_data[7]);
 80010ba:	f897 008e 	ldrb.w	r0, [r7, #142]	@ 0x8e
            (void)snprintf(buf, sizeof(buf),
 80010be:	6038      	str	r0, [r7, #0]
                          rx_data[4], rx_data[5], rx_data[6], rx_data[7]);
 80010c0:	f897 008f 	ldrb.w	r0, [r7, #143]	@ 0x8f
            (void)snprintf(buf, sizeof(buf),
 80010c4:	4603      	mov	r3, r0
 80010c6:	f107 0010 	add.w	r0, r7, #16
 80010ca:	9307      	str	r3, [sp, #28]
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	9306      	str	r3, [sp, #24]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	9305      	str	r3, [sp, #20]
 80010d4:	9604      	str	r6, [sp, #16]
 80010d6:	9503      	str	r5, [sp, #12]
 80010d8:	9402      	str	r4, [sp, #8]
 80010da:	9101      	str	r1, [sp, #4]
 80010dc:	9200      	str	r2, [sp, #0]
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	4a0f      	ldr	r2, [pc, #60]	@ (8001120 <BMU_CAN_RxCallback+0x140>)
 80010e2:	2178      	movs	r1, #120	@ 0x78
 80010e4:	f009 f988 	bl	800a3f8 <sniprintf>
            HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 10);
 80010e8:	f107 0310 	add.w	r3, r7, #16
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff f897 	bl	8000220 <strlen>
 80010f2:	4603      	mov	r3, r0
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	f107 0110 	add.w	r1, r7, #16
 80010fa:	230a      	movs	r3, #10
 80010fc:	4807      	ldr	r0, [pc, #28]	@ (800111c <BMU_CAN_RxCallback+0x13c>)
 80010fe:	f008 fdb0 	bl	8009c62 <HAL_UART_Transmit>
 8001102:	e000      	b.n	8001106 <BMU_CAN_RxCallback+0x126>
        return;
 8001104:	bf00      	nop
        }
        #endif
    }
}
 8001106:	37b4      	adds	r7, #180	@ 0xb4
 8001108:	46bd      	mov	sp, r7
 800110a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800110c:	2000007c 	.word	0x2000007c
 8001110:	20000080 	.word	0x20000080
 8001114:	cccccccd 	.word	0xcccccccd
 8001118:	0800ad98 	.word	0x0800ad98
 800111c:	20000bb0 	.word	0x20000bb0
 8001120:	0800adb8 	.word	0x0800adb8

08001124 <BTT6200_Init>:

/**
  * @brief  Inicializira BTT6200-4ESA modul
  */
HAL_StatusTypeDef BTT6200_Init(BTT6200_HandleTypeDef* handle)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
    if (handle == NULL) {
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d101      	bne.n	8001136 <BTT6200_Init+0x12>
        return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e028      	b.n	8001188 <BTT6200_Init+0x64>
    }

    // Inicializiraj vse kanale kot disabled
    for (uint8_t i = 0; i < 4; i++) {
 8001136:	2300      	movs	r3, #0
 8001138:	73fb      	strb	r3, [r7, #15]
 800113a:	e015      	b.n	8001168 <BTT6200_Init+0x44>
        handle->channel_enabled[i] = false;
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	4413      	add	r3, r2
 8001142:	2200      	movs	r2, #0
 8001144:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
        HAL_GPIO_WritePin(handle->out[i].port, handle->out[i].pin, GPIO_PIN_RESET);
 8001148:	7bfa      	ldrb	r2, [r7, #15]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	00db      	lsls	r3, r3, #3
 8001156:	4413      	add	r3, r2
 8001158:	889b      	ldrh	r3, [r3, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	4619      	mov	r1, r3
 800115e:	f006 fa3d 	bl	80075dc <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 4; i++) {
 8001162:	7bfb      	ldrb	r3, [r7, #15]
 8001164:	3301      	adds	r3, #1
 8001166:	73fb      	strb	r3, [r7, #15]
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	2b03      	cmp	r3, #3
 800116c:	d9e6      	bls.n	800113c <BTT6200_Init+0x18>
    }

    // Onemogoči diagnostiko na začetku
    HAL_GPIO_WritePin(handle->den.port, handle->den.pin, GPIO_PIN_RESET);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6a18      	ldr	r0, [r3, #32]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001176:	2200      	movs	r2, #0
 8001178:	4619      	mov	r1, r3
 800117a:	f006 fa2f 	bl	80075dc <HAL_GPIO_WritePin>

    // Nastavi diagnostic select na kanal 0
    BTT6200_SetDiagnosticSelect(handle, BTT6200_DSEL_CH0);
 800117e:	2100      	movs	r1, #0
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f000 f980 	bl	8001486 <BTT6200_SetDiagnosticSelect>

    return HAL_OK;
 8001186:	2300      	movs	r3, #0
}
 8001188:	4618      	mov	r0, r3
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <BTT6200_SetChannel>:
  * @brief  Omogoči/onemogoči izhodni kanal
  */
HAL_StatusTypeDef BTT6200_SetChannel(BTT6200_HandleTypeDef* handle,
                                     BTT6200_Channel_t channel,
                                     bool enable)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	460b      	mov	r3, r1
 800119a:	70fb      	strb	r3, [r7, #3]
 800119c:	4613      	mov	r3, r2
 800119e:	70bb      	strb	r3, [r7, #2]
    if (handle == NULL || channel > BTT6200_CH3) {
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d002      	beq.n	80011ac <BTT6200_SetChannel+0x1c>
 80011a6:	78fb      	ldrb	r3, [r7, #3]
 80011a8:	2b03      	cmp	r3, #3
 80011aa:	d901      	bls.n	80011b0 <BTT6200_SetChannel+0x20>
        return HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e015      	b.n	80011dc <BTT6200_SetChannel+0x4c>
    }

    GPIO_PinState state = enable ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80011b0:	78bb      	ldrb	r3, [r7, #2]
 80011b2:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(handle->out[channel].port,
 80011b4:	78fa      	ldrb	r2, [r7, #3]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 80011bc:	78fb      	ldrb	r3, [r7, #3]
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	4413      	add	r3, r2
 80011c4:	889b      	ldrh	r3, [r3, #4]
 80011c6:	7bfa      	ldrb	r2, [r7, #15]
 80011c8:	4619      	mov	r1, r3
 80011ca:	f006 fa07 	bl	80075dc <HAL_GPIO_WritePin>
                      handle->out[channel].pin,
                      state);

    handle->channel_enabled[channel] = enable;
 80011ce:	78fb      	ldrb	r3, [r7, #3]
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	4413      	add	r3, r2
 80011d4:	78ba      	ldrb	r2, [r7, #2]
 80011d6:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

    return HAL_OK;
 80011da:	2300      	movs	r3, #0
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <BTT6200_ChannelOff>:
/**
  * @brief  Onemogoči izhodni kanal (OFF)
  */
HAL_StatusTypeDef BTT6200_ChannelOff(BTT6200_HandleTypeDef* handle,
                                     BTT6200_Channel_t channel)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	70fb      	strb	r3, [r7, #3]
    return BTT6200_SetChannel(handle, channel, false);
 80011f0:	78fb      	ldrb	r3, [r7, #3]
 80011f2:	2200      	movs	r2, #0
 80011f4:	4619      	mov	r1, r3
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff ffca 	bl	8001190 <BTT6200_SetChannel>
 80011fc:	4603      	mov	r3, r0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <BTT6200_SelectDiagnosticChannel>:
/**
  * @brief  Omogoči diagnostiko za izbrani kanal
  */
HAL_StatusTypeDef BTT6200_SelectDiagnosticChannel(BTT6200_HandleTypeDef* handle,
                                                   BTT6200_Channel_t channel)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b084      	sub	sp, #16
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
 800120e:	460b      	mov	r3, r1
 8001210:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL || channel > BTT6200_CH3) {
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <BTT6200_SelectDiagnosticChannel+0x18>
 8001218:	78fb      	ldrb	r3, [r7, #3]
 800121a:	2b03      	cmp	r3, #3
 800121c:	d901      	bls.n	8001222 <BTT6200_SelectDiagnosticChannel+0x1c>
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e007      	b.n	8001232 <BTT6200_SelectDiagnosticChannel+0x2c>
    }

    uint8_t dsel_value = (uint8_t)channel;
 8001222:	78fb      	ldrb	r3, [r7, #3]
 8001224:	73fb      	strb	r3, [r7, #15]
    return BTT6200_SetDiagnosticSelect(handle, dsel_value);
 8001226:	7bfb      	ldrb	r3, [r7, #15]
 8001228:	4619      	mov	r1, r3
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f000 f92b 	bl	8001486 <BTT6200_SetDiagnosticSelect>
 8001230:	4603      	mov	r3, r0
}
 8001232:	4618      	mov	r0, r3
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <BTT6200_EnableDiagnostic>:
/**
  * @brief  Omogoči/onemogoči diagnostiko
  */
HAL_StatusTypeDef BTT6200_EnableDiagnostic(BTT6200_HandleTypeDef* handle,
                                           bool enable)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b084      	sub	sp, #16
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	460b      	mov	r3, r1
 8001244:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL) {
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d101      	bne.n	8001250 <BTT6200_EnableDiagnostic+0x16>
        return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e00a      	b.n	8001266 <BTT6200_EnableDiagnostic+0x2c>
    }

    GPIO_PinState state = enable ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8001250:	78fb      	ldrb	r3, [r7, #3]
 8001252:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(handle->den.port, handle->den.pin, state);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a18      	ldr	r0, [r3, #32]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800125c:	7bfa      	ldrb	r2, [r7, #15]
 800125e:	4619      	mov	r1, r3
 8001260:	f006 f9bc 	bl	80075dc <HAL_GPIO_WritePin>

    return HAL_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <BTT6200_ReadChannelCurrent>:
  * @brief  Preberi trenutni tok preko IS pina (current sensing)
  */
HAL_StatusTypeDef BTT6200_ReadChannelCurrent(BTT6200_HandleTypeDef* handle,
                                             BTT6200_Channel_t channel,
                                             uint32_t* current_mA)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08c      	sub	sp, #48	@ 0x30
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	460b      	mov	r3, r1
 800127a:	607a      	str	r2, [r7, #4]
 800127c:	72fb      	strb	r3, [r7, #11]
    if (handle == NULL || current_mA == NULL || channel > BTT6200_CH3) {
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d005      	beq.n	8001290 <BTT6200_ReadChannelCurrent+0x20>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d002      	beq.n	8001290 <BTT6200_ReadChannelCurrent+0x20>
 800128a:	7afb      	ldrb	r3, [r7, #11]
 800128c:	2b03      	cmp	r3, #3
 800128e:	d901      	bls.n	8001294 <BTT6200_ReadChannelCurrent+0x24>
        return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e085      	b.n	80013a0 <BTT6200_ReadChannelCurrent+0x130>
    }

    if (handle->hadc == NULL) {
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001298:	2b00      	cmp	r3, #0
 800129a:	d101      	bne.n	80012a0 <BTT6200_ReadChannelCurrent+0x30>
        return HAL_ERROR;  // ADC ni konfiguriran
 800129c:	2301      	movs	r3, #1
 800129e:	e07f      	b.n	80013a0 <BTT6200_ReadChannelCurrent+0x130>
    }

    // Izberi diagnostični kanal
    if (BTT6200_SelectDiagnosticChannel(handle, channel) != HAL_OK) {
 80012a0:	7afb      	ldrb	r3, [r7, #11]
 80012a2:	4619      	mov	r1, r3
 80012a4:	68f8      	ldr	r0, [r7, #12]
 80012a6:	f7ff ffae 	bl	8001206 <BTT6200_SelectDiagnosticChannel>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <BTT6200_ReadChannelCurrent+0x44>
        return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e075      	b.n	80013a0 <BTT6200_ReadChannelCurrent+0x130>
    }

    // Omogoči diagnostiko
    if (BTT6200_EnableDiagnostic(handle, true) != HAL_OK) {
 80012b4:	2101      	movs	r1, #1
 80012b6:	68f8      	ldr	r0, [r7, #12]
 80012b8:	f7ff ffbf 	bl	800123a <BTT6200_EnableDiagnostic>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <BTT6200_ReadChannelCurrent+0x56>
        return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e06c      	b.n	80013a0 <BTT6200_ReadChannelCurrent+0x130>
    }

    // Počakaj krajši čas za stabilizacijo (priporočeno iz datasheeta)
    HAL_Delay(1);
 80012c6:	2001      	movs	r0, #1
 80012c8:	f003 fe72 	bl	8004fb0 <HAL_Delay>

    // Preberi ADC vrednost iz DMA bufferja (instant read, no conversion delay)
    uint16_t adc_value_16;
    uint32_t adc_value;

    if (hadc_dma.is_initialized) {
 80012cc:	4b36      	ldr	r3, [pc, #216]	@ (80013a8 <BTT6200_ReadChannelCurrent+0x138>)
 80012ce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d010      	beq.n	80012f8 <BTT6200_ReadChannelCurrent+0x88>
        // Read from DMA circular buffer
        // is_adc_channel is ADC_CHANNEL_10-14, which map to DMA buffer indices 10-14
        // ADC_CHANNEL_10 = 10, ADC_CHANNEL_11 = 11, etc.
        if (ADC_DMA_GetValue(&hadc_dma, (ADC_DMA_Channel_t)handle->is_adc_channel, &adc_value_16) == HAL_OK) {
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	f107 0226 	add.w	r2, r7, #38	@ 0x26
 80012e0:	4619      	mov	r1, r3
 80012e2:	4831      	ldr	r0, [pc, #196]	@ (80013a8 <BTT6200_ReadChannelCurrent+0x138>)
 80012e4:	f7ff f9e6 	bl	80006b4 <ADC_DMA_GetValue>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d102      	bne.n	80012f4 <BTT6200_ReadChannelCurrent+0x84>
            adc_value = adc_value_16;
 80012ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80012f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012f2:	e03c      	b.n	800136e <BTT6200_ReadChannelCurrent+0xfe>
        } else {
            return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e053      	b.n	80013a0 <BTT6200_ReadChannelCurrent+0x130>
        }
    } else {
        // Fallback: DMA not initialized, use direct ADC reading (slower)
        ADC_ChannelConfTypeDef sConfig = {0};
 80012f8:	f107 0314 	add.w	r3, r7, #20
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	60da      	str	r2, [r3, #12]
        sConfig.Channel = handle->is_adc_channel;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800130a:	617b      	str	r3, [r7, #20]
        sConfig.Rank = 1;
 800130c:	2301      	movs	r3, #1
 800130e:	61bb      	str	r3, [r7, #24]
        sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001310:	2307      	movs	r3, #7
 8001312:	61fb      	str	r3, [r7, #28]

        if (HAL_ADC_ConfigChannel(handle->hadc, &sConfig) != HAL_OK) {
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001318:	f107 0214 	add.w	r2, r7, #20
 800131c:	4611      	mov	r1, r2
 800131e:	4618      	mov	r0, r3
 8001320:	f004 f936 	bl	8005590 <HAL_ADC_ConfigChannel>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <BTT6200_ReadChannelCurrent+0xbe>
            return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e038      	b.n	80013a0 <BTT6200_ReadChannelCurrent+0x130>
        }

        HAL_ADC_Start(handle->hadc);
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001332:	4618      	mov	r0, r3
 8001334:	f003 fea4 	bl	8005080 <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(handle->hadc, 100) != HAL_OK) {
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800133c:	2164      	movs	r1, #100	@ 0x64
 800133e:	4618      	mov	r0, r3
 8001340:	f003 ff85 	bl	800524e <HAL_ADC_PollForConversion>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d006      	beq.n	8001358 <BTT6200_ReadChannelCurrent+0xe8>
            HAL_ADC_Stop(handle->hadc);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800134e:	4618      	mov	r0, r3
 8001350:	f003 ff4a 	bl	80051e8 <HAL_ADC_Stop>
            return HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	e023      	b.n	80013a0 <BTT6200_ReadChannelCurrent+0x130>
        }

        adc_value = HAL_ADC_GetValue(handle->hadc);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800135c:	4618      	mov	r0, r3
 800135e:	f004 f8f5 	bl	800554c <HAL_ADC_GetValue>
 8001362:	62f8      	str	r0, [r7, #44]	@ 0x2c
        HAL_ADC_Stop(handle->hadc);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001368:	4618      	mov	r0, r3
 800136a:	f003 ff3d 	bl	80051e8 <HAL_ADC_Stop>
    }

    // Pretvori ADC vrednost v napetost (mV)
    // Assuming 3.3V reference, 12-bit ADC
    uint32_t voltage_mv = (adc_value * 3300) / 4095;
 800136e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001370:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8001374:	fb03 f202 	mul.w	r2, r3, r2
 8001378:	4b0c      	ldr	r3, [pc, #48]	@ (80013ac <BTT6200_ReadChannelCurrent+0x13c>)
 800137a:	fba3 1302 	umull	r1, r3, r3, r2
 800137e:	1ad2      	subs	r2, r2, r3
 8001380:	0852      	lsrs	r2, r2, #1
 8001382:	4413      	add	r3, r2
 8001384:	0adb      	lsrs	r3, r3, #11
 8001386:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Če uporabimo Rsense = 1.2kOhm in kILIS = 1400:
    // IL(mA) = V_IS(mV) / 1.2 * 1400 / 1000
    // IL(mA) = V_IS(mV) * 1.167

    // Za večjo natančnost uporabi dejanske vrednosti iz hardware sheme
    *current_mA = (voltage_mv * BTT6200_CURRENT_SENSE_RATIO) / 1200;
 8001388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800138a:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 800138e:	fb02 f303 	mul.w	r3, r2, r3
 8001392:	4a07      	ldr	r2, [pc, #28]	@ (80013b0 <BTT6200_ReadChannelCurrent+0x140>)
 8001394:	fba2 2303 	umull	r2, r3, r2, r3
 8001398:	09da      	lsrs	r2, r3, #7
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3730      	adds	r7, #48	@ 0x30
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000c84 	.word	0x20000c84
 80013ac:	00100101 	.word	0x00100101
 80013b0:	1b4e81b5 	.word	0x1b4e81b5

080013b4 <BTT6200_IsOvercurrent>:

/**
  * @brief  Preveri overcurrent status (preko OC pina)
  */
bool BTT6200_IsOvercurrent(BTT6200_HandleTypeDef* handle)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
    if (handle == NULL || !handle->has_oc_pin) {
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d007      	beq.n	80013d2 <BTT6200_IsOvercurrent+0x1e>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80013c8:	f083 0301 	eor.w	r3, r3, #1
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <BTT6200_IsOvercurrent+0x22>
        return false;
 80013d2:	2300      	movs	r3, #0
 80013d4:	e010      	b.n	80013f8 <BTT6200_IsOvercurrent+0x44>
    }

    // OC pin je active high (overcurrent = HIGH)
    GPIO_PinState state = HAL_GPIO_ReadPin(handle->oc_pin.port,
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80013e0:	4619      	mov	r1, r3
 80013e2:	4610      	mov	r0, r2
 80013e4:	f006 f8e2 	bl	80075ac <HAL_GPIO_ReadPin>
 80013e8:	4603      	mov	r3, r0
 80013ea:	73fb      	strb	r3, [r7, #15]
                                            handle->oc_pin.pin);

    return (state == GPIO_PIN_SET);
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	bf0c      	ite	eq
 80013f2:	2301      	moveq	r3, #1
 80013f4:	2300      	movne	r3, #0
 80013f6:	b2db      	uxtb	r3, r3
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3710      	adds	r7, #16
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <BTT6200_GetChannelStatus>:
/**
  * @brief  Pridobi status kanala
  */
BTT6200_Status_t BTT6200_GetChannelStatus(BTT6200_HandleTypeDef* handle,
                                          BTT6200_Channel_t channel)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL || channel > BTT6200_CH3) {
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d002      	beq.n	8001418 <BTT6200_GetChannelStatus+0x18>
 8001412:	78fb      	ldrb	r3, [r7, #3]
 8001414:	2b03      	cmp	r3, #3
 8001416:	d901      	bls.n	800141c <BTT6200_GetChannelStatus+0x1c>
        return BTT6200_STATUS_ERROR;
 8001418:	23ff      	movs	r3, #255	@ 0xff
 800141a:	e014      	b.n	8001446 <BTT6200_GetChannelStatus+0x46>
    }

    // Preveri overcurrent
    if (BTT6200_IsOvercurrent(handle)) {
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f7ff ffc9 	bl	80013b4 <BTT6200_IsOvercurrent>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <BTT6200_GetChannelStatus+0x2c>
        return BTT6200_STATUS_OVERCURRENT;
 8001428:	2301      	movs	r3, #1
 800142a:	e00c      	b.n	8001446 <BTT6200_GetChannelStatus+0x46>
    }

    // Preveri, če je kanal omogočen
    if (!handle->channel_enabled[channel]) {
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	4413      	add	r3, r2
 8001432:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001436:	f083 0301 	eor.w	r3, r3, #1
 800143a:	b2db      	uxtb	r3, r3
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <BTT6200_GetChannelStatus+0x44>
        return BTT6200_STATUS_DISABLED;
 8001440:	2302      	movs	r3, #2
 8001442:	e000      	b.n	8001446 <BTT6200_GetChannelStatus+0x46>
    }

    return BTT6200_STATUS_OK;
 8001444:	2300      	movs	r3, #0
}
 8001446:	4618      	mov	r0, r3
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <BTT6200_DisableAll>:

/**
  * @brief  Onemogoči vse kanale na modulu
  */
HAL_StatusTypeDef BTT6200_DisableAll(BTT6200_HandleTypeDef* handle)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b084      	sub	sp, #16
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
    if (handle == NULL) {
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d101      	bne.n	8001460 <BTT6200_DisableAll+0x12>
        return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e00e      	b.n	800147e <BTT6200_DisableAll+0x30>
    }

    for (uint8_t i = 0; i < 4; i++) {
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]
 8001464:	e007      	b.n	8001476 <BTT6200_DisableAll+0x28>
        BTT6200_ChannelOff(handle, (BTT6200_Channel_t)i);
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	4619      	mov	r1, r3
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff feba 	bl	80011e4 <BTT6200_ChannelOff>
    for (uint8_t i = 0; i < 4; i++) {
 8001470:	7bfb      	ldrb	r3, [r7, #15]
 8001472:	3301      	adds	r3, #1
 8001474:	73fb      	strb	r3, [r7, #15]
 8001476:	7bfb      	ldrb	r3, [r7, #15]
 8001478:	2b03      	cmp	r3, #3
 800147a:	d9f4      	bls.n	8001466 <BTT6200_DisableAll+0x18>
    }

    return HAL_OK;
 800147c:	2300      	movs	r3, #0
}
 800147e:	4618      	mov	r0, r3
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <BTT6200_SetDiagnosticSelect>:
  * @param  handle: Pointer na BTT6200_HandleTypeDef
  * @param  dsel_value: Vrednost 0-3 (2-bit)
  */
static HAL_StatusTypeDef BTT6200_SetDiagnosticSelect(BTT6200_HandleTypeDef* handle,
                                                      uint8_t dsel_value)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b084      	sub	sp, #16
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
 800148e:	460b      	mov	r3, r1
 8001490:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL || dsel_value > 3) {
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d002      	beq.n	800149e <BTT6200_SetDiagnosticSelect+0x18>
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	2b03      	cmp	r3, #3
 800149c:	d901      	bls.n	80014a2 <BTT6200_SetDiagnosticSelect+0x1c>
        return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e01a      	b.n	80014d8 <BTT6200_SetDiagnosticSelect+0x52>
    }

    // DSEL0 = bit 0
    GPIO_PinState dsel0_state = (dsel_value & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80014a2:	78fb      	ldrb	r3, [r7, #3]
 80014a4:	f003 0301 	and.w	r3, r3, #1
 80014a8:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(handle->dsel0.port, handle->dsel0.pin, dsel0_state);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80014b2:	7bfa      	ldrb	r2, [r7, #15]
 80014b4:	4619      	mov	r1, r3
 80014b6:	f006 f891 	bl	80075dc <HAL_GPIO_WritePin>

    // DSEL1 = bit 1
    GPIO_PinState dsel1_state = (dsel_value & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80014ba:	78fb      	ldrb	r3, [r7, #3]
 80014bc:	105b      	asrs	r3, r3, #1
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(handle->dsel1.port, handle->dsel1.pin, dsel1_state);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80014ce:	7bba      	ldrb	r2, [r7, #14]
 80014d0:	4619      	mov	r1, r3
 80014d2:	f006 f883 	bl	80075dc <HAL_GPIO_WritePin>

    return HAL_OK;
 80014d6:	2300      	movs	r3, #0
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <BTT6200_Config_Init>:

/**
  * @brief  Inicializira vse BTT6200-4ESA module
  */
HAL_StatusTypeDef BTT6200_Config_Init(ADC_HandleTypeDef* hadc)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b0ca      	sub	sp, #296	@ 0x128
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80014ea:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014ee:	6018      	str	r0, [r3, #0]
    HAL_StatusTypeDef status = HAL_OK;
 80014f0:	2300      	movs	r3, #0
 80014f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

    // ========== MODULE 0 ==========
    btt6200_modules[0].module_id = 0;
 80014f6:	4bb9      	ldr	r3, [pc, #740]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    btt6200_modules[0].out[0] = (BTT6200_GPIO_t){OUT0_0_GPIO_Port, OUT0_0_Pin};  // PB10
 80014fe:	4bb7      	ldr	r3, [pc, #732]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001500:	4ab7      	ldr	r2, [pc, #732]	@ (80017e0 <BTT6200_Config_Init+0x300>)
 8001502:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001506:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[0].out[1] = (BTT6200_GPIO_t){OUT1_0_GPIO_Port, OUT1_0_Pin};  // PE15
 800150a:	4bb4      	ldr	r3, [pc, #720]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800150c:	4ab5      	ldr	r2, [pc, #724]	@ (80017e4 <BTT6200_Config_Init+0x304>)
 800150e:	3308      	adds	r3, #8
 8001510:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001514:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[0].out[2] = (BTT6200_GPIO_t){OUT2_0_GPIO_Port, OUT2_0_Pin};  // PE12
 8001518:	4bb0      	ldr	r3, [pc, #704]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800151a:	4ab3      	ldr	r2, [pc, #716]	@ (80017e8 <BTT6200_Config_Init+0x308>)
 800151c:	3310      	adds	r3, #16
 800151e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001522:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[0].out[3] = (BTT6200_GPIO_t){OUT3_0_GPIO_Port, OUT3_0_Pin};  // PB11
 8001526:	4bad      	ldr	r3, [pc, #692]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001528:	4ab0      	ldr	r2, [pc, #704]	@ (80017ec <BTT6200_Config_Init+0x30c>)
 800152a:	3318      	adds	r3, #24
 800152c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001530:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[0].den = (BTT6200_GPIO_t){DEN_0_GPIO_Port, DEN_0_Pin};       // PE14
 8001534:	4ba9      	ldr	r3, [pc, #676]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001536:	4aae      	ldr	r2, [pc, #696]	@ (80017f0 <BTT6200_Config_Init+0x310>)
 8001538:	3320      	adds	r3, #32
 800153a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800153e:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[0].dsel0 = (BTT6200_GPIO_t){DSEL0_0_GPIO_Port, DSEL0_0_Pin}; // PE13
 8001542:	4ba6      	ldr	r3, [pc, #664]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001544:	4aab      	ldr	r2, [pc, #684]	@ (80017f4 <BTT6200_Config_Init+0x314>)
 8001546:	3328      	adds	r3, #40	@ 0x28
 8001548:	e892 0003 	ldmia.w	r2, {r0, r1}
 800154c:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[0].dsel1 = (BTT6200_GPIO_t){DSEL1_0_GPIO_Port, DSEL1_0_Pin}; // PE10
 8001550:	4ba2      	ldr	r3, [pc, #648]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001552:	4aa9      	ldr	r2, [pc, #676]	@ (80017f8 <BTT6200_Config_Init+0x318>)
 8001554:	3330      	adds	r3, #48	@ 0x30
 8001556:	e892 0003 	ldmia.w	r2, {r0, r1}
 800155a:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[0].hadc = hadc;
 800155e:	4a9f      	ldr	r2, [pc, #636]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001560:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001564:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	6393      	str	r3, [r2, #56]	@ 0x38
    btt6200_modules[0].is_adc_channel = ADC_CHANNEL_10; // PC0
 800156c:	4b9b      	ldr	r3, [pc, #620]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800156e:	220a      	movs	r2, #10
 8001570:	63da      	str	r2, [r3, #60]	@ 0x3c


    // ========== MODULE 1 ==========
    btt6200_modules[1].module_id = 1;
 8001572:	4b9a      	ldr	r3, [pc, #616]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001574:	2201      	movs	r2, #1
 8001576:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    btt6200_modules[1].out[0] = (BTT6200_GPIO_t){OUT0_1_GPIO_Port, OUT0_1_Pin};  // PD13
 800157a:	4b98      	ldr	r3, [pc, #608]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800157c:	4a9f      	ldr	r2, [pc, #636]	@ (80017fc <BTT6200_Config_Init+0x31c>)
 800157e:	3350      	adds	r3, #80	@ 0x50
 8001580:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001584:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[1].out[1] = (BTT6200_GPIO_t){OUT1_1_GPIO_Port, OUT1_1_Pin};  // PD12
 8001588:	4b94      	ldr	r3, [pc, #592]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800158a:	4a9d      	ldr	r2, [pc, #628]	@ (8001800 <BTT6200_Config_Init+0x320>)
 800158c:	3358      	adds	r3, #88	@ 0x58
 800158e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001592:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[1].out[2] = (BTT6200_GPIO_t){OUT2_1_GPIO_Port, OUT2_1_Pin};  // PD9
 8001596:	4b91      	ldr	r3, [pc, #580]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001598:	4a9a      	ldr	r2, [pc, #616]	@ (8001804 <BTT6200_Config_Init+0x324>)
 800159a:	3360      	adds	r3, #96	@ 0x60
 800159c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015a0:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[1].out[3] = (BTT6200_GPIO_t){OUT3_1_GPIO_Port, OUT3_1_Pin};  // PD8
 80015a4:	4b8d      	ldr	r3, [pc, #564]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80015a6:	4a98      	ldr	r2, [pc, #608]	@ (8001808 <BTT6200_Config_Init+0x328>)
 80015a8:	3368      	adds	r3, #104	@ 0x68
 80015aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015ae:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[1].den = (BTT6200_GPIO_t){DEN_1_GPIO_Port, DEN_1_Pin};       // PB11
 80015b2:	4b8a      	ldr	r3, [pc, #552]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80015b4:	4a95      	ldr	r2, [pc, #596]	@ (800180c <BTT6200_Config_Init+0x32c>)
 80015b6:	3370      	adds	r3, #112	@ 0x70
 80015b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015bc:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[1].dsel0 = (BTT6200_GPIO_t){DSEL0_1_GPIO_Port, DSEL0_1_Pin}; // PD10
 80015c0:	4b86      	ldr	r3, [pc, #536]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80015c2:	4a93      	ldr	r2, [pc, #588]	@ (8001810 <BTT6200_Config_Init+0x330>)
 80015c4:	3378      	adds	r3, #120	@ 0x78
 80015c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015ca:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[1].dsel1 = (BTT6200_GPIO_t){DSEL1_1_GPIO_Port, DSEL1_1_Pin}; // PB15
 80015ce:	4b83      	ldr	r3, [pc, #524]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80015d0:	4a90      	ldr	r2, [pc, #576]	@ (8001814 <BTT6200_Config_Init+0x334>)
 80015d2:	3380      	adds	r3, #128	@ 0x80
 80015d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015d8:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[1].hadc = hadc;
 80015dc:	4a7f      	ldr	r2, [pc, #508]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80015de:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80015e2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    btt6200_modules[1].is_adc_channel = ADC_CHANNEL_11; // PC1 - FIXED: was [0]
 80015ec:	4b7b      	ldr	r3, [pc, #492]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80015ee:	220b      	movs	r2, #11
 80015f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    // ========== MODULE 2 ==========
    btt6200_modules[2].module_id = 2;
 80015f4:	4b79      	ldr	r3, [pc, #484]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80015f6:	2202      	movs	r2, #2
 80015f8:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    btt6200_modules[2].out[0] = (BTT6200_GPIO_t){OUT0_2_GPIO_Port, OUT0_2_Pin};  // PG6
 80015fc:	4b77      	ldr	r3, [pc, #476]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80015fe:	4a86      	ldr	r2, [pc, #536]	@ (8001818 <BTT6200_Config_Init+0x338>)
 8001600:	33a0      	adds	r3, #160	@ 0xa0
 8001602:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001606:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[2].out[1] = (BTT6200_GPIO_t){OUT1_2_GPIO_Port, OUT1_2_Pin};  // PG5
 800160a:	4b74      	ldr	r3, [pc, #464]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800160c:	4a83      	ldr	r2, [pc, #524]	@ (800181c <BTT6200_Config_Init+0x33c>)
 800160e:	33a8      	adds	r3, #168	@ 0xa8
 8001610:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001614:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[2].out[2] = (BTT6200_GPIO_t){OUT2_2_GPIO_Port, OUT2_2_Pin};  // PG2
 8001618:	4b70      	ldr	r3, [pc, #448]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800161a:	4a81      	ldr	r2, [pc, #516]	@ (8001820 <BTT6200_Config_Init+0x340>)
 800161c:	33b0      	adds	r3, #176	@ 0xb0
 800161e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001622:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[2].out[3] = (BTT6200_GPIO_t){OUT3_2_GPIO_Port, OUT3_2_Pin};  // PD15
 8001626:	4b6d      	ldr	r3, [pc, #436]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001628:	4a7e      	ldr	r2, [pc, #504]	@ (8001824 <BTT6200_Config_Init+0x344>)
 800162a:	33b8      	adds	r3, #184	@ 0xb8
 800162c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001630:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[2].den = (BTT6200_GPIO_t){DEN_2_GPIO_Port, DEN_2_Pin};       // PG4
 8001634:	4b69      	ldr	r3, [pc, #420]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001636:	4a7c      	ldr	r2, [pc, #496]	@ (8001828 <BTT6200_Config_Init+0x348>)
 8001638:	33c0      	adds	r3, #192	@ 0xc0
 800163a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800163e:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[2].dsel0 = (BTT6200_GPIO_t){DSEL0_2_GPIO_Port, DSEL0_2_Pin}; // PG3
 8001642:	4b66      	ldr	r3, [pc, #408]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001644:	4a79      	ldr	r2, [pc, #484]	@ (800182c <BTT6200_Config_Init+0x34c>)
 8001646:	33c8      	adds	r3, #200	@ 0xc8
 8001648:	e892 0003 	ldmia.w	r2, {r0, r1}
 800164c:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[2].dsel1 = (BTT6200_GPIO_t){DSEL1_2_GPIO_Port, DSEL1_2_Pin}; // PD14
 8001650:	4b62      	ldr	r3, [pc, #392]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001652:	4a77      	ldr	r2, [pc, #476]	@ (8001830 <BTT6200_Config_Init+0x350>)
 8001654:	33d0      	adds	r3, #208	@ 0xd0
 8001656:	e892 0003 	ldmia.w	r2, {r0, r1}
 800165a:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[2].hadc = hadc;
 800165e:	4a5f      	ldr	r2, [pc, #380]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001660:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001664:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
    btt6200_modules[2].is_adc_channel = ADC_CHANNEL_12; // PC2 - FIXED: was [0]
 800166e:	4b5b      	ldr	r3, [pc, #364]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001670:	220c      	movs	r2, #12
 8001672:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

    // ========== MODULE 3 ==========
    btt6200_modules[3].module_id = 3;
 8001676:	4b59      	ldr	r3, [pc, #356]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001678:	2203      	movs	r2, #3
 800167a:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    btt6200_modules[3].out[0] = (BTT6200_GPIO_t){OUT0_3_GPIO_Port, OUT0_3_Pin};  // PA8
 800167e:	4b57      	ldr	r3, [pc, #348]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001680:	4a6c      	ldr	r2, [pc, #432]	@ (8001834 <BTT6200_Config_Init+0x354>)
 8001682:	33f0      	adds	r3, #240	@ 0xf0
 8001684:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001688:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[3].out[1] = (BTT6200_GPIO_t){OUT1_3_GPIO_Port, OUT1_3_Pin};  // PA9
 800168c:	4b53      	ldr	r3, [pc, #332]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800168e:	4a6a      	ldr	r2, [pc, #424]	@ (8001838 <BTT6200_Config_Init+0x358>)
 8001690:	33f8      	adds	r3, #248	@ 0xf8
 8001692:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001696:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[3].out[2] = (BTT6200_GPIO_t){OUT2_3_GPIO_Port, OUT2_3_Pin};  // PA10
 800169a:	4b50      	ldr	r3, [pc, #320]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800169c:	4a67      	ldr	r2, [pc, #412]	@ (800183c <BTT6200_Config_Init+0x35c>)
 800169e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80016a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016a6:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[3].out[3] = (BTT6200_GPIO_t){OUT3_3_GPIO_Port, OUT3_3_Pin};  // PA11
 80016aa:	4b4c      	ldr	r3, [pc, #304]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80016ac:	4a64      	ldr	r2, [pc, #400]	@ (8001840 <BTT6200_Config_Init+0x360>)
 80016ae:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80016b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016b6:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[3].den = (BTT6200_GPIO_t){DEN_3_GPIO_Port, DEN_3_Pin};       // PC7
 80016ba:	4b48      	ldr	r3, [pc, #288]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80016bc:	4a61      	ldr	r2, [pc, #388]	@ (8001844 <BTT6200_Config_Init+0x364>)
 80016be:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80016c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016c6:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[3].dsel0 = (BTT6200_GPIO_t){DSEL0_3_GPIO_Port, DSEL0_3_Pin}; // PC8
 80016ca:	4b44      	ldr	r3, [pc, #272]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80016cc:	4a5e      	ldr	r2, [pc, #376]	@ (8001848 <BTT6200_Config_Init+0x368>)
 80016ce:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 80016d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016d6:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[3].dsel1 = (BTT6200_GPIO_t){DSEL1_3_GPIO_Port, DSEL1_3_Pin}; // PC9
 80016da:	4b40      	ldr	r3, [pc, #256]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80016dc:	4a5b      	ldr	r2, [pc, #364]	@ (800184c <BTT6200_Config_Init+0x36c>)
 80016de:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80016e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016e6:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[3].hadc = hadc;
 80016ea:	4a3c      	ldr	r2, [pc, #240]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80016ec:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80016f0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
    btt6200_modules[3].is_adc_channel = ADC_CHANNEL_13; // PC3 - FIXED: was [0]
 80016fa:	4b38      	ldr	r3, [pc, #224]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80016fc:	220d      	movs	r2, #13
 80016fe:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

    // ========== MODULE 4 ==========
    btt6200_modules[4].module_id = 4;
 8001702:	4b36      	ldr	r3, [pc, #216]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 8001704:	2204      	movs	r2, #4
 8001706:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
    btt6200_modules[4].out[0] = (BTT6200_GPIO_t){OUT0_4_GPIO_Port, OUT0_4_Pin};  // PA15
 800170a:	4b34      	ldr	r3, [pc, #208]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800170c:	4a50      	ldr	r2, [pc, #320]	@ (8001850 <BTT6200_Config_Init+0x370>)
 800170e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8001712:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001716:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[4].out[1] = (BTT6200_GPIO_t){OUT1_4_GPIO_Port, OUT1_4_Pin};  // PC10
 800171a:	4b30      	ldr	r3, [pc, #192]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800171c:	4a4d      	ldr	r2, [pc, #308]	@ (8001854 <BTT6200_Config_Init+0x374>)
 800171e:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8001722:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001726:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[4].out[2] = (BTT6200_GPIO_t){OUT2_4_GPIO_Port, OUT2_4_Pin};  // PD0
 800172a:	4b2c      	ldr	r3, [pc, #176]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800172c:	4a4a      	ldr	r2, [pc, #296]	@ (8001858 <BTT6200_Config_Init+0x378>)
 800172e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001732:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001736:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[4].out[3] = (BTT6200_GPIO_t){OUT3_4_GPIO_Port, OUT3_4_Pin};  // PD1
 800173a:	4b28      	ldr	r3, [pc, #160]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800173c:	4a47      	ldr	r2, [pc, #284]	@ (800185c <BTT6200_Config_Init+0x37c>)
 800173e:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8001742:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001746:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[4].den = (BTT6200_GPIO_t){DEN_4_GPIO_Port, DEN_4_Pin};       // PC11
 800174a:	4b24      	ldr	r3, [pc, #144]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800174c:	4a44      	ldr	r2, [pc, #272]	@ (8001860 <BTT6200_Config_Init+0x380>)
 800174e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001752:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001756:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[4].dsel0 = (BTT6200_GPIO_t){DSEL0_4_GPIO_Port, DSEL0_4_Pin}; // PC12
 800175a:	4b20      	ldr	r3, [pc, #128]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800175c:	4a41      	ldr	r2, [pc, #260]	@ (8001864 <BTT6200_Config_Init+0x384>)
 800175e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001762:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001766:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[4].dsel1 = (BTT6200_GPIO_t){DSEL1_4_GPIO_Port, DSEL1_4_Pin}; // PD2
 800176a:	4b1c      	ldr	r3, [pc, #112]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800176c:	4a3e      	ldr	r2, [pc, #248]	@ (8001868 <BTT6200_Config_Init+0x388>)
 800176e:	f503 73b8 	add.w	r3, r3, #368	@ 0x170
 8001772:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001776:	e883 0003 	stmia.w	r3, {r0, r1}
    btt6200_modules[4].hadc = hadc;
 800177a:	4a18      	ldr	r2, [pc, #96]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800177c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001780:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f8c2 3178 	str.w	r3, [r2, #376]	@ 0x178
    btt6200_modules[4].is_adc_channel = ADC_CHANNEL_14; // PC4 - FIXED: was [0]
 800178a:	4b14      	ldr	r3, [pc, #80]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 800178c:	220e      	movs	r2, #14
 800178e:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

    // Inicializiraj vse module
    for (uint8_t i = 0; i < BTT6200_NUM_MODULES; i++) {
 8001792:	2300      	movs	r3, #0
 8001794:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8001798:	e015      	b.n	80017c6 <BTT6200_Config_Init+0x2e6>
        if (BTT6200_Init(&btt6200_modules[i]) != HAL_OK) {
 800179a:	f897 2126 	ldrb.w	r2, [r7, #294]	@ 0x126
 800179e:	4613      	mov	r3, r2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4413      	add	r3, r2
 80017a4:	011b      	lsls	r3, r3, #4
 80017a6:	4a0d      	ldr	r2, [pc, #52]	@ (80017dc <BTT6200_Config_Init+0x2fc>)
 80017a8:	4413      	add	r3, r2
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff fcba 	bl	8001124 <BTT6200_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d002      	beq.n	80017bc <BTT6200_Config_Init+0x2dc>
            status = HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    for (uint8_t i = 0; i < BTT6200_NUM_MODULES; i++) {
 80017bc:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80017c0:	3301      	adds	r3, #1
 80017c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80017c6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80017ca:	2b05      	cmp	r3, #5
 80017cc:	d9e5      	bls.n	800179a <BTT6200_Config_Init+0x2ba>
        }
    }

    return status;
 80017ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000084 	.word	0x20000084
 80017e0:	0800adf4 	.word	0x0800adf4
 80017e4:	0800adfc 	.word	0x0800adfc
 80017e8:	0800ae04 	.word	0x0800ae04
 80017ec:	0800ae0c 	.word	0x0800ae0c
 80017f0:	0800ae14 	.word	0x0800ae14
 80017f4:	0800ae1c 	.word	0x0800ae1c
 80017f8:	0800ae24 	.word	0x0800ae24
 80017fc:	0800ae2c 	.word	0x0800ae2c
 8001800:	0800ae34 	.word	0x0800ae34
 8001804:	0800ae3c 	.word	0x0800ae3c
 8001808:	0800ae44 	.word	0x0800ae44
 800180c:	0800ae4c 	.word	0x0800ae4c
 8001810:	0800ae54 	.word	0x0800ae54
 8001814:	0800ae5c 	.word	0x0800ae5c
 8001818:	0800ae64 	.word	0x0800ae64
 800181c:	0800ae6c 	.word	0x0800ae6c
 8001820:	0800ae74 	.word	0x0800ae74
 8001824:	0800ae7c 	.word	0x0800ae7c
 8001828:	0800ae84 	.word	0x0800ae84
 800182c:	0800ae8c 	.word	0x0800ae8c
 8001830:	0800ae94 	.word	0x0800ae94
 8001834:	0800ae9c 	.word	0x0800ae9c
 8001838:	0800aea4 	.word	0x0800aea4
 800183c:	0800aeac 	.word	0x0800aeac
 8001840:	0800aeb4 	.word	0x0800aeb4
 8001844:	0800aebc 	.word	0x0800aebc
 8001848:	0800aec4 	.word	0x0800aec4
 800184c:	0800aecc 	.word	0x0800aecc
 8001850:	0800aed4 	.word	0x0800aed4
 8001854:	0800aedc 	.word	0x0800aedc
 8001858:	0800aee4 	.word	0x0800aee4
 800185c:	0800aeec 	.word	0x0800aeec
 8001860:	0800aef4 	.word	0x0800aef4
 8001864:	0800aefc 	.word	0x0800aefc
 8001868:	0800af04 	.word	0x0800af04

0800186c <BTT6200_Config_SetOutput>:

/**
  * @brief  Omogoči/onemogoči BMU output
  */
HAL_StatusTypeDef BTT6200_Config_SetOutput(BMU_Output_t output, bool enable)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	460a      	mov	r2, r1
 8001876:	71fb      	strb	r3, [r7, #7]
 8001878:	4613      	mov	r3, r2
 800187a:	71bb      	strb	r3, [r7, #6]
    if (output >= BMU_OUT_MAX) {
 800187c:	79fb      	ldrb	r3, [r7, #7]
 800187e:	2b13      	cmp	r3, #19
 8001880:	d901      	bls.n	8001886 <BTT6200_Config_SetOutput+0x1a>
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e017      	b.n	80018b6 <BTT6200_Config_SetOutput+0x4a>
    }

    uint8_t module = output_mapping[output].module;
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	4a0d      	ldr	r2, [pc, #52]	@ (80018c0 <BTT6200_Config_SetOutput+0x54>)
 800188a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800188e:	73fb      	strb	r3, [r7, #15]
    BTT6200_Channel_t channel = output_mapping[output].channel;
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	4a0b      	ldr	r2, [pc, #44]	@ (80018c0 <BTT6200_Config_SetOutput+0x54>)
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	4413      	add	r3, r2
 8001898:	785b      	ldrb	r3, [r3, #1]
 800189a:	73bb      	strb	r3, [r7, #14]

    return BTT6200_SetChannel(&btt6200_modules[module], channel, enable);
 800189c:	7bfa      	ldrb	r2, [r7, #15]
 800189e:	4613      	mov	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	4413      	add	r3, r2
 80018a4:	011b      	lsls	r3, r3, #4
 80018a6:	4a07      	ldr	r2, [pc, #28]	@ (80018c4 <BTT6200_Config_SetOutput+0x58>)
 80018a8:	4413      	add	r3, r2
 80018aa:	79ba      	ldrb	r2, [r7, #6]
 80018ac:	7bb9      	ldrb	r1, [r7, #14]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fc6e 	bl	8001190 <BTT6200_SetChannel>
 80018b4:	4603      	mov	r3, r0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	0800b590 	.word	0x0800b590
 80018c4:	20000084 	.word	0x20000084

080018c8 <BTT6200_Config_ReadCurrent>:

/**
  * @brief  Preberi tok na BMU outputu
  */
HAL_StatusTypeDef BTT6200_Config_ReadCurrent(BMU_Output_t output, uint32_t* current_mA)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	6039      	str	r1, [r7, #0]
 80018d2:	71fb      	strb	r3, [r7, #7]
    if (output >= BMU_OUT_MAX || current_mA == NULL) {
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	2b13      	cmp	r3, #19
 80018d8:	d802      	bhi.n	80018e0 <BTT6200_Config_ReadCurrent+0x18>
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d101      	bne.n	80018e4 <BTT6200_Config_ReadCurrent+0x1c>
        return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e017      	b.n	8001914 <BTT6200_Config_ReadCurrent+0x4c>
    }

    uint8_t module = output_mapping[output].module;
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	4a0d      	ldr	r2, [pc, #52]	@ (800191c <BTT6200_Config_ReadCurrent+0x54>)
 80018e8:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80018ec:	73fb      	strb	r3, [r7, #15]
    BTT6200_Channel_t channel = output_mapping[output].channel;
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	4a0a      	ldr	r2, [pc, #40]	@ (800191c <BTT6200_Config_ReadCurrent+0x54>)
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	4413      	add	r3, r2
 80018f6:	785b      	ldrb	r3, [r3, #1]
 80018f8:	73bb      	strb	r3, [r7, #14]

    return BTT6200_ReadChannelCurrent(&btt6200_modules[module], channel, current_mA);
 80018fa:	7bfa      	ldrb	r2, [r7, #15]
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	011b      	lsls	r3, r3, #4
 8001904:	4a06      	ldr	r2, [pc, #24]	@ (8001920 <BTT6200_Config_ReadCurrent+0x58>)
 8001906:	4413      	add	r3, r2
 8001908:	7bb9      	ldrb	r1, [r7, #14]
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fcaf 	bl	8001270 <BTT6200_ReadChannelCurrent>
 8001912:	4603      	mov	r3, r0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	0800b590 	.word	0x0800b590
 8001920:	20000084 	.word	0x20000084

08001924 <BTT6200_Config_DisableAll>:

/**
  * @brief  Onemogoči vse outpute
  */
HAL_StatusTypeDef BTT6200_Config_DisableAll(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status = HAL_OK;
 800192a:	2300      	movs	r3, #0
 800192c:	71fb      	strb	r3, [r7, #7]

    for (uint8_t i = 0; i < BTT6200_NUM_MODULES; i++) {
 800192e:	2300      	movs	r3, #0
 8001930:	71bb      	strb	r3, [r7, #6]
 8001932:	e011      	b.n	8001958 <BTT6200_Config_DisableAll+0x34>
        if (BTT6200_DisableAll(&btt6200_modules[i]) != HAL_OK) {
 8001934:	79ba      	ldrb	r2, [r7, #6]
 8001936:	4613      	mov	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4413      	add	r3, r2
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	4a0a      	ldr	r2, [pc, #40]	@ (8001968 <BTT6200_Config_DisableAll+0x44>)
 8001940:	4413      	add	r3, r2
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff fd83 	bl	800144e <BTT6200_DisableAll>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <BTT6200_Config_DisableAll+0x2e>
            status = HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < BTT6200_NUM_MODULES; i++) {
 8001952:	79bb      	ldrb	r3, [r7, #6]
 8001954:	3301      	adds	r3, #1
 8001956:	71bb      	strb	r3, [r7, #6]
 8001958:	79bb      	ldrb	r3, [r7, #6]
 800195a:	2b05      	cmp	r3, #5
 800195c:	d9ea      	bls.n	8001934 <BTT6200_Config_DisableAll+0x10>
        }
    }

    return status;
 800195e:	79fb      	ldrb	r3, [r7, #7]
}
 8001960:	4618      	mov	r0, r3
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	20000084 	.word	0x20000084

0800196c <BTT6200_Config_GetStatus>:

/**
  * @brief  Pridobi status outputa
  */
BTT6200_Status_t BTT6200_Config_GetStatus(BMU_Output_t output)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
    if (output >= BMU_OUT_MAX) {
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	2b13      	cmp	r3, #19
 800197a:	d901      	bls.n	8001980 <BTT6200_Config_GetStatus+0x14>
        return BTT6200_STATUS_ERROR;
 800197c:	23ff      	movs	r3, #255	@ 0xff
 800197e:	e017      	b.n	80019b0 <BTT6200_Config_GetStatus+0x44>
    }

    uint8_t module = output_mapping[output].module;
 8001980:	79fb      	ldrb	r3, [r7, #7]
 8001982:	4a0d      	ldr	r2, [pc, #52]	@ (80019b8 <BTT6200_Config_GetStatus+0x4c>)
 8001984:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001988:	73fb      	strb	r3, [r7, #15]
    BTT6200_Channel_t channel = output_mapping[output].channel;
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	4a0a      	ldr	r2, [pc, #40]	@ (80019b8 <BTT6200_Config_GetStatus+0x4c>)
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	4413      	add	r3, r2
 8001992:	785b      	ldrb	r3, [r3, #1]
 8001994:	73bb      	strb	r3, [r7, #14]

    return BTT6200_GetChannelStatus(&btt6200_modules[module], channel);
 8001996:	7bfa      	ldrb	r2, [r7, #15]
 8001998:	4613      	mov	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	4413      	add	r3, r2
 800199e:	011b      	lsls	r3, r3, #4
 80019a0:	4a06      	ldr	r2, [pc, #24]	@ (80019bc <BTT6200_Config_GetStatus+0x50>)
 80019a2:	4413      	add	r3, r2
 80019a4:	7bba      	ldrb	r2, [r7, #14]
 80019a6:	4611      	mov	r1, r2
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff fd29 	bl	8001400 <BTT6200_GetChannelStatus>
 80019ae:	4603      	mov	r3, r0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	0800b590 	.word	0x0800b590
 80019bc:	20000084 	.word	0x20000084

080019c0 <CY15B256J_Init>:
HAL_StatusTypeDef CY15B256J_Init(CY15B256J_HandleTypeDef* handle,
                                 I2C_HandleTypeDef* hi2c,
                                 uint8_t device_addr,
                                 GPIO_TypeDef* wp_port,
                                 uint16_t wp_pin)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	4613      	mov	r3, r2
 80019ce:	71fb      	strb	r3, [r7, #7]
    if (handle == NULL || hi2c == NULL) {
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d002      	beq.n	80019dc <CY15B256J_Init+0x1c>
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <CY15B256J_Init+0x20>
        return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e038      	b.n	8001a52 <CY15B256J_Init+0x92>
    }

    // Preveri I2C address range
    if (device_addr < CY15B256J_I2C_ADDR_MIN || device_addr > CY15B256J_I2C_ADDR_MAX) {
 80019e0:	79fb      	ldrb	r3, [r7, #7]
 80019e2:	2b4f      	cmp	r3, #79	@ 0x4f
 80019e4:	d902      	bls.n	80019ec <CY15B256J_Init+0x2c>
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	2b57      	cmp	r3, #87	@ 0x57
 80019ea:	d901      	bls.n	80019f0 <CY15B256J_Init+0x30>
        return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e030      	b.n	8001a52 <CY15B256J_Init+0x92>
    }

    handle->hi2c = hi2c;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	68ba      	ldr	r2, [r7, #8]
 80019f4:	601a      	str	r2, [r3, #0]
    handle->device_address = device_addr << 1;  // Convert to 8-bit address
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	711a      	strb	r2, [r3, #4]

    // Write protect pin setup
    if (wp_port != NULL) {
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d011      	beq.n	8001a2a <CY15B256J_Init+0x6a>
        handle->wp_port = wp_port;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	609a      	str	r2, [r3, #8]
        handle->wp_pin = wp_pin;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	8b3a      	ldrh	r2, [r7, #24]
 8001a10:	819a      	strh	r2, [r3, #12]
        handle->has_wp_pin = true;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2201      	movs	r2, #1
 8001a16:	739a      	strb	r2, [r3, #14]

        // Default: disable write protect (WP = HIGH)
        HAL_GPIO_WritePin(handle->wp_port, handle->wp_pin, GPIO_PIN_SET);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6898      	ldr	r0, [r3, #8]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	899b      	ldrh	r3, [r3, #12]
 8001a20:	2201      	movs	r2, #1
 8001a22:	4619      	mov	r1, r3
 8001a24:	f005 fdda 	bl	80075dc <HAL_GPIO_WritePin>
 8001a28:	e002      	b.n	8001a30 <CY15B256J_Init+0x70>
    } else {
        handle->has_wp_pin = false;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	739a      	strb	r2, [r3, #14]
    }

    // Preveri če je device prisoten
    if (!CY15B256J_IsDeviceReady(hi2c, device_addr)) {
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	4619      	mov	r1, r3
 8001a34:	68b8      	ldr	r0, [r7, #8]
 8001a36:	f000 f87a 	bl	8001b2e <CY15B256J_IsDeviceReady>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	f083 0301 	eor.w	r3, r3, #1
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <CY15B256J_Init+0x8a>
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e003      	b.n	8001a52 <CY15B256J_Init+0x92>
    }

    handle->is_initialized = true;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	73da      	strb	r2, [r3, #15]

    return HAL_OK;
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3710      	adds	r7, #16
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <CY15B256J_Write>:
  */
HAL_StatusTypeDef CY15B256J_Write(CY15B256J_HandleTypeDef* handle,
                                  uint16_t mem_address,
                                  uint8_t* data,
                                  uint16_t size)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b088      	sub	sp, #32
 8001a5e:	af04      	add	r7, sp, #16
 8001a60:	60f8      	str	r0, [r7, #12]
 8001a62:	607a      	str	r2, [r7, #4]
 8001a64:	461a      	mov	r2, r3
 8001a66:	460b      	mov	r3, r1
 8001a68:	817b      	strh	r3, [r7, #10]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	813b      	strh	r3, [r7, #8]
    if (handle == NULL || data == NULL || !handle->is_initialized) {
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d009      	beq.n	8001a88 <CY15B256J_Write+0x2e>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d006      	beq.n	8001a88 <CY15B256J_Write+0x2e>
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	7bdb      	ldrb	r3, [r3, #15]
 8001a7e:	f083 0301 	eor.w	r3, r3, #1
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <CY15B256J_Write+0x32>
        return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e017      	b.n	8001abc <CY15B256J_Write+0x62>
    }

    // Preveri memory bounds
    if ((uint32_t)mem_address + size > CY15B256J_SIZE_BYTES) {
 8001a8c:	897a      	ldrh	r2, [r7, #10]
 8001a8e:	893b      	ldrh	r3, [r7, #8]
 8001a90:	4413      	add	r3, r2
 8001a92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001a96:	d901      	bls.n	8001a9c <CY15B256J_Write+0x42>
        return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e00f      	b.n	8001abc <CY15B256J_Write+0x62>
    }

    // HAL_I2C_Mem_Write uses 16-bit memory address
    return HAL_I2C_Mem_Write(handle->hi2c,
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	6818      	ldr	r0, [r3, #0]
                            handle->device_address,
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	791b      	ldrb	r3, [r3, #4]
    return HAL_I2C_Mem_Write(handle->hi2c,
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	897a      	ldrh	r2, [r7, #10]
 8001aa8:	2364      	movs	r3, #100	@ 0x64
 8001aaa:	9302      	str	r3, [sp, #8]
 8001aac:	893b      	ldrh	r3, [r7, #8]
 8001aae:	9301      	str	r3, [sp, #4]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	2310      	movs	r3, #16
 8001ab6:	f006 fa39 	bl	8007f2c <HAL_I2C_Mem_Write>
 8001aba:	4603      	mov	r3, r0
                            mem_address,
                            I2C_MEMADD_SIZE_16BIT,
                            data,
                            size,
                            CY15B256J_I2C_TIMEOUT);
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3710      	adds	r7, #16
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <CY15B256J_Read>:
  */
HAL_StatusTypeDef CY15B256J_Read(CY15B256J_HandleTypeDef* handle,
                                 uint16_t mem_address,
                                 uint8_t* data,
                                 uint16_t size)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b088      	sub	sp, #32
 8001ac8:	af04      	add	r7, sp, #16
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	607a      	str	r2, [r7, #4]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	817b      	strh	r3, [r7, #10]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	813b      	strh	r3, [r7, #8]
    if (handle == NULL || data == NULL || !handle->is_initialized) {
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d009      	beq.n	8001af2 <CY15B256J_Read+0x2e>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d006      	beq.n	8001af2 <CY15B256J_Read+0x2e>
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	7bdb      	ldrb	r3, [r3, #15]
 8001ae8:	f083 0301 	eor.w	r3, r3, #1
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <CY15B256J_Read+0x32>
        return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e017      	b.n	8001b26 <CY15B256J_Read+0x62>
    }

    // Preveri memory bounds
    if ((uint32_t)mem_address + size > CY15B256J_SIZE_BYTES) {
 8001af6:	897a      	ldrh	r2, [r7, #10]
 8001af8:	893b      	ldrh	r3, [r7, #8]
 8001afa:	4413      	add	r3, r2
 8001afc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b00:	d901      	bls.n	8001b06 <CY15B256J_Read+0x42>
        return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e00f      	b.n	8001b26 <CY15B256J_Read+0x62>
    }

    return HAL_I2C_Mem_Read(handle->hi2c,
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	6818      	ldr	r0, [r3, #0]
                           handle->device_address,
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	791b      	ldrb	r3, [r3, #4]
    return HAL_I2C_Mem_Read(handle->hi2c,
 8001b0e:	4619      	mov	r1, r3
 8001b10:	897a      	ldrh	r2, [r7, #10]
 8001b12:	2364      	movs	r3, #100	@ 0x64
 8001b14:	9302      	str	r3, [sp, #8]
 8001b16:	893b      	ldrh	r3, [r7, #8]
 8001b18:	9301      	str	r3, [sp, #4]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	2310      	movs	r3, #16
 8001b20:	f006 fafe 	bl	8008120 <HAL_I2C_Mem_Read>
 8001b24:	4603      	mov	r3, r0
                           mem_address,
                           I2C_MEMADD_SIZE_16BIT,
                           data,
                           size,
                           CY15B256J_I2C_TIMEOUT);
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <CY15B256J_IsDeviceReady>:

/**
  * @brief  Preveri če je device ready
  */
bool CY15B256J_IsDeviceReady(I2C_HandleTypeDef* hi2c, uint8_t device_addr)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
 8001b36:	460b      	mov	r3, r1
 8001b38:	70fb      	strb	r3, [r7, #3]
    if (hi2c == NULL) {
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d101      	bne.n	8001b44 <CY15B256J_IsDeviceReady+0x16>
        return false;
 8001b40:	2300      	movs	r3, #0
 8001b42:	e00e      	b.n	8001b62 <CY15B256J_IsDeviceReady+0x34>
    }

    return HAL_I2C_IsDeviceReady(hi2c, device_addr << 1, 3, CY15B256J_I2C_TIMEOUT) == HAL_OK;
 8001b44:	78fb      	ldrb	r3, [r7, #3]
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	b299      	uxth	r1, r3
 8001b4c:	2364      	movs	r3, #100	@ 0x64
 8001b4e:	2203      	movs	r2, #3
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f006 fd17 	bl	8008584 <HAL_I2C_IsDeviceReady>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	bf0c      	ite	eq
 8001b5c:	2301      	moveq	r3, #1
 8001b5e:	2300      	movne	r3, #0
 8001b60:	b2db      	uxtb	r3, r3
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
	...

08001b6c <LEM_Config_Init>:

/**
  * @brief  Inicializira vse LEM sensorje
  */
HAL_StatusTypeDef LEM_Config_Init(ADC_HandleTypeDef* hadc)
{
 8001b6c:	b5b0      	push	{r4, r5, r7, lr}
 8001b6e:	b08a      	sub	sp, #40	@ 0x28
 8001b70:	af04      	add	r7, sp, #16
 8001b72:	6078      	str	r0, [r7, #4]
    if (hadc == NULL) {
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <LEM_Config_Init+0x12>
        return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e032      	b.n	8001be4 <LEM_Config_Init+0x78>
    }

    HAL_StatusTypeDef status = HAL_OK;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	75fb      	strb	r3, [r7, #23]

    // Initialize all sensors
    for (uint8_t i = 0; i < LEM_NUM_SENSORS; i++) {
 8001b82:	2300      	movs	r3, #0
 8001b84:	75bb      	strb	r3, [r7, #22]
 8001b86:	e029      	b.n	8001bdc <LEM_Config_Init+0x70>
        const LEM_SensorConfig_t* cfg = &lem_config_table[i];
 8001b88:	7dba      	ldrb	r2, [r7, #22]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	4413      	add	r3, r2
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	4a16      	ldr	r2, [pc, #88]	@ (8001bec <LEM_Config_Init+0x80>)
 8001b94:	4413      	add	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]

        HAL_StatusTypeDef init_status = LEM_HOYS_Init(
            &lem_sensors[i],
 8001b98:	7dbb      	ldrb	r3, [r7, #22]
        HAL_StatusTypeDef init_status = LEM_HOYS_Init(
 8001b9a:	22c4      	movs	r2, #196	@ 0xc4
 8001b9c:	fb02 f303 	mul.w	r3, r2, r3
 8001ba0:	4a13      	ldr	r2, [pc, #76]	@ (8001bf0 <LEM_Config_Init+0x84>)
 8001ba2:	1898      	adds	r0, r3, r2
            hadc,
            cfg->adc_channel,
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	685c      	ldr	r4, [r3, #4]
            cfg->model,
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	7a1d      	ldrb	r5, [r3, #8]
            cfg->sensor_id,
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	781b      	ldrb	r3, [r3, #0]
            cfg->oc_port,
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	68d2      	ldr	r2, [r2, #12]
            cfg->oc_pin
 8001bb4:	6939      	ldr	r1, [r7, #16]
 8001bb6:	8a09      	ldrh	r1, [r1, #16]
        HAL_StatusTypeDef init_status = LEM_HOYS_Init(
 8001bb8:	9102      	str	r1, [sp, #8]
 8001bba:	9201      	str	r2, [sp, #4]
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	462b      	mov	r3, r5
 8001bc0:	4622      	mov	r2, r4
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	f000 f8cc 	bl	8001d60 <LEM_HOYS_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	73fb      	strb	r3, [r7, #15]
        );

        if (init_status != HAL_OK) {
 8001bcc:	7bfb      	ldrb	r3, [r7, #15]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <LEM_Config_Init+0x6a>
            status = HAL_ERROR;  // Flag error but continue with others
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	75fb      	strb	r3, [r7, #23]
    for (uint8_t i = 0; i < LEM_NUM_SENSORS; i++) {
 8001bd6:	7dbb      	ldrb	r3, [r7, #22]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	75bb      	strb	r3, [r7, #22]
 8001bdc:	7dbb      	ldrb	r3, [r7, #22]
 8001bde:	2b09      	cmp	r3, #9
 8001be0:	d9d2      	bls.n	8001b88 <LEM_Config_Init+0x1c>
        }
    }

    return status;
 8001be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bdb0      	pop	{r4, r5, r7, pc}
 8001bec:	0800b5b8 	.word	0x0800b5b8
 8001bf0:	20000264 	.word	0x20000264

08001bf4 <LEM_Config_CalibrateAll>:

/**
  * @brief  Kalibriraj vse LEM sensorje
  */
HAL_StatusTypeDef LEM_Config_CalibrateAll(uint16_t samples)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status = HAL_OK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < LEM_NUM_SENSORS; i++) {
 8001c02:	2300      	movs	r3, #0
 8001c04:	73bb      	strb	r3, [r7, #14]
 8001c06:	e014      	b.n	8001c32 <LEM_Config_CalibrateAll+0x3e>
        HAL_StatusTypeDef cal_status = LEM_HOYS_Calibrate(&lem_sensors[i], samples);
 8001c08:	7bbb      	ldrb	r3, [r7, #14]
 8001c0a:	22c4      	movs	r2, #196	@ 0xc4
 8001c0c:	fb02 f303 	mul.w	r3, r2, r3
 8001c10:	4a0c      	ldr	r2, [pc, #48]	@ (8001c44 <LEM_Config_CalibrateAll+0x50>)
 8001c12:	4413      	add	r3, r2
 8001c14:	88fa      	ldrh	r2, [r7, #6]
 8001c16:	4611      	mov	r1, r2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f000 f92b 	bl	8001e74 <LEM_HOYS_Calibrate>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	737b      	strb	r3, [r7, #13]
        if (cal_status != HAL_OK) {
 8001c22:	7b7b      	ldrb	r3, [r7, #13]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <LEM_Config_CalibrateAll+0x38>
            status = HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < LEM_NUM_SENSORS; i++) {
 8001c2c:	7bbb      	ldrb	r3, [r7, #14]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	73bb      	strb	r3, [r7, #14]
 8001c32:	7bbb      	ldrb	r3, [r7, #14]
 8001c34:	2b09      	cmp	r3, #9
 8001c36:	d9e7      	bls.n	8001c08 <LEM_Config_CalibrateAll+0x14>
        }
    }

    return status;
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000264 	.word	0x20000264

08001c48 <LEM_Config_ReadCurrentFiltered>:
/**
  * @brief  Preberi tok na določenem senzorju (filtered)
  */
HAL_StatusTypeDef LEM_Config_ReadCurrentFiltered(uint8_t sensor_id,
                                                 float* current_A)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	6039      	str	r1, [r7, #0]
 8001c52:	71fb      	strb	r3, [r7, #7]
    if (sensor_id >= LEM_NUM_SENSORS || current_A == NULL) {
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	2b09      	cmp	r3, #9
 8001c58:	d802      	bhi.n	8001c60 <LEM_Config_ReadCurrentFiltered+0x18>
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d101      	bne.n	8001c64 <LEM_Config_ReadCurrentFiltered+0x1c>
        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e00a      	b.n	8001c7a <LEM_Config_ReadCurrentFiltered+0x32>
    }

    return LEM_HOYS_ReadCurrentFiltered(&lem_sensors[sensor_id], current_A);
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	22c4      	movs	r2, #196	@ 0xc4
 8001c68:	fb02 f303 	mul.w	r3, r2, r3
 8001c6c:	4a05      	ldr	r2, [pc, #20]	@ (8001c84 <LEM_Config_ReadCurrentFiltered+0x3c>)
 8001c6e:	4413      	add	r3, r2
 8001c70:	6839      	ldr	r1, [r7, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f000 f983 	bl	8001f7e <LEM_HOYS_ReadCurrentFiltered>
 8001c78:	4603      	mov	r3, r0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000264 	.word	0x20000264

08001c88 <LEM_Config_ReadAllCurrents>:

/**
  * @brief  Preberi vse tokove (filtered)
  */
HAL_StatusTypeDef LEM_Config_ReadAllCurrents(float* currents_A)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
    if (currents_A == NULL) {
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <LEM_Config_ReadAllCurrents+0x12>
        return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e026      	b.n	8001ce8 <LEM_Config_ReadAllCurrents+0x60>
    }

    HAL_StatusTypeDef status = HAL_OK;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < LEM_NUM_SENSORS; i++) {
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	73bb      	strb	r3, [r7, #14]
 8001ca2:	e01d      	b.n	8001ce0 <LEM_Config_ReadAllCurrents+0x58>
        HAL_StatusTypeDef read_status =
            LEM_HOYS_ReadCurrentFiltered(&lem_sensors[i], &currents_A[i]);
 8001ca4:	7bbb      	ldrb	r3, [r7, #14]
 8001ca6:	22c4      	movs	r2, #196	@ 0xc4
 8001ca8:	fb02 f303 	mul.w	r3, r2, r3
 8001cac:	4a10      	ldr	r2, [pc, #64]	@ (8001cf0 <LEM_Config_ReadAllCurrents+0x68>)
 8001cae:	1898      	adds	r0, r3, r2
 8001cb0:	7bbb      	ldrb	r3, [r7, #14]
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f000 f960 	bl	8001f7e <LEM_HOYS_ReadCurrentFiltered>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	737b      	strb	r3, [r7, #13]
        if (read_status != HAL_OK) {
 8001cc2:	7b7b      	ldrb	r3, [r7, #13]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d008      	beq.n	8001cda <LEM_Config_ReadAllCurrents+0x52>
            currents_A[i] = 0.0f;  // Set to 0 on error
 8001cc8:	7bbb      	ldrb	r3, [r7, #14]
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	4413      	add	r3, r2
 8001cd0:	f04f 0200 	mov.w	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
            status = HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < LEM_NUM_SENSORS; i++) {
 8001cda:	7bbb      	ldrb	r3, [r7, #14]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	73bb      	strb	r3, [r7, #14]
 8001ce0:	7bbb      	ldrb	r3, [r7, #14]
 8001ce2:	2b09      	cmp	r3, #9
 8001ce4:	d9de      	bls.n	8001ca4 <LEM_Config_ReadAllCurrents+0x1c>
        }
    }

    return status;
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20000264 	.word	0x20000264

08001cf4 <LEM_Config_CheckOvercurrents>:

/**
  * @brief  Preveri overcurrent na vseh senzorjih
  */
HAL_StatusTypeDef LEM_Config_CheckOvercurrents(uint16_t* oc_flags)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
    if (oc_flags == NULL) {
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <LEM_Config_CheckOvercurrents+0x12>
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e025      	b.n	8001d52 <LEM_Config_CheckOvercurrents+0x5e>
    }

    *oc_flags = 0;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	801a      	strh	r2, [r3, #0]

    for (uint8_t i = 0; i < LEM_NUM_SENSORS; i++) {
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	73fb      	strb	r3, [r7, #15]
 8001d10:	e01b      	b.n	8001d4a <LEM_Config_CheckOvercurrents+0x56>
        if (LEM_HOYS_IsOvercurrent(&lem_sensors[i])) {
 8001d12:	7bfb      	ldrb	r3, [r7, #15]
 8001d14:	22c4      	movs	r2, #196	@ 0xc4
 8001d16:	fb02 f303 	mul.w	r3, r2, r3
 8001d1a:	4a10      	ldr	r2, [pc, #64]	@ (8001d5c <LEM_Config_CheckOvercurrents+0x68>)
 8001d1c:	4413      	add	r3, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f000 fa46 	bl	80021b0 <LEM_HOYS_IsOvercurrent>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d00c      	beq.n	8001d44 <LEM_Config_CheckOvercurrents+0x50>
            *oc_flags |= (1 << i);  // Set bit for this sensor
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	881b      	ldrh	r3, [r3, #0]
 8001d2e:	b21a      	sxth	r2, r3
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
 8001d32:	2101      	movs	r1, #1
 8001d34:	fa01 f303 	lsl.w	r3, r1, r3
 8001d38:	b21b      	sxth	r3, r3
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < LEM_NUM_SENSORS; i++) {
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
 8001d46:	3301      	adds	r3, #1
 8001d48:	73fb      	strb	r3, [r7, #15]
 8001d4a:	7bfb      	ldrb	r3, [r7, #15]
 8001d4c:	2b09      	cmp	r3, #9
 8001d4e:	d9e0      	bls.n	8001d12 <LEM_Config_CheckOvercurrents+0x1e>
        }
    }

    return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000264 	.word	0x20000264

08001d60 <LEM_HOYS_Init>:
                                uint32_t adc_channel,
                                LEM_HOYS_Model_t model,
                                uint8_t sensor_id,
                                GPIO_TypeDef* oc_port,
                                uint16_t oc_pin)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
 8001d6c:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL || hadc == NULL) {
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d002      	beq.n	8001d7a <LEM_HOYS_Init+0x1a>
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d101      	bne.n	8001d7e <LEM_HOYS_Init+0x1e>
        return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e073      	b.n	8001e66 <LEM_HOYS_Init+0x106>
    }

    // Initialize handle structure
    memset(handle, 0, sizeof(LEM_HOYS_HandleTypeDef));
 8001d7e:	22c4      	movs	r2, #196	@ 0xc4
 8001d80:	2100      	movs	r1, #0
 8001d82:	68f8      	ldr	r0, [r7, #12]
 8001d84:	f008 fb6e 	bl	800a464 <memset>

    handle->hadc = hadc;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	601a      	str	r2, [r3, #0]
    handle->adc_channel = adc_channel;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	605a      	str	r2, [r3, #4]
    handle->model = model;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	78fa      	ldrb	r2, [r7, #3]
 8001d98:	745a      	strb	r2, [r3, #17]
    handle->sensor_id = sensor_id;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	7e3a      	ldrb	r2, [r7, #24]
 8001d9e:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

    // OC pin configuration
    if (oc_port != NULL) {
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d009      	beq.n	8001dbc <LEM_HOYS_Init+0x5c>
        handle->oc_pin.port = oc_port;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	69fa      	ldr	r2, [r7, #28]
 8001dac:	609a      	str	r2, [r3, #8]
        handle->oc_pin.pin = oc_pin;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	8c3a      	ldrh	r2, [r7, #32]
 8001db2:	819a      	strh	r2, [r3, #12]
        handle->has_oc_pin = true;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2201      	movs	r2, #1
 8001db8:	741a      	strb	r2, [r3, #16]
 8001dba:	e002      	b.n	8001dc2 <LEM_HOYS_Init+0x62>
    } else {
        handle->has_oc_pin = false;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	741a      	strb	r2, [r3, #16]
    }

    // Set sensor parameters based on model
    handle->nominal_current = LEM_GetNominalCurrent(model);
 8001dc2:	78fb      	ldrb	r3, [r7, #3]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f000 faf9 	bl	80023bc <LEM_GetNominalCurrent>
 8001dca:	eef0 7a40 	vmov.f32	s15, s0
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	edc3 7a05 	vstr	s15, [r3, #20]
    handle->max_current = LEM_GetMaxCurrent(model);
 8001dd4:	78fb      	ldrb	r3, [r7, #3]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f000 fb24 	bl	8002424 <LEM_GetMaxCurrent>
 8001ddc:	eef0 7a40 	vmov.f32	s15, s0
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	edc3 7a06 	vstr	s15, [r3, #24]
    handle->calibration.sensitivity_mV_A = LEM_GetSensitivity(model);
 8001de6:	78fb      	ldrb	r3, [r7, #3]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f000 fab3 	bl	8002354 <LEM_GetSensitivity>
 8001dee:	eef0 7a40 	vmov.f32	s15, s0
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	edc3 7a08 	vstr	s15, [r3, #32]

    // ADC configuration
    handle->adc_resolution = LEM_ADC_RESOLUTION_12BIT;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001dfe:	859a      	strh	r2, [r3, #44]	@ 0x2c
    handle->vref = LEM_VREF_VOLTAGE;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	4a1b      	ldr	r2, [pc, #108]	@ (8001e70 <LEM_HOYS_Init+0x110>)
 8001e04:	631a      	str	r2, [r3, #48]	@ 0x30

    // Default calibration (will be updated by actual calibration)
    handle->calibration.zero_offset = handle->adc_resolution / 2;  // Mid-point
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001e0a:	085b      	lsrs	r3, r3, #1
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	839a      	strh	r2, [r3, #28]
    handle->calibration.gain_factor = 1.0f;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001e18:	625a      	str	r2, [r3, #36]	@ 0x24
    handle->calibration.is_calibrated = false;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    // Filter configuration
    handle->filter_samples = LEM_FILTER_SAMPLES_DEFAULT;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2208      	movs	r2, #8
 8001e26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    handle->filter_index = 0;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8

    // Allocate filter buffer
    if (LEM_AllocateFilterBuffer(handle) != HAL_OK) {
 8001e32:	68f8      	ldr	r0, [r7, #12]
 8001e34:	f000 fb08 	bl	8002448 <LEM_AllocateFilterBuffer>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <LEM_HOYS_Init+0xe2>
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e011      	b.n	8001e66 <LEM_HOYS_Init+0x106>
    }

    // Initialize status
    handle->status = LEM_STATUS_NOT_CALIB;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2204      	movs	r2, #4
 8001e46:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
    handle->last_current_A = 0.0f;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    handle->oc_count = 0;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    handle->is_initialized = true;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb

    return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40533333 	.word	0x40533333

08001e74 <LEM_HOYS_Calibrate>:
/**
  * @brief  Kalibriraj sensor (zero current offset)
  */
HAL_StatusTypeDef LEM_HOYS_Calibrate(LEM_HOYS_HandleTypeDef* handle,
                                     uint16_t samples)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	807b      	strh	r3, [r7, #2]
    if (handle == NULL || !handle->is_initialized) {
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d007      	beq.n	8001e96 <LEM_HOYS_Calibrate+0x22>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8001e8c:	f083 0301 	eor.w	r3, r3, #1
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <LEM_HOYS_Calibrate+0x26>
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e038      	b.n	8001f0c <LEM_HOYS_Calibrate+0x98>
    }

    if (samples == 0) {
 8001e9a:	887b      	ldrh	r3, [r7, #2]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d101      	bne.n	8001ea4 <LEM_HOYS_Calibrate+0x30>
        samples = 100;  // Default
 8001ea0:	2364      	movs	r3, #100	@ 0x64
 8001ea2:	807b      	strh	r3, [r7, #2]
    }

    uint32_t sum = 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	60fb      	str	r3, [r7, #12]
    uint16_t adc_value;

    // Accumulate samples
    for (uint16_t i = 0; i < samples; i++) {
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	817b      	strh	r3, [r7, #10]
 8001eac:	e015      	b.n	8001eda <LEM_HOYS_Calibrate+0x66>
        if (LEM_HOYS_ReadRawADC(handle, &adc_value) != HAL_OK) {
 8001eae:	f107 0308 	add.w	r3, r7, #8
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f000 f8d1 	bl	800205c <LEM_HOYS_ReadRawADC>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <LEM_HOYS_Calibrate+0x50>
            return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e023      	b.n	8001f0c <LEM_HOYS_Calibrate+0x98>
        }
        sum += adc_value;
 8001ec4:	893b      	ldrh	r3, [r7, #8]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	4413      	add	r3, r2
 8001ecc:	60fb      	str	r3, [r7, #12]
        HAL_Delay(1);  // Small delay between samples
 8001ece:	2001      	movs	r0, #1
 8001ed0:	f003 f86e 	bl	8004fb0 <HAL_Delay>
    for (uint16_t i = 0; i < samples; i++) {
 8001ed4:	897b      	ldrh	r3, [r7, #10]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	817b      	strh	r3, [r7, #10]
 8001eda:	897a      	ldrh	r2, [r7, #10]
 8001edc:	887b      	ldrh	r3, [r7, #2]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d3e5      	bcc.n	8001eae <LEM_HOYS_Calibrate+0x3a>
    }

    // Calculate average
    handle->calibration.zero_offset = sum / samples;
 8001ee2:	887b      	ldrh	r3, [r7, #2]
 8001ee4:	68fa      	ldr	r2, [r7, #12]
 8001ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	839a      	strh	r2, [r3, #28]
    handle->calibration.is_calibrated = true;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    // Update status
    handle->status &= ~LEM_STATUS_NOT_CALIB;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 8001efe:	f023 0304 	bic.w	r3, r3, #4
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9

    return HAL_OK;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <LEM_HOYS_ReadCurrent>:
/**
  * @brief  Preberi trenutni tok (raw ADC read)
  */
HAL_StatusTypeDef LEM_HOYS_ReadCurrent(LEM_HOYS_HandleTypeDef* handle,
                                       float* current_A)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
    if (handle == NULL || current_A == NULL || !handle->is_initialized) {
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00a      	beq.n	8001f3a <LEM_HOYS_ReadCurrent+0x26>
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d007      	beq.n	8001f3a <LEM_HOYS_ReadCurrent+0x26>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8001f30:	f083 0301 	eor.w	r3, r3, #1
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <LEM_HOYS_ReadCurrent+0x2a>
        return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e01b      	b.n	8001f76 <LEM_HOYS_ReadCurrent+0x62>
    }

    uint16_t adc_value;
    HAL_StatusTypeDef status = LEM_HOYS_ReadRawADC(handle, &adc_value);
 8001f3e:	f107 030c 	add.w	r3, r7, #12
 8001f42:	4619      	mov	r1, r3
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 f889 	bl	800205c <LEM_HOYS_ReadRawADC>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK) {
 8001f4e:	7bfb      	ldrb	r3, [r7, #15]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d10f      	bne.n	8001f74 <LEM_HOYS_ReadCurrent+0x60>
        status = LEM_HOYS_ADCToCurrent(handle, adc_value, current_A);
 8001f54:	89bb      	ldrh	r3, [r7, #12]
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	4619      	mov	r1, r3
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f972 	bl	8002244 <LEM_HOYS_ADCToCurrent>
 8001f60:	4603      	mov	r3, r0
 8001f62:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK) {
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d104      	bne.n	8001f74 <LEM_HOYS_ReadCurrent+0x60>
            handle->last_current_A = *current_A;
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        }
    }

    return status;
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <LEM_HOYS_ReadCurrentFiltered>:
/**
  * @brief  Preberi trenutni tok z averaging filtrom
  */
HAL_StatusTypeDef LEM_HOYS_ReadCurrentFiltered(LEM_HOYS_HandleTypeDef* handle,
                                               float* current_A)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b086      	sub	sp, #24
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	6039      	str	r1, [r7, #0]
    if (handle == NULL || current_A == NULL || !handle->is_initialized) {
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d00a      	beq.n	8001fa4 <LEM_HOYS_ReadCurrentFiltered+0x26>
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d007      	beq.n	8001fa4 <LEM_HOYS_ReadCurrentFiltered+0x26>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8001f9a:	f083 0301 	eor.w	r3, r3, #1
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <LEM_HOYS_ReadCurrentFiltered+0x2a>
        return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e055      	b.n	8002054 <LEM_HOYS_ReadCurrentFiltered+0xd6>
    }

    float single_reading;
    HAL_StatusTypeDef status = LEM_HOYS_ReadCurrent(handle, &single_reading);
 8001fa8:	f107 030c 	add.w	r3, r7, #12
 8001fac:	4619      	mov	r1, r3
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f7ff ffb0 	bl	8001f14 <LEM_HOYS_ReadCurrent>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	74bb      	strb	r3, [r7, #18]

    if (status != HAL_OK) {
 8001fb8:	7cbb      	ldrb	r3, [r7, #18]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <LEM_HOYS_ReadCurrentFiltered+0x44>
        return status;
 8001fbe:	7cbb      	ldrb	r3, [r7, #18]
 8001fc0:	e048      	b.n	8002054 <LEM_HOYS_ReadCurrentFiltered+0xd6>
    }

    // Add to circular buffer
    handle->filter_buffer[handle->filter_index] = single_reading;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	6879      	ldr	r1, [r7, #4]
 8001fcc:	330e      	adds	r3, #14
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	601a      	str	r2, [r3, #0]
    handle->filter_index = (handle->filter_index + 1) % handle->filter_samples;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 8001fda:	3301      	adds	r3, #1
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8001fe2:	fb93 f1f2 	sdiv	r1, r3, r2
 8001fe6:	fb01 f202 	mul.w	r2, r1, r2
 8001fea:	1a9b      	subs	r3, r3, r2
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8

    // Calculate moving average
    float sum = 0.0f;
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]
    for (uint8_t i = 0; i < handle->filter_samples; i++) {
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	74fb      	strb	r3, [r7, #19]
 8001ffe:	e00f      	b.n	8002020 <LEM_HOYS_ReadCurrentFiltered+0xa2>
        sum += handle->filter_buffer[i];
 8002000:	7cfb      	ldrb	r3, [r7, #19]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	330e      	adds	r3, #14
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	4413      	add	r3, r2
 800200a:	edd3 7a00 	vldr	s15, [r3]
 800200e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002012:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002016:	edc7 7a05 	vstr	s15, [r7, #20]
    for (uint8_t i = 0; i < handle->filter_samples; i++) {
 800201a:	7cfb      	ldrb	r3, [r7, #19]
 800201c:	3301      	adds	r3, #1
 800201e:	74fb      	strb	r3, [r7, #19]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002026:	7cfa      	ldrb	r2, [r7, #19]
 8002028:	429a      	cmp	r2, r3
 800202a:	d3e9      	bcc.n	8002000 <LEM_HOYS_ReadCurrentFiltered+0x82>
    }

    *current_A = sum / handle->filter_samples;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002032:	ee07 3a90 	vmov	s15, r3
 8002036:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800203a:	edd7 6a05 	vldr	s13, [r7, #20]
 800203e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	edc3 7a00 	vstr	s15, [r3]
    handle->last_current_A = *current_A;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

    return HAL_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <LEM_HOYS_ReadRawADC>:
/**
  * @brief  Preberi raw ADC vrednost
  */
HAL_StatusTypeDef LEM_HOYS_ReadRawADC(LEM_HOYS_HandleTypeDef* handle,
                                      uint16_t* adc_value)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
    if (handle == NULL || adc_value == NULL || !handle->is_initialized) {
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d00a      	beq.n	8002082 <LEM_HOYS_ReadRawADC+0x26>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d007      	beq.n	8002082 <LEM_HOYS_ReadRawADC+0x26>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8002078:	f083 0301 	eor.w	r3, r3, #1
 800207c:	b2db      	uxtb	r3, r3
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <LEM_HOYS_ReadRawADC+0x2a>
        return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e08d      	b.n	80021a2 <LEM_HOYS_ReadRawADC+0x146>
    }

    // Read from ADC DMA buffer instead of direct ADC conversion
    // DMA continuously updates buffer in background, so this is instant
    // LEM sensors 1-10 map to ADC channels IN0-IN9 (sensor_id 0-9)
    if (hadc_dma.is_initialized) {
 8002086:	4b49      	ldr	r3, [pc, #292]	@ (80021ac <LEM_HOYS_ReadRawADC+0x150>)
 8002088:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800208c:	2b00      	cmp	r3, #0
 800208e:	d020      	beq.n	80020d2 <LEM_HOYS_ReadRawADC+0x76>
        // Read from DMA circular buffer
        if (ADC_DMA_GetValue(&hadc_dma, (ADC_DMA_Channel_t)handle->sensor_id, adc_value) == HAL_OK) {
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	4619      	mov	r1, r3
 800209a:	4844      	ldr	r0, [pc, #272]	@ (80021ac <LEM_HOYS_ReadRawADC+0x150>)
 800209c:	f7fe fb0a 	bl	80006b4 <ADC_DMA_GetValue>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10a      	bne.n	80020bc <LEM_HOYS_ReadRawADC+0x60>
            // Clear ADC error flag
            handle->status &= ~LEM_STATUS_ADC_ERROR;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 80020ac:	f023 0308 	bic.w	r3, r3, #8
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
            return HAL_OK;
 80020b8:	2300      	movs	r3, #0
 80020ba:	e072      	b.n	80021a2 <LEM_HOYS_ReadRawADC+0x146>
        } else {
            handle->status |= LEM_STATUS_ADC_ERROR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 80020c2:	f043 0308 	orr.w	r3, r3, #8
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
            return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e067      	b.n	80021a2 <LEM_HOYS_ReadRawADC+0x146>
        }
    } else {
        // Fallback: DMA not initialized, use direct ADC reading (slower)
        ADC_ChannelConfTypeDef sConfig = {0};
 80020d2:	f107 0308 	add.w	r3, r7, #8
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	605a      	str	r2, [r3, #4]
 80020dc:	609a      	str	r2, [r3, #8]
 80020de:	60da      	str	r2, [r3, #12]
        sConfig.Channel = handle->adc_channel;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	60bb      	str	r3, [r7, #8]
        sConfig.Rank = 1;
 80020e6:	2301      	movs	r3, #1
 80020e8:	60fb      	str	r3, [r7, #12]
        sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;  // Medium sampling time
 80020ea:	2304      	movs	r3, #4
 80020ec:	613b      	str	r3, [r7, #16]

        // Configure ADC channel
        if (HAL_ADC_ConfigChannel(handle->hadc, &sConfig) != HAL_OK) {
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f107 0208 	add.w	r2, r7, #8
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f003 fa49 	bl	8005590 <HAL_ADC_ConfigChannel>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d00a      	beq.n	800211a <LEM_HOYS_ReadRawADC+0xbe>
            handle->status |= LEM_STATUS_ADC_ERROR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800210a:	f043 0308 	orr.w	r3, r3, #8
 800210e:	b2da      	uxtb	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
            return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e043      	b.n	80021a2 <LEM_HOYS_ReadRawADC+0x146>
        }

        // Start ADC conversion
        if (HAL_ADC_Start(handle->hadc) != HAL_OK) {
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4618      	mov	r0, r3
 8002120:	f002 ffae 	bl	8005080 <HAL_ADC_Start>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00a      	beq.n	8002140 <LEM_HOYS_ReadRawADC+0xe4>
            handle->status |= LEM_STATUS_ADC_ERROR;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 8002130:	f043 0308 	orr.w	r3, r3, #8
 8002134:	b2da      	uxtb	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
            return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e030      	b.n	80021a2 <LEM_HOYS_ReadRawADC+0x146>
        }

        // Wait for conversion
        if (HAL_ADC_PollForConversion(handle->hadc, LEM_ADC_TIMEOUT) != HAL_OK) {
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2164      	movs	r1, #100	@ 0x64
 8002146:	4618      	mov	r0, r3
 8002148:	f003 f881 	bl	800524e <HAL_ADC_PollForConversion>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00f      	beq.n	8002172 <LEM_HOYS_ReadRawADC+0x116>
            handle->status |= LEM_STATUS_ADC_ERROR;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 8002158:	f043 0308 	orr.w	r3, r3, #8
 800215c:	b2da      	uxtb	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
            HAL_ADC_Stop(handle->hadc);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4618      	mov	r0, r3
 800216a:	f003 f83d 	bl	80051e8 <HAL_ADC_Stop>
            return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e017      	b.n	80021a2 <LEM_HOYS_ReadRawADC+0x146>
        }

        // Get ADC value
        *adc_value = HAL_ADC_GetValue(handle->hadc);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4618      	mov	r0, r3
 8002178:	f003 f9e8 	bl	800554c <HAL_ADC_GetValue>
 800217c:	4603      	mov	r3, r0
 800217e:	b29a      	uxth	r2, r3
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	801a      	strh	r2, [r3, #0]

        // Stop ADC
        HAL_ADC_Stop(handle->hadc);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f003 f82d 	bl	80051e8 <HAL_ADC_Stop>

        // Clear ADC error flag
        handle->status &= ~LEM_STATUS_ADC_ERROR;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 8002194:	f023 0308 	bic.w	r3, r3, #8
 8002198:	b2da      	uxtb	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9

        return HAL_OK;
 80021a0:	2300      	movs	r3, #0
    }
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3718      	adds	r7, #24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000c84 	.word	0x20000c84

080021b0 <LEM_HOYS_IsOvercurrent>:

/**
  * @brief  Preveri overcurrent status (OC pin)
  */
bool LEM_HOYS_IsOvercurrent(LEM_HOYS_HandleTypeDef* handle)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
    if (handle == NULL || !handle->is_initialized || !handle->has_oc_pin) {
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00e      	beq.n	80021dc <LEM_HOYS_IsOvercurrent+0x2c>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 80021c4:	f083 0301 	eor.w	r3, r3, #1
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d106      	bne.n	80021dc <LEM_HOYS_IsOvercurrent+0x2c>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	7c1b      	ldrb	r3, [r3, #16]
 80021d2:	f083 0301 	eor.w	r3, r3, #1
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <LEM_HOYS_IsOvercurrent+0x30>
        return false;
 80021dc:	2300      	movs	r3, #0
 80021de:	e02d      	b.n	800223c <LEM_HOYS_IsOvercurrent+0x8c>
    }

    // OC pin is active HIGH (typical for LEM HOYS)
    GPIO_PinState pin_state = HAL_GPIO_ReadPin(handle->oc_pin.port,
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	899b      	ldrh	r3, [r3, #12]
 80021e8:	4619      	mov	r1, r3
 80021ea:	4610      	mov	r0, r2
 80021ec:	f005 f9de 	bl	80075ac <HAL_GPIO_ReadPin>
 80021f0:	4603      	mov	r3, r0
 80021f2:	73fb      	strb	r3, [r7, #15]
                                               handle->oc_pin.pin);

    bool is_oc = (pin_state == GPIO_PIN_SET);
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	bf0c      	ite	eq
 80021fa:	2301      	moveq	r3, #1
 80021fc:	2300      	movne	r3, #0
 80021fe:	73bb      	strb	r3, [r7, #14]

    if (is_oc) {
 8002200:	7bbb      	ldrb	r3, [r7, #14]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d010      	beq.n	8002228 <LEM_HOYS_IsOvercurrent+0x78>
        handle->status |= LEM_STATUS_OVERCURRENT;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800220c:	f043 0301 	orr.w	r3, r3, #1
 8002210:	b2da      	uxtb	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
        handle->oc_count++;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800221e:	1c5a      	adds	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
 8002226:	e008      	b.n	800223a <LEM_HOYS_IsOvercurrent+0x8a>
    } else {
        handle->status &= ~LEM_STATUS_OVERCURRENT;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800222e:	f023 0301 	bic.w	r3, r3, #1
 8002232:	b2da      	uxtb	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
    }

    return is_oc;
 800223a:	7bbb      	ldrb	r3, [r7, #14]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3710      	adds	r7, #16
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <LEM_HOYS_ADCToCurrent>:
  * @brief  Konvertiraj ADC vrednost v tok
  */
HAL_StatusTypeDef LEM_HOYS_ADCToCurrent(LEM_HOYS_HandleTypeDef* handle,
                                        uint16_t adc_value,
                                        float* current_A)
{
 8002244:	b480      	push	{r7}
 8002246:	b089      	sub	sp, #36	@ 0x24
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	460b      	mov	r3, r1
 800224e:	607a      	str	r2, [r7, #4]
 8002250:	817b      	strh	r3, [r7, #10]
    if (handle == NULL || current_A == NULL || !handle->is_initialized) {
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00a      	beq.n	800226e <LEM_HOYS_ADCToCurrent+0x2a>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d007      	beq.n	800226e <LEM_HOYS_ADCToCurrent+0x2a>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8002264:	f083 0301 	eor.w	r3, r3, #1
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <LEM_HOYS_ADCToCurrent+0x2e>
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e068      	b.n	8002344 <LEM_HOYS_ADCToCurrent+0x100>
    }

    // Convert ADC value to voltage
    float voltage_mV = ((float)adc_value / handle->adc_resolution) *
 8002272:	897b      	ldrh	r3, [r7, #10]
 8002274:	ee07 3a90 	vmov	s15, r3
 8002278:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002280:	ee07 3a90 	vmov	s15, r3
 8002284:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002288:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                       (handle->vref * 1000.0f);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002292:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002350 <LEM_HOYS_ADCToCurrent+0x10c>
 8002296:	ee67 7aa6 	vmul.f32	s15, s15, s13
    float voltage_mV = ((float)adc_value / handle->adc_resolution) *
 800229a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800229e:	edc7 7a07 	vstr	s15, [r7, #28]

    // Calculate voltage relative to zero offset
    float zero_voltage_mV = ((float)handle->calibration.zero_offset /
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	8b9b      	ldrh	r3, [r3, #28]
 80022a6:	ee07 3a90 	vmov	s15, r3
 80022aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                             handle->adc_resolution) *
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80022b2:	ee07 3a90 	vmov	s15, r3
    float zero_voltage_mV = ((float)handle->calibration.zero_offset /
 80022b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                            (handle->vref * 1000.0f);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80022c4:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002350 <LEM_HOYS_ADCToCurrent+0x10c>
 80022c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
    float zero_voltage_mV = ((float)handle->calibration.zero_offset /
 80022cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022d0:	edc7 7a06 	vstr	s15, [r7, #24]

    float delta_mV = voltage_mV - zero_voltage_mV;
 80022d4:	ed97 7a07 	vldr	s14, [r7, #28]
 80022d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80022dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022e0:	edc7 7a05 	vstr	s15, [r7, #20]

    // Convert to current using sensitivity
    // I = delta_V / sensitivity
    *current_A = (delta_mV / handle->calibration.sensitivity_mV_A) *
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	edd3 7a08 	vldr	s15, [r3, #32]
 80022ea:	edd7 6a05 	vldr	s13, [r7, #20]
 80022ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                 handle->calibration.gain_factor;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
    *current_A = (delta_mV / handle->calibration.sensitivity_mV_A) *
 80022f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	edc3 7a00 	vstr	s15, [r3]

    // Check range
    if (fabsf(*current_A) > handle->max_current) {
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	edd3 7a00 	vldr	s15, [r3]
 8002308:	eeb0 7ae7 	vabs.f32	s14, s15
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002312:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800231a:	dd09      	ble.n	8002330 <LEM_HOYS_ADCToCurrent+0xec>
        handle->status |= LEM_STATUS_OUT_OF_RANGE;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 8002322:	f043 0302 	orr.w	r3, r3, #2
 8002326:	b2da      	uxtb	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
 800232e:	e008      	b.n	8002342 <LEM_HOYS_ADCToCurrent+0xfe>
    } else {
        handle->status &= ~LEM_STATUS_OUT_OF_RANGE;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 8002336:	f023 0302 	bic.w	r3, r3, #2
 800233a:	b2da      	uxtb	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
    }

    return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3724      	adds	r7, #36	@ 0x24
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	447a0000 	.word	0x447a0000

08002354 <LEM_GetSensitivity>:

/**
  * @brief  Get sensitivity based on model
  */
static float LEM_GetSensitivity(LEM_HOYS_Model_t model)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
    switch (model) {
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	2b04      	cmp	r3, #4
 8002362:	d818      	bhi.n	8002396 <LEM_GetSensitivity+0x42>
 8002364:	a201      	add	r2, pc, #4	@ (adr r2, 800236c <LEM_GetSensitivity+0x18>)
 8002366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800236a:	bf00      	nop
 800236c:	08002381 	.word	0x08002381
 8002370:	08002385 	.word	0x08002385
 8002374:	08002389 	.word	0x08002389
 8002378:	0800238d 	.word	0x0800238d
 800237c:	08002391 	.word	0x08002391
        case LEM_HOYS_6A:   return LEM_HOYS_6A_SENSITIVITY;
 8002380:	4b0a      	ldr	r3, [pc, #40]	@ (80023ac <LEM_GetSensitivity+0x58>)
 8002382:	e009      	b.n	8002398 <LEM_GetSensitivity+0x44>
        case LEM_HOYS_15A:  return LEM_HOYS_15A_SENSITIVITY;
 8002384:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <LEM_GetSensitivity+0x5c>)
 8002386:	e007      	b.n	8002398 <LEM_GetSensitivity+0x44>
        case LEM_HOYS_25A:  return LEM_HOYS_25A_SENSITIVITY;
 8002388:	4b0a      	ldr	r3, [pc, #40]	@ (80023b4 <LEM_GetSensitivity+0x60>)
 800238a:	e005      	b.n	8002398 <LEM_GetSensitivity+0x44>
        case LEM_HOYS_50A:  return LEM_HOYS_50A_SENSITIVITY;
 800238c:	4b0a      	ldr	r3, [pc, #40]	@ (80023b8 <LEM_GetSensitivity+0x64>)
 800238e:	e003      	b.n	8002398 <LEM_GetSensitivity+0x44>
        case LEM_HOYS_100A: return LEM_HOYS_100A_SENSITIVITY;
 8002390:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8002394:	e000      	b.n	8002398 <LEM_GetSensitivity+0x44>
        default:            return LEM_HOYS_15A_SENSITIVITY;
 8002396:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <LEM_GetSensitivity+0x5c>)
    }
}
 8002398:	ee07 3a90 	vmov	s15, r3
 800239c:	eeb0 0a67 	vmov.f32	s0, s15
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	41c80000 	.word	0x41c80000
 80023b0:	41200000 	.word	0x41200000
 80023b4:	40c00000 	.word	0x40c00000
 80023b8:	40400000 	.word	0x40400000

080023bc <LEM_GetNominalCurrent>:

/**
  * @brief  Get nominal current based on model
  */
static float LEM_GetNominalCurrent(LEM_HOYS_Model_t model)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	71fb      	strb	r3, [r7, #7]
    switch (model) {
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d817      	bhi.n	80023fc <LEM_GetNominalCurrent+0x40>
 80023cc:	a201      	add	r2, pc, #4	@ (adr r2, 80023d4 <LEM_GetNominalCurrent+0x18>)
 80023ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d2:	bf00      	nop
 80023d4:	080023e9 	.word	0x080023e9
 80023d8:	080023ed 	.word	0x080023ed
 80023dc:	080023f1 	.word	0x080023f1
 80023e0:	080023f5 	.word	0x080023f5
 80023e4:	080023f9 	.word	0x080023f9
        case LEM_HOYS_6A:   return 6.0f;
 80023e8:	4b09      	ldr	r3, [pc, #36]	@ (8002410 <LEM_GetNominalCurrent+0x54>)
 80023ea:	e008      	b.n	80023fe <LEM_GetNominalCurrent+0x42>
        case LEM_HOYS_15A:  return 15.0f;
 80023ec:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <LEM_GetNominalCurrent+0x58>)
 80023ee:	e006      	b.n	80023fe <LEM_GetNominalCurrent+0x42>
        case LEM_HOYS_25A:  return 25.0f;
 80023f0:	4b09      	ldr	r3, [pc, #36]	@ (8002418 <LEM_GetNominalCurrent+0x5c>)
 80023f2:	e004      	b.n	80023fe <LEM_GetNominalCurrent+0x42>
        case LEM_HOYS_50A:  return 50.0f;
 80023f4:	4b09      	ldr	r3, [pc, #36]	@ (800241c <LEM_GetNominalCurrent+0x60>)
 80023f6:	e002      	b.n	80023fe <LEM_GetNominalCurrent+0x42>
        case LEM_HOYS_100A: return 100.0f;
 80023f8:	4b09      	ldr	r3, [pc, #36]	@ (8002420 <LEM_GetNominalCurrent+0x64>)
 80023fa:	e000      	b.n	80023fe <LEM_GetNominalCurrent+0x42>
        default:            return 15.0f;
 80023fc:	4b05      	ldr	r3, [pc, #20]	@ (8002414 <LEM_GetNominalCurrent+0x58>)
    }
}
 80023fe:	ee07 3a90 	vmov	s15, r3
 8002402:	eeb0 0a67 	vmov.f32	s0, s15
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	40c00000 	.word	0x40c00000
 8002414:	41700000 	.word	0x41700000
 8002418:	41c80000 	.word	0x41c80000
 800241c:	42480000 	.word	0x42480000
 8002420:	42c80000 	.word	0x42c80000

08002424 <LEM_GetMaxCurrent>:

/**
  * @brief  Get maximum current based on model
  */
static float LEM_GetMaxCurrent(LEM_HOYS_Model_t model)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
    // Max current is typically 2x nominal
    return LEM_GetNominalCurrent(model) * 2.0f;
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff ffc3 	bl	80023bc <LEM_GetNominalCurrent>
 8002436:	eef0 7a40 	vmov.f32	s15, s0
 800243a:	ee77 7aa7 	vadd.f32	s15, s15, s15
}
 800243e:	eeb0 0a67 	vmov.f32	s0, s15
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <LEM_AllocateFilterBuffer>:

/**
  * @brief  Initialize filter buffer (static allocation for MISRA C compliance)
  */
static HAL_StatusTypeDef LEM_AllocateFilterBuffer(LEM_HOYS_HandleTypeDef* handle)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
    if (handle->filter_samples == 0U || handle->filter_samples > LEM_MAX_FILTER_SAMPLES) {
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002456:	2b00      	cmp	r3, #0
 8002458:	d004      	beq.n	8002464 <LEM_AllocateFilterBuffer+0x1c>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002460:	2b20      	cmp	r3, #32
 8002462:	d901      	bls.n	8002468 <LEM_AllocateFilterBuffer+0x20>
        return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e007      	b.n	8002478 <LEM_AllocateFilterBuffer+0x30>
    }

    // Initialize buffer to zero (static array, no malloc needed)
    (void)memset(handle->filter_buffer, 0, sizeof(handle->filter_buffer));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3338      	adds	r3, #56	@ 0x38
 800246c:	2280      	movs	r2, #128	@ 0x80
 800246e:	2100      	movs	r1, #0
 8002470:	4618      	mov	r0, r3
 8002472:	f007 fff7 	bl	800a464 <memset>

    return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002480:	b5b0      	push	{r4, r5, r7, lr}
 8002482:	f5ad 7d66 	sub.w	sp, sp, #920	@ 0x398
 8002486:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002488:	f002 fd20 	bl	8004ecc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800248c:	f001 fa74 	bl	8003978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002490:	f001 fcee 	bl	8003e70 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002494:	f001 face 	bl	8003a34 <MX_ADC1_Init>
  MX_CAN1_Init();
 8002498:	f001 fbf0 	bl	8003c7c <MX_CAN1_Init>
  MX_CAN2_Init();
 800249c:	f001 fc24 	bl	8003ce8 <MX_CAN2_Init>
  MX_SPI4_Init();
 80024a0:	f001 fc86 	bl	8003db0 <MX_SPI4_Init>
  MX_USART1_UART_Init();
 80024a4:	f001 fcba 	bl	8003e1c <MX_USART1_UART_Init>
  MX_I2C2_Init();
 80024a8:	f001 fc54 	bl	8003d54 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  // Debug: Preveri I2C2 devices
  uint8_t msg[] = "\r\n=== BMU IOC Initialization ===\r\n";
 80024ac:	4b5c      	ldr	r3, [pc, #368]	@ (8002620 <main+0x1a0>)
 80024ae:	f507 7430 	add.w	r4, r7, #704	@ 0x2c0
 80024b2:	461d      	mov	r5, r3
 80024b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024bc:	682b      	ldr	r3, [r5, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	8022      	strh	r2, [r4, #0]
 80024c2:	3402      	adds	r4, #2
 80024c4:	0c1b      	lsrs	r3, r3, #16
 80024c6:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, msg, sizeof(msg)-1, 100);
 80024c8:	f507 7130 	add.w	r1, r7, #704	@ 0x2c0
 80024cc:	2364      	movs	r3, #100	@ 0x64
 80024ce:	2222      	movs	r2, #34	@ 0x22
 80024d0:	4854      	ldr	r0, [pc, #336]	@ (8002624 <main+0x1a4>)
 80024d2:	f007 fbc6 	bl	8009c62 <HAL_UART_Transmit>

  // I2C scan za TMP1075
  if (HAL_I2C_IsDeviceReady(&hi2c2, 0x48 << 1, 3, 100) == HAL_OK) {
 80024d6:	2364      	movs	r3, #100	@ 0x64
 80024d8:	2203      	movs	r2, #3
 80024da:	2190      	movs	r1, #144	@ 0x90
 80024dc:	4852      	ldr	r0, [pc, #328]	@ (8002628 <main+0x1a8>)
 80024de:	f006 f851 	bl	8008584 <HAL_I2C_IsDeviceReady>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d117      	bne.n	8002518 <main+0x98>
      uint8_t found[] = "TMP1075 detected at 0x48\r\n";
 80024e8:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80024ec:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80024f0:	4a4e      	ldr	r2, [pc, #312]	@ (800262c <main+0x1ac>)
 80024f2:	461c      	mov	r4, r3
 80024f4:	4615      	mov	r5, r2
 80024f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80024fe:	c403      	stmia	r4!, {r0, r1}
 8002500:	8022      	strh	r2, [r4, #0]
 8002502:	3402      	adds	r4, #2
 8002504:	0c13      	lsrs	r3, r2, #16
 8002506:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, found, sizeof(found)-1, 100);
 8002508:	f507 7110 	add.w	r1, r7, #576	@ 0x240
 800250c:	2364      	movs	r3, #100	@ 0x64
 800250e:	221a      	movs	r2, #26
 8002510:	4844      	ldr	r0, [pc, #272]	@ (8002624 <main+0x1a4>)
 8002512:	f007 fba6 	bl	8009c62 <HAL_UART_Transmit>
 8002516:	e013      	b.n	8002540 <main+0xc0>
  } else {
      uint8_t notfound[] = "TMP1075 NOT detected at 0x48!\r\n";
 8002518:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800251c:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8002520:	4a43      	ldr	r2, [pc, #268]	@ (8002630 <main+0x1b0>)
 8002522:	461c      	mov	r4, r3
 8002524:	4615      	mov	r5, r2
 8002526:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002528:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800252a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800252e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      HAL_UART_Transmit(&huart1, notfound, sizeof(notfound)-1, 100);
 8002532:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002536:	2364      	movs	r3, #100	@ 0x64
 8002538:	221f      	movs	r2, #31
 800253a:	483a      	ldr	r0, [pc, #232]	@ (8002624 <main+0x1a4>)
 800253c:	f007 fb91 	bl	8009c62 <HAL_UART_Transmit>
  }

  // Inicializacija TMP1075
  HAL_StatusTypeDef tmp_status = TMP1075_Init(&htmp1075, &hi2c2, 0x48);
 8002540:	2248      	movs	r2, #72	@ 0x48
 8002542:	4939      	ldr	r1, [pc, #228]	@ (8002628 <main+0x1a8>)
 8002544:	483b      	ldr	r0, [pc, #236]	@ (8002634 <main+0x1b4>)
 8002546:	f002 fab0 	bl	8004aaa <TMP1075_Init>
 800254a:	4603      	mov	r3, r0
 800254c:	f887 3379 	strb.w	r3, [r7, #889]	@ 0x379
  if (tmp_status == HAL_OK) {
 8002550:	f897 3379 	ldrb.w	r3, [r7, #889]	@ 0x379
 8002554:	2b00      	cmp	r3, #0
 8002556:	d130      	bne.n	80025ba <main+0x13a>
      uint8_t init_ok[] = "TMP1075 initialized OK\r\n";
 8002558:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800255c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002560:	4a35      	ldr	r2, [pc, #212]	@ (8002638 <main+0x1b8>)
 8002562:	461c      	mov	r4, r3
 8002564:	4615      	mov	r5, r2
 8002566:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002568:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800256a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800256e:	c403      	stmia	r4!, {r0, r1}
 8002570:	7022      	strb	r2, [r4, #0]
      HAL_UART_Transmit(&huart1, init_ok, sizeof(init_ok)-1, 100);
 8002572:	f507 7109 	add.w	r1, r7, #548	@ 0x224
 8002576:	2364      	movs	r3, #100	@ 0x64
 8002578:	2218      	movs	r2, #24
 800257a:	482a      	ldr	r0, [pc, #168]	@ (8002624 <main+0x1a4>)
 800257c:	f007 fb71 	bl	8009c62 <HAL_UART_Transmit>

      // Nastavi low temperature threshold na 0°C (alert pri < 0°C)
      if (TMP1075_SetLowThreshold(&htmp1075, 0.0f) == HAL_OK) {
 8002580:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 800263c <main+0x1bc>
 8002584:	482b      	ldr	r0, [pc, #172]	@ (8002634 <main+0x1b4>)
 8002586:	f002 fba0 	bl	8004cca <TMP1075_SetLowThreshold>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d128      	bne.n	80025e2 <main+0x162>
          uint8_t thresh_ok[] = "Low threshold set to 0.0C\r\n";
 8002590:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002594:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002598:	4a29      	ldr	r2, [pc, #164]	@ (8002640 <main+0x1c0>)
 800259a:	461c      	mov	r4, r3
 800259c:	4615      	mov	r5, r2
 800259e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80025a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
          HAL_UART_Transmit(&huart1, thresh_ok, sizeof(thresh_ok)-1, 100);
 80025aa:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 80025ae:	2364      	movs	r3, #100	@ 0x64
 80025b0:	221b      	movs	r2, #27
 80025b2:	481c      	ldr	r0, [pc, #112]	@ (8002624 <main+0x1a4>)
 80025b4:	f007 fb55 	bl	8009c62 <HAL_UART_Transmit>
 80025b8:	e013      	b.n	80025e2 <main+0x162>
      }
  } else {
      uint8_t init_fail[] = "TMP1075 initialization FAILED!\r\n";
 80025ba:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80025be:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80025c2:	4a20      	ldr	r2, [pc, #128]	@ (8002644 <main+0x1c4>)
 80025c4:	461c      	mov	r4, r3
 80025c6:	4615      	mov	r5, r2
 80025c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025d0:	682b      	ldr	r3, [r5, #0]
 80025d2:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, init_fail, sizeof(init_fail)-1, 100);
 80025d4:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80025d8:	2364      	movs	r3, #100	@ 0x64
 80025da:	2220      	movs	r2, #32
 80025dc:	4811      	ldr	r0, [pc, #68]	@ (8002624 <main+0x1a4>)
 80025de:	f007 fb40 	bl	8009c62 <HAL_UART_Transmit>
  }

  // I2C scan za FRAM CY15B256J
  if (HAL_I2C_IsDeviceReady(&hi2c2, 0x50 << 1, 3, 100) == HAL_OK) {
 80025e2:	2364      	movs	r3, #100	@ 0x64
 80025e4:	2203      	movs	r2, #3
 80025e6:	21a0      	movs	r1, #160	@ 0xa0
 80025e8:	480f      	ldr	r0, [pc, #60]	@ (8002628 <main+0x1a8>)
 80025ea:	f005 ffcb 	bl	8008584 <HAL_I2C_IsDeviceReady>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d12b      	bne.n	800264c <main+0x1cc>
      uint8_t fram_found[] = "FRAM CY15B256J detected at 0x50\r\n";
 80025f4:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80025f8:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80025fc:	4a12      	ldr	r2, [pc, #72]	@ (8002648 <main+0x1c8>)
 80025fe:	461c      	mov	r4, r3
 8002600:	4615      	mov	r5, r2
 8002602:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002604:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002606:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002608:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800260a:	682b      	ldr	r3, [r5, #0]
 800260c:	8023      	strh	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, fram_found, sizeof(fram_found)-1, 100);
 800260e:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002612:	2364      	movs	r3, #100	@ 0x64
 8002614:	2221      	movs	r2, #33	@ 0x21
 8002616:	4803      	ldr	r0, [pc, #12]	@ (8002624 <main+0x1a4>)
 8002618:	f007 fb23 	bl	8009c62 <HAL_UART_Transmit>
 800261c:	e02a      	b.n	8002674 <main+0x1f4>
 800261e:	bf00      	nop
 8002620:	0800b254 	.word	0x0800b254
 8002624:	20000bb0 	.word	0x20000bb0
 8002628:	20000b04 	.word	0x20000b04
 800262c:	0800b278 	.word	0x0800b278
 8002630:	0800b294 	.word	0x0800b294
 8002634:	20000bf8 	.word	0x20000bf8
 8002638:	0800b2b4 	.word	0x0800b2b4
 800263c:	00000000 	.word	0x00000000
 8002640:	0800b2d0 	.word	0x0800b2d0
 8002644:	0800b2ec 	.word	0x0800b2ec
 8002648:	0800b310 	.word	0x0800b310
  } else {
      uint8_t fram_notfound[] = "FRAM NOT detected at 0x50!\r\n";
 800264c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002650:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002654:	4abd      	ldr	r2, [pc, #756]	@ (800294c <main+0x4cc>)
 8002656:	461c      	mov	r4, r3
 8002658:	4615      	mov	r5, r2
 800265a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800265c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800265e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002662:	c407      	stmia	r4!, {r0, r1, r2}
 8002664:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, fram_notfound, sizeof(fram_notfound)-1, 100);
 8002666:	f507 71f4 	add.w	r1, r7, #488	@ 0x1e8
 800266a:	2364      	movs	r3, #100	@ 0x64
 800266c:	221c      	movs	r2, #28
 800266e:	48b8      	ldr	r0, [pc, #736]	@ (8002950 <main+0x4d0>)
 8002670:	f007 faf7 	bl	8009c62 <HAL_UART_Transmit>
  }

  // Inicializacija FRAM
  HAL_StatusTypeDef fram_status = CY15B256J_Init(&hfram, &hi2c2, 0x50, NULL, 0);
 8002674:	2300      	movs	r3, #0
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	2300      	movs	r3, #0
 800267a:	2250      	movs	r2, #80	@ 0x50
 800267c:	49b5      	ldr	r1, [pc, #724]	@ (8002954 <main+0x4d4>)
 800267e:	48b6      	ldr	r0, [pc, #728]	@ (8002958 <main+0x4d8>)
 8002680:	f7ff f99e 	bl	80019c0 <CY15B256J_Init>
 8002684:	4603      	mov	r3, r0
 8002686:	f887 3378 	strb.w	r3, [r7, #888]	@ 0x378
  if (fram_status == HAL_OK) {
 800268a:	f897 3378 	ldrb.w	r3, [r7, #888]	@ 0x378
 800268e:	2b00      	cmp	r3, #0
 8002690:	f040 80d1 	bne.w	8002836 <main+0x3b6>
      uint8_t fram_ok[] = "FRAM initialized OK\r\n";
 8002694:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002698:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800269c:	4aaf      	ldr	r2, [pc, #700]	@ (800295c <main+0x4dc>)
 800269e:	461c      	mov	r4, r3
 80026a0:	4615      	mov	r5, r2
 80026a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026a6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80026aa:	6020      	str	r0, [r4, #0]
 80026ac:	3404      	adds	r4, #4
 80026ae:	8021      	strh	r1, [r4, #0]
      HAL_UART_Transmit(&huart1, fram_ok, sizeof(fram_ok)-1, 100);
 80026b0:	f507 71e8 	add.w	r1, r7, #464	@ 0x1d0
 80026b4:	2364      	movs	r3, #100	@ 0x64
 80026b6:	2215      	movs	r2, #21
 80026b8:	48a5      	ldr	r0, [pc, #660]	@ (8002950 <main+0x4d0>)
 80026ba:	f007 fad2 	bl	8009c62 <HAL_UART_Transmit>

      // Inicializacija Temperature Logger (reset_stats = false za ohranitev podatkov)
      if (TempLogger_Init(&htemplogger, &hfram, false) == HAL_OK) {
 80026be:	2200      	movs	r2, #0
 80026c0:	49a5      	ldr	r1, [pc, #660]	@ (8002958 <main+0x4d8>)
 80026c2:	48a7      	ldr	r0, [pc, #668]	@ (8002960 <main+0x4e0>)
 80026c4:	f002 f8c4 	bl	8004850 <TempLogger_Init>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f040 80c7 	bne.w	800285e <main+0x3de>
          uint8_t logger_ok[] = "Temperature Logger initialized OK\r\n";
 80026d0:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80026d4:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80026d8:	4aa2      	ldr	r2, [pc, #648]	@ (8002964 <main+0x4e4>)
 80026da:	461c      	mov	r4, r3
 80026dc:	4615      	mov	r5, r2
 80026de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026e6:	682b      	ldr	r3, [r5, #0]
 80026e8:	6023      	str	r3, [r4, #0]
          HAL_UART_Transmit(&huart1, logger_ok, sizeof(logger_ok)-1, 100);
 80026ea:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80026ee:	2364      	movs	r3, #100	@ 0x64
 80026f0:	2223      	movs	r2, #35	@ 0x23
 80026f2:	4897      	ldr	r0, [pc, #604]	@ (8002950 <main+0x4d0>)
 80026f4:	f007 fab5 	bl	8009c62 <HAL_UART_Transmit>

          // Izpiši trenutne statistike
          TempLog_Stats_t stats;
          if (TempLogger_GetStats(&htemplogger, &stats) == HAL_OK) {
 80026f8:	f507 73de 	add.w	r3, r7, #444	@ 0x1bc
 80026fc:	4619      	mov	r1, r3
 80026fe:	4898      	ldr	r0, [pc, #608]	@ (8002960 <main+0x4e0>)
 8002700:	f002 f980 	bl	8004a04 <TempLogger_GetStats>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	f040 80a9 	bne.w	800285e <main+0x3de>
              (void)snprintf(uart_buf, sizeof(uart_buf), "Stored samples: %lu, Alerts: %lu\r\n",
 800270c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002710:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8002714:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8002718:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800271c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8002720:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8002724:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	4613      	mov	r3, r2
 800272c:	4a8e      	ldr	r2, [pc, #568]	@ (8002968 <main+0x4e8>)
 800272e:	2164      	movs	r1, #100	@ 0x64
 8002730:	f007 fe62 	bl	800a3f8 <sniprintf>
                      stats.sample_count, stats.alert_count);
              HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 100);
 8002734:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8002738:	4618      	mov	r0, r3
 800273a:	f7fd fd71 	bl	8000220 <strlen>
 800273e:	4603      	mov	r3, r0
 8002740:	b29a      	uxth	r2, r3
 8002742:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002746:	2364      	movs	r3, #100	@ 0x64
 8002748:	4881      	ldr	r0, [pc, #516]	@ (8002950 <main+0x4d0>)
 800274a:	f007 fa8a 	bl	8009c62 <HAL_UART_Transmit>

              if (stats.sample_count > 0U) {
 800274e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002752:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8002756:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d07f      	beq.n	800285e <main+0x3de>
                  int32_t min_frac = stats.min_temp % 100;
 800275e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002762:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8002766:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800276a:	4a80      	ldr	r2, [pc, #512]	@ (800296c <main+0x4ec>)
 800276c:	fb82 1203 	smull	r1, r2, r2, r3
 8002770:	1151      	asrs	r1, r2, #5
 8002772:	17da      	asrs	r2, r3, #31
 8002774:	1a8a      	subs	r2, r1, r2
 8002776:	2164      	movs	r1, #100	@ 0x64
 8002778:	fb01 f202 	mul.w	r2, r1, r2
 800277c:	1a9b      	subs	r3, r3, r2
 800277e:	b21b      	sxth	r3, r3
 8002780:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
                  int32_t max_frac = stats.max_temp % 100;
 8002784:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002788:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800278c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002790:	4a76      	ldr	r2, [pc, #472]	@ (800296c <main+0x4ec>)
 8002792:	fb82 1203 	smull	r1, r2, r2, r3
 8002796:	1151      	asrs	r1, r2, #5
 8002798:	17da      	asrs	r2, r3, #31
 800279a:	1a8a      	subs	r2, r1, r2
 800279c:	2164      	movs	r1, #100	@ 0x64
 800279e:	fb01 f202 	mul.w	r2, r1, r2
 80027a2:	1a9b      	subs	r3, r3, r2
 80027a4:	b21b      	sxth	r3, r3
 80027a6:	f8c7 3370 	str.w	r3, [r7, #880]	@ 0x370
                  min_frac = (min_frac < 0) ? -min_frac : min_frac;
 80027aa:	f8d7 3374 	ldr.w	r3, [r7, #884]	@ 0x374
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	bfb8      	it	lt
 80027b2:	425b      	neglt	r3, r3
 80027b4:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
                  max_frac = (max_frac < 0) ? -max_frac : max_frac;
 80027b8:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 80027bc:	2b00      	cmp	r3, #0
 80027be:	bfb8      	it	lt
 80027c0:	425b      	neglt	r3, r3
 80027c2:	f8c7 3370 	str.w	r3, [r7, #880]	@ 0x370
                  (void)snprintf(uart_buf, sizeof(uart_buf), "Min: %d.%02dC, Max: %d.%02dC\r\n",
                          (int)(stats.min_temp/100), (int)min_frac,
 80027c6:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80027ca:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80027ce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
                  (void)snprintf(uart_buf, sizeof(uart_buf), "Min: %d.%02dC, Max: %d.%02dC\r\n",
 80027d2:	4a66      	ldr	r2, [pc, #408]	@ (800296c <main+0x4ec>)
 80027d4:	fb82 1203 	smull	r1, r2, r2, r3
 80027d8:	1152      	asrs	r2, r2, #5
 80027da:	17db      	asrs	r3, r3, #31
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	b21b      	sxth	r3, r3
 80027e0:	4619      	mov	r1, r3
                          (int)(stats.max_temp/100), (int)max_frac);
 80027e2:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80027e6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80027ea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
                  (void)snprintf(uart_buf, sizeof(uart_buf), "Min: %d.%02dC, Max: %d.%02dC\r\n",
 80027ee:	4a5f      	ldr	r2, [pc, #380]	@ (800296c <main+0x4ec>)
 80027f0:	fb82 0203 	smull	r0, r2, r2, r3
 80027f4:	1152      	asrs	r2, r2, #5
 80027f6:	17db      	asrs	r3, r3, #31
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	b21b      	sxth	r3, r3
 80027fc:	461a      	mov	r2, r3
 80027fe:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002802:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 8002806:	9302      	str	r3, [sp, #8]
 8002808:	9201      	str	r2, [sp, #4]
 800280a:	f8d7 3374 	ldr.w	r3, [r7, #884]	@ 0x374
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	460b      	mov	r3, r1
 8002812:	4a57      	ldr	r2, [pc, #348]	@ (8002970 <main+0x4f0>)
 8002814:	2164      	movs	r1, #100	@ 0x64
 8002816:	f007 fdef 	bl	800a3f8 <sniprintf>
                  (void)HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, (uint16_t)strlen(uart_buf), 100);
 800281a:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 800281e:	4618      	mov	r0, r3
 8002820:	f7fd fcfe 	bl	8000220 <strlen>
 8002824:	4603      	mov	r3, r0
 8002826:	b29a      	uxth	r2, r3
 8002828:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 800282c:	2364      	movs	r3, #100	@ 0x64
 800282e:	4848      	ldr	r0, [pc, #288]	@ (8002950 <main+0x4d0>)
 8002830:	f007 fa17 	bl	8009c62 <HAL_UART_Transmit>
 8002834:	e013      	b.n	800285e <main+0x3de>
              }
          }
      }
  } else {
      uint8_t fram_fail[] = "FRAM initialization FAILED!\r\n";
 8002836:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800283a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800283e:	4a4d      	ldr	r2, [pc, #308]	@ (8002974 <main+0x4f4>)
 8002840:	461c      	mov	r4, r3
 8002842:	4615      	mov	r5, r2
 8002844:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002846:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002848:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800284c:	c407      	stmia	r4!, {r0, r1, r2}
 800284e:	8023      	strh	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, fram_fail, sizeof(fram_fail)-1, 100);
 8002850:	f507 71ce 	add.w	r1, r7, #412	@ 0x19c
 8002854:	2364      	movs	r3, #100	@ 0x64
 8002856:	221d      	movs	r2, #29
 8002858:	483d      	ldr	r0, [pc, #244]	@ (8002950 <main+0x4d0>)
 800285a:	f007 fa02 	bl	8009c62 <HAL_UART_Transmit>
  }

  /* Inicializacija LEM HOYS current sensorjev */
  uint8_t lem_msg[] = "\r\n=== LEM HOYS Current Sensors ===\r\n";
 800285e:	4b46      	ldr	r3, [pc, #280]	@ (8002978 <main+0x4f8>)
 8002860:	f507 7426 	add.w	r4, r7, #664	@ 0x298
 8002864:	461d      	mov	r5, r3
 8002866:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002868:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800286a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800286c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800286e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002872:	6020      	str	r0, [r4, #0]
 8002874:	3404      	adds	r4, #4
 8002876:	7021      	strb	r1, [r4, #0]
  HAL_UART_Transmit(&huart1, lem_msg, sizeof(lem_msg)-1, 100);
 8002878:	f507 7126 	add.w	r1, r7, #664	@ 0x298
 800287c:	2364      	movs	r3, #100	@ 0x64
 800287e:	2224      	movs	r2, #36	@ 0x24
 8002880:	4833      	ldr	r0, [pc, #204]	@ (8002950 <main+0x4d0>)
 8002882:	f007 f9ee 	bl	8009c62 <HAL_UART_Transmit>

  if (LEM_Config_Init(&hadc1) == HAL_OK) {
 8002886:	483d      	ldr	r0, [pc, #244]	@ (800297c <main+0x4fc>)
 8002888:	f7ff f970 	bl	8001b6c <LEM_Config_Init>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d17e      	bne.n	8002990 <main+0x510>
      uint8_t lem_ok[] = "LEM sensors initialized OK\r\n";
 8002892:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002896:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800289a:	4a39      	ldr	r2, [pc, #228]	@ (8002980 <main+0x500>)
 800289c:	461c      	mov	r4, r3
 800289e:	4615      	mov	r5, r2
 80028a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028a4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80028a8:	c407      	stmia	r4!, {r0, r1, r2}
 80028aa:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, lem_ok, sizeof(lem_ok)-1, 100);
 80028ac:	f507 71be 	add.w	r1, r7, #380	@ 0x17c
 80028b0:	2364      	movs	r3, #100	@ 0x64
 80028b2:	221c      	movs	r2, #28
 80028b4:	4826      	ldr	r0, [pc, #152]	@ (8002950 <main+0x4d0>)
 80028b6:	f007 f9d4 	bl	8009c62 <HAL_UART_Transmit>

      // Kalibriraj vse senzorje (POMEMBNO: mora biti 0A!)
      uint8_t cal_msg[] = "Calibrating LEM sensors (ensure 0A)...\r\n";
 80028ba:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80028be:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80028c2:	4a30      	ldr	r2, [pc, #192]	@ (8002984 <main+0x504>)
 80028c4:	461c      	mov	r4, r3
 80028c6:	4615      	mov	r5, r2
 80028c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80028d4:	c403      	stmia	r4!, {r0, r1}
 80028d6:	7022      	strb	r2, [r4, #0]
      HAL_UART_Transmit(&huart1, cal_msg, sizeof(cal_msg)-1, 100);
 80028d8:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80028dc:	2364      	movs	r3, #100	@ 0x64
 80028de:	2228      	movs	r2, #40	@ 0x28
 80028e0:	481b      	ldr	r0, [pc, #108]	@ (8002950 <main+0x4d0>)
 80028e2:	f007 f9be 	bl	8009c62 <HAL_UART_Transmit>

      if (LEM_Config_CalibrateAll(50) == HAL_OK) {
 80028e6:	2032      	movs	r0, #50	@ 0x32
 80028e8:	f7ff f984 	bl	8001bf4 <LEM_Config_CalibrateAll>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d117      	bne.n	8002922 <main+0x4a2>
          uint8_t cal_ok[] = "LEM calibration complete\r\n";
 80028f2:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80028f6:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80028fa:	4a23      	ldr	r2, [pc, #140]	@ (8002988 <main+0x508>)
 80028fc:	461c      	mov	r4, r3
 80028fe:	4615      	mov	r5, r2
 8002900:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002902:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002904:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002908:	c403      	stmia	r4!, {r0, r1}
 800290a:	8022      	strh	r2, [r4, #0]
 800290c:	3402      	adds	r4, #2
 800290e:	0c13      	lsrs	r3, r2, #16
 8002910:	7023      	strb	r3, [r4, #0]
          HAL_UART_Transmit(&huart1, cal_ok, sizeof(cal_ok)-1, 100);
 8002912:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 8002916:	2364      	movs	r3, #100	@ 0x64
 8002918:	221a      	movs	r2, #26
 800291a:	480d      	ldr	r0, [pc, #52]	@ (8002950 <main+0x4d0>)
 800291c:	f007 f9a1 	bl	8009c62 <HAL_UART_Transmit>
 8002920:	e04a      	b.n	80029b8 <main+0x538>
      } else {
          uint8_t cal_fail[] = "LEM calibration FAILED!\r\n";
 8002922:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002926:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800292a:	4a18      	ldr	r2, [pc, #96]	@ (800298c <main+0x50c>)
 800292c:	461c      	mov	r4, r3
 800292e:	4615      	mov	r5, r2
 8002930:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002932:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002934:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002938:	c403      	stmia	r4!, {r0, r1}
 800293a:	8022      	strh	r2, [r4, #0]
          HAL_UART_Transmit(&huart1, cal_fail, sizeof(cal_fail)-1, 100);
 800293c:	f507 71a2 	add.w	r1, r7, #324	@ 0x144
 8002940:	2364      	movs	r3, #100	@ 0x64
 8002942:	2219      	movs	r2, #25
 8002944:	4802      	ldr	r0, [pc, #8]	@ (8002950 <main+0x4d0>)
 8002946:	f007 f98c 	bl	8009c62 <HAL_UART_Transmit>
 800294a:	e035      	b.n	80029b8 <main+0x538>
 800294c:	0800b334 	.word	0x0800b334
 8002950:	20000bb0 	.word	0x20000bb0
 8002954:	20000b04 	.word	0x20000b04
 8002958:	20000c04 	.word	0x20000c04
 800295c:	0800b354 	.word	0x0800b354
 8002960:	20000c14 	.word	0x20000c14
 8002964:	0800b36c 	.word	0x0800b36c
 8002968:	0800b0b0 	.word	0x0800b0b0
 800296c:	51eb851f 	.word	0x51eb851f
 8002970:	0800b0d4 	.word	0x0800b0d4
 8002974:	0800b390 	.word	0x0800b390
 8002978:	0800b3b0 	.word	0x0800b3b0
 800297c:	20000a0c 	.word	0x20000a0c
 8002980:	0800b3d8 	.word	0x0800b3d8
 8002984:	0800b3f8 	.word	0x0800b3f8
 8002988:	0800b424 	.word	0x0800b424
 800298c:	0800b440 	.word	0x0800b440
      }
  } else {
      uint8_t lem_fail[] = "LEM initialization FAILED!\r\n";
 8002990:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002994:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8002998:	4a45      	ldr	r2, [pc, #276]	@ (8002ab0 <main+0x630>)
 800299a:	461c      	mov	r4, r3
 800299c:	4615      	mov	r5, r2
 800299e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80029a6:	c407      	stmia	r4!, {r0, r1, r2}
 80029a8:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, lem_fail, sizeof(lem_fail)-1, 100);
 80029aa:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 80029ae:	2364      	movs	r3, #100	@ 0x64
 80029b0:	221c      	movs	r2, #28
 80029b2:	4840      	ldr	r0, [pc, #256]	@ (8002ab4 <main+0x634>)
 80029b4:	f007 f955 	bl	8009c62 <HAL_UART_Transmit>
  }

  /* Inicializacija CAN protokola (500 kbps) */
  uint8_t can_msg[] = "\r\n=== CAN Bus Protocol ===\r\n";
 80029b8:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80029bc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80029c0:	4a3d      	ldr	r2, [pc, #244]	@ (8002ab8 <main+0x638>)
 80029c2:	461c      	mov	r4, r3
 80029c4:	4615      	mov	r5, r2
 80029c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029ca:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80029ce:	c407      	stmia	r4!, {r0, r1, r2}
 80029d0:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, can_msg, sizeof(can_msg)-1, 100);
 80029d2:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 80029d6:	2364      	movs	r3, #100	@ 0x64
 80029d8:	221c      	movs	r2, #28
 80029da:	4836      	ldr	r0, [pc, #216]	@ (8002ab4 <main+0x634>)
 80029dc:	f007 f941 	bl	8009c62 <HAL_UART_Transmit>

  // Debug: Preveri CAN1 state pred inicializacijo
  (void)snprintf(uart_buf, sizeof(uart_buf), "CAN1 State before init: 0x%02X\r\n", hcan1.State);
 80029e0:	4b36      	ldr	r3, [pc, #216]	@ (8002abc <main+0x63c>)
 80029e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 80029ec:	4a34      	ldr	r2, [pc, #208]	@ (8002ac0 <main+0x640>)
 80029ee:	2164      	movs	r1, #100	@ 0x64
 80029f0:	f007 fd02 	bl	800a3f8 <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 100);
 80029f4:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7fd fc11 	bl	8000220 <strlen>
 80029fe:	4603      	mov	r3, r0
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002a06:	2364      	movs	r3, #100	@ 0x64
 8002a08:	482a      	ldr	r0, [pc, #168]	@ (8002ab4 <main+0x634>)
 8002a0a:	f007 f92a 	bl	8009c62 <HAL_UART_Transmit>
      uint8_t err[] = "Failed to switch to SILENT mode!\r\n";
      HAL_UART_Transmit(&huart1, err, sizeof(err)-1, 100);
  }
  #endif

  if (BMU_CAN_Init(&hbmucan, &hcan1, &hcan2) == HAL_OK) {
 8002a0e:	4a2d      	ldr	r2, [pc, #180]	@ (8002ac4 <main+0x644>)
 8002a10:	492a      	ldr	r1, [pc, #168]	@ (8002abc <main+0x63c>)
 8002a12:	482d      	ldr	r0, [pc, #180]	@ (8002ac8 <main+0x648>)
 8002a14:	f7fd feb4 	bl	8000780 <BMU_CAN_Init>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d15c      	bne.n	8002ad8 <main+0x658>
      uint8_t can_ok[] = "CAN bus initialized OK (500 kbps)\r\n";
 8002a1e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002a22:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002a26:	4a29      	ldr	r2, [pc, #164]	@ (8002acc <main+0x64c>)
 8002a28:	461c      	mov	r4, r3
 8002a2a:	4615      	mov	r5, r2
 8002a2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a34:	682b      	ldr	r3, [r5, #0]
 8002a36:	6023      	str	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, can_ok, sizeof(can_ok)-1, 100);
 8002a38:	4639      	mov	r1, r7
 8002a3a:	2364      	movs	r3, #100	@ 0x64
 8002a3c:	2223      	movs	r2, #35	@ 0x23
 8002a3e:	481d      	ldr	r0, [pc, #116]	@ (8002ab4 <main+0x634>)
 8002a40:	f007 f90f 	bl	8009c62 <HAL_UART_Transmit>

      // Debug: Preveri CAN1 error code
      uint32_t can_error = HAL_CAN_GetError(&hcan1);
 8002a44:	481d      	ldr	r0, [pc, #116]	@ (8002abc <main+0x63c>)
 8002a46:	f003 ff6c 	bl	8006922 <HAL_CAN_GetError>
 8002a4a:	f8c7 0368 	str.w	r0, [r7, #872]	@ 0x368
      (void)snprintf(uart_buf, sizeof(uart_buf), "CAN1 Error Code: 0x%08lX\r\n", can_error);
 8002a4e:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002a52:	f8d7 3368 	ldr.w	r3, [r7, #872]	@ 0x368
 8002a56:	4a1e      	ldr	r2, [pc, #120]	@ (8002ad0 <main+0x650>)
 8002a58:	2164      	movs	r1, #100	@ 0x64
 8002a5a:	f007 fccd 	bl	800a3f8 <sniprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 100);
 8002a5e:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7fd fbdc 	bl	8000220 <strlen>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002a70:	2364      	movs	r3, #100	@ 0x64
 8002a72:	4810      	ldr	r0, [pc, #64]	@ (8002ab4 <main+0x634>)
 8002a74:	f007 f8f5 	bl	8009c62 <HAL_UART_Transmit>

      /* DIAGNOSTICS: Set to 0 to disable diagnostics for testing */
      #if 0  // DISABLED for debugging - diagnostika lahko povzroča probleme
      CAN_RunDiagnostics(&hcan1, &huart1);
      #else
      uint8_t diag_skip[] = "CAN diagnostics SKIPPED (disabled for debugging)\r\n";
 8002a78:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002a7c:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8002a80:	4a14      	ldr	r2, [pc, #80]	@ (8002ad4 <main+0x654>)
 8002a82:	461c      	mov	r4, r3
 8002a84:	4615      	mov	r5, r2
 8002a86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a92:	682b      	ldr	r3, [r5, #0]
 8002a94:	461a      	mov	r2, r3
 8002a96:	8022      	strh	r2, [r4, #0]
 8002a98:	3402      	adds	r4, #2
 8002a9a:	0c1b      	lsrs	r3, r3, #16
 8002a9c:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, diag_skip, sizeof(diag_skip)-1, 100);
 8002a9e:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002aa2:	2364      	movs	r3, #100	@ 0x64
 8002aa4:	2232      	movs	r2, #50	@ 0x32
 8002aa6:	4803      	ldr	r0, [pc, #12]	@ (8002ab4 <main+0x634>)
 8002aa8:	f007 f8db 	bl	8009c62 <HAL_UART_Transmit>
 8002aac:	e059      	b.n	8002b62 <main+0x6e2>
 8002aae:	bf00      	nop
 8002ab0:	0800b45c 	.word	0x0800b45c
 8002ab4:	20000bb0 	.word	0x20000bb0
 8002ab8:	0800b47c 	.word	0x0800b47c
 8002abc:	20000ab4 	.word	0x20000ab4
 8002ac0:	0800b0f4 	.word	0x0800b0f4
 8002ac4:	20000adc 	.word	0x20000adc
 8002ac8:	20000c24 	.word	0x20000c24
 8002acc:	0800b49c 	.word	0x0800b49c
 8002ad0:	0800b118 	.word	0x0800b118
 8002ad4:	0800b4c0 	.word	0x0800b4c0
      #endif
  } else {
      uint8_t can_fail[] = "CAN initialization FAILED!\r\n";
 8002ad8:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002adc:	f5a3 7321 	sub.w	r3, r3, #644	@ 0x284
 8002ae0:	4abb      	ldr	r2, [pc, #748]	@ (8002dd0 <main+0x950>)
 8002ae2:	461c      	mov	r4, r3
 8002ae4:	4615      	mov	r5, r2
 8002ae6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ae8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002aea:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002aee:	c407      	stmia	r4!, {r0, r1, r2}
 8002af0:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, can_fail, sizeof(can_fail)-1, 100);
 8002af2:	f507 7182 	add.w	r1, r7, #260	@ 0x104
 8002af6:	2364      	movs	r3, #100	@ 0x64
 8002af8:	221c      	movs	r2, #28
 8002afa:	48b6      	ldr	r0, [pc, #728]	@ (8002dd4 <main+0x954>)
 8002afc:	f007 f8b1 	bl	8009c62 <HAL_UART_Transmit>

      // Debug: Izpiši error code
      uint32_t can_error = HAL_CAN_GetError(&hcan1);
 8002b00:	48b5      	ldr	r0, [pc, #724]	@ (8002dd8 <main+0x958>)
 8002b02:	f003 ff0e 	bl	8006922 <HAL_CAN_GetError>
 8002b06:	f8c7 036c 	str.w	r0, [r7, #876]	@ 0x36c
      (void)snprintf(uart_buf, sizeof(uart_buf), "CAN1 Error Code: 0x%08lX\r\n", can_error);
 8002b0a:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002b0e:	f8d7 336c 	ldr.w	r3, [r7, #876]	@ 0x36c
 8002b12:	4ab2      	ldr	r2, [pc, #712]	@ (8002ddc <main+0x95c>)
 8002b14:	2164      	movs	r1, #100	@ 0x64
 8002b16:	f007 fc6f 	bl	800a3f8 <sniprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 100);
 8002b1a:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fd fb7e 	bl	8000220 <strlen>
 8002b24:	4603      	mov	r3, r0
 8002b26:	b29a      	uxth	r2, r3
 8002b28:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002b2c:	2364      	movs	r3, #100	@ 0x64
 8002b2e:	48a9      	ldr	r0, [pc, #676]	@ (8002dd4 <main+0x954>)
 8002b30:	f007 f897 	bl	8009c62 <HAL_UART_Transmit>
      (void)snprintf(uart_buf, sizeof(uart_buf), "CAN1 State: 0x%02X\r\n", hcan1.State);
 8002b34:	4ba8      	ldr	r3, [pc, #672]	@ (8002dd8 <main+0x958>)
 8002b36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002b40:	4aa7      	ldr	r2, [pc, #668]	@ (8002de0 <main+0x960>)
 8002b42:	2164      	movs	r1, #100	@ 0x64
 8002b44:	f007 fc58 	bl	800a3f8 <sniprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 100);
 8002b48:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fd fb67 	bl	8000220 <strlen>
 8002b52:	4603      	mov	r3, r0
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002b5a:	2364      	movs	r3, #100	@ 0x64
 8002b5c:	489d      	ldr	r0, [pc, #628]	@ (8002dd4 <main+0x954>)
 8002b5e:	f007 f880 	bl	8009c62 <HAL_UART_Transmit>
  }

  /* Inicializacija ADC DMA - avtomatsko kontinuirano branje vseh 16 kanalov */
  if (ADC_DMA_Init(&hadc_dma, &hadc1, &hdma_adc1) == HAL_OK) {
 8002b62:	4aa0      	ldr	r2, [pc, #640]	@ (8002de4 <main+0x964>)
 8002b64:	49a0      	ldr	r1, [pc, #640]	@ (8002de8 <main+0x968>)
 8002b66:	48a1      	ldr	r0, [pc, #644]	@ (8002dec <main+0x96c>)
 8002b68:	f7fd fd48 	bl	80005fc <ADC_DMA_Init>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d102      	bne.n	8002b78 <main+0x6f8>
    ADC_DMA_Start(&hadc_dma);
 8002b72:	489e      	ldr	r0, [pc, #632]	@ (8002dec <main+0x96c>)
 8002b74:	f7fd fd74 	bl	8000660 <ADC_DMA_Start>
  }

  /* inicializacija BTT6200 modulov */
  BTT6200_Config_Init(&hadc1);   // ali &hadc, isto kot si nastavil v config.c
 8002b78:	489b      	ldr	r0, [pc, #620]	@ (8002de8 <main+0x968>)
 8002b7a:	f7fe fcb1 	bl	80014e0 <BTT6200_Config_Init>
  BTT6200_Init(&btt6200_modules[0]);
 8002b7e:	489c      	ldr	r0, [pc, #624]	@ (8002df0 <main+0x970>)
 8002b80:	f7fe fad0 	bl	8001124 <BTT6200_Init>

  uint8_t ready[] = "\r\n*** System Ready ***\r\n\r\n";
 8002b84:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002b88:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002b8c:	4a99      	ldr	r2, [pc, #612]	@ (8002df4 <main+0x974>)
 8002b8e:	461c      	mov	r4, r3
 8002b90:	4615      	mov	r5, r2
 8002b92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b96:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b9a:	c403      	stmia	r4!, {r0, r1}
 8002b9c:	8022      	strh	r2, [r4, #0]
 8002b9e:	3402      	adds	r4, #2
 8002ba0:	0c13      	lsrs	r3, r2, #16
 8002ba2:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, ready, sizeof(ready)-1, 100);
 8002ba4:	f507 7117 	add.w	r1, r7, #604	@ 0x25c
 8002ba8:	2364      	movs	r3, #100	@ 0x64
 8002baa:	221a      	movs	r2, #26
 8002bac:	4889      	ldr	r0, [pc, #548]	@ (8002dd4 <main+0x954>)
 8002bae:	f007 f858 	bl	8009c62 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t loop_iteration = 0;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Debug: Print loop iteration (only every 10th to reduce UART load)
	  loop_iteration++;
 8002bb8:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
	  if (loop_iteration % 10 == 1) {  // Print 1st, 11th, 21st, etc.
 8002bc2:	f8d7 1384 	ldr.w	r1, [r7, #900]	@ 0x384
 8002bc6:	4b8c      	ldr	r3, [pc, #560]	@ (8002df8 <main+0x978>)
 8002bc8:	fba3 2301 	umull	r2, r3, r3, r1
 8002bcc:	08da      	lsrs	r2, r3, #3
 8002bce:	4613      	mov	r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	4413      	add	r3, r2
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	1aca      	subs	r2, r1, r3
 8002bd8:	2a01      	cmp	r2, #1
 8002bda:	d114      	bne.n	8002c06 <main+0x786>
	      (void)snprintf(uart_buf, sizeof(uart_buf), "\r\n=== Loop %lu ===\r\n", loop_iteration);
 8002bdc:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002be0:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002be4:	4a85      	ldr	r2, [pc, #532]	@ (8002dfc <main+0x97c>)
 8002be6:	2164      	movs	r1, #100	@ 0x64
 8002be8:	f007 fc06 	bl	800a3f8 <sniprintf>
	      HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 100);
 8002bec:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7fd fb15 	bl	8000220 <strlen>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002bfe:	2364      	movs	r3, #100	@ 0x64
 8002c00:	4874      	ldr	r0, [pc, #464]	@ (8002dd4 <main+0x954>)
 8002c02:	f007 f82e 	bl	8009c62 <HAL_UART_Transmit>
	  }

	  HAL_GPIO_WritePin(PWR_24V_EN_GPIO_Port, PWR_24V_EN_Pin, SET);
 8002c06:	2201      	movs	r2, #1
 8002c08:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c0c:	487c      	ldr	r0, [pc, #496]	@ (8002e00 <main+0x980>)
 8002c0e:	f004 fce5 	bl	80075dc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(PWR_SLEEP_GPIO_Port, PWR_SLEEP_Pin, SET);
 8002c12:	2201      	movs	r2, #1
 8002c14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002c18:	4879      	ldr	r0, [pc, #484]	@ (8002e00 <main+0x980>)
 8002c1a:	f004 fcdf 	bl	80075dc <HAL_GPIO_WritePin>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);  // LED toggle za heartbeat
 8002c1e:	2180      	movs	r1, #128	@ 0x80
 8002c20:	4878      	ldr	r0, [pc, #480]	@ (8002e04 <main+0x984>)
 8002c22:	f004 fcf4 	bl	800760e <HAL_GPIO_TogglePin>

	  // Preberi in izpiši temperaturo
	  float tC = 0.0f;
 8002c26:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002c2a:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002c2e:	f04f 0200 	mov.w	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
	  int16_t temp_x100 = 0;  // Deklarirano zunaj if bloka za CAN
 8002c34:	2300      	movs	r3, #0
 8002c36:	f8a7 3382 	strh.w	r3, [r7, #898]	@ 0x382
	  bool is_alert = false;   // Deklarirano zunaj if bloka za CAN
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	f887 3381 	strb.w	r3, [r7, #897]	@ 0x381
	  if (TMP1075_ReadTemperature(&htmp1075, &tC) == HAL_OK) {
 8002c40:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8002c44:	4619      	mov	r1, r3
 8002c46:	4870      	ldr	r0, [pc, #448]	@ (8002e08 <main+0x988>)
 8002c48:	f001 ff86 	bl	8004b58 <TMP1075_ReadTemperature>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	f040 80a3 	bne.w	8002d9a <main+0x91a>
	      // Uspešno branje temperature
	      int32_t temp_int = (int32_t)tC;
 8002c54:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002c58:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002c5c:	edd3 7a00 	vldr	s15, [r3]
 8002c60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c64:	ee17 3a90 	vmov	r3, s15
 8002c68:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
	      int32_t temp_frac = (int32_t)((tC - (float)temp_int) * 100.0f);
 8002c6c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002c70:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002c74:	ed93 7a00 	vldr	s14, [r3]
 8002c78:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8002c7c:	ee07 3a90 	vmov	s15, r3
 8002c80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c88:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8002e0c <main+0x98c>
 8002c8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c94:	ee17 3a90 	vmov	r3, s15
 8002c98:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
	      if (temp_frac < 0) {
 8002c9c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	da04      	bge.n	8002cae <main+0x82e>
	          temp_frac = -temp_frac;  // Absolutna vrednost za decimale
 8002ca4:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8002ca8:	425b      	negs	r3, r3
 8002caa:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
	      }

	      // Konvertiraj v int16_t (°C × 100) za shranjevanje v FRAM
	      temp_x100 = (int16_t)(tC * 100.0f);
 8002cae:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002cb2:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002cb6:	edd3 7a00 	vldr	s15, [r3]
 8002cba:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8002e0c <main+0x98c>
 8002cbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cc6:	ee17 3a90 	vmov	r3, s15
 8002cca:	f8a7 3382 	strh.w	r3, [r7, #898]	@ 0x382
	      is_alert = (tC < 0.0f);
 8002cce:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002cd2:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002cd6:	edd3 7a00 	vldr	s15, [r3]
 8002cda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce2:	bf4c      	ite	mi
 8002ce4:	2301      	movmi	r3, #1
 8002ce6:	2300      	movpl	r3, #0
 8002ce8:	f887 3381 	strb.w	r3, [r7, #897]	@ 0x381

	      // Shrani v FRAM (če je inicializiran)
	      if (htemplogger.is_initialized != false) {
 8002cec:	4b48      	ldr	r3, [pc, #288]	@ (8002e10 <main+0x990>)
 8002cee:	7b1b      	ldrb	r3, [r3, #12]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d007      	beq.n	8002d04 <main+0x884>
	          (void)TempLogger_LogTemperature(&htemplogger, temp_x100, is_alert);
 8002cf4:	f897 2381 	ldrb.w	r2, [r7, #897]	@ 0x381
 8002cf8:	f9b7 3382 	ldrsh.w	r3, [r7, #898]	@ 0x382
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4844      	ldr	r0, [pc, #272]	@ (8002e10 <main+0x990>)
 8002d00:	f001 fdfd 	bl	80048fe <TempLogger_LogTemperature>
	      }

	      // ALERT: Temperatura pod 0°C
	      if (is_alert) {
 8002d04:	f897 3381 	ldrb.w	r3, [r7, #897]	@ 0x381
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d02d      	beq.n	8002d68 <main+0x8e8>
	          (void)snprintf(uart_buf, sizeof(uart_buf), "*** ALERT! Temperature: %d.%02d C (BELOW 0C!) ***\r\n", temp_int, temp_frac);
 8002d0c:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002d10:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8002d1a:	4a3e      	ldr	r2, [pc, #248]	@ (8002e14 <main+0x994>)
 8002d1c:	2164      	movs	r1, #100	@ 0x64
 8002d1e:	f007 fb6b 	bl	800a3f8 <sniprintf>
	          HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 100);
 8002d22:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7fd fa7a 	bl	8000220 <strlen>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	b29a      	uxth	r2, r3
 8002d30:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002d34:	2364      	movs	r3, #100	@ 0x64
 8002d36:	4827      	ldr	r0, [pc, #156]	@ (8002dd4 <main+0x954>)
 8002d38:	f006 ff93 	bl	8009c62 <HAL_UART_Transmit>
	          // Prižgi LED - hitro utripanje za alarm
	          HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, SET);
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	2180      	movs	r1, #128	@ 0x80
 8002d40:	4830      	ldr	r0, [pc, #192]	@ (8002e04 <main+0x984>)
 8002d42:	f004 fc4b 	bl	80075dc <HAL_GPIO_WritePin>
	          HAL_Delay(100);
 8002d46:	2064      	movs	r0, #100	@ 0x64
 8002d48:	f002 f932 	bl	8004fb0 <HAL_Delay>
	          HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, RESET);
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2180      	movs	r1, #128	@ 0x80
 8002d50:	482c      	ldr	r0, [pc, #176]	@ (8002e04 <main+0x984>)
 8002d52:	f004 fc43 	bl	80075dc <HAL_GPIO_WritePin>
	          HAL_Delay(100);
 8002d56:	2064      	movs	r0, #100	@ 0x64
 8002d58:	f002 f92a 	bl	8004fb0 <HAL_Delay>
	          HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, SET);
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	2180      	movs	r1, #128	@ 0x80
 8002d60:	4828      	ldr	r0, [pc, #160]	@ (8002e04 <main+0x984>)
 8002d62:	f004 fc3b 	bl	80075dc <HAL_GPIO_WritePin>
 8002d66:	e02f      	b.n	8002dc8 <main+0x948>
	      } else {
	          (void)snprintf(uart_buf, sizeof(uart_buf), "Temperature: %d.%02d C\r\n", temp_int, temp_frac);
 8002d68:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002d6c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8002d76:	4a28      	ldr	r2, [pc, #160]	@ (8002e18 <main+0x998>)
 8002d78:	2164      	movs	r1, #100	@ 0x64
 8002d7a:	f007 fb3d 	bl	800a3f8 <sniprintf>
	          HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 100);
 8002d7e:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fd fa4c 	bl	8000220 <strlen>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002d90:	2364      	movs	r3, #100	@ 0x64
 8002d92:	4810      	ldr	r0, [pc, #64]	@ (8002dd4 <main+0x954>)
 8002d94:	f006 ff65 	bl	8009c62 <HAL_UART_Transmit>
 8002d98:	e016      	b.n	8002dc8 <main+0x948>
	      }
	  } else {
	      uint8_t err[] = "Temperature read FAILED!\r\n";
 8002d9a:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002d9e:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 8002da2:	4a1e      	ldr	r2, [pc, #120]	@ (8002e1c <main+0x99c>)
 8002da4:	461c      	mov	r4, r3
 8002da6:	4615      	mov	r5, r2
 8002da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002daa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002dac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002db0:	c403      	stmia	r4!, {r0, r1}
 8002db2:	8022      	strh	r2, [r4, #0]
 8002db4:	3402      	adds	r4, #2
 8002db6:	0c13      	lsrs	r3, r2, #16
 8002db8:	7023      	strb	r3, [r4, #0]
	      HAL_UART_Transmit(&huart1, err, sizeof(err)-1, 100);
 8002dba:	f107 01d0 	add.w	r1, r7, #208	@ 0xd0
 8002dbe:	2364      	movs	r3, #100	@ 0x64
 8002dc0:	221a      	movs	r2, #26
 8002dc2:	4804      	ldr	r0, [pc, #16]	@ (8002dd4 <main+0x954>)
 8002dc4:	f006 ff4d 	bl	8009c62 <HAL_UART_Transmit>
	  }
	  #endif

	  // Preberi LEM sensorje (prikaz prvih 3 za demo)
	  float lem_currents[3];
	  for (uint8_t i = 0; i < 3; i++) {
 8002dc8:	2300      	movs	r3, #0
 8002dca:	f887 337b 	strb.w	r3, [r7, #891]	@ 0x37b
 8002dce:	e088      	b.n	8002ee2 <main+0xa62>
 8002dd0:	0800b4f4 	.word	0x0800b4f4
 8002dd4:	20000bb0 	.word	0x20000bb0
 8002dd8:	20000ab4 	.word	0x20000ab4
 8002ddc:	0800b118 	.word	0x0800b118
 8002de0:	0800b134 	.word	0x0800b134
 8002de4:	20000a54 	.word	0x20000a54
 8002de8:	20000a0c 	.word	0x20000a0c
 8002dec:	20000c84 	.word	0x20000c84
 8002df0:	20000084 	.word	0x20000084
 8002df4:	0800b514 	.word	0x0800b514
 8002df8:	cccccccd 	.word	0xcccccccd
 8002dfc:	0800b14c 	.word	0x0800b14c
 8002e00:	40021400 	.word	0x40021400
 8002e04:	40021800 	.word	0x40021800
 8002e08:	20000bf8 	.word	0x20000bf8
 8002e0c:	42c80000 	.word	0x42c80000
 8002e10:	20000c14 	.word	0x20000c14
 8002e14:	0800b164 	.word	0x0800b164
 8002e18:	0800b198 	.word	0x0800b198
 8002e1c:	0800b530 	.word	0x0800b530
 8002e20:	447a0000 	.word	0x447a0000
	      if (LEM_Config_ReadCurrentFiltered(i, &lem_currents[i]) == HAL_OK) {
 8002e24:	f897 337b 	ldrb.w	r3, [r7, #891]	@ 0x37b
 8002e28:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	441a      	add	r2, r3
 8002e30:	f897 337b 	ldrb.w	r3, [r7, #891]	@ 0x37b
 8002e34:	4611      	mov	r1, r2
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7fe ff06 	bl	8001c48 <LEM_Config_ReadCurrentFiltered>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d14a      	bne.n	8002ed8 <main+0xa58>
	          int curr_int = (int)lem_currents[i];
 8002e42:	f897 337b 	ldrb.w	r3, [r7, #891]	@ 0x37b
 8002e46:	f507 7262 	add.w	r2, r7, #904	@ 0x388
 8002e4a:	f5a2 7225 	sub.w	r2, r2, #660	@ 0x294
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	4413      	add	r3, r2
 8002e52:	edd3 7a00 	vldr	s15, [r3]
 8002e56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e5a:	ee17 3a90 	vmov	r3, s15
 8002e5e:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
	          int curr_frac = (int)(fabsf(lem_currents[i] - curr_int) * 1000);
 8002e62:	f897 337b 	ldrb.w	r3, [r7, #891]	@ 0x37b
 8002e66:	f507 7262 	add.w	r2, r7, #904	@ 0x388
 8002e6a:	f5a2 7225 	sub.w	r2, r2, #660	@ 0x294
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	4413      	add	r3, r2
 8002e72:	ed93 7a00 	vldr	s14, [r3]
 8002e76:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8002e7a:	ee07 3a90 	vmov	s15, r3
 8002e7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e86:	eef0 7ae7 	vabs.f32	s15, s15
 8002e8a:	ed1f 7a1b 	vldr	s14, [pc, #-108]	@ 8002e20 <main+0x9a0>
 8002e8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e96:	ee17 3a90 	vmov	r3, s15
 8002e9a:	f8c7 3348 	str.w	r3, [r7, #840]	@ 0x348
	          (void)snprintf(uart_buf, sizeof(uart_buf), "LEM_%d: %d.%03d A  ", i+1, curr_int, curr_frac);
 8002e9e:	f897 337b 	ldrb.w	r3, [r7, #891]	@ 0x37b
 8002ea2:	1c5a      	adds	r2, r3, #1
 8002ea4:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002ea8:	f8d7 3348 	ldr.w	r3, [r7, #840]	@ 0x348
 8002eac:	9301      	str	r3, [sp, #4]
 8002eae:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	4abf      	ldr	r2, [pc, #764]	@ (80031b4 <main+0xd34>)
 8002eb8:	2164      	movs	r1, #100	@ 0x64
 8002eba:	f007 fa9d 	bl	800a3f8 <sniprintf>
	          HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 100);
 8002ebe:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fd f9ac 	bl	8000220 <strlen>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002ed0:	2364      	movs	r3, #100	@ 0x64
 8002ed2:	48b9      	ldr	r0, [pc, #740]	@ (80031b8 <main+0xd38>)
 8002ed4:	f006 fec5 	bl	8009c62 <HAL_UART_Transmit>
	  for (uint8_t i = 0; i < 3; i++) {
 8002ed8:	f897 337b 	ldrb.w	r3, [r7, #891]	@ 0x37b
 8002edc:	3301      	adds	r3, #1
 8002ede:	f887 337b 	strb.w	r3, [r7, #891]	@ 0x37b
 8002ee2:	f897 337b 	ldrb.w	r3, [r7, #891]	@ 0x37b
 8002ee6:	2b02      	cmp	r3, #2
 8002ee8:	d99c      	bls.n	8002e24 <main+0x9a4>
	      }
	  }
	  uint8_t newline[] = "\r\n";
 8002eea:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002eee:	f5a3 7326 	sub.w	r3, r3, #664	@ 0x298
 8002ef2:	4ab2      	ldr	r2, [pc, #712]	@ (80031bc <main+0xd3c>)
 8002ef4:	6812      	ldr	r2, [r2, #0]
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	8019      	strh	r1, [r3, #0]
 8002efa:	3302      	adds	r3, #2
 8002efc:	0c12      	lsrs	r2, r2, #16
 8002efe:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, newline, sizeof(newline)-1, 100);
 8002f00:	f107 01f0 	add.w	r1, r7, #240	@ 0xf0
 8002f04:	2364      	movs	r3, #100	@ 0x64
 8002f06:	2202      	movs	r2, #2
 8002f08:	48ab      	ldr	r0, [pc, #684]	@ (80031b8 <main+0xd38>)
 8002f0a:	f006 feaa 	bl	8009c62 <HAL_UART_Transmit>

	  // Preveri overcurrent na vseh LEM senzorjih
	  uint16_t oc_flags = 0;
 8002f0e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002f12:	f2a3 239a 	subw	r3, r3, #666	@ 0x29a
 8002f16:	2200      	movs	r2, #0
 8002f18:	801a      	strh	r2, [r3, #0]
	  LEM_Config_CheckOvercurrents(&oc_flags);
 8002f1a:	f107 03ee 	add.w	r3, r7, #238	@ 0xee
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fe fee8 	bl	8001cf4 <LEM_Config_CheckOvercurrents>
	  if (oc_flags != 0) {
 8002f24:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002f28:	f2a3 239a 	subw	r3, r3, #666	@ 0x29a
 8002f2c:	881b      	ldrh	r3, [r3, #0]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d017      	beq.n	8002f62 <main+0xae2>
	      (void)snprintf(uart_buf, sizeof(uart_buf), "*** OVERCURRENT DETECTED! Flags: 0x%04X ***\r\n", oc_flags);
 8002f32:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002f36:	f2a3 239a 	subw	r3, r3, #666	@ 0x29a
 8002f3a:	881b      	ldrh	r3, [r3, #0]
 8002f3c:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002f40:	4a9f      	ldr	r2, [pc, #636]	@ (80031c0 <main+0xd40>)
 8002f42:	2164      	movs	r1, #100	@ 0x64
 8002f44:	f007 fa58 	bl	800a3f8 <sniprintf>
	      HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 100);
 8002f48:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7fd f967 	bl	8000220 <strlen>
 8002f52:	4603      	mov	r3, r0
 8002f54:	b29a      	uxth	r2, r3
 8002f56:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002f5a:	2364      	movs	r3, #100	@ 0x64
 8002f5c:	4896      	ldr	r0, [pc, #600]	@ (80031b8 <main+0xd38>)
 8002f5e:	f006 fe80 	bl	8009c62 <HAL_UART_Transmit>
	  }

	  // ========== CAN Bus Data Transmission ==========
	  // Check and recover from CAN errors (BUS-OFF, etc.)
	  if (hbmucan.is_initialized) {
 8002f62:	4b98      	ldr	r3, [pc, #608]	@ (80031c4 <main+0xd44>)
 8002f64:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d002      	beq.n	8002f72 <main+0xaf2>
	      BMU_CAN_CheckAndRecover(&hbmucan);
 8002f6c:	4895      	ldr	r0, [pc, #596]	@ (80031c4 <main+0xd44>)
 8002f6e:	f7fd fe31 	bl	8000bd4 <BMU_CAN_CheckAndRecover>
	  }

	  // Debug: Check CAN state (only print every 10th or if error detected)
	  HAL_CAN_StateTypeDef can_state = HAL_CAN_GetState(&hcan1);
 8002f72:	4895      	ldr	r0, [pc, #596]	@ (80031c8 <main+0xd48>)
 8002f74:	f003 fcad 	bl	80068d2 <HAL_CAN_GetState>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	f887 3363 	strb.w	r3, [r7, #867]	@ 0x363
	  uint32_t free_mailboxes = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8002f7e:	4892      	ldr	r0, [pc, #584]	@ (80031c8 <main+0xd48>)
 8002f80:	f003 f8fb 	bl	800617a <HAL_CAN_GetTxMailboxesFreeLevel>
 8002f84:	f8c7 035c 	str.w	r0, [r7, #860]	@ 0x35c
	  uint32_t can_error = HAL_CAN_GetError(&hcan1);
 8002f88:	488f      	ldr	r0, [pc, #572]	@ (80031c8 <main+0xd48>)
 8002f8a:	f003 fcca 	bl	8006922 <HAL_CAN_GetError>
 8002f8e:	f8c7 0358 	str.w	r0, [r7, #856]	@ 0x358

	  if (loop_iteration % 10 == 1 || can_error != 0) {
 8002f92:	f8d7 1384 	ldr.w	r1, [r7, #900]	@ 0x384
 8002f96:	4b8d      	ldr	r3, [pc, #564]	@ (80031cc <main+0xd4c>)
 8002f98:	fba3 2301 	umull	r2, r3, r3, r1
 8002f9c:	08da      	lsrs	r2, r3, #3
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	1aca      	subs	r2, r1, r3
 8002fa8:	2a01      	cmp	r2, #1
 8002faa:	d003      	beq.n	8002fb4 <main+0xb34>
 8002fac:	f8d7 3358 	ldr.w	r3, [r7, #856]	@ 0x358
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d020      	beq.n	8002ff6 <main+0xb76>
	      (void)snprintf(uart_buf, sizeof(uart_buf), "[CAN] Init:%d State:0x%02X FreeMB:%lu Err:0x%lX\r\n",
	                    hbmucan.is_initialized, can_state, free_mailboxes, can_error);
 8002fb4:	4b83      	ldr	r3, [pc, #524]	@ (80031c4 <main+0xd44>)
 8002fb6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
	      (void)snprintf(uart_buf, sizeof(uart_buf), "[CAN] Init:%d State:0x%02X FreeMB:%lu Err:0x%lX\r\n",
 8002fba:	4619      	mov	r1, r3
 8002fbc:	f897 3363 	ldrb.w	r3, [r7, #867]	@ 0x363
 8002fc0:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8002fc4:	f8d7 2358 	ldr.w	r2, [r7, #856]	@ 0x358
 8002fc8:	9202      	str	r2, [sp, #8]
 8002fca:	f8d7 235c 	ldr.w	r2, [r7, #860]	@ 0x35c
 8002fce:	9201      	str	r2, [sp, #4]
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	4a7e      	ldr	r2, [pc, #504]	@ (80031d0 <main+0xd50>)
 8002fd6:	2164      	movs	r1, #100	@ 0x64
 8002fd8:	f007 fa0e 	bl	800a3f8 <sniprintf>
	      HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 10);
 8002fdc:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fd f91d 	bl	8000220 <strlen>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8002fee:	230a      	movs	r3, #10
 8002ff0:	4871      	ldr	r0, [pc, #452]	@ (80031b8 <main+0xd38>)
 8002ff2:	f006 fe36 	bl	8009c62 <HAL_UART_Transmit>
	  }

	  if (hbmucan.is_initialized) {
 8002ff6:	4b73      	ldr	r3, [pc, #460]	@ (80031c4 <main+0xd44>)
 8002ff8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	f000 848f 	beq.w	8003920 <main+0x14a0>
	      // Only print TX start message every 10th iteration
	      if (loop_iteration % 10 == 1) {
 8003002:	f8d7 1384 	ldr.w	r1, [r7, #900]	@ 0x384
 8003006:	4b71      	ldr	r3, [pc, #452]	@ (80031cc <main+0xd4c>)
 8003008:	fba3 2301 	umull	r2, r3, r3, r1
 800300c:	08da      	lsrs	r2, r3, #3
 800300e:	4613      	mov	r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	1aca      	subs	r2, r1, r3
 8003018:	2a01      	cmp	r2, #1
 800301a:	d117      	bne.n	800304c <main+0xbcc>
	          uint8_t tx_start[] = "[CAN] TX sequence...\r\n";
 800301c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003020:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8003024:	4a6b      	ldr	r2, [pc, #428]	@ (80031d4 <main+0xd54>)
 8003026:	461c      	mov	r4, r3
 8003028:	4615      	mov	r5, r2
 800302a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800302c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800302e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003032:	6020      	str	r0, [r4, #0]
 8003034:	3404      	adds	r4, #4
 8003036:	8021      	strh	r1, [r4, #0]
 8003038:	3402      	adds	r4, #2
 800303a:	0c0b      	lsrs	r3, r1, #16
 800303c:	7023      	strb	r3, [r4, #0]
	          HAL_UART_Transmit(&huart1, tx_start, sizeof(tx_start)-1, 10);
 800303e:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 8003042:	230a      	movs	r3, #10
 8003044:	2216      	movs	r2, #22
 8003046:	485c      	ldr	r0, [pc, #368]	@ (80031b8 <main+0xd38>)
 8003048:	f006 fe0b 	bl	8009c62 <HAL_UART_Transmit>
	      }
	      // 1. Pošlji Temperature message (0x101)
	      BMU_Temperature_Msg_t temp_msg = {0};
 800304c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003050:	f5a3 7330 	sub.w	r3, r3, #704	@ 0x2c0
 8003054:	461a      	mov	r2, r3
 8003056:	2300      	movs	r3, #0
 8003058:	6013      	str	r3, [r2, #0]
 800305a:	6053      	str	r3, [r2, #4]
	      temp_msg.temperature_C = temp_x100;
 800305c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003060:	f5a3 7330 	sub.w	r3, r3, #704	@ 0x2c0
 8003064:	f8b7 2382 	ldrh.w	r2, [r7, #898]	@ 0x382
 8003068:	801a      	strh	r2, [r3, #0]
	      temp_msg.alert_flag = is_alert ? 1 : 0;
 800306a:	f897 3381 	ldrb.w	r3, [r7, #897]	@ 0x381
 800306e:	461a      	mov	r2, r3
 8003070:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003074:	f5a3 7330 	sub.w	r3, r3, #704	@ 0x2c0
 8003078:	709a      	strb	r2, [r3, #2]
	      temp_msg.sensor_status = 0;
 800307a:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800307e:	f5a3 7330 	sub.w	r3, r3, #704	@ 0x2c0
 8003082:	2200      	movs	r2, #0
 8003084:	70da      	strb	r2, [r3, #3]
	      if (htemplogger.is_initialized) {
 8003086:	4b54      	ldr	r3, [pc, #336]	@ (80031d8 <main+0xd58>)
 8003088:	7b1b      	ldrb	r3, [r3, #12]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d01e      	beq.n	80030cc <main+0xc4c>
	          TempLog_Stats_t stats;
	          if (TempLogger_GetStats(&htemplogger, &stats) == HAL_OK) {
 800308e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003092:	4619      	mov	r1, r3
 8003094:	4850      	ldr	r0, [pc, #320]	@ (80031d8 <main+0xd58>)
 8003096:	f001 fcb5 	bl	8004a04 <TempLogger_GetStats>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d115      	bne.n	80030cc <main+0xc4c>
	              temp_msg.min_temp_C = stats.min_temp;
 80030a0:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80030a4:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80030a8:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80030ac:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80030b0:	f5a3 7330 	sub.w	r3, r3, #704	@ 0x2c0
 80030b4:	809a      	strh	r2, [r3, #4]
	              temp_msg.max_temp_C = stats.max_temp;
 80030b6:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80030ba:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80030be:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80030c2:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80030c6:	f5a3 7330 	sub.w	r3, r3, #704	@ 0x2c0
 80030ca:	80da      	strh	r2, [r3, #6]
	          }
	      }
	      BMU_CAN_SendTemperature(&hbmucan, &temp_msg);
 80030cc:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 80030d0:	4619      	mov	r1, r3
 80030d2:	483c      	ldr	r0, [pc, #240]	@ (80031c4 <main+0xd44>)
 80030d4:	f7fd fbfa 	bl	80008cc <BMU_CAN_SendTemperature>

	      // 2. Pošlji Power Supply Status (0x102)
	      BMU_PowerSupply_Msg_t pwr_msg = {0};
 80030d8:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80030dc:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 80030e0:	461a      	mov	r2, r3
 80030e2:	2300      	movs	r3, #0
 80030e4:	6013      	str	r3, [r2, #0]
 80030e6:	6053      	str	r3, [r2, #4]
	      pwr_msg.pg_5v = HAL_GPIO_ReadPin(PG_5V_GPIO_Port, PG_5V_Pin);
 80030e8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80030ec:	483b      	ldr	r0, [pc, #236]	@ (80031dc <main+0xd5c>)
 80030ee:	f004 fa5d 	bl	80075ac <HAL_GPIO_ReadPin>
 80030f2:	4603      	mov	r3, r0
 80030f4:	461a      	mov	r2, r3
 80030f6:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80030fa:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 80030fe:	701a      	strb	r2, [r3, #0]
	      pwr_msg.pg_3v3a = HAL_GPIO_ReadPin(PG_3V3A_GPIO_Port, PG_3V3A_Pin);
 8003100:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003104:	4835      	ldr	r0, [pc, #212]	@ (80031dc <main+0xd5c>)
 8003106:	f004 fa51 	bl	80075ac <HAL_GPIO_ReadPin>
 800310a:	4603      	mov	r3, r0
 800310c:	461a      	mov	r2, r3
 800310e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003112:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 8003116:	705a      	strb	r2, [r3, #1]
	      pwr_msg.pwr_sleep_state = HAL_GPIO_ReadPin(PWR_SLEEP_GPIO_Port, PWR_SLEEP_Pin);
 8003118:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800311c:	482f      	ldr	r0, [pc, #188]	@ (80031dc <main+0xd5c>)
 800311e:	f004 fa45 	bl	80075ac <HAL_GPIO_ReadPin>
 8003122:	4603      	mov	r3, r0
 8003124:	461a      	mov	r2, r3
 8003126:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800312a:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800312e:	70da      	strb	r2, [r3, #3]
	       * 2. Dodaten ADC kanal v CubeMX konfiguraciji
	       * 3. Kalibracija voltage divider faktorja
	       */

	      // Read PWR_CURRENT from ADC DMA buffer (IN15)
	      uint16_t pwr_current_adc = 0;
 8003130:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003134:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8003138:	2200      	movs	r2, #0
 800313a:	801a      	strh	r2, [r3, #0]
	      if (hadc_dma.is_initialized) {
 800313c:	4b28      	ldr	r3, [pc, #160]	@ (80031e0 <main+0xd60>)
 800313e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003142:	2b00      	cmp	r3, #0
 8003144:	d006      	beq.n	8003154 <main+0xcd4>
	          ADC_DMA_GetValue(&hadc_dma, ADC_DMA_PWR_CURRENT, &pwr_current_adc);
 8003146:	f107 03be 	add.w	r3, r7, #190	@ 0xbe
 800314a:	461a      	mov	r2, r3
 800314c:	210f      	movs	r1, #15
 800314e:	4824      	ldr	r0, [pc, #144]	@ (80031e0 <main+0xd60>)
 8003150:	f7fd fab0 	bl	80006b4 <ADC_DMA_GetValue>
	      // Convert ADC to current (assuming current sense resistor circuit)
	      // TODO: Adjust conversion factor based on hardware design
	      // Typical: V_adc = (I_load * R_sense * Gain) where R_sense ~0.1 ohm, Gain=50
	      // I_load = V_adc / (R_sense * Gain)
	      // For 3.3V ref, 12-bit ADC: V_adc = (adc_value * 3300) / 4095
	      uint32_t voltage_uV = ((uint32_t)pwr_current_adc * 3300000UL) / 4095UL;
 8003154:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003158:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 800315c:	881b      	ldrh	r3, [r3, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	4b20      	ldr	r3, [pc, #128]	@ (80031e4 <main+0xd64>)
 8003162:	fb03 f202 	mul.w	r2, r3, r2
 8003166:	4b20      	ldr	r3, [pc, #128]	@ (80031e8 <main+0xd68>)
 8003168:	fba3 1302 	umull	r1, r3, r3, r2
 800316c:	1ad2      	subs	r2, r2, r3
 800316e:	0852      	lsrs	r2, r2, #1
 8003170:	4413      	add	r3, r2
 8003172:	0adb      	lsrs	r3, r3, #11
 8003174:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
	      pwr_msg.pwr_current_mA = (uint16_t)(voltage_uV / 5000UL);  // Adjust divisor based on R_sense and gain
 8003178:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 800317c:	4a1b      	ldr	r2, [pc, #108]	@ (80031ec <main+0xd6c>)
 800317e:	fba2 2303 	umull	r2, r3, r2, r3
 8003182:	0b1b      	lsrs	r3, r3, #12
 8003184:	b29a      	uxth	r2, r3
 8003186:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800318a:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800318e:	80da      	strh	r2, [r3, #6]

	      // PWR_VOLTAGE: Use nominal value (no ADC sensing configured)
	      // Alternative: Could monitor PG_24V flag and return 0 if power fault
	      pwr_msg.pwr_voltage_mV = 24000U;  // Nominal 24V (hardware sensing not implemented)
 8003190:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003194:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 8003198:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
 800319c:	809a      	strh	r2, [r3, #4]
	      pwr_msg.pg_24v = (pwr_msg.pwr_voltage_mV > 20000U) ? 1U : 0U;
 800319e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80031a2:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 80031a6:	889b      	ldrh	r3, [r3, #4]
 80031a8:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d91f      	bls.n	80031f0 <main+0xd70>
 80031b0:	2201      	movs	r2, #1
 80031b2:	e01e      	b.n	80031f2 <main+0xd72>
 80031b4:	0800b1b4 	.word	0x0800b1b4
 80031b8:	20000bb0 	.word	0x20000bb0
 80031bc:	0800b54c 	.word	0x0800b54c
 80031c0:	0800b1c8 	.word	0x0800b1c8
 80031c4:	20000c24 	.word	0x20000c24
 80031c8:	20000ab4 	.word	0x20000ab4
 80031cc:	cccccccd 	.word	0xcccccccd
 80031d0:	0800b1f8 	.word	0x0800b1f8
 80031d4:	0800b550 	.word	0x0800b550
 80031d8:	20000c14 	.word	0x20000c14
 80031dc:	40021400 	.word	0x40021400
 80031e0:	20000c84 	.word	0x20000c84
 80031e4:	00325aa0 	.word	0x00325aa0
 80031e8:	00100101 	.word	0x00100101
 80031ec:	d1b71759 	.word	0xd1b71759
 80031f0:	2200      	movs	r2, #0
 80031f2:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80031f6:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 80031fa:	709a      	strb	r2, [r3, #2]
	      BMU_CAN_SendPowerSupply(&hbmucan, &pwr_msg);
 80031fc:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8003200:	4619      	mov	r1, r3
 8003202:	48c6      	ldr	r0, [pc, #792]	@ (800351c <main+0x109c>)
 8003204:	f7fd fc0f 	bl	8000a26 <BMU_CAN_SendPowerSupply>

	      // 3. Pošlji Input States (0x103)
	      BMU_InputStates_Msg_t input_msg = {0};
 8003208:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800320c:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003210:	461a      	mov	r2, r3
 8003212:	2300      	movs	r3, #0
 8003214:	6013      	str	r3, [r2, #0]
 8003216:	6053      	str	r3, [r2, #4]
	      input_msg.input_states = 0;
 8003218:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800321c:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]
	      // Preberi vseh 20 digitalnih inputov (IN_1 do IN_20)
	      if (HAL_GPIO_ReadPin(IN_1_GPIO_Port, IN_1_Pin)) input_msg.input_states |= (1 << 0);
 8003224:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003228:	48bd      	ldr	r0, [pc, #756]	@ (8003520 <main+0x10a0>)
 800322a:	f004 f9bf 	bl	80075ac <HAL_GPIO_ReadPin>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00b      	beq.n	800324c <main+0xdcc>
 8003234:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003238:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f043 0201 	orr.w	r2, r3, #1
 8003242:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003246:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800324a:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_2_GPIO_Port, IN_2_Pin)) input_msg.input_states |= (1 << 1);
 800324c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003250:	48b3      	ldr	r0, [pc, #716]	@ (8003520 <main+0x10a0>)
 8003252:	f004 f9ab 	bl	80075ac <HAL_GPIO_ReadPin>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00b      	beq.n	8003274 <main+0xdf4>
 800325c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003260:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f043 0202 	orr.w	r2, r3, #2
 800326a:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800326e:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003272:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_3_GPIO_Port, IN_3_Pin)) input_msg.input_states |= (1 << 2);
 8003274:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003278:	48a9      	ldr	r0, [pc, #676]	@ (8003520 <main+0x10a0>)
 800327a:	f004 f997 	bl	80075ac <HAL_GPIO_ReadPin>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d00b      	beq.n	800329c <main+0xe1c>
 8003284:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003288:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f043 0204 	orr.w	r2, r3, #4
 8003292:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003296:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800329a:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_4_GPIO_Port, IN_4_Pin)) input_msg.input_states |= (1 << 3);
 800329c:	2180      	movs	r1, #128	@ 0x80
 800329e:	48a0      	ldr	r0, [pc, #640]	@ (8003520 <main+0x10a0>)
 80032a0:	f004 f984 	bl	80075ac <HAL_GPIO_ReadPin>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00b      	beq.n	80032c2 <main+0xe42>
 80032aa:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80032ae:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f043 0208 	orr.w	r2, r3, #8
 80032b8:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80032bc:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80032c0:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_5_GPIO_Port, IN_5_Pin)) input_msg.input_states |= (1 << 4);
 80032c2:	2140      	movs	r1, #64	@ 0x40
 80032c4:	4896      	ldr	r0, [pc, #600]	@ (8003520 <main+0x10a0>)
 80032c6:	f004 f971 	bl	80075ac <HAL_GPIO_ReadPin>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00b      	beq.n	80032e8 <main+0xe68>
 80032d0:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80032d4:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f043 0210 	orr.w	r2, r3, #16
 80032de:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80032e2:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80032e6:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_6_GPIO_Port, IN_6_Pin)) input_msg.input_states |= (1 << 5);
 80032e8:	2120      	movs	r1, #32
 80032ea:	488d      	ldr	r0, [pc, #564]	@ (8003520 <main+0x10a0>)
 80032ec:	f004 f95e 	bl	80075ac <HAL_GPIO_ReadPin>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00b      	beq.n	800330e <main+0xe8e>
 80032f6:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80032fa:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f043 0220 	orr.w	r2, r3, #32
 8003304:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003308:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800330c:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_7_GPIO_Port, IN_7_Pin)) input_msg.input_states |= (1 << 6);
 800330e:	2110      	movs	r1, #16
 8003310:	4883      	ldr	r0, [pc, #524]	@ (8003520 <main+0x10a0>)
 8003312:	f004 f94b 	bl	80075ac <HAL_GPIO_ReadPin>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00b      	beq.n	8003334 <main+0xeb4>
 800331c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003320:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800332a:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800332e:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003332:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_8_GPIO_Port, IN_8_Pin)) input_msg.input_states |= (1 << 7);
 8003334:	2108      	movs	r1, #8
 8003336:	487a      	ldr	r0, [pc, #488]	@ (8003520 <main+0x10a0>)
 8003338:	f004 f938 	bl	80075ac <HAL_GPIO_ReadPin>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00b      	beq.n	800335a <main+0xeda>
 8003342:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003346:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003350:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003354:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003358:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_9_GPIO_Port, IN_9_Pin)) input_msg.input_states |= (1 << 8);
 800335a:	2104      	movs	r1, #4
 800335c:	4870      	ldr	r0, [pc, #448]	@ (8003520 <main+0x10a0>)
 800335e:	f004 f925 	bl	80075ac <HAL_GPIO_ReadPin>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00b      	beq.n	8003380 <main+0xf00>
 8003368:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800336c:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003376:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800337a:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800337e:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_10_GPIO_Port, IN_10_Pin)) input_msg.input_states |= (1 << 9);
 8003380:	2102      	movs	r1, #2
 8003382:	4868      	ldr	r0, [pc, #416]	@ (8003524 <main+0x10a4>)
 8003384:	f004 f912 	bl	80075ac <HAL_GPIO_ReadPin>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00b      	beq.n	80033a6 <main+0xf26>
 800338e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003392:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800339c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80033a0:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80033a4:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_11_GPIO_Port, IN_11_Pin)) input_msg.input_states |= (1 << 10);
 80033a6:	2101      	movs	r1, #1
 80033a8:	485e      	ldr	r0, [pc, #376]	@ (8003524 <main+0x10a4>)
 80033aa:	f004 f8ff 	bl	80075ac <HAL_GPIO_ReadPin>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d00b      	beq.n	80033cc <main+0xf4c>
 80033b4:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80033b8:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80033c2:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80033c6:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80033ca:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_12_GPIO_Port, IN_12_Pin)) input_msg.input_states |= (1 << 11);
 80033cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80033d0:	4855      	ldr	r0, [pc, #340]	@ (8003528 <main+0x10a8>)
 80033d2:	f004 f8eb 	bl	80075ac <HAL_GPIO_ReadPin>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00b      	beq.n	80033f4 <main+0xf74>
 80033dc:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80033e0:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80033ea:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80033ee:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80033f2:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_13_GPIO_Port, IN_13_Pin)) input_msg.input_states |= (1 << 12);
 80033f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80033f8:	484b      	ldr	r0, [pc, #300]	@ (8003528 <main+0x10a8>)
 80033fa:	f004 f8d7 	bl	80075ac <HAL_GPIO_ReadPin>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d00b      	beq.n	800341c <main+0xf9c>
 8003404:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003408:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003412:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003416:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800341a:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_14_GPIO_Port, IN_14_Pin)) input_msg.input_states |= (1 << 13);
 800341c:	2120      	movs	r1, #32
 800341e:	4842      	ldr	r0, [pc, #264]	@ (8003528 <main+0x10a8>)
 8003420:	f004 f8c4 	bl	80075ac <HAL_GPIO_ReadPin>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00b      	beq.n	8003442 <main+0xfc2>
 800342a:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800342e:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003438:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800343c:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003440:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_15_GPIO_Port, IN_15_Pin)) input_msg.input_states |= (1 << 14);
 8003442:	2110      	movs	r1, #16
 8003444:	4838      	ldr	r0, [pc, #224]	@ (8003528 <main+0x10a8>)
 8003446:	f004 f8b1 	bl	80075ac <HAL_GPIO_ReadPin>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00b      	beq.n	8003468 <main+0xfe8>
 8003450:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003454:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800345e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003462:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003466:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_16_GPIO_Port, IN_16_Pin)) input_msg.input_states |= (1 << 15);
 8003468:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800346c:	482f      	ldr	r0, [pc, #188]	@ (800352c <main+0x10ac>)
 800346e:	f004 f89d 	bl	80075ac <HAL_GPIO_ReadPin>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00b      	beq.n	8003490 <main+0x1010>
 8003478:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800347c:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8003486:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800348a:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800348e:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_17_GPIO_Port, IN_17_Pin)) input_msg.input_states |= (1 << 16);
 8003490:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003494:	4825      	ldr	r0, [pc, #148]	@ (800352c <main+0x10ac>)
 8003496:	f004 f889 	bl	80075ac <HAL_GPIO_ReadPin>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00b      	beq.n	80034b8 <main+0x1038>
 80034a0:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80034a4:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80034ae:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80034b2:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80034b6:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_18_GPIO_Port, IN_18_Pin)) input_msg.input_states |= (1 << 17);
 80034b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80034bc:	481b      	ldr	r0, [pc, #108]	@ (800352c <main+0x10ac>)
 80034be:	f004 f875 	bl	80075ac <HAL_GPIO_ReadPin>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d00b      	beq.n	80034e0 <main+0x1060>
 80034c8:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80034cc:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80034d6:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80034da:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80034de:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_19_GPIO_Port, IN_19_Pin)) input_msg.input_states |= (1 << 18);
 80034e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80034e4:	4811      	ldr	r0, [pc, #68]	@ (800352c <main+0x10ac>)
 80034e6:	f004 f861 	bl	80075ac <HAL_GPIO_ReadPin>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00b      	beq.n	8003508 <main+0x1088>
 80034f0:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80034f4:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80034fe:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003502:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003506:	601a      	str	r2, [r3, #0]
	      if (HAL_GPIO_ReadPin(IN_20_GPIO_Port, IN_20_Pin)) input_msg.input_states |= (1 << 19);
 8003508:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800350c:	4807      	ldr	r0, [pc, #28]	@ (800352c <main+0x10ac>)
 800350e:	f004 f84d 	bl	80075ac <HAL_GPIO_ReadPin>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d017      	beq.n	8003548 <main+0x10c8>
 8003518:	e00a      	b.n	8003530 <main+0x10b0>
 800351a:	bf00      	nop
 800351c:	20000c24 	.word	0x20000c24
 8003520:	40021400 	.word	0x40021400
 8003524:	40021000 	.word	0x40021000
 8003528:	40020400 	.word	0x40020400
 800352c:	40021800 	.word	0x40021800
 8003530:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003534:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800353e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003542:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8003546:	601a      	str	r2, [r3, #0]
	      BMU_CAN_SendInputStates(&hbmucan, &input_msg);
 8003548:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800354c:	4619      	mov	r1, r3
 800354e:	48ae      	ldr	r0, [pc, #696]	@ (8003808 <main+0x1388>)
 8003550:	f7fd fa8a 	bl	8000a68 <BMU_CAN_SendInputStates>

	      // 4. Pošlji LEM Current messages (0x110-0x112) - FIXED
	      float all_lem_currents[10];
	      LEM_Config_ReadAllCurrents(all_lem_currents);
 8003554:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003558:	4618      	mov	r0, r3
 800355a:	f7fe fb95 	bl	8001c88 <LEM_Config_ReadAllCurrents>

	      BMU_LEM_Current_Msg_t lem_msg1 = {0};
 800355e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003562:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 8003566:	461a      	mov	r2, r3
 8003568:	2300      	movs	r3, #0
 800356a:	6013      	str	r3, [r2, #0]
 800356c:	6053      	str	r3, [r2, #4]
	      lem_msg1.current_1_mA = (int16_t)(all_lem_currents[0] * 1000);
 800356e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003572:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8003576:	edd3 7a00 	vldr	s15, [r3]
 800357a:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 800380c <main+0x138c>
 800357e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003582:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003586:	ee17 3a90 	vmov	r3, s15
 800358a:	b21a      	sxth	r2, r3
 800358c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003590:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 8003594:	801a      	strh	r2, [r3, #0]
	      lem_msg1.current_2_mA = (int16_t)(all_lem_currents[1] * 1000);
 8003596:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800359a:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800359e:	edd3 7a01 	vldr	s15, [r3, #4]
 80035a2:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800380c <main+0x138c>
 80035a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035ae:	ee17 3a90 	vmov	r3, s15
 80035b2:	b21a      	sxth	r2, r3
 80035b4:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80035b8:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 80035bc:	805a      	strh	r2, [r3, #2]
	      lem_msg1.current_3_mA = (int16_t)(all_lem_currents[2] * 1000);
 80035be:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80035c2:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80035c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80035ca:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 800380c <main+0x138c>
 80035ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035d6:	ee17 3a90 	vmov	r3, s15
 80035da:	b21a      	sxth	r2, r3
 80035dc:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80035e0:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 80035e4:	809a      	strh	r2, [r3, #4]
	      lem_msg1.current_4_mA = (int16_t)(all_lem_currents[3] * 1000);
 80035e6:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80035ea:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80035ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80035f2:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 800380c <main+0x138c>
 80035f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035fe:	ee17 3a90 	vmov	r3, s15
 8003602:	b21a      	sxth	r2, r3
 8003604:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003608:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 800360c:	80da      	strh	r2, [r3, #6]
	      BMU_CAN_SendLEMCurrent(&hbmucan, CAN_ID_LEM_CURRENT_1, &lem_msg1);
 800360e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003612:	461a      	mov	r2, r3
 8003614:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003618:	487b      	ldr	r0, [pc, #492]	@ (8003808 <main+0x1388>)
 800361a:	f7fd f978 	bl	800090e <BMU_CAN_SendLEMCurrent>

	      BMU_LEM_Current_Msg_t lem_msg2 = {0};
 800361e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003622:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 8003626:	461a      	mov	r2, r3
 8003628:	2300      	movs	r3, #0
 800362a:	6013      	str	r3, [r2, #0]
 800362c:	6053      	str	r3, [r2, #4]
	      lem_msg2.current_1_mA = (int16_t)(all_lem_currents[4] * 1000);
 800362e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003632:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8003636:	edd3 7a04 	vldr	s15, [r3, #16]
 800363a:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 800380c <main+0x138c>
 800363e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003642:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003646:	ee17 3a90 	vmov	r3, s15
 800364a:	b21a      	sxth	r2, r3
 800364c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003650:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 8003654:	801a      	strh	r2, [r3, #0]
	      lem_msg2.current_2_mA = (int16_t)(all_lem_currents[5] * 1000);
 8003656:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800365a:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800365e:	edd3 7a05 	vldr	s15, [r3, #20]
 8003662:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 800380c <main+0x138c>
 8003666:	ee67 7a87 	vmul.f32	s15, s15, s14
 800366a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800366e:	ee17 3a90 	vmov	r3, s15
 8003672:	b21a      	sxth	r2, r3
 8003674:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003678:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 800367c:	805a      	strh	r2, [r3, #2]
	      lem_msg2.current_3_mA = (int16_t)(all_lem_currents[6] * 1000);
 800367e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003682:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8003686:	edd3 7a06 	vldr	s15, [r3, #24]
 800368a:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 800380c <main+0x138c>
 800368e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003692:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003696:	ee17 3a90 	vmov	r3, s15
 800369a:	b21a      	sxth	r2, r3
 800369c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80036a0:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 80036a4:	809a      	strh	r2, [r3, #4]
	      lem_msg2.current_4_mA = (int16_t)(all_lem_currents[7] * 1000);
 80036a6:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80036aa:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80036ae:	edd3 7a07 	vldr	s15, [r3, #28]
 80036b2:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 800380c <main+0x138c>
 80036b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036be:	ee17 3a90 	vmov	r3, s15
 80036c2:	b21a      	sxth	r2, r3
 80036c4:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80036c8:	f5a3 7339 	sub.w	r3, r3, #740	@ 0x2e4
 80036cc:	80da      	strh	r2, [r3, #6]
	      BMU_CAN_SendLEMCurrent(&hbmucan, CAN_ID_LEM_CURRENT_2, &lem_msg2);
 80036ce:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80036d2:	461a      	mov	r2, r3
 80036d4:	f240 1111 	movw	r1, #273	@ 0x111
 80036d8:	484b      	ldr	r0, [pc, #300]	@ (8003808 <main+0x1388>)
 80036da:	f7fd f918 	bl	800090e <BMU_CAN_SendLEMCurrent>

	      BMU_LEM_Current_Msg_t lem_msg3 = {0};
 80036de:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80036e2:	f5a3 733b 	sub.w	r3, r3, #748	@ 0x2ec
 80036e6:	461a      	mov	r2, r3
 80036e8:	2300      	movs	r3, #0
 80036ea:	6013      	str	r3, [r2, #0]
 80036ec:	6053      	str	r3, [r2, #4]
	      lem_msg3.current_1_mA = (int16_t)(all_lem_currents[8] * 1000);
 80036ee:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80036f2:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 80036f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80036fa:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800380c <main+0x138c>
 80036fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003702:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003706:	ee17 3a90 	vmov	r3, s15
 800370a:	b21a      	sxth	r2, r3
 800370c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003710:	f5a3 733b 	sub.w	r3, r3, #748	@ 0x2ec
 8003714:	801a      	strh	r2, [r3, #0]
	      lem_msg3.current_2_mA = (int16_t)(all_lem_currents[9] * 1000);
 8003716:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800371a:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 800371e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003722:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800380c <main+0x138c>
 8003726:	ee67 7a87 	vmul.f32	s15, s15, s14
 800372a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800372e:	ee17 3a90 	vmov	r3, s15
 8003732:	b21a      	sxth	r2, r3
 8003734:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003738:	f5a3 733b 	sub.w	r3, r3, #748	@ 0x2ec
 800373c:	805a      	strh	r2, [r3, #2]
	      lem_msg3.current_3_mA = 0;
 800373e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003742:	f5a3 733b 	sub.w	r3, r3, #748	@ 0x2ec
 8003746:	2200      	movs	r2, #0
 8003748:	809a      	strh	r2, [r3, #4]
	      lem_msg3.current_4_mA = 0;
 800374a:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800374e:	f5a3 733b 	sub.w	r3, r3, #748	@ 0x2ec
 8003752:	2200      	movs	r2, #0
 8003754:	80da      	strh	r2, [r3, #6]
	      BMU_CAN_SendLEMCurrent(&hbmucan, CAN_ID_LEM_CURRENT_3, &lem_msg3);
 8003756:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800375a:	461a      	mov	r2, r3
 800375c:	f44f 7189 	mov.w	r1, #274	@ 0x112
 8003760:	4829      	ldr	r0, [pc, #164]	@ (8003808 <main+0x1388>)
 8003762:	f7fd f8d4 	bl	800090e <BMU_CAN_SendLEMCurrent>

	      // 5. Pošlji BTT6200 Detailed Status (0x124-0x128) - vseh 20 outputov
	      for (uint8_t msg_idx = 0; msg_idx < 5; msg_idx++) {
 8003766:	2300      	movs	r3, #0
 8003768:	f887 337a 	strb.w	r3, [r7, #890]	@ 0x37a
 800376c:	e08e      	b.n	800388c <main+0x140c>
	          BMU_BTT6200_Detailed_Msg_t btt_detail = {0};
 800376e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003772:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 8003776:	461a      	mov	r2, r3
 8003778:	2300      	movs	r3, #0
 800377a:	6013      	str	r3, [r2, #0]
 800377c:	6053      	str	r3, [r2, #4]
	          uint8_t base_out = msg_idx * 4;
 800377e:	f897 337a 	ldrb.w	r3, [r7, #890]	@ 0x37a
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	f887 3353 	strb.w	r3, [r7, #851]	@ 0x353

	          // STATUS_OK means channel is enabled and working
	          btt_detail.out0_state = (BTT6200_Config_GetStatus(base_out + 0) == BTT6200_STATUS_OK) ? 1U : 0U;
 8003788:	f897 3353 	ldrb.w	r3, [r7, #851]	@ 0x353
 800378c:	4618      	mov	r0, r3
 800378e:	f7fe f8ed 	bl	800196c <BTT6200_Config_GetStatus>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <main+0x131c>
 8003798:	2201      	movs	r2, #1
 800379a:	e000      	b.n	800379e <main+0x131e>
 800379c:	2200      	movs	r2, #0
 800379e:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80037a2:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 80037a6:	701a      	strb	r2, [r3, #0]
	          btt_detail.out1_state = (BTT6200_Config_GetStatus(base_out + 1) == BTT6200_STATUS_OK) ? 1U : 0U;
 80037a8:	f897 3353 	ldrb.w	r3, [r7, #851]	@ 0x353
 80037ac:	3301      	adds	r3, #1
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7fe f8db 	bl	800196c <BTT6200_Config_GetStatus>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <main+0x1340>
 80037bc:	2201      	movs	r2, #1
 80037be:	e000      	b.n	80037c2 <main+0x1342>
 80037c0:	2200      	movs	r2, #0
 80037c2:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80037c6:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 80037ca:	705a      	strb	r2, [r3, #1]
	          btt_detail.out2_state = (BTT6200_Config_GetStatus(base_out + 2) == BTT6200_STATUS_OK) ? 1U : 0U;
 80037cc:	f897 3353 	ldrb.w	r3, [r7, #851]	@ 0x353
 80037d0:	3302      	adds	r3, #2
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7fe f8c9 	bl	800196c <BTT6200_Config_GetStatus>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d101      	bne.n	80037e4 <main+0x1364>
 80037e0:	2201      	movs	r2, #1
 80037e2:	e000      	b.n	80037e6 <main+0x1366>
 80037e4:	2200      	movs	r2, #0
 80037e6:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80037ea:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 80037ee:	709a      	strb	r2, [r3, #2]
	          btt_detail.out3_state = (BTT6200_Config_GetStatus(base_out + 3) == BTT6200_STATUS_OK) ? 1U : 0U;
 80037f0:	f897 3353 	ldrb.w	r3, [r7, #851]	@ 0x353
 80037f4:	3303      	adds	r3, #3
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7fe f8b7 	bl	800196c <BTT6200_Config_GetStatus>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d105      	bne.n	8003810 <main+0x1390>
 8003804:	2201      	movs	r2, #1
 8003806:	e004      	b.n	8003812 <main+0x1392>
 8003808:	20000c24 	.word	0x20000c24
 800380c:	447a0000 	.word	0x447a0000
 8003810:	2200      	movs	r2, #0
 8003812:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003816:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 800381a:	70da      	strb	r2, [r3, #3]

	          uint32_t curr_mA;
	          BTT6200_Config_ReadCurrent(base_out + 0, &curr_mA);
 800381c:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 8003820:	f897 3353 	ldrb.w	r3, [r7, #851]	@ 0x353
 8003824:	4611      	mov	r1, r2
 8003826:	4618      	mov	r0, r3
 8003828:	f7fe f84e 	bl	80018c8 <BTT6200_Config_ReadCurrent>
	          btt_detail.out0_current_mA = (uint16_t)curr_mA;
 800382c:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003830:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	b29a      	uxth	r2, r3
 8003838:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800383c:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 8003840:	809a      	strh	r2, [r3, #4]
	          BTT6200_Config_ReadCurrent(base_out + 1, &curr_mA);
 8003842:	f897 3353 	ldrb.w	r3, [r7, #851]	@ 0x353
 8003846:	3301      	adds	r3, #1
 8003848:	b2db      	uxtb	r3, r3
 800384a:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 800384e:	4611      	mov	r1, r2
 8003850:	4618      	mov	r0, r3
 8003852:	f7fe f839 	bl	80018c8 <BTT6200_Config_ReadCurrent>
	          btt_detail.out1_current_mA = (uint16_t)curr_mA;
 8003856:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800385a:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	b29a      	uxth	r2, r3
 8003862:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003866:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 800386a:	80da      	strh	r2, [r3, #6]

	          BMU_CAN_SendBTTDetailed(&hbmucan, CAN_ID_BTT6200_DETAIL_1 + msg_idx, &btt_detail);
 800386c:	f897 337a 	ldrb.w	r3, [r7, #890]	@ 0x37a
 8003870:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8003874:	4619      	mov	r1, r3
 8003876:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800387a:	461a      	mov	r2, r3
 800387c:	4838      	ldr	r0, [pc, #224]	@ (8003960 <main+0x14e0>)
 800387e:	f7fd f914 	bl	8000aaa <BMU_CAN_SendBTTDetailed>
	      for (uint8_t msg_idx = 0; msg_idx < 5; msg_idx++) {
 8003882:	f897 337a 	ldrb.w	r3, [r7, #890]	@ 0x37a
 8003886:	3301      	adds	r3, #1
 8003888:	f887 337a 	strb.w	r3, [r7, #890]	@ 0x37a
 800388c:	f897 337a 	ldrb.w	r3, [r7, #890]	@ 0x37a
 8003890:	2b04      	cmp	r3, #4
 8003892:	f67f af6c 	bls.w	800376e <main+0x12ee>
	      }

	      // 6. Pošlji Heartbeat (0x1FF)
	      BMU_CAN_SendHeartbeat(&hbmucan, can_heartbeat_counter++);
 8003896:	4b33      	ldr	r3, [pc, #204]	@ (8003964 <main+0x14e4>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	1c5a      	adds	r2, r3, #1
 800389c:	4931      	ldr	r1, [pc, #196]	@ (8003964 <main+0x14e4>)
 800389e:	600a      	str	r2, [r1, #0]
 80038a0:	4619      	mov	r1, r3
 80038a2:	482f      	ldr	r0, [pc, #188]	@ (8003960 <main+0x14e0>)
 80038a4:	f7fd f854 	bl	8000950 <BMU_CAN_SendHeartbeat>

	      // Debug: CAN TX complete - print stats only every 10th iteration
	      if (loop_iteration % 10 == 1) {
 80038a8:	f8d7 1384 	ldr.w	r1, [r7, #900]	@ 0x384
 80038ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003968 <main+0x14e8>)
 80038ae:	fba3 2301 	umull	r2, r3, r3, r1
 80038b2:	08da      	lsrs	r2, r3, #3
 80038b4:	4613      	mov	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	4413      	add	r3, r2
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	1aca      	subs	r2, r1, r3
 80038be:	2a01      	cmp	r2, #1
 80038c0:	d148      	bne.n	8003954 <main+0x14d4>
	          uint32_t tx_count, rx_count, err_count;
	          BMU_CAN_GetStats(&hbmucan, &tx_count, &rx_count, &err_count);
 80038c2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80038c6:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80038ca:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 80038ce:	4824      	ldr	r0, [pc, #144]	@ (8003960 <main+0x14e0>)
 80038d0:	f7fd f879 	bl	80009c6 <BMU_CAN_GetStats>
	          (void)snprintf(uart_buf, sizeof(uart_buf), "[CAN] Stats: TX:%lu RX:%lu ERR:%lu\r\n",
 80038d4:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80038d8:	f5a3 734a 	sub.w	r3, r3, #808	@ 0x328
 80038dc:	6819      	ldr	r1, [r3, #0]
 80038de:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80038e2:	f5a3 734b 	sub.w	r3, r3, #812	@ 0x32c
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f507 7262 	add.w	r2, r7, #904	@ 0x388
 80038ec:	f5a2 724c 	sub.w	r2, r2, #816	@ 0x330
 80038f0:	6812      	ldr	r2, [r2, #0]
 80038f2:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 80038f6:	9201      	str	r2, [sp, #4]
 80038f8:	9300      	str	r3, [sp, #0]
 80038fa:	460b      	mov	r3, r1
 80038fc:	4a1b      	ldr	r2, [pc, #108]	@ (800396c <main+0x14ec>)
 80038fe:	2164      	movs	r1, #100	@ 0x64
 8003900:	f006 fd7a 	bl	800a3f8 <sniprintf>
	                        tx_count, rx_count, err_count);
	          HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 10);
 8003904:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8003908:	4618      	mov	r0, r3
 800390a:	f7fc fc89 	bl	8000220 <strlen>
 800390e:	4603      	mov	r3, r0
 8003910:	b29a      	uxth	r2, r3
 8003912:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8003916:	230a      	movs	r3, #10
 8003918:	4815      	ldr	r0, [pc, #84]	@ (8003970 <main+0x14f0>)
 800391a:	f006 f9a2 	bl	8009c62 <HAL_UART_Transmit>
 800391e:	e019      	b.n	8003954 <main+0x14d4>
	      }
	  } else {
	      uint8_t not_init[] = "[CAN] NOT INITIALIZED - skipping TX!\r\n";
 8003920:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003924:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8003928:	4a12      	ldr	r2, [pc, #72]	@ (8003974 <main+0x14f4>)
 800392a:	461c      	mov	r4, r3
 800392c:	4615      	mov	r5, r2
 800392e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003930:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003932:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003934:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003936:	e895 0003 	ldmia.w	r5, {r0, r1}
 800393a:	6020      	str	r0, [r4, #0]
 800393c:	3404      	adds	r4, #4
 800393e:	8021      	strh	r1, [r4, #0]
 8003940:	3402      	adds	r4, #2
 8003942:	0c0b      	lsrs	r3, r1, #16
 8003944:	7023      	strb	r3, [r4, #0]
	      HAL_UART_Transmit(&huart1, not_init, sizeof(not_init)-1, 100);
 8003946:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800394a:	2364      	movs	r3, #100	@ 0x64
 800394c:	2226      	movs	r2, #38	@ 0x26
 800394e:	4808      	ldr	r0, [pc, #32]	@ (8003970 <main+0x14f0>)
 8003950:	f006 f987 	bl	8009c62 <HAL_UART_Transmit>
	  }

	  // ========== Main Loop Delay ==========
	  HAL_Delay(1000);
 8003954:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003958:	f001 fb2a 	bl	8004fb0 <HAL_Delay>
  {
 800395c:	f7ff b92c 	b.w	8002bb8 <main+0x738>
 8003960:	20000c24 	.word	0x20000c24
 8003964:	20000cbc 	.word	0x20000cbc
 8003968:	cccccccd 	.word	0xcccccccd
 800396c:	0800b22c 	.word	0x0800b22c
 8003970:	20000bb0 	.word	0x20000bb0
 8003974:	0800b568 	.word	0x0800b568

08003978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b094      	sub	sp, #80	@ 0x50
 800397c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800397e:	f107 031c 	add.w	r3, r7, #28
 8003982:	2234      	movs	r2, #52	@ 0x34
 8003984:	2100      	movs	r1, #0
 8003986:	4618      	mov	r0, r3
 8003988:	f006 fd6c 	bl	800a464 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800398c:	f107 0308 	add.w	r3, r7, #8
 8003990:	2200      	movs	r2, #0
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	605a      	str	r2, [r3, #4]
 8003996:	609a      	str	r2, [r3, #8]
 8003998:	60da      	str	r2, [r3, #12]
 800399a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800399c:	2300      	movs	r3, #0
 800399e:	607b      	str	r3, [r7, #4]
 80039a0:	4b22      	ldr	r3, [pc, #136]	@ (8003a2c <SystemClock_Config+0xb4>)
 80039a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a4:	4a21      	ldr	r2, [pc, #132]	@ (8003a2c <SystemClock_Config+0xb4>)
 80039a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80039ac:	4b1f      	ldr	r3, [pc, #124]	@ (8003a2c <SystemClock_Config+0xb4>)
 80039ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039b4:	607b      	str	r3, [r7, #4]
 80039b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80039b8:	2300      	movs	r3, #0
 80039ba:	603b      	str	r3, [r7, #0]
 80039bc:	4b1c      	ldr	r3, [pc, #112]	@ (8003a30 <SystemClock_Config+0xb8>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003a30 <SystemClock_Config+0xb8>)
 80039c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80039c6:	6013      	str	r3, [r2, #0]
 80039c8:	4b19      	ldr	r3, [pc, #100]	@ (8003a30 <SystemClock_Config+0xb8>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80039d0:	603b      	str	r3, [r7, #0]
 80039d2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80039d4:	2302      	movs	r3, #2
 80039d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80039d8:	2301      	movs	r3, #1
 80039da:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80039dc:	2310      	movs	r3, #16
 80039de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80039e0:	2300      	movs	r3, #0
 80039e2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039e4:	f107 031c 	add.w	r3, r7, #28
 80039e8:	4618      	mov	r0, r3
 80039ea:	f005 fddd 	bl	80095a8 <HAL_RCC_OscConfig>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80039f4:	f000 fbf3 	bl	80041de <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039f8:	230f      	movs	r3, #15
 80039fa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80039fc:	2300      	movs	r3, #0
 80039fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a00:	2300      	movs	r3, #0
 8003a02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a04:	2300      	movs	r3, #0
 8003a06:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003a0c:	f107 0308 	add.w	r3, r7, #8
 8003a10:	2100      	movs	r1, #0
 8003a12:	4618      	mov	r0, r3
 8003a14:	f005 fbe8 	bl	80091e8 <HAL_RCC_ClockConfig>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8003a1e:	f000 fbde 	bl	80041de <Error_Handler>
  }
}
 8003a22:	bf00      	nop
 8003a24:	3750      	adds	r7, #80	@ 0x50
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	40007000 	.word	0x40007000

08003a34 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003a3a:	463b      	mov	r3, r7
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	605a      	str	r2, [r3, #4]
 8003a42:	609a      	str	r2, [r3, #8]
 8003a44:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003a46:	4b8a      	ldr	r3, [pc, #552]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a48:	4a8a      	ldr	r2, [pc, #552]	@ (8003c74 <MX_ADC1_Init+0x240>)
 8003a4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003a4c:	4b88      	ldr	r3, [pc, #544]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003a52:	4b87      	ldr	r3, [pc, #540]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;                    // Enable for multiple channels
 8003a58:	4b85      	ldr	r3, [pc, #532]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;              // Enable for continuous conversion
 8003a5e:	4b84      	ldr	r3, [pc, #528]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a60:	2201      	movs	r2, #1
 8003a62:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003a64:	4b82      	ldr	r3, [pc, #520]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003a6c:	4b80      	ldr	r3, [pc, #512]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003a72:	4b7f      	ldr	r3, [pc, #508]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a74:	4a80      	ldr	r2, [pc, #512]	@ (8003c78 <MX_ADC1_Init+0x244>)
 8003a76:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003a78:	4b7d      	ldr	r3, [pc, #500]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 16;                     // 16 channels total
 8003a7e:	4b7c      	ldr	r3, [pc, #496]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a80:	2210      	movs	r2, #16
 8003a82:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;           // Enable DMA continuous requests
 8003a84:	4b7a      	ldr	r3, [pc, #488]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;          // End of sequence
 8003a8c:	4b78      	ldr	r3, [pc, #480]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003a92:	4877      	ldr	r0, [pc, #476]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003a94:	f001 fab0 	bl	8004ff8 <HAL_ADC_Init>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8003a9e:	f000 fb9e 	bl	80041de <Error_Handler>
   *  Channels mapped to:
   *  - IN0-IN9: LEM sensors 1-10 (PA0-PA7, PB0-PB1)
   *  - IN10-IN14: BTT6200 IS channels 0-4 (PC0-PC4)
   *  - IN15: Power current (PC5)
  */
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	60bb      	str	r3, [r7, #8]

  // LEM sensors (IN0-IN9)
  sConfig.Channel = ADC_CHANNEL_0; sConfig.Rank = 1;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	603b      	str	r3, [r7, #0]
 8003aaa:	2301      	movs	r3, #1
 8003aac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003aae:	463b      	mov	r3, r7
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	486f      	ldr	r0, [pc, #444]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003ab4:	f001 fd6c 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <MX_ADC1_Init+0x8e>
 8003abe:	f000 fb8e 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_1; sConfig.Rank = 2;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	603b      	str	r3, [r7, #0]
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003aca:	463b      	mov	r3, r7
 8003acc:	4619      	mov	r1, r3
 8003ace:	4868      	ldr	r0, [pc, #416]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003ad0:	f001 fd5e 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <MX_ADC1_Init+0xaa>
 8003ada:	f000 fb80 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_2; sConfig.Rank = 3;
 8003ade:	2302      	movs	r3, #2
 8003ae0:	603b      	str	r3, [r7, #0]
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003ae6:	463b      	mov	r3, r7
 8003ae8:	4619      	mov	r1, r3
 8003aea:	4861      	ldr	r0, [pc, #388]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003aec:	f001 fd50 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <MX_ADC1_Init+0xc6>
 8003af6:	f000 fb72 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_3; sConfig.Rank = 4;
 8003afa:	2303      	movs	r3, #3
 8003afc:	603b      	str	r3, [r7, #0]
 8003afe:	2304      	movs	r3, #4
 8003b00:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003b02:	463b      	mov	r3, r7
 8003b04:	4619      	mov	r1, r3
 8003b06:	485a      	ldr	r0, [pc, #360]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003b08:	f001 fd42 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d001      	beq.n	8003b16 <MX_ADC1_Init+0xe2>
 8003b12:	f000 fb64 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_4; sConfig.Rank = 5;
 8003b16:	2304      	movs	r3, #4
 8003b18:	603b      	str	r3, [r7, #0]
 8003b1a:	2305      	movs	r3, #5
 8003b1c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003b1e:	463b      	mov	r3, r7
 8003b20:	4619      	mov	r1, r3
 8003b22:	4853      	ldr	r0, [pc, #332]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003b24:	f001 fd34 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <MX_ADC1_Init+0xfe>
 8003b2e:	f000 fb56 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_5; sConfig.Rank = 6;
 8003b32:	2305      	movs	r3, #5
 8003b34:	603b      	str	r3, [r7, #0]
 8003b36:	2306      	movs	r3, #6
 8003b38:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003b3a:	463b      	mov	r3, r7
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	484c      	ldr	r0, [pc, #304]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003b40:	f001 fd26 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <MX_ADC1_Init+0x11a>
 8003b4a:	f000 fb48 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_6; sConfig.Rank = 7;
 8003b4e:	2306      	movs	r3, #6
 8003b50:	603b      	str	r3, [r7, #0]
 8003b52:	2307      	movs	r3, #7
 8003b54:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003b56:	463b      	mov	r3, r7
 8003b58:	4619      	mov	r1, r3
 8003b5a:	4845      	ldr	r0, [pc, #276]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003b5c:	f001 fd18 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <MX_ADC1_Init+0x136>
 8003b66:	f000 fb3a 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_7; sConfig.Rank = 8;
 8003b6a:	2307      	movs	r3, #7
 8003b6c:	603b      	str	r3, [r7, #0]
 8003b6e:	2308      	movs	r3, #8
 8003b70:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003b72:	463b      	mov	r3, r7
 8003b74:	4619      	mov	r1, r3
 8003b76:	483e      	ldr	r0, [pc, #248]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003b78:	f001 fd0a 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <MX_ADC1_Init+0x152>
 8003b82:	f000 fb2c 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_8; sConfig.Rank = 9;
 8003b86:	2308      	movs	r3, #8
 8003b88:	603b      	str	r3, [r7, #0]
 8003b8a:	2309      	movs	r3, #9
 8003b8c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003b8e:	463b      	mov	r3, r7
 8003b90:	4619      	mov	r1, r3
 8003b92:	4837      	ldr	r0, [pc, #220]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003b94:	f001 fcfc 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d001      	beq.n	8003ba2 <MX_ADC1_Init+0x16e>
 8003b9e:	f000 fb1e 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_9; sConfig.Rank = 10;
 8003ba2:	2309      	movs	r3, #9
 8003ba4:	603b      	str	r3, [r7, #0]
 8003ba6:	230a      	movs	r3, #10
 8003ba8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003baa:	463b      	mov	r3, r7
 8003bac:	4619      	mov	r1, r3
 8003bae:	4830      	ldr	r0, [pc, #192]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003bb0:	f001 fcee 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <MX_ADC1_Init+0x18a>
 8003bba:	f000 fb10 	bl	80041de <Error_Handler>

  // BTT6200 IS channels (IN10-IN14)
  sConfig.Channel = ADC_CHANNEL_10; sConfig.Rank = 11;
 8003bbe:	230a      	movs	r3, #10
 8003bc0:	603b      	str	r3, [r7, #0]
 8003bc2:	230b      	movs	r3, #11
 8003bc4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003bc6:	463b      	mov	r3, r7
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4829      	ldr	r0, [pc, #164]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003bcc:	f001 fce0 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <MX_ADC1_Init+0x1a6>
 8003bd6:	f000 fb02 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_11; sConfig.Rank = 12;
 8003bda:	230b      	movs	r3, #11
 8003bdc:	603b      	str	r3, [r7, #0]
 8003bde:	230c      	movs	r3, #12
 8003be0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003be2:	463b      	mov	r3, r7
 8003be4:	4619      	mov	r1, r3
 8003be6:	4822      	ldr	r0, [pc, #136]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003be8:	f001 fcd2 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <MX_ADC1_Init+0x1c2>
 8003bf2:	f000 faf4 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_12; sConfig.Rank = 13;
 8003bf6:	230c      	movs	r3, #12
 8003bf8:	603b      	str	r3, [r7, #0]
 8003bfa:	230d      	movs	r3, #13
 8003bfc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003bfe:	463b      	mov	r3, r7
 8003c00:	4619      	mov	r1, r3
 8003c02:	481b      	ldr	r0, [pc, #108]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003c04:	f001 fcc4 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <MX_ADC1_Init+0x1de>
 8003c0e:	f000 fae6 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_13; sConfig.Rank = 14;
 8003c12:	230d      	movs	r3, #13
 8003c14:	603b      	str	r3, [r7, #0]
 8003c16:	230e      	movs	r3, #14
 8003c18:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003c1a:	463b      	mov	r3, r7
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	4814      	ldr	r0, [pc, #80]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003c20:	f001 fcb6 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <MX_ADC1_Init+0x1fa>
 8003c2a:	f000 fad8 	bl	80041de <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_14; sConfig.Rank = 15;
 8003c2e:	230e      	movs	r3, #14
 8003c30:	603b      	str	r3, [r7, #0]
 8003c32:	230f      	movs	r3, #15
 8003c34:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003c36:	463b      	mov	r3, r7
 8003c38:	4619      	mov	r1, r3
 8003c3a:	480d      	ldr	r0, [pc, #52]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003c3c:	f001 fca8 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <MX_ADC1_Init+0x216>
 8003c46:	f000 faca 	bl	80041de <Error_Handler>

  // Power current (IN15)
  sConfig.Channel = ADC_CHANNEL_15; sConfig.Rank = 16;
 8003c4a:	230f      	movs	r3, #15
 8003c4c:	603b      	str	r3, [r7, #0]
 8003c4e:	2310      	movs	r3, #16
 8003c50:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8003c52:	463b      	mov	r3, r7
 8003c54:	4619      	mov	r1, r3
 8003c56:	4806      	ldr	r0, [pc, #24]	@ (8003c70 <MX_ADC1_Init+0x23c>)
 8003c58:	f001 fc9a 	bl	8005590 <HAL_ADC_ConfigChannel>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <MX_ADC1_Init+0x232>
 8003c62:	f000 fabc 	bl	80041de <Error_Handler>

  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003c66:	bf00      	nop
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	20000a0c 	.word	0x20000a0c
 8003c74:	40012000 	.word	0x40012000
 8003c78:	0f000001 	.word	0x0f000001

08003c7c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003c80:	4b17      	ldr	r3, [pc, #92]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003c82:	4a18      	ldr	r2, [pc, #96]	@ (8003ce4 <MX_CAN1_Init+0x68>)
 8003c84:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;  // 500 kbps: 16MHz / (2 * 16) = 500 kbps
 8003c86:	4b16      	ldr	r3, [pc, #88]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003c88:	2202      	movs	r2, #2
 8003c8a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003c8c:	4b14      	ldr	r3, [pc, #80]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003c92:	4b13      	ldr	r3, [pc, #76]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003c98:	4b11      	ldr	r3, [pc, #68]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003c9a:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8003c9e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003ca2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003ca6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003ca8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;  // Auto recovery iz bus-off
 8003cae:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;  // Ponovno pošiljanje
 8003cba:	4b09      	ldr	r3, [pc, #36]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003cc0:	4b07      	ldr	r3, [pc, #28]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003cc6:	4b06      	ldr	r3, [pc, #24]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003ccc:	4804      	ldr	r0, [pc, #16]	@ (8003ce0 <MX_CAN1_Init+0x64>)
 8003cce:	f001 ff0f 	bl	8005af0 <HAL_CAN_Init>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8003cd8:	f000 fa81 	bl	80041de <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8003cdc:	bf00      	nop
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	20000ab4 	.word	0x20000ab4
 8003ce4:	40006400 	.word	0x40006400

08003ce8 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8003cec:	4b17      	ldr	r3, [pc, #92]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003cee:	4a18      	ldr	r2, [pc, #96]	@ (8003d50 <MX_CAN2_Init+0x68>)
 8003cf0:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;  // 500 kbps: 16MHz / (2 * 16) = 500 kbps
 8003cf2:	4b16      	ldr	r3, [pc, #88]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8003cf8:	4b14      	ldr	r3, [pc, #80]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003cfe:	4b13      	ldr	r3, [pc, #76]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003d04:	4b11      	ldr	r3, [pc, #68]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003d06:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8003d0a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003d0e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003d12:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8003d14:	4b0d      	ldr	r3, [pc, #52]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;  // Auto recovery iz bus-off
 8003d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8003d20:	4b0a      	ldr	r3, [pc, #40]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;  // Ponovno pošiljanje
 8003d26:	4b09      	ldr	r3, [pc, #36]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003d28:	2201      	movs	r2, #1
 8003d2a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8003d2c:	4b07      	ldr	r3, [pc, #28]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8003d32:	4b06      	ldr	r3, [pc, #24]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8003d38:	4804      	ldr	r0, [pc, #16]	@ (8003d4c <MX_CAN2_Init+0x64>)
 8003d3a:	f001 fed9 	bl	8005af0 <HAL_CAN_Init>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8003d44:	f000 fa4b 	bl	80041de <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8003d48:	bf00      	nop
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	20000adc 	.word	0x20000adc
 8003d50:	40006800 	.word	0x40006800

08003d54 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003d58:	4b12      	ldr	r3, [pc, #72]	@ (8003da4 <MX_I2C2_Init+0x50>)
 8003d5a:	4a13      	ldr	r2, [pc, #76]	@ (8003da8 <MX_I2C2_Init+0x54>)
 8003d5c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8003d5e:	4b11      	ldr	r3, [pc, #68]	@ (8003da4 <MX_I2C2_Init+0x50>)
 8003d60:	4a12      	ldr	r2, [pc, #72]	@ (8003dac <MX_I2C2_Init+0x58>)
 8003d62:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003d64:	4b0f      	ldr	r3, [pc, #60]	@ (8003da4 <MX_I2C2_Init+0x50>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003da4 <MX_I2C2_Init+0x50>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003d70:	4b0c      	ldr	r3, [pc, #48]	@ (8003da4 <MX_I2C2_Init+0x50>)
 8003d72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d76:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003d78:	4b0a      	ldr	r3, [pc, #40]	@ (8003da4 <MX_I2C2_Init+0x50>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003d7e:	4b09      	ldr	r3, [pc, #36]	@ (8003da4 <MX_I2C2_Init+0x50>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003d84:	4b07      	ldr	r3, [pc, #28]	@ (8003da4 <MX_I2C2_Init+0x50>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003d8a:	4b06      	ldr	r3, [pc, #24]	@ (8003da4 <MX_I2C2_Init+0x50>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003d90:	4804      	ldr	r0, [pc, #16]	@ (8003da4 <MX_I2C2_Init+0x50>)
 8003d92:	f003 fc57 	bl	8007644 <HAL_I2C_Init>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003d9c:	f000 fa1f 	bl	80041de <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003da0:	bf00      	nop
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	20000b04 	.word	0x20000b04
 8003da8:	40005800 	.word	0x40005800
 8003dac:	000186a0 	.word	0x000186a0

08003db0 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8003db4:	4b17      	ldr	r3, [pc, #92]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003db6:	4a18      	ldr	r2, [pc, #96]	@ (8003e18 <MX_SPI4_Init+0x68>)
 8003db8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003dba:	4b16      	ldr	r3, [pc, #88]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003dbc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003dc0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003dc2:	4b14      	ldr	r3, [pc, #80]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003dc8:	4b12      	ldr	r3, [pc, #72]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003dce:	4b11      	ldr	r3, [pc, #68]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003dda:	4b0e      	ldr	r3, [pc, #56]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003ddc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003de0:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003de2:	4b0c      	ldr	r3, [pc, #48]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003de8:	4b0a      	ldr	r3, [pc, #40]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003dee:	4b09      	ldr	r3, [pc, #36]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003df4:	4b07      	ldr	r3, [pc, #28]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 8003dfa:	4b06      	ldr	r3, [pc, #24]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003dfc:	220a      	movs	r2, #10
 8003dfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003e00:	4804      	ldr	r0, [pc, #16]	@ (8003e14 <MX_SPI4_Init+0x64>)
 8003e02:	f005 fe55 	bl	8009ab0 <HAL_SPI_Init>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d001      	beq.n	8003e10 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8003e0c:	f000 f9e7 	bl	80041de <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003e10:	bf00      	nop
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	20000b58 	.word	0x20000b58
 8003e18:	40013400 	.word	0x40013400

08003e1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003e20:	4b11      	ldr	r3, [pc, #68]	@ (8003e68 <MX_USART1_UART_Init+0x4c>)
 8003e22:	4a12      	ldr	r2, [pc, #72]	@ (8003e6c <MX_USART1_UART_Init+0x50>)
 8003e24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003e26:	4b10      	ldr	r3, [pc, #64]	@ (8003e68 <MX_USART1_UART_Init+0x4c>)
 8003e28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003e2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003e68 <MX_USART1_UART_Init+0x4c>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003e34:	4b0c      	ldr	r3, [pc, #48]	@ (8003e68 <MX_USART1_UART_Init+0x4c>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e68 <MX_USART1_UART_Init+0x4c>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003e40:	4b09      	ldr	r3, [pc, #36]	@ (8003e68 <MX_USART1_UART_Init+0x4c>)
 8003e42:	220c      	movs	r2, #12
 8003e44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e46:	4b08      	ldr	r3, [pc, #32]	@ (8003e68 <MX_USART1_UART_Init+0x4c>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e4c:	4b06      	ldr	r3, [pc, #24]	@ (8003e68 <MX_USART1_UART_Init+0x4c>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003e52:	4805      	ldr	r0, [pc, #20]	@ (8003e68 <MX_USART1_UART_Init+0x4c>)
 8003e54:	f005 feb5 	bl	8009bc2 <HAL_UART_Init>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d001      	beq.n	8003e62 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003e5e:	f000 f9be 	bl	80041de <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000bb0 	.word	0x20000bb0
 8003e6c:	40011000 	.word	0x40011000

08003e70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08e      	sub	sp, #56	@ 0x38
 8003e74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	601a      	str	r2, [r3, #0]
 8003e7e:	605a      	str	r2, [r3, #4]
 8003e80:	609a      	str	r2, [r3, #8]
 8003e82:	60da      	str	r2, [r3, #12]
 8003e84:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e86:	2300      	movs	r3, #0
 8003e88:	623b      	str	r3, [r7, #32]
 8003e8a:	4bb6      	ldr	r3, [pc, #728]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8e:	4ab5      	ldr	r2, [pc, #724]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003e90:	f043 0310 	orr.w	r3, r3, #16
 8003e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e96:	4bb3      	ldr	r3, [pc, #716]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9a:	f003 0310 	and.w	r3, r3, #16
 8003e9e:	623b      	str	r3, [r7, #32]
 8003ea0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61fb      	str	r3, [r7, #28]
 8003ea6:	4baf      	ldr	r3, [pc, #700]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eaa:	4aae      	ldr	r2, [pc, #696]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003eac:	f043 0304 	orr.w	r3, r3, #4
 8003eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eb2:	4bac      	ldr	r3, [pc, #688]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb6:	f003 0304 	and.w	r3, r3, #4
 8003eba:	61fb      	str	r3, [r7, #28]
 8003ebc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	61bb      	str	r3, [r7, #24]
 8003ec2:	4ba8      	ldr	r3, [pc, #672]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec6:	4aa7      	ldr	r2, [pc, #668]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003ec8:	f043 0320 	orr.w	r3, r3, #32
 8003ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ece:	4ba5      	ldr	r3, [pc, #660]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed2:	f003 0320 	and.w	r3, r3, #32
 8003ed6:	61bb      	str	r3, [r7, #24]
 8003ed8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003eda:	2300      	movs	r3, #0
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	4ba1      	ldr	r3, [pc, #644]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee2:	4aa0      	ldr	r2, [pc, #640]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003ee4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eea:	4b9e      	ldr	r3, [pc, #632]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ef2:	617b      	str	r3, [r7, #20]
 8003ef4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	613b      	str	r3, [r7, #16]
 8003efa:	4b9a      	ldr	r3, [pc, #616]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efe:	4a99      	ldr	r2, [pc, #612]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f00:	f043 0301 	orr.w	r3, r3, #1
 8003f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f06:	4b97      	ldr	r3, [pc, #604]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	613b      	str	r3, [r7, #16]
 8003f10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	4b93      	ldr	r3, [pc, #588]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1a:	4a92      	ldr	r2, [pc, #584]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f1c:	f043 0302 	orr.w	r3, r3, #2
 8003f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f22:	4b90      	ldr	r3, [pc, #576]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003f2e:	2300      	movs	r3, #0
 8003f30:	60bb      	str	r3, [r7, #8]
 8003f32:	4b8c      	ldr	r3, [pc, #560]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f36:	4a8b      	ldr	r2, [pc, #556]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f3e:	4b89      	ldr	r3, [pc, #548]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f46:	60bb      	str	r3, [r7, #8]
 8003f48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	607b      	str	r3, [r7, #4]
 8003f4e:	4b85      	ldr	r3, [pc, #532]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f52:	4a84      	ldr	r2, [pc, #528]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f54:	f043 0308 	orr.w	r3, r3, #8
 8003f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f5a:	4b82      	ldr	r3, [pc, #520]	@ (8004164 <MX_GPIO_Init+0x2f4>)
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5e:	f003 0308 	and.w	r3, r3, #8
 8003f62:	607b      	str	r3, [r7, #4]
 8003f64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, PWR_24V_EN_Pin|PWR_SLEEP_Pin, GPIO_PIN_RESET);
 8003f66:	2200      	movs	r2, #0
 8003f68:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8003f6c:	487e      	ldr	r0, [pc, #504]	@ (8004168 <MX_GPIO_Init+0x2f8>)
 8003f6e:	f003 fb35 	bl	80075dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_5V_Pin|EN_3V3A_Pin|DSEL1_0_Pin|OUT3_0_Pin
 8003f72:	2200      	movs	r2, #0
 8003f74:	f64f 5180 	movw	r1, #64896	@ 0xfd80
 8003f78:	487c      	ldr	r0, [pc, #496]	@ (800416c <MX_GPIO_Init+0x2fc>)
 8003f7a:	f003 fb2f 	bl	80075dc <HAL_GPIO_WritePin>
                          |OUT2_0_Pin|DSEL0_0_Pin|DEN_0_Pin|OUT1_0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT0_0_Pin|DSEL1_1_Pin, GPIO_PIN_RESET);
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f44f 4104 	mov.w	r1, #33792	@ 0x8400
 8003f84:	487a      	ldr	r0, [pc, #488]	@ (8004170 <MX_GPIO_Init+0x300>)
 8003f86:	f003 fb29 	bl	80075dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OUT3_1_Pin|OUT2_1_Pin|DSEL0_1_Pin|DEN_1_Pin
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f64f 7147 	movw	r1, #65351	@ 0xff47
 8003f90:	4878      	ldr	r0, [pc, #480]	@ (8004174 <MX_GPIO_Init+0x304>)
 8003f92:	f003 fb23 	bl	80075dc <HAL_GPIO_WritePin>
                          |OUT1_1_Pin|OUT0_1_Pin|DSEL1_2_Pin|OUT3_2_Pin
                          |OUT2_4_Pin|OUT3_4_Pin|DSEL1_4_Pin|ISOSPI_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT2_2_Pin|DSEL0_2_Pin|DEN_2_Pin|OUT1_2_Pin
 8003f96:	2200      	movs	r2, #0
 8003f98:	21fc      	movs	r1, #252	@ 0xfc
 8003f9a:	4877      	ldr	r0, [pc, #476]	@ (8004178 <MX_GPIO_Init+0x308>)
 8003f9c:	f003 fb1e 	bl	80075dc <HAL_GPIO_WritePin>
                          |OUT0_2_Pin|LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DEN_3_Pin|DSEL0_3_Pin|DSEL1_3_Pin|OUT1_4_Pin
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 8003fa6:	4875      	ldr	r0, [pc, #468]	@ (800417c <MX_GPIO_Init+0x30c>)
 8003fa8:	f003 fb18 	bl	80075dc <HAL_GPIO_WritePin>
                          |DEN_4_Pin|DSEL0_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT0_3_Pin|OUT1_3_Pin|OUT2_3_Pin|OUT3_3_Pin
 8003fac:	2200      	movs	r2, #0
 8003fae:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 8003fb2:	4873      	ldr	r0, [pc, #460]	@ (8004180 <MX_GPIO_Init+0x310>)
 8003fb4:	f003 fb12 	bl	80075dc <HAL_GPIO_WritePin>
                          |OUT0_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LEM_OC_6_Pin IN_11_Pin IN_10_Pin */
  GPIO_InitStruct.Pin = LEM_OC_6_Pin|IN_11_Pin|IN_10_Pin;
 8003fb8:	230b      	movs	r3, #11
 8003fba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4868      	ldr	r0, [pc, #416]	@ (800416c <MX_GPIO_Init+0x2fc>)
 8003fcc:	f003 f95a 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEM_OC_5_Pin LEM_OC_4_Pin */
  GPIO_InitStruct.Pin = LEM_OC_5_Pin|LEM_OC_4_Pin;
 8003fd0:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 8003fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003fd6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fe0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4865      	ldr	r0, [pc, #404]	@ (800417c <MX_GPIO_Init+0x30c>)
 8003fe8:	f003 f94c 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_9_Pin IN_8_Pin IN_7_Pin IN_6_Pin
                           IN_5_Pin IN_4_Pin IN_3_Pin IN_2_Pin
                           IN_1_Pin PG_5V_Pin LEM_OC_8_Pin */
  GPIO_InitStruct.Pin = IN_9_Pin|IN_8_Pin|IN_7_Pin|IN_6_Pin
 8003fec:	f648 73fc 	movw	r3, #36860	@ 0x8ffc
 8003ff0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |IN_5_Pin|IN_4_Pin|IN_3_Pin|IN_2_Pin
                          |IN_1_Pin|PG_5V_Pin|LEM_OC_8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003ffa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ffe:	4619      	mov	r1, r3
 8004000:	4859      	ldr	r0, [pc, #356]	@ (8004168 <MX_GPIO_Init+0x2f8>)
 8004002:	f003 f93f 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_FLT_Pin LEM_OC_2_Pin */
  GPIO_InitStruct.Pin = PWR_FLT_Pin|LEM_OC_2_Pin;
 8004006:	f640 0304 	movw	r3, #2052	@ 0x804
 800400a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800400c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004010:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004012:	2300      	movs	r3, #0
 8004014:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004016:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800401a:	4619      	mov	r1, r3
 800401c:	4854      	ldr	r0, [pc, #336]	@ (8004170 <MX_GPIO_Init+0x300>)
 800401e:	f003 f931 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG_3V3A_Pin */
  GPIO_InitStruct.Pin = PG_3V3A_Pin;
 8004022:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004026:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004028:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800402c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800402e:	2300      	movs	r3, #0
 8004030:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PG_3V3A_GPIO_Port, &GPIO_InitStruct);
 8004032:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004036:	4619      	mov	r1, r3
 8004038:	484b      	ldr	r0, [pc, #300]	@ (8004168 <MX_GPIO_Init+0x2f8>)
 800403a:	f003 f923 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_24V_EN_Pin PWR_SLEEP_Pin */
  GPIO_InitStruct.Pin = PWR_24V_EN_Pin|PWR_SLEEP_Pin;
 800403e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8004042:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004044:	2301      	movs	r3, #1
 8004046:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004048:	2300      	movs	r3, #0
 800404a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800404c:	2300      	movs	r3, #0
 800404e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004050:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004054:	4619      	mov	r1, r3
 8004056:	4844      	ldr	r0, [pc, #272]	@ (8004168 <MX_GPIO_Init+0x2f8>)
 8004058:	f003 f914 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_5V_Pin EN_3V3A_Pin DSEL1_0_Pin OUT3_0_Pin
                           OUT2_0_Pin DSEL0_0_Pin DEN_0_Pin OUT1_0_Pin */
  GPIO_InitStruct.Pin = EN_5V_Pin|EN_3V3A_Pin|DSEL1_0_Pin|OUT3_0_Pin
 800405c:	f64f 5380 	movw	r3, #64896	@ 0xfd80
 8004060:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OUT2_0_Pin|DSEL0_0_Pin|DEN_0_Pin|OUT1_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004062:	2301      	movs	r3, #1
 8004064:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004066:	2300      	movs	r3, #0
 8004068:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800406a:	2300      	movs	r3, #0
 800406c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800406e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004072:	4619      	mov	r1, r3
 8004074:	483d      	ldr	r0, [pc, #244]	@ (800416c <MX_GPIO_Init+0x2fc>)
 8004076:	f003 f905 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEM_OC_7_Pin */
  GPIO_InitStruct.Pin = LEM_OC_7_Pin;
 800407a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800407e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004080:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004084:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004086:	2300      	movs	r3, #0
 8004088:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(LEM_OC_7_GPIO_Port, &GPIO_InitStruct);
 800408a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800408e:	4619      	mov	r1, r3
 8004090:	4836      	ldr	r0, [pc, #216]	@ (800416c <MX_GPIO_Init+0x2fc>)
 8004092:	f003 f8f7 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT0_0_Pin DSEL1_1_Pin */
  GPIO_InitStruct.Pin = OUT0_0_Pin|DSEL1_1_Pin;
 8004096:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 800409a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800409c:	2301      	movs	r3, #1
 800409e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a0:	2300      	movs	r3, #0
 80040a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040a4:	2300      	movs	r3, #0
 80040a6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040ac:	4619      	mov	r1, r3
 80040ae:	4830      	ldr	r0, [pc, #192]	@ (8004170 <MX_GPIO_Init+0x300>)
 80040b0:	f003 f8e8 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEM_OC_3_Pin IN_15_Pin IN_14_Pin IN_13_Pin
                           IN_12_Pin */
  GPIO_InitStruct.Pin = LEM_OC_3_Pin|IN_15_Pin|IN_14_Pin|IN_13_Pin
 80040b4:	f244 3330 	movw	r3, #17200	@ 0x4330
 80040b8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |IN_12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040ba:	2300      	movs	r3, #0
 80040bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040be:	2300      	movs	r3, #0
 80040c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040c6:	4619      	mov	r1, r3
 80040c8:	4829      	ldr	r0, [pc, #164]	@ (8004170 <MX_GPIO_Init+0x300>)
 80040ca:	f003 f8db 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT3_1_Pin OUT2_1_Pin DSEL0_1_Pin DEN_1_Pin
                           OUT1_1_Pin OUT0_1_Pin DSEL1_2_Pin OUT3_2_Pin
                           OUT2_4_Pin OUT3_4_Pin DSEL1_4_Pin ISOSPI_EN_Pin */
  GPIO_InitStruct.Pin = OUT3_1_Pin|OUT2_1_Pin|DSEL0_1_Pin|DEN_1_Pin
 80040ce:	f64f 7347 	movw	r3, #65351	@ 0xff47
 80040d2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OUT1_1_Pin|OUT0_1_Pin|DSEL1_2_Pin|OUT3_2_Pin
                          |OUT2_4_Pin|OUT3_4_Pin|DSEL1_4_Pin|ISOSPI_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040d4:	2301      	movs	r3, #1
 80040d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d8:	2300      	movs	r3, #0
 80040da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040dc:	2300      	movs	r3, #0
 80040de:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040e4:	4619      	mov	r1, r3
 80040e6:	4823      	ldr	r0, [pc, #140]	@ (8004174 <MX_GPIO_Init+0x304>)
 80040e8:	f003 f8cc 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT2_2_Pin DSEL0_2_Pin DEN_2_Pin OUT1_2_Pin
                           OUT0_2_Pin LED_Pin */
  GPIO_InitStruct.Pin = OUT2_2_Pin|DSEL0_2_Pin|DEN_2_Pin|OUT1_2_Pin
 80040ec:	23fc      	movs	r3, #252	@ 0xfc
 80040ee:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OUT0_2_Pin|LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040f0:	2301      	movs	r3, #1
 80040f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040f4:	2300      	movs	r3, #0
 80040f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040f8:	2300      	movs	r3, #0
 80040fa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80040fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004100:	4619      	mov	r1, r3
 8004102:	481d      	ldr	r0, [pc, #116]	@ (8004178 <MX_GPIO_Init+0x308>)
 8004104:	f003 f8be 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEM_OC_9_Pin LEM_OC_10_Pin */
  GPIO_InitStruct.Pin = LEM_OC_9_Pin|LEM_OC_10_Pin;
 8004108:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800410c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800410e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004112:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004114:	2300      	movs	r3, #0
 8004116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800411c:	4619      	mov	r1, r3
 800411e:	4816      	ldr	r0, [pc, #88]	@ (8004178 <MX_GPIO_Init+0x308>)
 8004120:	f003 f8b0 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : DEN_3_Pin DSEL0_3_Pin DSEL1_3_Pin OUT1_4_Pin
                           DEN_4_Pin DSEL0_4_Pin */
  GPIO_InitStruct.Pin = DEN_3_Pin|DSEL0_3_Pin|DSEL1_3_Pin|OUT1_4_Pin
 8004124:	f44f 53fc 	mov.w	r3, #8064	@ 0x1f80
 8004128:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DEN_4_Pin|DSEL0_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800412a:	2301      	movs	r3, #1
 800412c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412e:	2300      	movs	r3, #0
 8004130:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004132:	2300      	movs	r3, #0
 8004134:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004136:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800413a:	4619      	mov	r1, r3
 800413c:	480f      	ldr	r0, [pc, #60]	@ (800417c <MX_GPIO_Init+0x30c>)
 800413e:	f003 f8a1 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT0_3_Pin OUT1_3_Pin OUT2_3_Pin OUT3_3_Pin
                           OUT0_4_Pin */
  GPIO_InitStruct.Pin = OUT0_3_Pin|OUT1_3_Pin|OUT2_3_Pin|OUT3_3_Pin
 8004142:	f44f 430f 	mov.w	r3, #36608	@ 0x8f00
 8004146:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OUT0_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004148:	2301      	movs	r3, #1
 800414a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800414c:	2300      	movs	r3, #0
 800414e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004150:	2300      	movs	r3, #0
 8004152:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004154:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004158:	4619      	mov	r1, r3
 800415a:	4809      	ldr	r0, [pc, #36]	@ (8004180 <MX_GPIO_Init+0x310>)
 800415c:	f003 f892 	bl	8007284 <HAL_GPIO_Init>
 8004160:	e010      	b.n	8004184 <MX_GPIO_Init+0x314>
 8004162:	bf00      	nop
 8004164:	40023800 	.word	0x40023800
 8004168:	40021400 	.word	0x40021400
 800416c:	40021000 	.word	0x40021000
 8004170:	40020400 	.word	0x40020400
 8004174:	40020c00 	.word	0x40020c00
 8004178:	40021800 	.word	0x40021800
 800417c:	40020800 	.word	0x40020800
 8004180:	40020000 	.word	0x40020000

  /*Configure GPIO pin : LEM_OC_1_Pin */
  GPIO_InitStruct.Pin = LEM_OC_1_Pin;
 8004184:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004188:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800418a:	2300      	movs	r3, #0
 800418c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800418e:	2300      	movs	r3, #0
 8004190:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(LEM_OC_1_GPIO_Port, &GPIO_InitStruct);
 8004192:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004196:	4619      	mov	r1, r3
 8004198:	4809      	ldr	r0, [pc, #36]	@ (80041c0 <MX_GPIO_Init+0x350>)
 800419a:	f003 f873 	bl	8007284 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_20_Pin IN_19_Pin IN_18_Pin IN_17_Pin
                           IN_16_Pin */
  GPIO_InitStruct.Pin = IN_20_Pin|IN_19_Pin|IN_18_Pin|IN_17_Pin
 800419e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80041a2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |IN_16_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041a4:	2300      	movs	r3, #0
 80041a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a8:	2300      	movs	r3, #0
 80041aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80041ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041b0:	4619      	mov	r1, r3
 80041b2:	4804      	ldr	r0, [pc, #16]	@ (80041c4 <MX_GPIO_Init+0x354>)
 80041b4:	f003 f866 	bl	8007284 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80041b8:	bf00      	nop
 80041ba:	3738      	adds	r7, #56	@ 0x38
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40020000 	.word	0x40020000
 80041c4:	40021800 	.word	0x40021800

080041c8 <HAL_CAN_RxFifo0MsgPendingCallback>:

/**
  * @brief  CAN RX FIFO 0 message pending callback
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef* hcan)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
    // Call BMU CAN RX handler
    BMU_CAN_RxCallback(hcan);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f7fc ff05 	bl	8000fe0 <BMU_CAN_RxCallback>
}
 80041d6:	bf00      	nop
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80041de:	b480      	push	{r7}
 80041e0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80041e2:	b672      	cpsid	i
}
 80041e4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80041e6:	bf00      	nop
 80041e8:	e7fd      	b.n	80041e6 <Error_Handler+0x8>
	...

080041ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b083      	sub	sp, #12
 80041f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041f2:	2300      	movs	r3, #0
 80041f4:	607b      	str	r3, [r7, #4]
 80041f6:	4b10      	ldr	r3, [pc, #64]	@ (8004238 <HAL_MspInit+0x4c>)
 80041f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fa:	4a0f      	ldr	r2, [pc, #60]	@ (8004238 <HAL_MspInit+0x4c>)
 80041fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004200:	6453      	str	r3, [r2, #68]	@ 0x44
 8004202:	4b0d      	ldr	r3, [pc, #52]	@ (8004238 <HAL_MspInit+0x4c>)
 8004204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004206:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800420a:	607b      	str	r3, [r7, #4]
 800420c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800420e:	2300      	movs	r3, #0
 8004210:	603b      	str	r3, [r7, #0]
 8004212:	4b09      	ldr	r3, [pc, #36]	@ (8004238 <HAL_MspInit+0x4c>)
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	4a08      	ldr	r2, [pc, #32]	@ (8004238 <HAL_MspInit+0x4c>)
 8004218:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800421c:	6413      	str	r3, [r2, #64]	@ 0x40
 800421e:	4b06      	ldr	r3, [pc, #24]	@ (8004238 <HAL_MspInit+0x4c>)
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004226:	603b      	str	r3, [r7, #0]
 8004228:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	40023800 	.word	0x40023800

0800423c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b08c      	sub	sp, #48	@ 0x30
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004244:	f107 031c 	add.w	r3, r7, #28
 8004248:	2200      	movs	r2, #0
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	605a      	str	r2, [r3, #4]
 800424e:	609a      	str	r2, [r3, #8]
 8004250:	60da      	str	r2, [r3, #12]
 8004252:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a55      	ldr	r2, [pc, #340]	@ (80043b0 <HAL_ADC_MspInit+0x174>)
 800425a:	4293      	cmp	r3, r2
 800425c:	f040 80a3 	bne.w	80043a6 <HAL_ADC_MspInit+0x16a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004260:	2300      	movs	r3, #0
 8004262:	61bb      	str	r3, [r7, #24]
 8004264:	4b53      	ldr	r3, [pc, #332]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 8004266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004268:	4a52      	ldr	r2, [pc, #328]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 800426a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800426e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004270:	4b50      	ldr	r3, [pc, #320]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 8004272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004278:	61bb      	str	r3, [r7, #24]
 800427a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800427c:	2300      	movs	r3, #0
 800427e:	617b      	str	r3, [r7, #20]
 8004280:	4b4c      	ldr	r3, [pc, #304]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 8004282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004284:	4a4b      	ldr	r2, [pc, #300]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 8004286:	f043 0304 	orr.w	r3, r3, #4
 800428a:	6313      	str	r3, [r2, #48]	@ 0x30
 800428c:	4b49      	ldr	r3, [pc, #292]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 800428e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	617b      	str	r3, [r7, #20]
 8004296:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004298:	2300      	movs	r3, #0
 800429a:	613b      	str	r3, [r7, #16]
 800429c:	4b45      	ldr	r3, [pc, #276]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 800429e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a0:	4a44      	ldr	r2, [pc, #272]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 80042a2:	f043 0301 	orr.w	r3, r3, #1
 80042a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80042a8:	4b42      	ldr	r3, [pc, #264]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 80042aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	613b      	str	r3, [r7, #16]
 80042b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b4:	2300      	movs	r3, #0
 80042b6:	60fb      	str	r3, [r7, #12]
 80042b8:	4b3e      	ldr	r3, [pc, #248]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 80042ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042bc:	4a3d      	ldr	r2, [pc, #244]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 80042be:	f043 0302 	orr.w	r3, r3, #2
 80042c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80042c4:	4b3b      	ldr	r3, [pc, #236]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 80042c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c8:	f003 0302 	and.w	r3, r3, #2
 80042cc:	60fb      	str	r3, [r7, #12]
 80042ce:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = IS_0_Pin|IS_1_Pin|IS_2_Pin|IS_3_Pin
 80042d0:	233f      	movs	r3, #63	@ 0x3f
 80042d2:	61fb      	str	r3, [r7, #28]
                          |IS_4_Pin|PWR_CURRENT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042d4:	2303      	movs	r3, #3
 80042d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d8:	2300      	movs	r3, #0
 80042da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042dc:	f107 031c 	add.w	r3, r7, #28
 80042e0:	4619      	mov	r1, r3
 80042e2:	4835      	ldr	r0, [pc, #212]	@ (80043b8 <HAL_ADC_MspInit+0x17c>)
 80042e4:	f002 ffce 	bl	8007284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LEM_1_Pin|LEM_2_Pin|LEM_3_Pin|LEM_4_Pin
 80042e8:	23ff      	movs	r3, #255	@ 0xff
 80042ea:	61fb      	str	r3, [r7, #28]
                          |LEM_5_Pin|LEM_6_Pin|LEM_7_Pin|LEM_8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042ec:	2303      	movs	r3, #3
 80042ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042f0:	2300      	movs	r3, #0
 80042f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042f4:	f107 031c 	add.w	r3, r7, #28
 80042f8:	4619      	mov	r1, r3
 80042fa:	4830      	ldr	r0, [pc, #192]	@ (80043bc <HAL_ADC_MspInit+0x180>)
 80042fc:	f002 ffc2 	bl	8007284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LEM9_Pin|LEM10_Pin;
 8004300:	2303      	movs	r3, #3
 8004302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004304:	2303      	movs	r3, #3
 8004306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004308:	2300      	movs	r3, #0
 800430a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800430c:	f107 031c 	add.w	r3, r7, #28
 8004310:	4619      	mov	r1, r3
 8004312:	482b      	ldr	r0, [pc, #172]	@ (80043c0 <HAL_ADC_MspInit+0x184>)
 8004314:	f002 ffb6 	bl	8007284 <HAL_GPIO_Init>

    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8004318:	2300      	movs	r3, #0
 800431a:	60bb      	str	r3, [r7, #8]
 800431c:	4b25      	ldr	r3, [pc, #148]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 800431e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004320:	4a24      	ldr	r2, [pc, #144]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 8004322:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004326:	6313      	str	r3, [r2, #48]	@ 0x30
 8004328:	4b22      	ldr	r3, [pc, #136]	@ (80043b4 <HAL_ADC_MspInit+0x178>)
 800432a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004330:	60bb      	str	r3, [r7, #8]
 8004332:	68bb      	ldr	r3, [r7, #8]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    extern DMA_HandleTypeDef hdma_adc1;
    hdma_adc1.Instance = DMA2_Stream0;
 8004334:	4b23      	ldr	r3, [pc, #140]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 8004336:	4a24      	ldr	r2, [pc, #144]	@ (80043c8 <HAL_ADC_MspInit+0x18c>)
 8004338:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800433a:	4b22      	ldr	r3, [pc, #136]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 800433c:	2200      	movs	r2, #0
 800433e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004340:	4b20      	ldr	r3, [pc, #128]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 8004342:	2200      	movs	r2, #0
 8004344:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004346:	4b1f      	ldr	r3, [pc, #124]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 8004348:	2200      	movs	r2, #0
 800434a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800434c:	4b1d      	ldr	r3, [pc, #116]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 800434e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004352:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004354:	4b1b      	ldr	r3, [pc, #108]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 8004356:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800435a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800435c:	4b19      	ldr	r3, [pc, #100]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 800435e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004362:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004364:	4b17      	ldr	r3, [pc, #92]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 8004366:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800436a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800436c:	4b15      	ldr	r3, [pc, #84]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 800436e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004372:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004374:	4b13      	ldr	r3, [pc, #76]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 8004376:	2200      	movs	r2, #0
 8004378:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800437a:	4812      	ldr	r0, [pc, #72]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 800437c:	f002 fc12 	bl	8006ba4 <HAL_DMA_Init>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <HAL_ADC_MspInit+0x14e>
    {
      Error_Handler();
 8004386:	f7ff ff2a 	bl	80041de <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a0d      	ldr	r2, [pc, #52]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 800438e:	639a      	str	r2, [r3, #56]	@ 0x38
 8004390:	4a0c      	ldr	r2, [pc, #48]	@ (80043c4 <HAL_ADC_MspInit+0x188>)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8004396:	2200      	movs	r2, #0
 8004398:	2106      	movs	r1, #6
 800439a:	2038      	movs	r0, #56	@ 0x38
 800439c:	f002 fbcb 	bl	8006b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80043a0:	2038      	movs	r0, #56	@ 0x38
 80043a2:	f002 fbe4 	bl	8006b6e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80043a6:	bf00      	nop
 80043a8:	3730      	adds	r7, #48	@ 0x30
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	40012000 	.word	0x40012000
 80043b4:	40023800 	.word	0x40023800
 80043b8:	40020800 	.word	0x40020800
 80043bc:	40020000 	.word	0x40020000
 80043c0:	40020400 	.word	0x40020400
 80043c4:	20000a54 	.word	0x20000a54
 80043c8:	40026410 	.word	0x40026410

080043cc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b08c      	sub	sp, #48	@ 0x30
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043d4:	f107 031c 	add.w	r3, r7, #28
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	605a      	str	r2, [r3, #4]
 80043de:	609a      	str	r2, [r3, #8]
 80043e0:	60da      	str	r2, [r3, #12]
 80043e2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a52      	ldr	r2, [pc, #328]	@ (8004534 <HAL_CAN_MspInit+0x168>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d145      	bne.n	800447a <HAL_CAN_MspInit+0xae>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80043ee:	4b52      	ldr	r3, [pc, #328]	@ (8004538 <HAL_CAN_MspInit+0x16c>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	3301      	adds	r3, #1
 80043f4:	4a50      	ldr	r2, [pc, #320]	@ (8004538 <HAL_CAN_MspInit+0x16c>)
 80043f6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80043f8:	4b4f      	ldr	r3, [pc, #316]	@ (8004538 <HAL_CAN_MspInit+0x16c>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d10d      	bne.n	800441c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004400:	2300      	movs	r3, #0
 8004402:	61bb      	str	r3, [r7, #24]
 8004404:	4b4d      	ldr	r3, [pc, #308]	@ (800453c <HAL_CAN_MspInit+0x170>)
 8004406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004408:	4a4c      	ldr	r2, [pc, #304]	@ (800453c <HAL_CAN_MspInit+0x170>)
 800440a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800440e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004410:	4b4a      	ldr	r3, [pc, #296]	@ (800453c <HAL_CAN_MspInit+0x170>)
 8004412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004418:	61bb      	str	r3, [r7, #24]
 800441a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800441c:	2300      	movs	r3, #0
 800441e:	617b      	str	r3, [r7, #20]
 8004420:	4b46      	ldr	r3, [pc, #280]	@ (800453c <HAL_CAN_MspInit+0x170>)
 8004422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004424:	4a45      	ldr	r2, [pc, #276]	@ (800453c <HAL_CAN_MspInit+0x170>)
 8004426:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800442a:	6313      	str	r3, [r2, #48]	@ 0x30
 800442c:	4b43      	ldr	r3, [pc, #268]	@ (800453c <HAL_CAN_MspInit+0x170>)
 800442e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004430:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PG0     ------> CAN1_RX
    PG1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004438:	2303      	movs	r3, #3
 800443a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800443c:	2302      	movs	r3, #2
 800443e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004440:	2300      	movs	r3, #0
 8004442:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004444:	2303      	movs	r3, #3
 8004446:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004448:	2309      	movs	r3, #9
 800444a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800444c:	f107 031c 	add.w	r3, r7, #28
 8004450:	4619      	mov	r1, r3
 8004452:	483b      	ldr	r0, [pc, #236]	@ (8004540 <HAL_CAN_MspInit+0x174>)
 8004454:	f002 ff16 	bl	8007284 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8004458:	2200      	movs	r2, #0
 800445a:	2105      	movs	r1, #5
 800445c:	2014      	movs	r0, #20
 800445e:	f002 fb6a 	bl	8006b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004462:	2014      	movs	r0, #20
 8004464:	f002 fb83 	bl	8006b6e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8004468:	2200      	movs	r2, #0
 800446a:	2105      	movs	r1, #5
 800446c:	2013      	movs	r0, #19
 800446e:	f002 fb62 	bl	8006b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8004472:	2013      	movs	r0, #19
 8004474:	f002 fb7b 	bl	8006b6e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8004478:	e058      	b.n	800452c <HAL_CAN_MspInit+0x160>
  else if(hcan->Instance==CAN2)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a31      	ldr	r2, [pc, #196]	@ (8004544 <HAL_CAN_MspInit+0x178>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d153      	bne.n	800452c <HAL_CAN_MspInit+0x160>
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004484:	4b2c      	ldr	r3, [pc, #176]	@ (8004538 <HAL_CAN_MspInit+0x16c>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	3301      	adds	r3, #1
 800448a:	4a2b      	ldr	r2, [pc, #172]	@ (8004538 <HAL_CAN_MspInit+0x16c>)
 800448c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800448e:	4b2a      	ldr	r3, [pc, #168]	@ (8004538 <HAL_CAN_MspInit+0x16c>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b01      	cmp	r3, #1
 8004494:	d10d      	bne.n	80044b2 <HAL_CAN_MspInit+0xe6>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004496:	2300      	movs	r3, #0
 8004498:	613b      	str	r3, [r7, #16]
 800449a:	4b28      	ldr	r3, [pc, #160]	@ (800453c <HAL_CAN_MspInit+0x170>)
 800449c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449e:	4a27      	ldr	r2, [pc, #156]	@ (800453c <HAL_CAN_MspInit+0x170>)
 80044a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80044a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80044a6:	4b25      	ldr	r3, [pc, #148]	@ (800453c <HAL_CAN_MspInit+0x170>)
 80044a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ae:	613b      	str	r3, [r7, #16]
 80044b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN2_CLK_ENABLE();
 80044b2:	2300      	movs	r3, #0
 80044b4:	60fb      	str	r3, [r7, #12]
 80044b6:	4b21      	ldr	r3, [pc, #132]	@ (800453c <HAL_CAN_MspInit+0x170>)
 80044b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ba:	4a20      	ldr	r2, [pc, #128]	@ (800453c <HAL_CAN_MspInit+0x170>)
 80044bc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80044c2:	4b1e      	ldr	r3, [pc, #120]	@ (800453c <HAL_CAN_MspInit+0x170>)
 80044c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80044ca:	60fb      	str	r3, [r7, #12]
 80044cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ce:	2300      	movs	r3, #0
 80044d0:	60bb      	str	r3, [r7, #8]
 80044d2:	4b1a      	ldr	r3, [pc, #104]	@ (800453c <HAL_CAN_MspInit+0x170>)
 80044d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d6:	4a19      	ldr	r2, [pc, #100]	@ (800453c <HAL_CAN_MspInit+0x170>)
 80044d8:	f043 0302 	orr.w	r3, r3, #2
 80044dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80044de:	4b17      	ldr	r3, [pc, #92]	@ (800453c <HAL_CAN_MspInit+0x170>)
 80044e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	60bb      	str	r3, [r7, #8]
 80044e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80044ea:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80044ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f0:	2302      	movs	r3, #2
 80044f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f4:	2300      	movs	r3, #0
 80044f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044f8:	2303      	movs	r3, #3
 80044fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80044fc:	2309      	movs	r3, #9
 80044fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004500:	f107 031c 	add.w	r3, r7, #28
 8004504:	4619      	mov	r1, r3
 8004506:	4810      	ldr	r0, [pc, #64]	@ (8004548 <HAL_CAN_MspInit+0x17c>)
 8004508:	f002 febc 	bl	8007284 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 800450c:	2200      	movs	r2, #0
 800450e:	2105      	movs	r1, #5
 8004510:	2040      	movs	r0, #64	@ 0x40
 8004512:	f002 fb10 	bl	8006b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8004516:	2040      	movs	r0, #64	@ 0x40
 8004518:	f002 fb29 	bl	8006b6e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 5, 0);
 800451c:	2200      	movs	r2, #0
 800451e:	2105      	movs	r1, #5
 8004520:	203f      	movs	r0, #63	@ 0x3f
 8004522:	f002 fb08 	bl	8006b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8004526:	203f      	movs	r0, #63	@ 0x3f
 8004528:	f002 fb21 	bl	8006b6e <HAL_NVIC_EnableIRQ>
}
 800452c:	bf00      	nop
 800452e:	3730      	adds	r7, #48	@ 0x30
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	40006400 	.word	0x40006400
 8004538:	20000cc0 	.word	0x20000cc0
 800453c:	40023800 	.word	0x40023800
 8004540:	40021800 	.word	0x40021800
 8004544:	40006800 	.word	0x40006800
 8004548:	40020400 	.word	0x40020400

0800454c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b08a      	sub	sp, #40	@ 0x28
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004554:	f107 0314 	add.w	r3, r7, #20
 8004558:	2200      	movs	r2, #0
 800455a:	601a      	str	r2, [r3, #0]
 800455c:	605a      	str	r2, [r3, #4]
 800455e:	609a      	str	r2, [r3, #8]
 8004560:	60da      	str	r2, [r3, #12]
 8004562:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a19      	ldr	r2, [pc, #100]	@ (80045d0 <HAL_I2C_MspInit+0x84>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d12b      	bne.n	80045c6 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800456e:	2300      	movs	r3, #0
 8004570:	613b      	str	r3, [r7, #16]
 8004572:	4b18      	ldr	r3, [pc, #96]	@ (80045d4 <HAL_I2C_MspInit+0x88>)
 8004574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004576:	4a17      	ldr	r2, [pc, #92]	@ (80045d4 <HAL_I2C_MspInit+0x88>)
 8004578:	f043 0320 	orr.w	r3, r3, #32
 800457c:	6313      	str	r3, [r2, #48]	@ 0x30
 800457e:	4b15      	ldr	r3, [pc, #84]	@ (80045d4 <HAL_I2C_MspInit+0x88>)
 8004580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004582:	f003 0320 	and.w	r3, r3, #32
 8004586:	613b      	str	r3, [r7, #16]
 8004588:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800458a:	2303      	movs	r3, #3
 800458c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800458e:	2312      	movs	r3, #18
 8004590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004592:	2300      	movs	r3, #0
 8004594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004596:	2303      	movs	r3, #3
 8004598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800459a:	2304      	movs	r3, #4
 800459c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800459e:	f107 0314 	add.w	r3, r7, #20
 80045a2:	4619      	mov	r1, r3
 80045a4:	480c      	ldr	r0, [pc, #48]	@ (80045d8 <HAL_I2C_MspInit+0x8c>)
 80045a6:	f002 fe6d 	bl	8007284 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80045aa:	2300      	movs	r3, #0
 80045ac:	60fb      	str	r3, [r7, #12]
 80045ae:	4b09      	ldr	r3, [pc, #36]	@ (80045d4 <HAL_I2C_MspInit+0x88>)
 80045b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b2:	4a08      	ldr	r2, [pc, #32]	@ (80045d4 <HAL_I2C_MspInit+0x88>)
 80045b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80045b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80045ba:	4b06      	ldr	r3, [pc, #24]	@ (80045d4 <HAL_I2C_MspInit+0x88>)
 80045bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045c2:	60fb      	str	r3, [r7, #12]
 80045c4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80045c6:	bf00      	nop
 80045c8:	3728      	adds	r7, #40	@ 0x28
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	40005800 	.word	0x40005800
 80045d4:	40023800 	.word	0x40023800
 80045d8:	40021400 	.word	0x40021400

080045dc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b08a      	sub	sp, #40	@ 0x28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045e4:	f107 0314 	add.w	r3, r7, #20
 80045e8:	2200      	movs	r2, #0
 80045ea:	601a      	str	r2, [r3, #0]
 80045ec:	605a      	str	r2, [r3, #4]
 80045ee:	609a      	str	r2, [r3, #8]
 80045f0:	60da      	str	r2, [r3, #12]
 80045f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a19      	ldr	r2, [pc, #100]	@ (8004660 <HAL_SPI_MspInit+0x84>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d12b      	bne.n	8004656 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI4_MspInit 0 */

    /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80045fe:	2300      	movs	r3, #0
 8004600:	613b      	str	r3, [r7, #16]
 8004602:	4b18      	ldr	r3, [pc, #96]	@ (8004664 <HAL_SPI_MspInit+0x88>)
 8004604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004606:	4a17      	ldr	r2, [pc, #92]	@ (8004664 <HAL_SPI_MspInit+0x88>)
 8004608:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800460c:	6453      	str	r3, [r2, #68]	@ 0x44
 800460e:	4b15      	ldr	r3, [pc, #84]	@ (8004664 <HAL_SPI_MspInit+0x88>)
 8004610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004612:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004616:	613b      	str	r3, [r7, #16]
 8004618:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800461a:	2300      	movs	r3, #0
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	4b11      	ldr	r3, [pc, #68]	@ (8004664 <HAL_SPI_MspInit+0x88>)
 8004620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004622:	4a10      	ldr	r2, [pc, #64]	@ (8004664 <HAL_SPI_MspInit+0x88>)
 8004624:	f043 0310 	orr.w	r3, r3, #16
 8004628:	6313      	str	r3, [r2, #48]	@ 0x30
 800462a:	4b0e      	ldr	r3, [pc, #56]	@ (8004664 <HAL_SPI_MspInit+0x88>)
 800462c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462e:	f003 0310 	and.w	r3, r3, #16
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	68fb      	ldr	r3, [r7, #12]
    PE2     ------> SPI4_SCK
    PE4     ------> SPI4_NSS
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8004636:	2374      	movs	r3, #116	@ 0x74
 8004638:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800463a:	2302      	movs	r3, #2
 800463c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463e:	2300      	movs	r3, #0
 8004640:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004642:	2303      	movs	r3, #3
 8004644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004646:	2305      	movs	r3, #5
 8004648:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800464a:	f107 0314 	add.w	r3, r7, #20
 800464e:	4619      	mov	r1, r3
 8004650:	4805      	ldr	r0, [pc, #20]	@ (8004668 <HAL_SPI_MspInit+0x8c>)
 8004652:	f002 fe17 	bl	8007284 <HAL_GPIO_Init>

    /* USER CODE END SPI4_MspInit 1 */

  }

}
 8004656:	bf00      	nop
 8004658:	3728      	adds	r7, #40	@ 0x28
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40013400 	.word	0x40013400
 8004664:	40023800 	.word	0x40023800
 8004668:	40021000 	.word	0x40021000

0800466c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b08a      	sub	sp, #40	@ 0x28
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004674:	f107 0314 	add.w	r3, r7, #20
 8004678:	2200      	movs	r2, #0
 800467a:	601a      	str	r2, [r3, #0]
 800467c:	605a      	str	r2, [r3, #4]
 800467e:	609a      	str	r2, [r3, #8]
 8004680:	60da      	str	r2, [r3, #12]
 8004682:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a19      	ldr	r2, [pc, #100]	@ (80046f0 <HAL_UART_MspInit+0x84>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d12b      	bne.n	80046e6 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800468e:	2300      	movs	r3, #0
 8004690:	613b      	str	r3, [r7, #16]
 8004692:	4b18      	ldr	r3, [pc, #96]	@ (80046f4 <HAL_UART_MspInit+0x88>)
 8004694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004696:	4a17      	ldr	r2, [pc, #92]	@ (80046f4 <HAL_UART_MspInit+0x88>)
 8004698:	f043 0310 	orr.w	r3, r3, #16
 800469c:	6453      	str	r3, [r2, #68]	@ 0x44
 800469e:	4b15      	ldr	r3, [pc, #84]	@ (80046f4 <HAL_UART_MspInit+0x88>)
 80046a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a2:	f003 0310 	and.w	r3, r3, #16
 80046a6:	613b      	str	r3, [r7, #16]
 80046a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046aa:	2300      	movs	r3, #0
 80046ac:	60fb      	str	r3, [r7, #12]
 80046ae:	4b11      	ldr	r3, [pc, #68]	@ (80046f4 <HAL_UART_MspInit+0x88>)
 80046b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b2:	4a10      	ldr	r2, [pc, #64]	@ (80046f4 <HAL_UART_MspInit+0x88>)
 80046b4:	f043 0302 	orr.w	r3, r3, #2
 80046b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80046ba:	4b0e      	ldr	r3, [pc, #56]	@ (80046f4 <HAL_UART_MspInit+0x88>)
 80046bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	60fb      	str	r3, [r7, #12]
 80046c4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80046c6:	23c0      	movs	r3, #192	@ 0xc0
 80046c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ca:	2302      	movs	r3, #2
 80046cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ce:	2300      	movs	r3, #0
 80046d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046d2:	2303      	movs	r3, #3
 80046d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80046d6:	2307      	movs	r3, #7
 80046d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046da:	f107 0314 	add.w	r3, r7, #20
 80046de:	4619      	mov	r1, r3
 80046e0:	4805      	ldr	r0, [pc, #20]	@ (80046f8 <HAL_UART_MspInit+0x8c>)
 80046e2:	f002 fdcf 	bl	8007284 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80046e6:	bf00      	nop
 80046e8:	3728      	adds	r7, #40	@ 0x28
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	40011000 	.word	0x40011000
 80046f4:	40023800 	.word	0x40023800
 80046f8:	40020400 	.word	0x40020400

080046fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004700:	bf00      	nop
 8004702:	e7fd      	b.n	8004700 <NMI_Handler+0x4>

08004704 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004708:	bf00      	nop
 800470a:	e7fd      	b.n	8004708 <HardFault_Handler+0x4>

0800470c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004710:	bf00      	nop
 8004712:	e7fd      	b.n	8004710 <MemManage_Handler+0x4>

08004714 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004714:	b480      	push	{r7}
 8004716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004718:	bf00      	nop
 800471a:	e7fd      	b.n	8004718 <BusFault_Handler+0x4>

0800471c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004720:	bf00      	nop
 8004722:	e7fd      	b.n	8004720 <UsageFault_Handler+0x4>

08004724 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004724:	b480      	push	{r7}
 8004726:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004728:	bf00      	nop
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr

08004732 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004732:	b480      	push	{r7}
 8004734:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004736:	bf00      	nop
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004744:	bf00      	nop
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr

0800474e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800474e:	b580      	push	{r7, lr}
 8004750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004752:	f000 fc0d 	bl	8004f70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004756:	bf00      	nop
 8004758:	bd80      	pop	{r7, pc}
	...

0800475c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt (ADC1 DMA).
  */
void DMA2_Stream0_IRQHandler(void)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004760:	4802      	ldr	r0, [pc, #8]	@ (800476c <DMA2_Stream0_IRQHandler+0x10>)
 8004762:	f002 fb25 	bl	8006db0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004766:	bf00      	nop
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	20000a54 	.word	0x20000a54

08004770 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004774:	4802      	ldr	r0, [pc, #8]	@ (8004780 <CAN1_RX0_IRQHandler+0x10>)
 8004776:	f001 fe7d 	bl	8006474 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800477a:	bf00      	nop
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	20000ab4 	.word	0x20000ab4

08004784 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004788:	4802      	ldr	r0, [pc, #8]	@ (8004794 <CAN1_TX_IRQHandler+0x10>)
 800478a:	f001 fe73 	bl	8006474 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800478e:	bf00      	nop
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	20000ab4 	.word	0x20000ab4

08004798 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupt.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800479c:	4802      	ldr	r0, [pc, #8]	@ (80047a8 <CAN2_RX0_IRQHandler+0x10>)
 800479e:	f001 fe69 	bl	8006474 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80047a2:	bf00      	nop
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	20000adc 	.word	0x20000adc

080047ac <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupt.
  */
void CAN2_TX_IRQHandler(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80047b0:	4802      	ldr	r0, [pc, #8]	@ (80047bc <CAN2_TX_IRQHandler+0x10>)
 80047b2:	f001 fe5f 	bl	8006474 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 80047b6:	bf00      	nop
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	20000adc 	.word	0x20000adc

080047c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047c8:	4a14      	ldr	r2, [pc, #80]	@ (800481c <_sbrk+0x5c>)
 80047ca:	4b15      	ldr	r3, [pc, #84]	@ (8004820 <_sbrk+0x60>)
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80047d4:	4b13      	ldr	r3, [pc, #76]	@ (8004824 <_sbrk+0x64>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d102      	bne.n	80047e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80047dc:	4b11      	ldr	r3, [pc, #68]	@ (8004824 <_sbrk+0x64>)
 80047de:	4a12      	ldr	r2, [pc, #72]	@ (8004828 <_sbrk+0x68>)
 80047e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80047e2:	4b10      	ldr	r3, [pc, #64]	@ (8004824 <_sbrk+0x64>)
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4413      	add	r3, r2
 80047ea:	693a      	ldr	r2, [r7, #16]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d207      	bcs.n	8004800 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80047f0:	f005 fe40 	bl	800a474 <__errno>
 80047f4:	4603      	mov	r3, r0
 80047f6:	220c      	movs	r2, #12
 80047f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80047fa:	f04f 33ff 	mov.w	r3, #4294967295
 80047fe:	e009      	b.n	8004814 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004800:	4b08      	ldr	r3, [pc, #32]	@ (8004824 <_sbrk+0x64>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004806:	4b07      	ldr	r3, [pc, #28]	@ (8004824 <_sbrk+0x64>)
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4413      	add	r3, r2
 800480e:	4a05      	ldr	r2, [pc, #20]	@ (8004824 <_sbrk+0x64>)
 8004810:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004812:	68fb      	ldr	r3, [r7, #12]
}
 8004814:	4618      	mov	r0, r3
 8004816:	3718      	adds	r7, #24
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	20050000 	.word	0x20050000
 8004820:	00000400 	.word	0x00000400
 8004824:	20000cc4 	.word	0x20000cc4
 8004828:	20000e18 	.word	0x20000e18

0800482c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800482c:	b480      	push	{r7}
 800482e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004830:	4b06      	ldr	r3, [pc, #24]	@ (800484c <SystemInit+0x20>)
 8004832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004836:	4a05      	ldr	r2, [pc, #20]	@ (800484c <SystemInit+0x20>)
 8004838:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800483c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004840:	bf00      	nop
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	e000ed00 	.word	0xe000ed00

08004850 <TempLogger_Init>:
  * @brief  Inicializira temperature logger
  */
HAL_StatusTypeDef TempLogger_Init(TempLogger_HandleTypeDef* handle,
                                  CY15B256J_HandleTypeDef* hfram,
                                  bool reset_stats)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b08e      	sub	sp, #56	@ 0x38
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	4613      	mov	r3, r2
 800485c:	71fb      	strb	r3, [r7, #7]
    if (handle == NULL || hfram == NULL || !hfram->is_initialized) {
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d009      	beq.n	8004878 <TempLogger_Init+0x28>
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d006      	beq.n	8004878 <TempLogger_Init+0x28>
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	7bdb      	ldrb	r3, [r3, #15]
 800486e:	f083 0301 	eor.w	r3, r3, #1
 8004872:	b2db      	uxtb	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d001      	beq.n	800487c <TempLogger_Init+0x2c>
        return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e03c      	b.n	80048f6 <TempLogger_Init+0xa6>
    }

    handle->hfram = hfram;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	68ba      	ldr	r2, [r7, #8]
 8004880:	601a      	str	r2, [r3, #0]
    handle->log_start_addr = TEMP_LOGGER_LOG_START_ADDR;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004888:	809a      	strh	r2, [r3, #4]
    handle->stats_addr = TEMP_LOGGER_STATS_ADDR;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	80da      	strh	r2, [r3, #6]
    handle->log_capacity = TEMP_LOGGER_LOG_CAPACITY;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2264      	movs	r2, #100	@ 0x64
 8004894:	811a      	strh	r2, [r3, #8]
    handle->log_write_index = 0;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	815a      	strh	r2, [r3, #10]

    if (reset_stats) {
 800489c:	79fb      	ldrb	r3, [r7, #7]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d01f      	beq.n	80048e2 <TempLogger_Init+0x92>
        // Reset statistike na default vrednosti
        TempLog_Stats_t stats = {0};
 80048a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048a6:	2200      	movs	r2, #0
 80048a8:	601a      	str	r2, [r3, #0]
 80048aa:	605a      	str	r2, [r3, #4]
 80048ac:	609a      	str	r2, [r3, #8]
 80048ae:	60da      	str	r2, [r3, #12]
 80048b0:	821a      	strh	r2, [r3, #16]
        stats.min_temp = 32767;   // MAX int16_t
 80048b2:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80048b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
        stats.max_temp = -32768;  // MIN int16_t
 80048b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048bc:	853b      	strh	r3, [r7, #40]	@ 0x28

        // Zapiši v FRAM
        HAL_StatusTypeDef status = CY15B256J_Write(hfram,
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	88d9      	ldrh	r1, [r3, #6]
 80048c2:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80048c6:	2312      	movs	r3, #18
 80048c8:	68b8      	ldr	r0, [r7, #8]
 80048ca:	f7fd f8c6 	bl	8001a5a <CY15B256J_Write>
 80048ce:	4603      	mov	r3, r0
 80048d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                                                   handle->stats_addr,
                                                   (uint8_t*)&stats,
                                                   sizeof(TempLog_Stats_t));
        if (status != HAL_OK) return status;
 80048d4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d008      	beq.n	80048ee <TempLogger_Init+0x9e>
 80048dc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80048e0:	e009      	b.n	80048f6 <TempLogger_Init+0xa6>
        // CY15B256J_Fill(hfram, handle->log_start_addr, 0xFF,
        //                handle->log_capacity * sizeof(TempLog_Entry_t));
    } else {
        // Preberi obstoječe statistike iz FRAM (validate they exist)
        TempLog_Stats_t stats;
        TempLogger_ReadStats(handle, &stats);
 80048e2:	f107 0310 	add.w	r3, r7, #16
 80048e6:	4619      	mov	r1, r3
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 f8c5 	bl	8004a78 <TempLogger_ReadStats>
    }

    handle->is_initialized = true;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2201      	movs	r2, #1
 80048f2:	731a      	strb	r2, [r3, #12]
    return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3738      	adds	r7, #56	@ 0x38
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}

080048fe <TempLogger_LogTemperature>:
  * @brief  Zapiši novo temperaturo v log
  */
HAL_StatusTypeDef TempLogger_LogTemperature(TempLogger_HandleTypeDef* handle,
                                            int16_t temperature,
                                            bool is_alert)
{
 80048fe:	b580      	push	{r7, lr}
 8004900:	b08a      	sub	sp, #40	@ 0x28
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
 8004906:	460b      	mov	r3, r1
 8004908:	807b      	strh	r3, [r7, #2]
 800490a:	4613      	mov	r3, r2
 800490c:	707b      	strb	r3, [r7, #1]
    if (handle == NULL || !handle->is_initialized) {
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d006      	beq.n	8004922 <TempLogger_LogTemperature+0x24>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	7b1b      	ldrb	r3, [r3, #12]
 8004918:	f083 0301 	eor.w	r3, r3, #1
 800491c:	b2db      	uxtb	r3, r3
 800491e:	2b00      	cmp	r3, #0
 8004920:	d001      	beq.n	8004926 <TempLogger_LogTemperature+0x28>
        return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e06a      	b.n	80049fc <TempLogger_LogTemperature+0xfe>
    }

    // Pripravi log entry
    TempLog_Entry_t entry;
    entry.timestamp = HAL_GetTick();
 8004926:	f000 fb37 	bl	8004f98 <HAL_GetTick>
 800492a:	4603      	mov	r3, r0
 800492c:	61fb      	str	r3, [r7, #28]
    entry.temperature = temperature;
 800492e:	887b      	ldrh	r3, [r7, #2]
 8004930:	843b      	strh	r3, [r7, #32]
    entry.alert_flag = is_alert ? 1 : 0;
 8004932:	787b      	ldrb	r3, [r7, #1]
 8004934:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    entry.reserved = 0;
 8004938:	2300      	movs	r3, #0
 800493a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    // Zapiši entry v FRAM (circular buffer)
    HAL_StatusTypeDef status = TempLogger_WriteEntry(handle, &entry);
 800493e:	f107 031c 	add.w	r3, r7, #28
 8004942:	4619      	mov	r1, r3
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 f87e 	bl	8004a46 <TempLogger_WriteEntry>
 800494a:	4603      	mov	r3, r0
 800494c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) return status;
 8004950:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004954:	2b00      	cmp	r3, #0
 8004956:	d002      	beq.n	800495e <TempLogger_LogTemperature+0x60>
 8004958:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800495c:	e04e      	b.n	80049fc <TempLogger_LogTemperature+0xfe>

    // Posodobi statistike - preberi trenutne vrednosti iz FRAM
    TempLog_Stats_t stats;
    status = TempLogger_ReadStats(handle, &stats);
 800495e:	f107 0308 	add.w	r3, r7, #8
 8004962:	4619      	mov	r1, r3
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f887 	bl	8004a78 <TempLogger_ReadStats>
 800496a:	4603      	mov	r3, r0
 800496c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) return status;
 8004970:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <TempLogger_LogTemperature+0x80>
 8004978:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800497c:	e03e      	b.n	80049fc <TempLogger_LogTemperature+0xfe>

    stats.current_temp = temperature;
 800497e:	887b      	ldrh	r3, [r7, #2]
 8004980:	813b      	strh	r3, [r7, #8]
    stats.sample_count++;
 8004982:	f8d7 3012 	ldr.w	r3, [r7, #18]
 8004986:	3301      	adds	r3, #1
 8004988:	f8c7 3012 	str.w	r3, [r7, #18]
    stats.last_update = entry.timestamp;
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	f8c7 3016 	str.w	r3, [r7, #22]

    if (temperature < stats.min_temp) {
 8004992:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004996:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800499a:	429a      	cmp	r2, r3
 800499c:	da01      	bge.n	80049a2 <TempLogger_LogTemperature+0xa4>
        stats.min_temp = temperature;
 800499e:	887b      	ldrh	r3, [r7, #2]
 80049a0:	817b      	strh	r3, [r7, #10]
    }
    if (temperature > stats.max_temp) {
 80049a2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80049a6:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	dd01      	ble.n	80049b2 <TempLogger_LogTemperature+0xb4>
        stats.max_temp = temperature;
 80049ae:	887b      	ldrh	r3, [r7, #2]
 80049b0:	81bb      	strh	r3, [r7, #12]
    }
    if (is_alert) {
 80049b2:	787b      	ldrb	r3, [r7, #1]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d004      	beq.n	80049c2 <TempLogger_LogTemperature+0xc4>
        stats.alert_count++;
 80049b8:	f8d7 300e 	ldr.w	r3, [r7, #14]
 80049bc:	3301      	adds	r3, #1
 80049be:	f8c7 300e 	str.w	r3, [r7, #14]
    }

    // Zapiši posodobljene statistike v FRAM
    status = CY15B256J_Write(handle->hfram,
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	88d9      	ldrh	r1, [r3, #6]
 80049ca:	f107 0208 	add.w	r2, r7, #8
 80049ce:	2312      	movs	r3, #18
 80049d0:	f7fd f843 	bl	8001a5a <CY15B256J_Write>
 80049d4:	4603      	mov	r3, r0
 80049d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                            handle->stats_addr,
                            (uint8_t*)&stats,
                            sizeof(TempLog_Stats_t));

    // Increment circular buffer write index
    handle->log_write_index++;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	895b      	ldrh	r3, [r3, #10]
 80049de:	3301      	adds	r3, #1
 80049e0:	b29a      	uxth	r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	815a      	strh	r2, [r3, #10]
    if (handle->log_write_index >= handle->log_capacity) {
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	895a      	ldrh	r2, [r3, #10]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	891b      	ldrh	r3, [r3, #8]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d302      	bcc.n	80049f8 <TempLogger_LogTemperature+0xfa>
        handle->log_write_index = 0;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	815a      	strh	r2, [r3, #10]
    }

    return status;
 80049f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3728      	adds	r7, #40	@ 0x28
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <TempLogger_GetStats>:
/**
  * @brief  Preberi statistike iz FRAM
  */
HAL_StatusTypeDef TempLogger_GetStats(TempLogger_HandleTypeDef* handle,
                                     TempLog_Stats_t* stats)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
    if (handle == NULL || stats == NULL || !handle->is_initialized) {
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d009      	beq.n	8004a28 <TempLogger_GetStats+0x24>
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d006      	beq.n	8004a28 <TempLogger_GetStats+0x24>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	7b1b      	ldrb	r3, [r3, #12]
 8004a1e:	f083 0301 	eor.w	r3, r3, #1
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <TempLogger_GetStats+0x28>
        return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e008      	b.n	8004a3e <TempLogger_GetStats+0x3a>
    }

    return CY15B256J_Read(handle->hfram,
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6818      	ldr	r0, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	88d9      	ldrh	r1, [r3, #6]
 8004a34:	2312      	movs	r3, #18
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	f7fd f844 	bl	8001ac4 <CY15B256J_Read>
 8004a3c:	4603      	mov	r3, r0
                         handle->stats_addr,
                         (uint8_t*)stats,
                         sizeof(TempLog_Stats_t));
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3708      	adds	r7, #8
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}

08004a46 <TempLogger_WriteEntry>:
/**
  * @brief  Zapiši entry v circular buffer
  */
static HAL_StatusTypeDef TempLogger_WriteEntry(TempLogger_HandleTypeDef* handle,
                                               TempLog_Entry_t* entry)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b084      	sub	sp, #16
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
 8004a4e:	6039      	str	r1, [r7, #0]
    uint16_t address = handle->log_start_addr +
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	889a      	ldrh	r2, [r3, #4]
                      (handle->log_write_index * sizeof(TempLog_Entry_t));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	895b      	ldrh	r3, [r3, #10]
 8004a58:	00db      	lsls	r3, r3, #3
 8004a5a:	b29b      	uxth	r3, r3
    uint16_t address = handle->log_start_addr +
 8004a5c:	4413      	add	r3, r2
 8004a5e:	81fb      	strh	r3, [r7, #14]

    return CY15B256J_Write(handle->hfram,
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6818      	ldr	r0, [r3, #0]
 8004a64:	89f9      	ldrh	r1, [r7, #14]
 8004a66:	2308      	movs	r3, #8
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	f7fc fff6 	bl	8001a5a <CY15B256J_Write>
 8004a6e:	4603      	mov	r3, r0
                          address,
                          (uint8_t*)entry,
                          sizeof(TempLog_Entry_t));
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3710      	adds	r7, #16
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <TempLogger_ReadStats>:
/**
  * @brief  Preberi statistike (internal)
  */
static HAL_StatusTypeDef TempLogger_ReadStats(TempLogger_HandleTypeDef* handle,
                                              TempLog_Stats_t* stats)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
    if (stats == NULL) {
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d101      	bne.n	8004a8c <TempLogger_ReadStats+0x14>
        return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e00a      	b.n	8004aa2 <TempLogger_ReadStats+0x2a>
    }

    HAL_StatusTypeDef status = CY15B256J_Read(handle->hfram,
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6818      	ldr	r0, [r3, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	88d9      	ldrh	r1, [r3, #6]
 8004a94:	2312      	movs	r3, #18
 8004a96:	683a      	ldr	r2, [r7, #0]
 8004a98:	f7fd f814 	bl	8001ac4 <CY15B256J_Read>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	73fb      	strb	r3, [r7, #15]
                                             handle->stats_addr,
                                             (uint8_t*)stats,
                                             sizeof(TempLog_Stats_t));
    return status;
 8004aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <TMP1075_Init>:
  * @brief  Inicializira TMP1075 sensor
  */
HAL_StatusTypeDef TMP1075_Init(TMP1075_HandleTypeDef* handle,
                               I2C_HandleTypeDef* hi2c,
                               uint8_t device_addr)
{
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b086      	sub	sp, #24
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	60f8      	str	r0, [r7, #12]
 8004ab2:	60b9      	str	r1, [r7, #8]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	71fb      	strb	r3, [r7, #7]
    if (handle == NULL || hi2c == NULL) {
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d002      	beq.n	8004ac4 <TMP1075_Init+0x1a>
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d101      	bne.n	8004ac8 <TMP1075_Init+0x1e>
        return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e043      	b.n	8004b50 <TMP1075_Init+0xa6>
    }

    // Preveri če je I2C address veljaven
    if (device_addr < TMP1075_I2C_ADDR_MIN || device_addr > TMP1075_I2C_ADDR_MAX) {
 8004ac8:	79fb      	ldrb	r3, [r7, #7]
 8004aca:	2b47      	cmp	r3, #71	@ 0x47
 8004acc:	d902      	bls.n	8004ad4 <TMP1075_Init+0x2a>
 8004ace:	79fb      	ldrb	r3, [r7, #7]
 8004ad0:	2b4f      	cmp	r3, #79	@ 0x4f
 8004ad2:	d901      	bls.n	8004ad8 <TMP1075_Init+0x2e>
        return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e03b      	b.n	8004b50 <TMP1075_Init+0xa6>
    }

    handle->hi2c = hi2c;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	601a      	str	r2, [r3, #0]
    handle->device_address = device_addr << 1;  // Convert to 8-bit address
 8004ade:	79fb      	ldrb	r3, [r7, #7]
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	b2da      	uxtb	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	711a      	strb	r2, [r3, #4]

    // Preveri če je device prisoten
    if (!TMP1075_IsDeviceReady(hi2c, device_addr)) {
 8004ae8:	79fb      	ldrb	r3, [r7, #7]
 8004aea:	4619      	mov	r1, r3
 8004aec:	68b8      	ldr	r0, [r7, #8]
 8004aee:	f000 f90f 	bl	8004d10 <TMP1075_IsDeviceReady>
 8004af2:	4603      	mov	r3, r0
 8004af4:	f083 0301 	eor.w	r3, r3, #1
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <TMP1075_Init+0x58>
        return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e026      	b.n	8004b50 <TMP1075_Init+0xa6>
    }

    // Preberi trenutno konfiguracijo
    HAL_StatusTypeDef status = TMP1075_ReadConfig(handle);
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f000 f89e 	bl	8004c44 <TMP1075_ReadConfig>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8004b0c:	7dfb      	ldrb	r3, [r7, #23]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d001      	beq.n	8004b16 <TMP1075_Init+0x6c>
        return status;
 8004b12:	7dfb      	ldrb	r3, [r7, #23]
 8004b14:	e01c      	b.n	8004b50 <TMP1075_Init+0xa6>
    }

    // Nastavi default konfiguracijo
    handle->config.shutdown_mode = 0;       // Continuous mode
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	715a      	strb	r2, [r3, #5]
    handle->config.thermostat_mode = 0;     // Comparator mode
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	719a      	strb	r2, [r3, #6]
    handle->config.alert_polarity = 0;      // Active low
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2200      	movs	r2, #0
 8004b26:	71da      	strb	r2, [r3, #7]
    handle->config.fault_queue = TMP1075_FAULT_QUEUE_1;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	721a      	strb	r2, [r3, #8]
    handle->config.conversion_rate = TMP1075_CONV_RATE_27_5MS;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2200      	movs	r2, #0
 8004b32:	725a      	strb	r2, [r3, #9]

    // Zapiši konfiguracijo
    status = TMP1075_WriteConfig(handle);
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f000 f83d 	bl	8004bb4 <TMP1075_WriteConfig>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8004b3e:	7dfb      	ldrb	r3, [r7, #23]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d001      	beq.n	8004b48 <TMP1075_Init+0x9e>
        return status;
 8004b44:	7dfb      	ldrb	r3, [r7, #23]
 8004b46:	e003      	b.n	8004b50 <TMP1075_Init+0xa6>
    }

    handle->is_initialized = true;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	729a      	strb	r2, [r3, #10]

    return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3718      	adds	r7, #24
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <TMP1075_ReadTemperature>:
/**
  * @brief  Preberi temperaturo v °C
  */
HAL_StatusTypeDef TMP1075_ReadTemperature(TMP1075_HandleTypeDef* handle,
                                          float* temperature)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
    if (handle == NULL || temperature == NULL || !handle->is_initialized) {
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d009      	beq.n	8004b7c <TMP1075_ReadTemperature+0x24>
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d006      	beq.n	8004b7c <TMP1075_ReadTemperature+0x24>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	7a9b      	ldrb	r3, [r3, #10]
 8004b72:	f083 0301 	eor.w	r3, r3, #1
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d001      	beq.n	8004b80 <TMP1075_ReadTemperature+0x28>
        return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e015      	b.n	8004bac <TMP1075_ReadTemperature+0x54>
    }

    uint16_t raw_value;
    HAL_StatusTypeDef status = TMP1075_ReadRegister(handle, TMP1075_REG_TEMP, &raw_value);
 8004b80:	f107 030c 	add.w	r3, r7, #12
 8004b84:	461a      	mov	r2, r3
 8004b86:	2100      	movs	r1, #0
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 f902 	bl	8004d92 <TMP1075_ReadRegister>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK) {
 8004b92:	7bfb      	ldrb	r3, [r7, #15]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d108      	bne.n	8004baa <TMP1075_ReadTemperature+0x52>
        *temperature = TMP1075_RawToTemperature(raw_value);
 8004b98:	89bb      	ldrh	r3, [r7, #12]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 f934 	bl	8004e08 <TMP1075_RawToTemperature>
 8004ba0:	eef0 7a40 	vmov.f32	s15, s0
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	edc3 7a00 	vstr	s15, [r3]
    }

    return status;
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3710      	adds	r7, #16
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <TMP1075_WriteConfig>:

/**
  * @brief  Nastavi konfiguracijo
  */
HAL_StatusTypeDef TMP1075_WriteConfig(TMP1075_HandleTypeDef* handle)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
    if (handle == NULL) {
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <TMP1075_WriteConfig+0x12>
        return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e03a      	b.n	8004c3c <TMP1075_WriteConfig+0x88>
    }

    uint16_t config_value = 0;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	81fb      	strh	r3, [r7, #14]

    // Byte 0 (MSB)
    if (handle->config.shutdown_mode) config_value |= TMP1075_CFG_SD_BIT;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	795b      	ldrb	r3, [r3, #5]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <TMP1075_WriteConfig+0x26>
 8004bd2:	89fb      	ldrh	r3, [r7, #14]
 8004bd4:	f043 0301 	orr.w	r3, r3, #1
 8004bd8:	81fb      	strh	r3, [r7, #14]
    if (handle->config.thermostat_mode) config_value |= TMP1075_CFG_TM_BIT;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	799b      	ldrb	r3, [r3, #6]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d003      	beq.n	8004bea <TMP1075_WriteConfig+0x36>
 8004be2:	89fb      	ldrh	r3, [r7, #14]
 8004be4:	f043 0302 	orr.w	r3, r3, #2
 8004be8:	81fb      	strh	r3, [r7, #14]
    if (handle->config.alert_polarity) config_value |= TMP1075_CFG_POL_BIT;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	79db      	ldrb	r3, [r3, #7]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d003      	beq.n	8004bfa <TMP1075_WriteConfig+0x46>
 8004bf2:	89fb      	ldrh	r3, [r7, #14]
 8004bf4:	f043 0304 	orr.w	r3, r3, #4
 8004bf8:	81fb      	strh	r3, [r7, #14]

    config_value |= (handle->config.fault_queue & 0x03) << 3;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	7a1b      	ldrb	r3, [r3, #8]
 8004bfe:	b21b      	sxth	r3, r3
 8004c00:	00db      	lsls	r3, r3, #3
 8004c02:	b21b      	sxth	r3, r3
 8004c04:	f003 0318 	and.w	r3, r3, #24
 8004c08:	b21a      	sxth	r2, r3
 8004c0a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	b21b      	sxth	r3, r3
 8004c12:	81fb      	strh	r3, [r7, #14]
    config_value |= (handle->config.conversion_rate & 0x03) << 5;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	7a5b      	ldrb	r3, [r3, #9]
 8004c18:	b21b      	sxth	r3, r3
 8004c1a:	015b      	lsls	r3, r3, #5
 8004c1c:	b21b      	sxth	r3, r3
 8004c1e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8004c22:	b21a      	sxth	r2, r3
 8004c24:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	b21b      	sxth	r3, r3
 8004c2c:	81fb      	strh	r3, [r7, #14]

    return TMP1075_WriteRegister(handle, TMP1075_REG_CONFIG, config_value);
 8004c2e:	89fb      	ldrh	r3, [r7, #14]
 8004c30:	461a      	mov	r2, r3
 8004c32:	2101      	movs	r1, #1
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f000 f889 	bl	8004d4c <TMP1075_WriteRegister>
 8004c3a:	4603      	mov	r3, r0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3710      	adds	r7, #16
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <TMP1075_ReadConfig>:

/**
  * @brief  Preberi konfiguracijo
  */
HAL_StatusTypeDef TMP1075_ReadConfig(TMP1075_HandleTypeDef* handle)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
    if (handle == NULL) {
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <TMP1075_ReadConfig+0x12>
        return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e035      	b.n	8004cc2 <TMP1075_ReadConfig+0x7e>
    }

    uint16_t config_value;
    HAL_StatusTypeDef status = TMP1075_ReadRegister(handle, TMP1075_REG_CONFIG, &config_value);
 8004c56:	f107 030c 	add.w	r3, r7, #12
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	2101      	movs	r1, #1
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 f897 	bl	8004d92 <TMP1075_ReadRegister>
 8004c64:	4603      	mov	r3, r0
 8004c66:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK) {
 8004c68:	7bfb      	ldrb	r3, [r7, #15]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d128      	bne.n	8004cc0 <TMP1075_ReadConfig+0x7c>
        handle->config.shutdown_mode = (config_value & TMP1075_CFG_SD_BIT) ? 1 : 0;
 8004c6e:	89bb      	ldrh	r3, [r7, #12]
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	b2da      	uxtb	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	715a      	strb	r2, [r3, #5]
        handle->config.thermostat_mode = (config_value & TMP1075_CFG_TM_BIT) ? 1 : 0;
 8004c7c:	89bb      	ldrh	r3, [r7, #12]
 8004c7e:	105b      	asrs	r3, r3, #1
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	b2da      	uxtb	r2, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	719a      	strb	r2, [r3, #6]
        handle->config.alert_polarity = (config_value & TMP1075_CFG_POL_BIT) ? 1 : 0;
 8004c8c:	89bb      	ldrh	r3, [r7, #12]
 8004c8e:	109b      	asrs	r3, r3, #2
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	b2da      	uxtb	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	71da      	strb	r2, [r3, #7]
        handle->config.fault_queue = (config_value >> 3) & 0x03;
 8004c9c:	89bb      	ldrh	r3, [r7, #12]
 8004c9e:	08db      	lsrs	r3, r3, #3
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	f003 0303 	and.w	r3, r3, #3
 8004ca8:	b2da      	uxtb	r2, r3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	721a      	strb	r2, [r3, #8]
        handle->config.conversion_rate = (config_value >> 5) & 0x03;
 8004cae:	89bb      	ldrh	r3, [r7, #12]
 8004cb0:	095b      	lsrs	r3, r3, #5
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	f003 0303 	and.w	r3, r3, #3
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	725a      	strb	r2, [r3, #9]
    }

    return status;
 8004cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3710      	adds	r7, #16
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}

08004cca <TMP1075_SetLowThreshold>:
/**
  * @brief  Nastavi low temperature threshold
  */
HAL_StatusTypeDef TMP1075_SetLowThreshold(TMP1075_HandleTypeDef* handle,
                                          float temp_low)
{
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	b084      	sub	sp, #16
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
 8004cd2:	ed87 0a00 	vstr	s0, [r7]
    if (handle == NULL || !handle->is_initialized) {
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d006      	beq.n	8004cea <TMP1075_SetLowThreshold+0x20>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	7a9b      	ldrb	r3, [r3, #10]
 8004ce0:	f083 0301 	eor.w	r3, r3, #1
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <TMP1075_SetLowThreshold+0x24>
        return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e00c      	b.n	8004d08 <TMP1075_SetLowThreshold+0x3e>
    }

    uint16_t raw_value = TMP1075_TemperatureToRaw(temp_low);
 8004cee:	ed97 0a00 	vldr	s0, [r7]
 8004cf2:	f000 f8a5 	bl	8004e40 <TMP1075_TemperatureToRaw>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	81fb      	strh	r3, [r7, #14]
    return TMP1075_WriteRegister(handle, TMP1075_REG_TLOW, raw_value);
 8004cfa:	89fb      	ldrh	r3, [r7, #14]
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	2102      	movs	r1, #2
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 f823 	bl	8004d4c <TMP1075_WriteRegister>
 8004d06:	4603      	mov	r3, r0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3710      	adds	r7, #16
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <TMP1075_IsDeviceReady>:

/**
  * @brief  Preveri če je device ready
  */
bool TMP1075_IsDeviceReady(I2C_HandleTypeDef* hi2c, uint8_t device_addr)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	460b      	mov	r3, r1
 8004d1a:	70fb      	strb	r3, [r7, #3]
    if (hi2c == NULL) {
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d101      	bne.n	8004d26 <TMP1075_IsDeviceReady+0x16>
        return false;
 8004d22:	2300      	movs	r3, #0
 8004d24:	e00e      	b.n	8004d44 <TMP1075_IsDeviceReady+0x34>
    }

    return HAL_I2C_IsDeviceReady(hi2c, device_addr << 1, 3, TMP1075_I2C_TIMEOUT) == HAL_OK;
 8004d26:	78fb      	ldrb	r3, [r7, #3]
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	005b      	lsls	r3, r3, #1
 8004d2c:	b299      	uxth	r1, r3
 8004d2e:	2364      	movs	r3, #100	@ 0x64
 8004d30:	2203      	movs	r2, #3
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f003 fc26 	bl	8008584 <HAL_I2C_IsDeviceReady>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	bf0c      	ite	eq
 8004d3e:	2301      	moveq	r3, #1
 8004d40:	2300      	movne	r3, #0
 8004d42:	b2db      	uxtb	r3, r3
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3708      	adds	r7, #8
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <TMP1075_WriteRegister>:
  * @brief  Write register
  */
static HAL_StatusTypeDef TMP1075_WriteRegister(TMP1075_HandleTypeDef* handle,
                                               uint8_t reg_addr,
                                               uint16_t value)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b086      	sub	sp, #24
 8004d50:	af02      	add	r7, sp, #8
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	460b      	mov	r3, r1
 8004d56:	70fb      	strb	r3, [r7, #3]
 8004d58:	4613      	mov	r3, r2
 8004d5a:	803b      	strh	r3, [r7, #0]
    uint8_t data[3];
    data[0] = reg_addr;
 8004d5c:	78fb      	ldrb	r3, [r7, #3]
 8004d5e:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF;  // MSB
 8004d60:	883b      	ldrh	r3, [r7, #0]
 8004d62:	0a1b      	lsrs	r3, r3, #8
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;          // LSB
 8004d6a:	883b      	ldrh	r3, [r7, #0]
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	73bb      	strb	r3, [r7, #14]

    return HAL_I2C_Master_Transmit(handle->hi2c, handle->device_address,
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6818      	ldr	r0, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	791b      	ldrb	r3, [r3, #4]
 8004d78:	4619      	mov	r1, r3
 8004d7a:	f107 020c 	add.w	r2, r7, #12
 8004d7e:	2364      	movs	r3, #100	@ 0x64
 8004d80:	9300      	str	r3, [sp, #0]
 8004d82:	2303      	movs	r3, #3
 8004d84:	f002 fda2 	bl	80078cc <HAL_I2C_Master_Transmit>
 8004d88:	4603      	mov	r3, r0
                                   data, 3, TMP1075_I2C_TIMEOUT);
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <TMP1075_ReadRegister>:
  * @brief  Read register
  */
static HAL_StatusTypeDef TMP1075_ReadRegister(TMP1075_HandleTypeDef* handle,
                                              uint8_t reg_addr,
                                              uint16_t* value)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b088      	sub	sp, #32
 8004d96:	af02      	add	r7, sp, #8
 8004d98:	60f8      	str	r0, [r7, #12]
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	607a      	str	r2, [r7, #4]
 8004d9e:	72fb      	strb	r3, [r7, #11]
    uint8_t data[2];

    // Write register address
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(handle->hi2c,
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6818      	ldr	r0, [r3, #0]
                                                       handle->device_address,
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	791b      	ldrb	r3, [r3, #4]
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(handle->hi2c,
 8004da8:	4619      	mov	r1, r3
 8004daa:	f107 020b 	add.w	r2, r7, #11
 8004dae:	2364      	movs	r3, #100	@ 0x64
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	2301      	movs	r3, #1
 8004db4:	f002 fd8a 	bl	80078cc <HAL_I2C_Master_Transmit>
 8004db8:	4603      	mov	r3, r0
 8004dba:	75fb      	strb	r3, [r7, #23]
                                                       &reg_addr, 1,
                                                       TMP1075_I2C_TIMEOUT);
    if (status != HAL_OK) return status;
 8004dbc:	7dfb      	ldrb	r3, [r7, #23]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d001      	beq.n	8004dc6 <TMP1075_ReadRegister+0x34>
 8004dc2:	7dfb      	ldrb	r3, [r7, #23]
 8004dc4:	e01c      	b.n	8004e00 <TMP1075_ReadRegister+0x6e>

    // Read register value
    status = HAL_I2C_Master_Receive(handle->hi2c, handle->device_address,
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6818      	ldr	r0, [r3, #0]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	791b      	ldrb	r3, [r3, #4]
 8004dce:	4619      	mov	r1, r3
 8004dd0:	f107 0214 	add.w	r2, r7, #20
 8004dd4:	2364      	movs	r3, #100	@ 0x64
 8004dd6:	9300      	str	r3, [sp, #0]
 8004dd8:	2302      	movs	r3, #2
 8004dda:	f002 fe75 	bl	8007ac8 <HAL_I2C_Master_Receive>
 8004dde:	4603      	mov	r3, r0
 8004de0:	75fb      	strb	r3, [r7, #23]
                                    data, 2, TMP1075_I2C_TIMEOUT);
    if (status == HAL_OK) {
 8004de2:	7dfb      	ldrb	r3, [r7, #23]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d10a      	bne.n	8004dfe <TMP1075_ReadRegister+0x6c>
        *value = (data[0] << 8) | data[1];
 8004de8:	7d3b      	ldrb	r3, [r7, #20]
 8004dea:	b21b      	sxth	r3, r3
 8004dec:	021b      	lsls	r3, r3, #8
 8004dee:	b21a      	sxth	r2, r3
 8004df0:	7d7b      	ldrb	r3, [r7, #21]
 8004df2:	b21b      	sxth	r3, r3
 8004df4:	4313      	orrs	r3, r2
 8004df6:	b21b      	sxth	r3, r3
 8004df8:	b29a      	uxth	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	801a      	strh	r2, [r3, #0]
    }

    return status;
 8004dfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3718      	adds	r7, #24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <TMP1075_RawToTemperature>:

/**
  * @brief  Convert raw value to temperature (°C)
  */
static float TMP1075_RawToTemperature(uint16_t raw_value)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	4603      	mov	r3, r0
 8004e10:	80fb      	strh	r3, [r7, #6]
    // TMP1075 uses 12-bit resolution in 16-bit register (4 LSBs are 0)
    // Temperature = raw_value / 256 * 0.0625 = raw_value / 16
    int16_t temp_raw = (int16_t)raw_value >> 4;  // Right shift to get 12-bit value
 8004e12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004e16:	111b      	asrs	r3, r3, #4
 8004e18:	81fb      	strh	r3, [r7, #14]
    return (float)temp_raw * TMP1075_TEMP_RESOLUTION;
 8004e1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004e1e:	ee07 3a90 	vmov	s15, r3
 8004e22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e26:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8004e3c <TMP1075_RawToTemperature+0x34>
 8004e2a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8004e2e:	eeb0 0a67 	vmov.f32	s0, s15
 8004e32:	3714      	adds	r7, #20
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr
 8004e3c:	3d800000 	.word	0x3d800000

08004e40 <TMP1075_TemperatureToRaw>:

/**
  * @brief  Convert temperature (°C) to raw value
  */
static uint16_t TMP1075_TemperatureToRaw(float temperature)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	ed87 0a01 	vstr	s0, [r7, #4]
    int16_t temp_raw = (int16_t)(temperature / TMP1075_TEMP_RESOLUTION);
 8004e4a:	ed97 7a01 	vldr	s14, [r7, #4]
 8004e4e:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8004e74 <TMP1075_TemperatureToRaw+0x34>
 8004e52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e5a:	ee17 3a90 	vmov	r3, s15
 8004e5e:	81fb      	strh	r3, [r7, #14]
    return (uint16_t)(temp_raw << 4);  // Left shift to align with register format
 8004e60:	89fb      	ldrh	r3, [r7, #14]
 8004e62:	011b      	lsls	r3, r3, #4
 8004e64:	b29b      	uxth	r3, r3
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3714      	adds	r7, #20
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	3d800000 	.word	0x3d800000

08004e78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8004e78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004eb0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004e7c:	f7ff fcd6 	bl	800482c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004e80:	480c      	ldr	r0, [pc, #48]	@ (8004eb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004e82:	490d      	ldr	r1, [pc, #52]	@ (8004eb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004e84:	4a0d      	ldr	r2, [pc, #52]	@ (8004ebc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004e86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e88:	e002      	b.n	8004e90 <LoopCopyDataInit>

08004e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e8e:	3304      	adds	r3, #4

08004e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e94:	d3f9      	bcc.n	8004e8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e96:	4a0a      	ldr	r2, [pc, #40]	@ (8004ec0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004e98:	4c0a      	ldr	r4, [pc, #40]	@ (8004ec4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e9c:	e001      	b.n	8004ea2 <LoopFillZerobss>

08004e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ea0:	3204      	adds	r2, #4

08004ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ea4:	d3fb      	bcc.n	8004e9e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8004ea6:	f005 faeb 	bl	800a480 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004eaa:	f7fd fae9 	bl	8002480 <main>
  bx  lr    
 8004eae:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004eb0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004eb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004eb8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8004ebc:	0800b70c 	.word	0x0800b70c
  ldr r2, =_sbss
 8004ec0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8004ec4:	20000e14 	.word	0x20000e14

08004ec8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ec8:	e7fe      	b.n	8004ec8 <ADC_IRQHandler>
	...

08004ecc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8004f0c <HAL_Init+0x40>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8004f0c <HAL_Init+0x40>)
 8004ed6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004eda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004edc:	4b0b      	ldr	r3, [pc, #44]	@ (8004f0c <HAL_Init+0x40>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8004f0c <HAL_Init+0x40>)
 8004ee2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ee6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ee8:	4b08      	ldr	r3, [pc, #32]	@ (8004f0c <HAL_Init+0x40>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a07      	ldr	r2, [pc, #28]	@ (8004f0c <HAL_Init+0x40>)
 8004eee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ef2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ef4:	2003      	movs	r0, #3
 8004ef6:	f001 fe13 	bl	8006b20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004efa:	200f      	movs	r0, #15
 8004efc:	f000 f808 	bl	8004f10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f00:	f7ff f974 	bl	80041ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	40023c00 	.word	0x40023c00

08004f10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f18:	4b12      	ldr	r3, [pc, #72]	@ (8004f64 <HAL_InitTick+0x54>)
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	4b12      	ldr	r3, [pc, #72]	@ (8004f68 <HAL_InitTick+0x58>)
 8004f1e:	781b      	ldrb	r3, [r3, #0]
 8004f20:	4619      	mov	r1, r3
 8004f22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f001 fe2b 	bl	8006b8a <HAL_SYSTICK_Config>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e00e      	b.n	8004f5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b0f      	cmp	r3, #15
 8004f42:	d80a      	bhi.n	8004f5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f44:	2200      	movs	r2, #0
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	f04f 30ff 	mov.w	r0, #4294967295
 8004f4c:	f001 fdf3 	bl	8006b36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f50:	4a06      	ldr	r2, [pc, #24]	@ (8004f6c <HAL_InitTick+0x5c>)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
 8004f58:	e000      	b.n	8004f5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3708      	adds	r7, #8
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	20000000 	.word	0x20000000
 8004f68:	20000008 	.word	0x20000008
 8004f6c:	20000004 	.word	0x20000004

08004f70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f70:	b480      	push	{r7}
 8004f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f74:	4b06      	ldr	r3, [pc, #24]	@ (8004f90 <HAL_IncTick+0x20>)
 8004f76:	781b      	ldrb	r3, [r3, #0]
 8004f78:	461a      	mov	r2, r3
 8004f7a:	4b06      	ldr	r3, [pc, #24]	@ (8004f94 <HAL_IncTick+0x24>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4413      	add	r3, r2
 8004f80:	4a04      	ldr	r2, [pc, #16]	@ (8004f94 <HAL_IncTick+0x24>)
 8004f82:	6013      	str	r3, [r2, #0]
}
 8004f84:	bf00      	nop
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	20000008 	.word	0x20000008
 8004f94:	20000cc8 	.word	0x20000cc8

08004f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8004f9c:	4b03      	ldr	r3, [pc, #12]	@ (8004fac <HAL_GetTick+0x14>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	20000cc8 	.word	0x20000cc8

08004fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fb8:	f7ff ffee 	bl	8004f98 <HAL_GetTick>
 8004fbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc8:	d005      	beq.n	8004fd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fca:	4b0a      	ldr	r3, [pc, #40]	@ (8004ff4 <HAL_Delay+0x44>)
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	461a      	mov	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4413      	add	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004fd6:	bf00      	nop
 8004fd8:	f7ff ffde 	bl	8004f98 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d8f7      	bhi.n	8004fd8 <HAL_Delay+0x28>
  {
  }
}
 8004fe8:	bf00      	nop
 8004fea:	bf00      	nop
 8004fec:	3710      	adds	r7, #16
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	20000008 	.word	0x20000008

08004ff8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005000:	2300      	movs	r3, #0
 8005002:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e033      	b.n	8005076 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005012:	2b00      	cmp	r3, #0
 8005014:	d109      	bne.n	800502a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7ff f910 	bl	800423c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502e:	f003 0310 	and.w	r3, r3, #16
 8005032:	2b00      	cmp	r3, #0
 8005034:	d118      	bne.n	8005068 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800503e:	f023 0302 	bic.w	r3, r3, #2
 8005042:	f043 0202 	orr.w	r2, r3, #2
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 fbd2 	bl	80057f4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505a:	f023 0303 	bic.w	r3, r3, #3
 800505e:	f043 0201 	orr.w	r2, r3, #1
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	641a      	str	r2, [r3, #64]	@ 0x40
 8005066:	e001      	b.n	800506c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005074:	7bfb      	ldrb	r3, [r7, #15]
}
 8005076:	4618      	mov	r0, r3
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
	...

08005080 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005088:	2300      	movs	r3, #0
 800508a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005092:	2b01      	cmp	r3, #1
 8005094:	d101      	bne.n	800509a <HAL_ADC_Start+0x1a>
 8005096:	2302      	movs	r3, #2
 8005098:	e097      	b.n	80051ca <HAL_ADC_Start+0x14a>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 0301 	and.w	r3, r3, #1
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d018      	beq.n	80050e2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689a      	ldr	r2, [r3, #8]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f042 0201 	orr.w	r2, r2, #1
 80050be:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80050c0:	4b45      	ldr	r3, [pc, #276]	@ (80051d8 <HAL_ADC_Start+0x158>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a45      	ldr	r2, [pc, #276]	@ (80051dc <HAL_ADC_Start+0x15c>)
 80050c6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ca:	0c9a      	lsrs	r2, r3, #18
 80050cc:	4613      	mov	r3, r2
 80050ce:	005b      	lsls	r3, r3, #1
 80050d0:	4413      	add	r3, r2
 80050d2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80050d4:	e002      	b.n	80050dc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	3b01      	subs	r3, #1
 80050da:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1f9      	bne.n	80050d6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d15f      	bne.n	80051b0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80050f8:	f023 0301 	bic.w	r3, r3, #1
 80050fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800510e:	2b00      	cmp	r3, #0
 8005110:	d007      	beq.n	8005122 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005116:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800511a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005126:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800512a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800512e:	d106      	bne.n	800513e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005134:	f023 0206 	bic.w	r2, r3, #6
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	645a      	str	r2, [r3, #68]	@ 0x44
 800513c:	e002      	b.n	8005144 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800514c:	4b24      	ldr	r3, [pc, #144]	@ (80051e0 <HAL_ADC_Start+0x160>)
 800514e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005158:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f003 031f 	and.w	r3, r3, #31
 8005162:	2b00      	cmp	r3, #0
 8005164:	d10f      	bne.n	8005186 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d129      	bne.n	80051c8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	689a      	ldr	r2, [r3, #8]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005182:	609a      	str	r2, [r3, #8]
 8005184:	e020      	b.n	80051c8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a16      	ldr	r2, [pc, #88]	@ (80051e4 <HAL_ADC_Start+0x164>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d11b      	bne.n	80051c8 <HAL_ADC_Start+0x148>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d114      	bne.n	80051c8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	689a      	ldr	r2, [r3, #8]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80051ac:	609a      	str	r2, [r3, #8]
 80051ae:	e00b      	b.n	80051c8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b4:	f043 0210 	orr.w	r2, r3, #16
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051c0:	f043 0201 	orr.w	r2, r3, #1
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3714      	adds	r7, #20
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	20000000 	.word	0x20000000
 80051dc:	431bde83 	.word	0x431bde83
 80051e0:	40012300 	.word	0x40012300
 80051e4:	40012000 	.word	0x40012000

080051e8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d101      	bne.n	80051fe <HAL_ADC_Stop+0x16>
 80051fa:	2302      	movs	r3, #2
 80051fc:	e021      	b.n	8005242 <HAL_ADC_Stop+0x5a>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 0201 	bic.w	r2, r2, #1
 8005214:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f003 0301 	and.w	r3, r3, #1
 8005220:	2b00      	cmp	r3, #0
 8005222:	d109      	bne.n	8005238 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005228:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800522c:	f023 0301 	bic.w	r3, r3, #1
 8005230:	f043 0201 	orr.w	r2, r3, #1
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	370c      	adds	r7, #12
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr

0800524e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800524e:	b580      	push	{r7, lr}
 8005250:	b084      	sub	sp, #16
 8005252:	af00      	add	r7, sp, #0
 8005254:	6078      	str	r0, [r7, #4]
 8005256:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005258:	2300      	movs	r3, #0
 800525a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005266:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800526a:	d113      	bne.n	8005294 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005276:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800527a:	d10b      	bne.n	8005294 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005280:	f043 0220 	orr.w	r2, r3, #32
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e063      	b.n	800535c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8005294:	f7ff fe80 	bl	8004f98 <HAL_GetTick>
 8005298:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800529a:	e021      	b.n	80052e0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a2:	d01d      	beq.n	80052e0 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d007      	beq.n	80052ba <HAL_ADC_PollForConversion+0x6c>
 80052aa:	f7ff fe75 	bl	8004f98 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	683a      	ldr	r2, [r7, #0]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d212      	bcs.n	80052e0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0302 	and.w	r3, r3, #2
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d00b      	beq.n	80052e0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052cc:	f043 0204 	orr.w	r2, r3, #4
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80052dc:	2303      	movs	r3, #3
 80052de:	e03d      	b.n	800535c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d1d6      	bne.n	800529c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f06f 0212 	mvn.w	r2, #18
 80052f6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d123      	bne.n	800535a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005316:	2b00      	cmp	r3, #0
 8005318:	d11f      	bne.n	800535a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005320:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005324:	2b00      	cmp	r3, #0
 8005326:	d006      	beq.n	8005336 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005332:	2b00      	cmp	r3, #0
 8005334:	d111      	bne.n	800535a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005346:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d105      	bne.n	800535a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005352:	f043 0201 	orr.w	r2, r3, #1
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3710      	adds	r7, #16
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b088      	sub	sp, #32
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005374:	2300      	movs	r3, #0
 8005376:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800537e:	2b01      	cmp	r3, #1
 8005380:	d101      	bne.n	8005386 <HAL_ADC_Start_DMA+0x22>
 8005382:	2302      	movs	r3, #2
 8005384:	e0d0      	b.n	8005528 <HAL_ADC_Start_DMA+0x1c4>
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f003 0301 	and.w	r3, r3, #1
 8005398:	2b01      	cmp	r3, #1
 800539a:	d018      	beq.n	80053ce <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689a      	ldr	r2, [r3, #8]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 0201 	orr.w	r2, r2, #1
 80053aa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80053ac:	4b60      	ldr	r3, [pc, #384]	@ (8005530 <HAL_ADC_Start_DMA+0x1cc>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a60      	ldr	r2, [pc, #384]	@ (8005534 <HAL_ADC_Start_DMA+0x1d0>)
 80053b2:	fba2 2303 	umull	r2, r3, r2, r3
 80053b6:	0c9a      	lsrs	r2, r3, #18
 80053b8:	4613      	mov	r3, r2
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	4413      	add	r3, r2
 80053be:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80053c0:	e002      	b.n	80053c8 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	3b01      	subs	r3, #1
 80053c6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1f9      	bne.n	80053c2 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053dc:	d107      	bne.n	80053ee <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053ec:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f003 0301 	and.w	r3, r3, #1
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	f040 8088 	bne.w	800550e <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005402:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005406:	f023 0301 	bic.w	r3, r3, #1
 800540a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800541c:	2b00      	cmp	r3, #0
 800541e:	d007      	beq.n	8005430 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005424:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005428:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005434:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005438:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800543c:	d106      	bne.n	800544c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005442:	f023 0206 	bic.w	r2, r3, #6
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	645a      	str	r2, [r3, #68]	@ 0x44
 800544a:	e002      	b.n	8005452 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800545a:	4b37      	ldr	r3, [pc, #220]	@ (8005538 <HAL_ADC_Start_DMA+0x1d4>)
 800545c:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005462:	4a36      	ldr	r2, [pc, #216]	@ (800553c <HAL_ADC_Start_DMA+0x1d8>)
 8005464:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800546a:	4a35      	ldr	r2, [pc, #212]	@ (8005540 <HAL_ADC_Start_DMA+0x1dc>)
 800546c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005472:	4a34      	ldr	r2, [pc, #208]	@ (8005544 <HAL_ADC_Start_DMA+0x1e0>)
 8005474:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800547e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	685a      	ldr	r2, [r3, #4]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800548e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	689a      	ldr	r2, [r3, #8]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800549e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	334c      	adds	r3, #76	@ 0x4c
 80054aa:	4619      	mov	r1, r3
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f001 fc26 	bl	8006d00 <HAL_DMA_Start_IT>
 80054b4:	4603      	mov	r3, r0
 80054b6:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	f003 031f 	and.w	r3, r3, #31
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d10f      	bne.n	80054e4 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d129      	bne.n	8005526 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689a      	ldr	r2, [r3, #8]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80054e0:	609a      	str	r2, [r3, #8]
 80054e2:	e020      	b.n	8005526 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a17      	ldr	r2, [pc, #92]	@ (8005548 <HAL_ADC_Start_DMA+0x1e4>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d11b      	bne.n	8005526 <HAL_ADC_Start_DMA+0x1c2>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d114      	bne.n	8005526 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689a      	ldr	r2, [r3, #8]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800550a:	609a      	str	r2, [r3, #8]
 800550c:	e00b      	b.n	8005526 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005512:	f043 0210 	orr.w	r2, r3, #16
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800551e:	f043 0201 	orr.w	r2, r3, #1
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8005526:	7ffb      	ldrb	r3, [r7, #31]
}
 8005528:	4618      	mov	r0, r3
 800552a:	3720      	adds	r7, #32
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	20000000 	.word	0x20000000
 8005534:	431bde83 	.word	0x431bde83
 8005538:	40012300 	.word	0x40012300
 800553c:	080059ed 	.word	0x080059ed
 8005540:	08005aa7 	.word	0x08005aa7
 8005544:	08005ac3 	.word	0x08005ac3
 8005548:	40012000 	.word	0x40012000

0800554c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800555a:	4618      	mov	r0, r3
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005566:	b480      	push	{r7}
 8005568:	b083      	sub	sp, #12
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800557a:	b480      	push	{r7}
 800557c:	b083      	sub	sp, #12
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005582:	bf00      	nop
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
	...

08005590 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800559a:	2300      	movs	r3, #0
 800559c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d101      	bne.n	80055ac <HAL_ADC_ConfigChannel+0x1c>
 80055a8:	2302      	movs	r3, #2
 80055aa:	e113      	b.n	80057d4 <HAL_ADC_ConfigChannel+0x244>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b09      	cmp	r3, #9
 80055ba:	d925      	bls.n	8005608 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68d9      	ldr	r1, [r3, #12]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	461a      	mov	r2, r3
 80055ca:	4613      	mov	r3, r2
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	4413      	add	r3, r2
 80055d0:	3b1e      	subs	r3, #30
 80055d2:	2207      	movs	r2, #7
 80055d4:	fa02 f303 	lsl.w	r3, r2, r3
 80055d8:	43da      	mvns	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	400a      	ands	r2, r1
 80055e0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68d9      	ldr	r1, [r3, #12]
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	689a      	ldr	r2, [r3, #8]
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	4618      	mov	r0, r3
 80055f4:	4603      	mov	r3, r0
 80055f6:	005b      	lsls	r3, r3, #1
 80055f8:	4403      	add	r3, r0
 80055fa:	3b1e      	subs	r3, #30
 80055fc:	409a      	lsls	r2, r3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	60da      	str	r2, [r3, #12]
 8005606:	e022      	b.n	800564e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	6919      	ldr	r1, [r3, #16]
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	b29b      	uxth	r3, r3
 8005614:	461a      	mov	r2, r3
 8005616:	4613      	mov	r3, r2
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	4413      	add	r3, r2
 800561c:	2207      	movs	r2, #7
 800561e:	fa02 f303 	lsl.w	r3, r2, r3
 8005622:	43da      	mvns	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	400a      	ands	r2, r1
 800562a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6919      	ldr	r1, [r3, #16]
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	689a      	ldr	r2, [r3, #8]
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	b29b      	uxth	r3, r3
 800563c:	4618      	mov	r0, r3
 800563e:	4603      	mov	r3, r0
 8005640:	005b      	lsls	r3, r3, #1
 8005642:	4403      	add	r3, r0
 8005644:	409a      	lsls	r2, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	430a      	orrs	r2, r1
 800564c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	2b06      	cmp	r3, #6
 8005654:	d824      	bhi.n	80056a0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685a      	ldr	r2, [r3, #4]
 8005660:	4613      	mov	r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	4413      	add	r3, r2
 8005666:	3b05      	subs	r3, #5
 8005668:	221f      	movs	r2, #31
 800566a:	fa02 f303 	lsl.w	r3, r2, r3
 800566e:	43da      	mvns	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	400a      	ands	r2, r1
 8005676:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	b29b      	uxth	r3, r3
 8005684:	4618      	mov	r0, r3
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	4613      	mov	r3, r2
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	4413      	add	r3, r2
 8005690:	3b05      	subs	r3, #5
 8005692:	fa00 f203 	lsl.w	r2, r0, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	430a      	orrs	r2, r1
 800569c:	635a      	str	r2, [r3, #52]	@ 0x34
 800569e:	e04c      	b.n	800573a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	2b0c      	cmp	r3, #12
 80056a6:	d824      	bhi.n	80056f2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	4613      	mov	r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	4413      	add	r3, r2
 80056b8:	3b23      	subs	r3, #35	@ 0x23
 80056ba:	221f      	movs	r2, #31
 80056bc:	fa02 f303 	lsl.w	r3, r2, r3
 80056c0:	43da      	mvns	r2, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	400a      	ands	r2, r1
 80056c8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	4618      	mov	r0, r3
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	685a      	ldr	r2, [r3, #4]
 80056dc:	4613      	mov	r3, r2
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	4413      	add	r3, r2
 80056e2:	3b23      	subs	r3, #35	@ 0x23
 80056e4:	fa00 f203 	lsl.w	r2, r0, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80056f0:	e023      	b.n	800573a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	685a      	ldr	r2, [r3, #4]
 80056fc:	4613      	mov	r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4413      	add	r3, r2
 8005702:	3b41      	subs	r3, #65	@ 0x41
 8005704:	221f      	movs	r2, #31
 8005706:	fa02 f303 	lsl.w	r3, r2, r3
 800570a:	43da      	mvns	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	400a      	ands	r2, r1
 8005712:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	b29b      	uxth	r3, r3
 8005720:	4618      	mov	r0, r3
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	4613      	mov	r3, r2
 8005728:	009b      	lsls	r3, r3, #2
 800572a:	4413      	add	r3, r2
 800572c:	3b41      	subs	r3, #65	@ 0x41
 800572e:	fa00 f203 	lsl.w	r2, r0, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	430a      	orrs	r2, r1
 8005738:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800573a:	4b29      	ldr	r3, [pc, #164]	@ (80057e0 <HAL_ADC_ConfigChannel+0x250>)
 800573c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a28      	ldr	r2, [pc, #160]	@ (80057e4 <HAL_ADC_ConfigChannel+0x254>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d10f      	bne.n	8005768 <HAL_ADC_ConfigChannel+0x1d8>
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2b12      	cmp	r3, #18
 800574e:	d10b      	bne.n	8005768 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a1d      	ldr	r2, [pc, #116]	@ (80057e4 <HAL_ADC_ConfigChannel+0x254>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d12b      	bne.n	80057ca <HAL_ADC_ConfigChannel+0x23a>
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a1c      	ldr	r2, [pc, #112]	@ (80057e8 <HAL_ADC_ConfigChannel+0x258>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d003      	beq.n	8005784 <HAL_ADC_ConfigChannel+0x1f4>
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2b11      	cmp	r3, #17
 8005782:	d122      	bne.n	80057ca <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a11      	ldr	r2, [pc, #68]	@ (80057e8 <HAL_ADC_ConfigChannel+0x258>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d111      	bne.n	80057ca <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80057a6:	4b11      	ldr	r3, [pc, #68]	@ (80057ec <HAL_ADC_ConfigChannel+0x25c>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a11      	ldr	r2, [pc, #68]	@ (80057f0 <HAL_ADC_ConfigChannel+0x260>)
 80057ac:	fba2 2303 	umull	r2, r3, r2, r3
 80057b0:	0c9a      	lsrs	r2, r3, #18
 80057b2:	4613      	mov	r3, r2
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	4413      	add	r3, r2
 80057b8:	005b      	lsls	r3, r3, #1
 80057ba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80057bc:	e002      	b.n	80057c4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	3b01      	subs	r3, #1
 80057c2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1f9      	bne.n	80057be <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3714      	adds	r7, #20
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr
 80057e0:	40012300 	.word	0x40012300
 80057e4:	40012000 	.word	0x40012000
 80057e8:	10000012 	.word	0x10000012
 80057ec:	20000000 	.word	0x20000000
 80057f0:	431bde83 	.word	0x431bde83

080057f4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80057fc:	4b79      	ldr	r3, [pc, #484]	@ (80059e4 <ADC_Init+0x1f0>)
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	685a      	ldr	r2, [r3, #4]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	431a      	orrs	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	685a      	ldr	r2, [r3, #4]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005828:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6859      	ldr	r1, [r3, #4]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	021a      	lsls	r2, r3, #8
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	430a      	orrs	r2, r1
 800583c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800584c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	6859      	ldr	r1, [r3, #4]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	689a      	ldr	r2, [r3, #8]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800586e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6899      	ldr	r1, [r3, #8]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	68da      	ldr	r2, [r3, #12]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	430a      	orrs	r2, r1
 8005880:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005886:	4a58      	ldr	r2, [pc, #352]	@ (80059e8 <ADC_Init+0x1f4>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d022      	beq.n	80058d2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	689a      	ldr	r2, [r3, #8]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800589a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	6899      	ldr	r1, [r3, #8]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	430a      	orrs	r2, r1
 80058ac:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	689a      	ldr	r2, [r3, #8]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80058bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	6899      	ldr	r1, [r3, #8]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	430a      	orrs	r2, r1
 80058ce:	609a      	str	r2, [r3, #8]
 80058d0:	e00f      	b.n	80058f2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689a      	ldr	r2, [r3, #8]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80058e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	689a      	ldr	r2, [r3, #8]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80058f0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	689a      	ldr	r2, [r3, #8]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f022 0202 	bic.w	r2, r2, #2
 8005900:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	6899      	ldr	r1, [r3, #8]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	7e1b      	ldrb	r3, [r3, #24]
 800590c:	005a      	lsls	r2, r3, #1
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f893 3020 	ldrb.w	r3, [r3, #32]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d01b      	beq.n	8005958 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685a      	ldr	r2, [r3, #4]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800592e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800593e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6859      	ldr	r1, [r3, #4]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594a:	3b01      	subs	r3, #1
 800594c:	035a      	lsls	r2, r3, #13
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	430a      	orrs	r2, r1
 8005954:	605a      	str	r2, [r3, #4]
 8005956:	e007      	b.n	8005968 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	685a      	ldr	r2, [r3, #4]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005966:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005976:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	3b01      	subs	r3, #1
 8005984:	051a      	lsls	r2, r3, #20
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	689a      	ldr	r2, [r3, #8]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800599c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6899      	ldr	r1, [r3, #8]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80059aa:	025a      	lsls	r2, r3, #9
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	430a      	orrs	r2, r1
 80059b2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	689a      	ldr	r2, [r3, #8]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	6899      	ldr	r1, [r3, #8]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	029a      	lsls	r2, r3, #10
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	430a      	orrs	r2, r1
 80059d6:	609a      	str	r2, [r3, #8]
}
 80059d8:	bf00      	nop
 80059da:	3714      	adds	r7, #20
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr
 80059e4:	40012300 	.word	0x40012300
 80059e8:	0f000001 	.word	0x0f000001

080059ec <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059f8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fe:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d13c      	bne.n	8005a80 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d12b      	bne.n	8005a78 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d127      	bne.n	8005a78 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a2e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d006      	beq.n	8005a44 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d119      	bne.n	8005a78 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	685a      	ldr	r2, [r3, #4]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 0220 	bic.w	r2, r2, #32
 8005a52:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d105      	bne.n	8005a78 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a70:	f043 0201 	orr.w	r2, r3, #1
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f7fa fe5f 	bl	800073c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005a7e:	e00e      	b.n	8005a9e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a84:	f003 0310 	and.w	r3, r3, #16
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d003      	beq.n	8005a94 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f7ff fd74 	bl	800557a <HAL_ADC_ErrorCallback>
}
 8005a92:	e004      	b.n	8005a9e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	4798      	blx	r3
}
 8005a9e:	bf00      	nop
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b084      	sub	sp, #16
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f7ff fd56 	bl	8005566 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005aba:	bf00      	nop
 8005abc:	3710      	adds	r7, #16
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b084      	sub	sp, #16
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ace:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2240      	movs	r2, #64	@ 0x40
 8005ad4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ada:	f043 0204 	orr.w	r2, r3, #4
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f7ff fd49 	bl	800557a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005ae8:	bf00      	nop
 8005aea:	3710      	adds	r7, #16
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e0ed      	b.n	8005cde <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d102      	bne.n	8005b14 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f7fe fc5c 	bl	80043cc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f042 0201 	orr.w	r2, r2, #1
 8005b22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b24:	f7ff fa38 	bl	8004f98 <HAL_GetTick>
 8005b28:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005b2a:	e012      	b.n	8005b52 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005b2c:	f7ff fa34 	bl	8004f98 <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b0a      	cmp	r3, #10
 8005b38:	d90b      	bls.n	8005b52 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2205      	movs	r2, #5
 8005b4a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e0c5      	b.n	8005cde <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	f003 0301 	and.w	r3, r3, #1
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d0e5      	beq.n	8005b2c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f022 0202 	bic.w	r2, r2, #2
 8005b6e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b70:	f7ff fa12 	bl	8004f98 <HAL_GetTick>
 8005b74:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005b76:	e012      	b.n	8005b9e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005b78:	f7ff fa0e 	bl	8004f98 <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	2b0a      	cmp	r3, #10
 8005b84:	d90b      	bls.n	8005b9e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2205      	movs	r2, #5
 8005b96:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e09f      	b.n	8005cde <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f003 0302 	and.w	r3, r3, #2
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1e5      	bne.n	8005b78 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	7e1b      	ldrb	r3, [r3, #24]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d108      	bne.n	8005bc6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005bc2:	601a      	str	r2, [r3, #0]
 8005bc4:	e007      	b.n	8005bd6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005bd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	7e5b      	ldrb	r3, [r3, #25]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d108      	bne.n	8005bf0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bec:	601a      	str	r2, [r3, #0]
 8005bee:	e007      	b.n	8005c00 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bfe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	7e9b      	ldrb	r3, [r3, #26]
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d108      	bne.n	8005c1a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f042 0220 	orr.w	r2, r2, #32
 8005c16:	601a      	str	r2, [r3, #0]
 8005c18:	e007      	b.n	8005c2a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f022 0220 	bic.w	r2, r2, #32
 8005c28:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	7edb      	ldrb	r3, [r3, #27]
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d108      	bne.n	8005c44 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f022 0210 	bic.w	r2, r2, #16
 8005c40:	601a      	str	r2, [r3, #0]
 8005c42:	e007      	b.n	8005c54 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f042 0210 	orr.w	r2, r2, #16
 8005c52:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	7f1b      	ldrb	r3, [r3, #28]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d108      	bne.n	8005c6e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 0208 	orr.w	r2, r2, #8
 8005c6a:	601a      	str	r2, [r3, #0]
 8005c6c:	e007      	b.n	8005c7e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f022 0208 	bic.w	r2, r2, #8
 8005c7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	7f5b      	ldrb	r3, [r3, #29]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d108      	bne.n	8005c98 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f042 0204 	orr.w	r2, r2, #4
 8005c94:	601a      	str	r2, [r3, #0]
 8005c96:	e007      	b.n	8005ca8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f022 0204 	bic.w	r2, r2, #4
 8005ca6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689a      	ldr	r2, [r3, #8]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	ea42 0103 	orr.w	r1, r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	1e5a      	subs	r2, r3, #1
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
	...

08005ce8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b087      	sub	sp, #28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cf8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005cfa:	7cfb      	ldrb	r3, [r7, #19]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d003      	beq.n	8005d08 <HAL_CAN_ConfigFilter+0x20>
 8005d00:	7cfb      	ldrb	r3, [r7, #19]
 8005d02:	2b02      	cmp	r3, #2
 8005d04:	f040 80cb 	bne.w	8005e9e <HAL_CAN_ConfigFilter+0x1b6>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a6a      	ldr	r2, [pc, #424]	@ (8005eb8 <HAL_CAN_ConfigFilter+0x1d0>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d103      	bne.n	8005d1a <HAL_CAN_ConfigFilter+0x32>
    {
      /* CAN3 is single instance with 14 dedicated filters banks */
      can_ip = hcan->Instance;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	617b      	str	r3, [r7, #20]
 8005d18:	e001      	b.n	8005d1e <HAL_CAN_ConfigFilter+0x36>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8005d1a:	4b68      	ldr	r3, [pc, #416]	@ (8005ebc <HAL_CAN_ConfigFilter+0x1d4>)
 8005d1c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005d24:	f043 0201 	orr.w	r2, r3, #1
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	4a62      	ldr	r2, [pc, #392]	@ (8005ebc <HAL_CAN_ConfigFilter+0x1d4>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d111      	bne.n	8005d5a <HAL_CAN_ConfigFilter+0x72>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005d3c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d50:	021b      	lsls	r3, r3, #8
 8005d52:	431a      	orrs	r2, r3
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	695b      	ldr	r3, [r3, #20]
 8005d5e:	f003 031f 	and.w	r3, r3, #31
 8005d62:	2201      	movs	r2, #1
 8005d64:	fa02 f303 	lsl.w	r3, r2, r3
 8005d68:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	43db      	mvns	r3, r3
 8005d74:	401a      	ands	r2, r3
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d123      	bne.n	8005dcc <HAL_CAN_ConfigFilter+0xe4>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	43db      	mvns	r3, r3
 8005d8e:	401a      	ands	r2, r3
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005da6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	3248      	adds	r2, #72	@ 0x48
 8005dac:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005dc0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005dc2:	6979      	ldr	r1, [r7, #20]
 8005dc4:	3348      	adds	r3, #72	@ 0x48
 8005dc6:	00db      	lsls	r3, r3, #3
 8005dc8:	440b      	add	r3, r1
 8005dca:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	69db      	ldr	r3, [r3, #28]
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d122      	bne.n	8005e1a <HAL_CAN_ConfigFilter+0x132>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	431a      	orrs	r2, r3
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005df0:	683a      	ldr	r2, [r7, #0]
 8005df2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005df4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	3248      	adds	r2, #72	@ 0x48
 8005dfa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005e0e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005e10:	6979      	ldr	r1, [r7, #20]
 8005e12:	3348      	adds	r3, #72	@ 0x48
 8005e14:	00db      	lsls	r3, r3, #3
 8005e16:	440b      	add	r3, r1
 8005e18:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d109      	bne.n	8005e36 <HAL_CAN_ConfigFilter+0x14e>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	43db      	mvns	r3, r3
 8005e2c:	401a      	ands	r2, r3
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8005e34:	e007      	b.n	8005e46 <HAL_CAN_ConfigFilter+0x15e>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	431a      	orrs	r2, r3
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	691b      	ldr	r3, [r3, #16]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d109      	bne.n	8005e62 <HAL_CAN_ConfigFilter+0x17a>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	43db      	mvns	r3, r3
 8005e58:	401a      	ands	r2, r3
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8005e60:	e007      	b.n	8005e72 <HAL_CAN_ConfigFilter+0x18a>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d107      	bne.n	8005e8a <HAL_CAN_ConfigFilter+0x1a2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	431a      	orrs	r2, r3
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005e90:	f023 0201 	bic.w	r2, r3, #1
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	e006      	b.n	8005eac <HAL_CAN_ConfigFilter+0x1c4>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
  }
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	371c      	adds	r7, #28
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr
 8005eb8:	40006c00 	.word	0x40006c00
 8005ebc:	40006400 	.word	0x40006400

08005ec0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d12e      	bne.n	8005f32 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f022 0201 	bic.w	r2, r2, #1
 8005eea:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005eec:	f7ff f854 	bl	8004f98 <HAL_GetTick>
 8005ef0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005ef2:	e012      	b.n	8005f1a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005ef4:	f7ff f850 	bl	8004f98 <HAL_GetTick>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	1ad3      	subs	r3, r2, r3
 8005efe:	2b0a      	cmp	r3, #10
 8005f00:	d90b      	bls.n	8005f1a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f06:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2205      	movs	r2, #5
 8005f12:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e012      	b.n	8005f40 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d1e5      	bne.n	8005ef4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	e006      	b.n	8005f40 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f36:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
  }
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d133      	bne.n	8005fc4 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f042 0201 	orr.w	r2, r2, #1
 8005f6a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005f6c:	f7ff f814 	bl	8004f98 <HAL_GetTick>
 8005f70:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005f72:	e012      	b.n	8005f9a <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005f74:	f7ff f810 	bl	8004f98 <HAL_GetTick>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	2b0a      	cmp	r3, #10
 8005f80:	d90b      	bls.n	8005f9a <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f86:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2205      	movs	r2, #5
 8005f92:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e01b      	b.n	8005fd2 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f003 0301 	and.w	r3, r3, #1
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d0e5      	beq.n	8005f74 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f022 0202 	bic.w	r2, r2, #2
 8005fb6:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	e006      	b.n	8005fd2 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
  }
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3710      	adds	r7, #16
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}

08005fda <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005fda:	b480      	push	{r7}
 8005fdc:	b089      	sub	sp, #36	@ 0x24
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	60f8      	str	r0, [r7, #12]
 8005fe2:	60b9      	str	r1, [r7, #8]
 8005fe4:	607a      	str	r2, [r7, #4]
 8005fe6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fee:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005ff8:	7ffb      	ldrb	r3, [r7, #31]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d003      	beq.n	8006006 <HAL_CAN_AddTxMessage+0x2c>
 8005ffe:	7ffb      	ldrb	r3, [r7, #31]
 8006000:	2b02      	cmp	r3, #2
 8006002:	f040 80ad 	bne.w	8006160 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d10a      	bne.n	8006026 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006010:	69bb      	ldr	r3, [r7, #24]
 8006012:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006016:	2b00      	cmp	r3, #0
 8006018:	d105      	bne.n	8006026 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006020:	2b00      	cmp	r3, #0
 8006022:	f000 8095 	beq.w	8006150 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	0e1b      	lsrs	r3, r3, #24
 800602a:	f003 0303 	and.w	r3, r3, #3
 800602e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8006030:	2201      	movs	r2, #1
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	409a      	lsls	r2, r3
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d10d      	bne.n	800605e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800604c:	68f9      	ldr	r1, [r7, #12]
 800604e:	6809      	ldr	r1, [r1, #0]
 8006050:	431a      	orrs	r2, r3
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	3318      	adds	r3, #24
 8006056:	011b      	lsls	r3, r3, #4
 8006058:	440b      	add	r3, r1
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	e00f      	b.n	800607e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006068:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800606e:	68f9      	ldr	r1, [r7, #12]
 8006070:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8006072:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	3318      	adds	r3, #24
 8006078:	011b      	lsls	r3, r3, #4
 800607a:	440b      	add	r3, r1
 800607c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6819      	ldr	r1, [r3, #0]
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	691a      	ldr	r2, [r3, #16]
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	3318      	adds	r3, #24
 800608a:	011b      	lsls	r3, r3, #4
 800608c:	440b      	add	r3, r1
 800608e:	3304      	adds	r3, #4
 8006090:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	7d1b      	ldrb	r3, [r3, #20]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d111      	bne.n	80060be <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	3318      	adds	r3, #24
 80060a2:	011b      	lsls	r3, r3, #4
 80060a4:	4413      	add	r3, r2
 80060a6:	3304      	adds	r3, #4
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	6811      	ldr	r1, [r2, #0]
 80060ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	3318      	adds	r3, #24
 80060b6:	011b      	lsls	r3, r3, #4
 80060b8:	440b      	add	r3, r1
 80060ba:	3304      	adds	r3, #4
 80060bc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	3307      	adds	r3, #7
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	061a      	lsls	r2, r3, #24
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	3306      	adds	r3, #6
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	041b      	lsls	r3, r3, #16
 80060ce:	431a      	orrs	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	3305      	adds	r3, #5
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	021b      	lsls	r3, r3, #8
 80060d8:	4313      	orrs	r3, r2
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	3204      	adds	r2, #4
 80060de:	7812      	ldrb	r2, [r2, #0]
 80060e0:	4610      	mov	r0, r2
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	6811      	ldr	r1, [r2, #0]
 80060e6:	ea43 0200 	orr.w	r2, r3, r0
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	011b      	lsls	r3, r3, #4
 80060ee:	440b      	add	r3, r1
 80060f0:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80060f4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	3303      	adds	r3, #3
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	061a      	lsls	r2, r3, #24
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	3302      	adds	r3, #2
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	041b      	lsls	r3, r3, #16
 8006106:	431a      	orrs	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	3301      	adds	r3, #1
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	021b      	lsls	r3, r3, #8
 8006110:	4313      	orrs	r3, r2
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	7812      	ldrb	r2, [r2, #0]
 8006116:	4610      	mov	r0, r2
 8006118:	68fa      	ldr	r2, [r7, #12]
 800611a:	6811      	ldr	r1, [r2, #0]
 800611c:	ea43 0200 	orr.w	r2, r3, r0
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	011b      	lsls	r3, r3, #4
 8006124:	440b      	add	r3, r1
 8006126:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800612a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	3318      	adds	r3, #24
 8006134:	011b      	lsls	r3, r3, #4
 8006136:	4413      	add	r3, r2
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	6811      	ldr	r1, [r2, #0]
 800613e:	f043 0201 	orr.w	r2, r3, #1
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	3318      	adds	r3, #24
 8006146:	011b      	lsls	r3, r3, #4
 8006148:	440b      	add	r3, r1
 800614a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800614c:	2300      	movs	r3, #0
 800614e:	e00e      	b.n	800616e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006154:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e006      	b.n	800616e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006164:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
  }
}
 800616e:	4618      	mov	r0, r3
 8006170:	3724      	adds	r7, #36	@ 0x24
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr

0800617a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800617a:	b480      	push	{r7}
 800617c:	b085      	sub	sp, #20
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8006182:	2300      	movs	r3, #0
 8006184:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f893 3020 	ldrb.w	r3, [r3, #32]
 800618c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800618e:	7afb      	ldrb	r3, [r7, #11]
 8006190:	2b01      	cmp	r3, #1
 8006192:	d002      	beq.n	800619a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8006194:	7afb      	ldrb	r3, [r7, #11]
 8006196:	2b02      	cmp	r3, #2
 8006198:	d11d      	bne.n	80061d6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d002      	beq.n	80061ae <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	3301      	adds	r3, #1
 80061ac:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d002      	beq.n	80061c2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	3301      	adds	r3, #1
 80061c0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d002      	beq.n	80061d6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	3301      	adds	r3, #1
 80061d4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80061d6:	68fb      	ldr	r3, [r7, #12]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3714      	adds	r7, #20
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80061e4:	b480      	push	{r7}
 80061e6:	b087      	sub	sp, #28
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	607a      	str	r2, [r7, #4]
 80061f0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80061f8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80061fa:	7dfb      	ldrb	r3, [r7, #23]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d003      	beq.n	8006208 <HAL_CAN_GetRxMessage+0x24>
 8006200:	7dfb      	ldrb	r3, [r7, #23]
 8006202:	2b02      	cmp	r3, #2
 8006204:	f040 8103 	bne.w	800640e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10e      	bne.n	800622c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	f003 0303 	and.w	r3, r3, #3
 8006218:	2b00      	cmp	r3, #0
 800621a:	d116      	bne.n	800624a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006220:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	e0f7      	b.n	800641c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	f003 0303 	and.w	r3, r3, #3
 8006236:	2b00      	cmp	r3, #0
 8006238:	d107      	bne.n	800624a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800623e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e0e8      	b.n	800641c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	331b      	adds	r3, #27
 8006252:	011b      	lsls	r3, r3, #4
 8006254:	4413      	add	r3, r2
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0204 	and.w	r2, r3, #4
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d10c      	bne.n	8006282 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	331b      	adds	r3, #27
 8006270:	011b      	lsls	r3, r3, #4
 8006272:	4413      	add	r3, r2
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	0d5b      	lsrs	r3, r3, #21
 8006278:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	601a      	str	r2, [r3, #0]
 8006280:	e00b      	b.n	800629a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	331b      	adds	r3, #27
 800628a:	011b      	lsls	r3, r3, #4
 800628c:	4413      	add	r3, r2
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	08db      	lsrs	r3, r3, #3
 8006292:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	331b      	adds	r3, #27
 80062a2:	011b      	lsls	r3, r3, #4
 80062a4:	4413      	add	r3, r2
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0202 	and.w	r2, r3, #2
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	331b      	adds	r3, #27
 80062b8:	011b      	lsls	r3, r3, #4
 80062ba:	4413      	add	r3, r2
 80062bc:	3304      	adds	r3, #4
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0308 	and.w	r3, r3, #8
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d003      	beq.n	80062d0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2208      	movs	r2, #8
 80062cc:	611a      	str	r2, [r3, #16]
 80062ce:	e00b      	b.n	80062e8 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	331b      	adds	r3, #27
 80062d8:	011b      	lsls	r3, r3, #4
 80062da:	4413      	add	r3, r2
 80062dc:	3304      	adds	r3, #4
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 020f 	and.w	r2, r3, #15
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	331b      	adds	r3, #27
 80062f0:	011b      	lsls	r3, r3, #4
 80062f2:	4413      	add	r3, r2
 80062f4:	3304      	adds	r3, #4
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	0a1b      	lsrs	r3, r3, #8
 80062fa:	b2da      	uxtb	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	331b      	adds	r3, #27
 8006308:	011b      	lsls	r3, r3, #4
 800630a:	4413      	add	r3, r2
 800630c:	3304      	adds	r3, #4
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	0c1b      	lsrs	r3, r3, #16
 8006312:	b29a      	uxth	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	011b      	lsls	r3, r3, #4
 8006320:	4413      	add	r3, r2
 8006322:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	b2da      	uxtb	r2, r3
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	011b      	lsls	r3, r3, #4
 8006336:	4413      	add	r3, r2
 8006338:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	0a1a      	lsrs	r2, r3, #8
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	3301      	adds	r3, #1
 8006344:	b2d2      	uxtb	r2, r2
 8006346:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	011b      	lsls	r3, r3, #4
 8006350:	4413      	add	r3, r2
 8006352:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	0c1a      	lsrs	r2, r3, #16
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	3302      	adds	r3, #2
 800635e:	b2d2      	uxtb	r2, r2
 8006360:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	011b      	lsls	r3, r3, #4
 800636a:	4413      	add	r3, r2
 800636c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	0e1a      	lsrs	r2, r3, #24
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	3303      	adds	r3, #3
 8006378:	b2d2      	uxtb	r2, r2
 800637a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	011b      	lsls	r3, r3, #4
 8006384:	4413      	add	r3, r2
 8006386:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	3304      	adds	r3, #4
 8006390:	b2d2      	uxtb	r2, r2
 8006392:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	011b      	lsls	r3, r3, #4
 800639c:	4413      	add	r3, r2
 800639e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	0a1a      	lsrs	r2, r3, #8
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	3305      	adds	r3, #5
 80063aa:	b2d2      	uxtb	r2, r2
 80063ac:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	011b      	lsls	r3, r3, #4
 80063b6:	4413      	add	r3, r2
 80063b8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	0c1a      	lsrs	r2, r3, #16
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	3306      	adds	r3, #6
 80063c4:	b2d2      	uxtb	r2, r2
 80063c6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	011b      	lsls	r3, r3, #4
 80063d0:	4413      	add	r3, r2
 80063d2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	0e1a      	lsrs	r2, r3, #24
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	3307      	adds	r3, #7
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d108      	bne.n	80063fa <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	68da      	ldr	r2, [r3, #12]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f042 0220 	orr.w	r2, r2, #32
 80063f6:	60da      	str	r2, [r3, #12]
 80063f8:	e007      	b.n	800640a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	691a      	ldr	r2, [r3, #16]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f042 0220 	orr.w	r2, r2, #32
 8006408:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800640a:	2300      	movs	r3, #0
 800640c:	e006      	b.n	800641c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006412:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
  }
}
 800641c:	4618      	mov	r0, r3
 800641e:	371c      	adds	r7, #28
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr

08006428 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006428:	b480      	push	{r7}
 800642a:	b085      	sub	sp, #20
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006438:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800643a:	7bfb      	ldrb	r3, [r7, #15]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d002      	beq.n	8006446 <HAL_CAN_ActivateNotification+0x1e>
 8006440:	7bfb      	ldrb	r3, [r7, #15]
 8006442:	2b02      	cmp	r3, #2
 8006444:	d109      	bne.n	800645a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	6959      	ldr	r1, [r3, #20]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	683a      	ldr	r2, [r7, #0]
 8006452:	430a      	orrs	r2, r1
 8006454:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006456:	2300      	movs	r3, #0
 8006458:	e006      	b.n	8006468 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
  }
}
 8006468:	4618      	mov	r0, r3
 800646a:	3714      	adds	r7, #20
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b08a      	sub	sp, #40	@ 0x28
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800647c:	2300      	movs	r3, #0
 800647e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80064b0:	6a3b      	ldr	r3, [r7, #32]
 80064b2:	f003 0301 	and.w	r3, r3, #1
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d07c      	beq.n	80065b4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	f003 0301 	and.w	r3, r3, #1
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d023      	beq.n	800650c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2201      	movs	r2, #1
 80064ca:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80064cc:	69bb      	ldr	r3, [r7, #24]
 80064ce:	f003 0302 	and.w	r3, r3, #2
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d003      	beq.n	80064de <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 f983 	bl	80067e2 <HAL_CAN_TxMailbox0CompleteCallback>
 80064dc:	e016      	b.n	800650c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	f003 0304 	and.w	r3, r3, #4
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d004      	beq.n	80064f2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80064e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ea:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80064ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80064f0:	e00c      	b.n	800650c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	f003 0308 	and.w	r3, r3, #8
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d004      	beq.n	8006506 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80064fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006502:	627b      	str	r3, [r7, #36]	@ 0x24
 8006504:	e002      	b.n	800650c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 f989 	bl	800681e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800650c:	69bb      	ldr	r3, [r7, #24]
 800650e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006512:	2b00      	cmp	r3, #0
 8006514:	d024      	beq.n	8006560 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800651e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8006520:	69bb      	ldr	r3, [r7, #24]
 8006522:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006526:	2b00      	cmp	r3, #0
 8006528:	d003      	beq.n	8006532 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 f963 	bl	80067f6 <HAL_CAN_TxMailbox1CompleteCallback>
 8006530:	e016      	b.n	8006560 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006538:	2b00      	cmp	r3, #0
 800653a:	d004      	beq.n	8006546 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800653c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006542:	627b      	str	r3, [r7, #36]	@ 0x24
 8006544:	e00c      	b.n	8006560 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800654c:	2b00      	cmp	r3, #0
 800654e:	d004      	beq.n	800655a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006552:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006556:	627b      	str	r3, [r7, #36]	@ 0x24
 8006558:	e002      	b.n	8006560 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f969 	bl	8006832 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d024      	beq.n	80065b4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006572:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d003      	beq.n	8006586 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 f943 	bl	800680a <HAL_CAN_TxMailbox2CompleteCallback>
 8006584:	e016      	b.n	80065b4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800658c:	2b00      	cmp	r3, #0
 800658e:	d004      	beq.n	800659a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006592:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006596:	627b      	str	r3, [r7, #36]	@ 0x24
 8006598:	e00c      	b.n	80065b4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d004      	beq.n	80065ae <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80065a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80065ac:	e002      	b.n	80065b4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f949 	bl	8006846 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80065b4:	6a3b      	ldr	r3, [r7, #32]
 80065b6:	f003 0308 	and.w	r3, r3, #8
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00c      	beq.n	80065d8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	f003 0310 	and.w	r3, r3, #16
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d007      	beq.n	80065d8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80065c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80065ce:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2210      	movs	r2, #16
 80065d6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80065d8:	6a3b      	ldr	r3, [r7, #32]
 80065da:	f003 0304 	and.w	r3, r3, #4
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00b      	beq.n	80065fa <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	f003 0308 	and.w	r3, r3, #8
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d006      	beq.n	80065fa <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2208      	movs	r2, #8
 80065f2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f930 	bl	800685a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80065fa:	6a3b      	ldr	r3, [r7, #32]
 80065fc:	f003 0302 	and.w	r3, r3, #2
 8006600:	2b00      	cmp	r3, #0
 8006602:	d009      	beq.n	8006618 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	f003 0303 	and.w	r3, r3, #3
 800660e:	2b00      	cmp	r3, #0
 8006610:	d002      	beq.n	8006618 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7fd fdd8 	bl	80041c8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006618:	6a3b      	ldr	r3, [r7, #32]
 800661a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800661e:	2b00      	cmp	r3, #0
 8006620:	d00c      	beq.n	800663c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	f003 0310 	and.w	r3, r3, #16
 8006628:	2b00      	cmp	r3, #0
 800662a:	d007      	beq.n	800663c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800662c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006632:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2210      	movs	r2, #16
 800663a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800663c:	6a3b      	ldr	r3, [r7, #32]
 800663e:	f003 0320 	and.w	r3, r3, #32
 8006642:	2b00      	cmp	r3, #0
 8006644:	d00b      	beq.n	800665e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	f003 0308 	and.w	r3, r3, #8
 800664c:	2b00      	cmp	r3, #0
 800664e:	d006      	beq.n	800665e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2208      	movs	r2, #8
 8006656:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 f912 	bl	8006882 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800665e:	6a3b      	ldr	r3, [r7, #32]
 8006660:	f003 0310 	and.w	r3, r3, #16
 8006664:	2b00      	cmp	r3, #0
 8006666:	d009      	beq.n	800667c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	f003 0303 	and.w	r3, r3, #3
 8006672:	2b00      	cmp	r3, #0
 8006674:	d002      	beq.n	800667c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 f8f9 	bl	800686e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800667c:	6a3b      	ldr	r3, [r7, #32]
 800667e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00b      	beq.n	800669e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	f003 0310 	and.w	r3, r3, #16
 800668c:	2b00      	cmp	r3, #0
 800668e:	d006      	beq.n	800669e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2210      	movs	r2, #16
 8006696:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f000 f8fc 	bl	8006896 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800669e:	6a3b      	ldr	r3, [r7, #32]
 80066a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d00b      	beq.n	80066c0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	f003 0308 	and.w	r3, r3, #8
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d006      	beq.n	80066c0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2208      	movs	r2, #8
 80066b8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 f8f5 	bl	80068aa <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80066c0:	6a3b      	ldr	r3, [r7, #32]
 80066c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d07b      	beq.n	80067c2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	f003 0304 	and.w	r3, r3, #4
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d072      	beq.n	80067ba <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80066d4:	6a3b      	ldr	r3, [r7, #32]
 80066d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d008      	beq.n	80066f0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d003      	beq.n	80066f0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80066e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ea:	f043 0301 	orr.w	r3, r3, #1
 80066ee:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80066f0:	6a3b      	ldr	r3, [r7, #32]
 80066f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d008      	beq.n	800670c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006700:	2b00      	cmp	r3, #0
 8006702:	d003      	beq.n	800670c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006706:	f043 0302 	orr.w	r3, r3, #2
 800670a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800670c:	6a3b      	ldr	r3, [r7, #32]
 800670e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006712:	2b00      	cmp	r3, #0
 8006714:	d008      	beq.n	8006728 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800671c:	2b00      	cmp	r3, #0
 800671e:	d003      	beq.n	8006728 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006722:	f043 0304 	orr.w	r3, r3, #4
 8006726:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006728:	6a3b      	ldr	r3, [r7, #32]
 800672a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800672e:	2b00      	cmp	r3, #0
 8006730:	d043      	beq.n	80067ba <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006738:	2b00      	cmp	r3, #0
 800673a:	d03e      	beq.n	80067ba <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006742:	2b60      	cmp	r3, #96	@ 0x60
 8006744:	d02b      	beq.n	800679e <HAL_CAN_IRQHandler+0x32a>
 8006746:	2b60      	cmp	r3, #96	@ 0x60
 8006748:	d82e      	bhi.n	80067a8 <HAL_CAN_IRQHandler+0x334>
 800674a:	2b50      	cmp	r3, #80	@ 0x50
 800674c:	d022      	beq.n	8006794 <HAL_CAN_IRQHandler+0x320>
 800674e:	2b50      	cmp	r3, #80	@ 0x50
 8006750:	d82a      	bhi.n	80067a8 <HAL_CAN_IRQHandler+0x334>
 8006752:	2b40      	cmp	r3, #64	@ 0x40
 8006754:	d019      	beq.n	800678a <HAL_CAN_IRQHandler+0x316>
 8006756:	2b40      	cmp	r3, #64	@ 0x40
 8006758:	d826      	bhi.n	80067a8 <HAL_CAN_IRQHandler+0x334>
 800675a:	2b30      	cmp	r3, #48	@ 0x30
 800675c:	d010      	beq.n	8006780 <HAL_CAN_IRQHandler+0x30c>
 800675e:	2b30      	cmp	r3, #48	@ 0x30
 8006760:	d822      	bhi.n	80067a8 <HAL_CAN_IRQHandler+0x334>
 8006762:	2b10      	cmp	r3, #16
 8006764:	d002      	beq.n	800676c <HAL_CAN_IRQHandler+0x2f8>
 8006766:	2b20      	cmp	r3, #32
 8006768:	d005      	beq.n	8006776 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800676a:	e01d      	b.n	80067a8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800676c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676e:	f043 0308 	orr.w	r3, r3, #8
 8006772:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006774:	e019      	b.n	80067aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006778:	f043 0310 	orr.w	r3, r3, #16
 800677c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800677e:	e014      	b.n	80067aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006782:	f043 0320 	orr.w	r3, r3, #32
 8006786:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006788:	e00f      	b.n	80067aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800678a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800678c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006790:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006792:	e00a      	b.n	80067aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800679a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800679c:	e005      	b.n	80067aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800679e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067a4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80067a6:	e000      	b.n	80067aa <HAL_CAN_IRQHandler+0x336>
            break;
 80067a8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	699a      	ldr	r2, [r3, #24]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80067b8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2204      	movs	r2, #4
 80067c0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80067c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d008      	beq.n	80067da <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80067cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ce:	431a      	orrs	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f000 f872 	bl	80068be <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80067da:	bf00      	nop
 80067dc:	3728      	adds	r7, #40	@ 0x28
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}

080067e2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80067e2:	b480      	push	{r7}
 80067e4:	b083      	sub	sp, #12
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80067ea:	bf00      	nop
 80067ec:	370c      	adds	r7, #12
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr

080067f6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80067f6:	b480      	push	{r7}
 80067f8:	b083      	sub	sp, #12
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80067fe:	bf00      	nop
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800680a:	b480      	push	{r7}
 800680c:	b083      	sub	sp, #12
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006812:	bf00      	nop
 8006814:	370c      	adds	r7, #12
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr

0800681e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800681e:	b480      	push	{r7}
 8006820:	b083      	sub	sp, #12
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006826:	bf00      	nop
 8006828:	370c      	adds	r7, #12
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr

08006832 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006832:	b480      	push	{r7}
 8006834:	b083      	sub	sp, #12
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800683a:	bf00      	nop
 800683c:	370c      	adds	r7, #12
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr

08006846 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006846:	b480      	push	{r7}
 8006848:	b083      	sub	sp, #12
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800685a:	b480      	push	{r7}
 800685c:	b083      	sub	sp, #12
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006862:	bf00      	nop
 8006864:	370c      	adds	r7, #12
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr

0800686e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800686e:	b480      	push	{r7}
 8006870:	b083      	sub	sp, #12
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006876:	bf00      	nop
 8006878:	370c      	adds	r7, #12
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr

08006882 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006882:	b480      	push	{r7}
 8006884:	b083      	sub	sp, #12
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800688a:	bf00      	nop
 800688c:	370c      	adds	r7, #12
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr

08006896 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006896:	b480      	push	{r7}
 8006898:	b083      	sub	sp, #12
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800689e:	bf00      	nop
 80068a0:	370c      	adds	r7, #12
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr

080068aa <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b083      	sub	sp, #12
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80068b2:	bf00      	nop
 80068b4:	370c      	adds	r7, #12
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr

080068be <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80068be:	b480      	push	{r7}
 80068c0:	b083      	sub	sp, #12
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80068c6:	bf00      	nop
 80068c8:	370c      	adds	r7, #12
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr

080068d2 <HAL_CAN_GetState>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL state
  */
HAL_CAN_StateTypeDef HAL_CAN_GetState(const CAN_HandleTypeDef *hcan)
{
 80068d2:	b480      	push	{r7}
 80068d4:	b085      	sub	sp, #20
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
  HAL_CAN_StateTypeDef state = hcan->State;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068e0:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_CAN_STATE_READY) ||
 80068e2:	7bfb      	ldrb	r3, [r7, #15]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d002      	beq.n	80068ee <HAL_CAN_GetState+0x1c>
 80068e8:	7bfb      	ldrb	r3, [r7, #15]
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d112      	bne.n	8006914 <HAL_CAN_GetState+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check sleep mode acknowledge flag */
    if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	f003 0302 	and.w	r3, r3, #2
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d002      	beq.n	8006902 <HAL_CAN_GetState+0x30>
    {
      /* Sleep mode is active */
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
 80068fc:	2304      	movs	r3, #4
 80068fe:	73fb      	strb	r3, [r7, #15]
 8006900:	e008      	b.n	8006914 <HAL_CAN_GetState+0x42>
    }
    /* Check sleep mode request flag */
    else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0302 	and.w	r3, r3, #2
 800690c:	2b00      	cmp	r3, #0
 800690e:	d001      	beq.n	8006914 <HAL_CAN_GetState+0x42>
    {
      /* Sleep mode request is pending */
      state = HAL_CAN_STATE_SLEEP_PENDING;
 8006910:	2303      	movs	r3, #3
 8006912:	73fb      	strb	r3, [r7, #15]
      /* Neither sleep mode request nor sleep mode acknowledge */
    }
  }

  /* Return CAN state */
  return state;
 8006914:	7bfb      	ldrb	r3, [r7, #15]
}
 8006916:	4618      	mov	r0, r3
 8006918:	3714      	adds	r7, #20
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr

08006922 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800692e:	4618      	mov	r0, r3
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr

0800693a <HAL_CAN_ResetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan)
{
 800693a:	b480      	push	{r7}
 800693c:	b085      	sub	sp, #20
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006942:	2300      	movs	r3, #0
 8006944:	73fb      	strb	r3, [r7, #15]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800694c:	73bb      	strb	r3, [r7, #14]

  if ((state == HAL_CAN_STATE_READY) ||
 800694e:	7bbb      	ldrb	r3, [r7, #14]
 8006950:	2b01      	cmp	r3, #1
 8006952:	d002      	beq.n	800695a <HAL_CAN_ResetError+0x20>
 8006954:	7bbb      	ldrb	r3, [r7, #14]
 8006956:	2b02      	cmp	r3, #2
 8006958:	d103      	bne.n	8006962 <HAL_CAN_ResetError+0x28>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Reset CAN error code */
    hcan->ErrorCode = 0U;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006960:	e007      	b.n	8006972 <HAL_CAN_ResetError+0x38>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006966:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	625a      	str	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the status */
  return status;
 8006972:	7bfb      	ldrb	r3, [r7, #15]
}
 8006974:	4618      	mov	r0, r3
 8006976:	3714      	adds	r7, #20
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <__NVIC_SetPriorityGrouping>:
{
 8006980:	b480      	push	{r7}
 8006982:	b085      	sub	sp, #20
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f003 0307 	and.w	r3, r3, #7
 800698e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006990:	4b0c      	ldr	r3, [pc, #48]	@ (80069c4 <__NVIC_SetPriorityGrouping+0x44>)
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006996:	68ba      	ldr	r2, [r7, #8]
 8006998:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800699c:	4013      	ands	r3, r2
 800699e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80069a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80069ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069b2:	4a04      	ldr	r2, [pc, #16]	@ (80069c4 <__NVIC_SetPriorityGrouping+0x44>)
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	60d3      	str	r3, [r2, #12]
}
 80069b8:	bf00      	nop
 80069ba:	3714      	adds	r7, #20
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr
 80069c4:	e000ed00 	.word	0xe000ed00

080069c8 <__NVIC_GetPriorityGrouping>:
{
 80069c8:	b480      	push	{r7}
 80069ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80069cc:	4b04      	ldr	r3, [pc, #16]	@ (80069e0 <__NVIC_GetPriorityGrouping+0x18>)
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	0a1b      	lsrs	r3, r3, #8
 80069d2:	f003 0307 	and.w	r3, r3, #7
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr
 80069e0:	e000ed00 	.word	0xe000ed00

080069e4 <__NVIC_EnableIRQ>:
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	4603      	mov	r3, r0
 80069ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	db0b      	blt.n	8006a0e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80069f6:	79fb      	ldrb	r3, [r7, #7]
 80069f8:	f003 021f 	and.w	r2, r3, #31
 80069fc:	4907      	ldr	r1, [pc, #28]	@ (8006a1c <__NVIC_EnableIRQ+0x38>)
 80069fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a02:	095b      	lsrs	r3, r3, #5
 8006a04:	2001      	movs	r0, #1
 8006a06:	fa00 f202 	lsl.w	r2, r0, r2
 8006a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006a0e:	bf00      	nop
 8006a10:	370c      	adds	r7, #12
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	e000e100 	.word	0xe000e100

08006a20 <__NVIC_SetPriority>:
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	4603      	mov	r3, r0
 8006a28:	6039      	str	r1, [r7, #0]
 8006a2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	db0a      	blt.n	8006a4a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	b2da      	uxtb	r2, r3
 8006a38:	490c      	ldr	r1, [pc, #48]	@ (8006a6c <__NVIC_SetPriority+0x4c>)
 8006a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a3e:	0112      	lsls	r2, r2, #4
 8006a40:	b2d2      	uxtb	r2, r2
 8006a42:	440b      	add	r3, r1
 8006a44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006a48:	e00a      	b.n	8006a60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	b2da      	uxtb	r2, r3
 8006a4e:	4908      	ldr	r1, [pc, #32]	@ (8006a70 <__NVIC_SetPriority+0x50>)
 8006a50:	79fb      	ldrb	r3, [r7, #7]
 8006a52:	f003 030f 	and.w	r3, r3, #15
 8006a56:	3b04      	subs	r3, #4
 8006a58:	0112      	lsls	r2, r2, #4
 8006a5a:	b2d2      	uxtb	r2, r2
 8006a5c:	440b      	add	r3, r1
 8006a5e:	761a      	strb	r2, [r3, #24]
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr
 8006a6c:	e000e100 	.word	0xe000e100
 8006a70:	e000ed00 	.word	0xe000ed00

08006a74 <NVIC_EncodePriority>:
{
 8006a74:	b480      	push	{r7}
 8006a76:	b089      	sub	sp, #36	@ 0x24
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f003 0307 	and.w	r3, r3, #7
 8006a86:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	f1c3 0307 	rsb	r3, r3, #7
 8006a8e:	2b04      	cmp	r3, #4
 8006a90:	bf28      	it	cs
 8006a92:	2304      	movcs	r3, #4
 8006a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	3304      	adds	r3, #4
 8006a9a:	2b06      	cmp	r3, #6
 8006a9c:	d902      	bls.n	8006aa4 <NVIC_EncodePriority+0x30>
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	3b03      	subs	r3, #3
 8006aa2:	e000      	b.n	8006aa6 <NVIC_EncodePriority+0x32>
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab2:	43da      	mvns	r2, r3
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	401a      	ands	r2, r3
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006abc:	f04f 31ff 	mov.w	r1, #4294967295
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ac6:	43d9      	mvns	r1, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006acc:	4313      	orrs	r3, r2
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3724      	adds	r7, #36	@ 0x24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr
	...

08006adc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006aec:	d301      	bcc.n	8006af2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006aee:	2301      	movs	r3, #1
 8006af0:	e00f      	b.n	8006b12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006af2:	4a0a      	ldr	r2, [pc, #40]	@ (8006b1c <SysTick_Config+0x40>)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	3b01      	subs	r3, #1
 8006af8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006afa:	210f      	movs	r1, #15
 8006afc:	f04f 30ff 	mov.w	r0, #4294967295
 8006b00:	f7ff ff8e 	bl	8006a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b04:	4b05      	ldr	r3, [pc, #20]	@ (8006b1c <SysTick_Config+0x40>)
 8006b06:	2200      	movs	r2, #0
 8006b08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b0a:	4b04      	ldr	r3, [pc, #16]	@ (8006b1c <SysTick_Config+0x40>)
 8006b0c:	2207      	movs	r2, #7
 8006b0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006b10:	2300      	movs	r3, #0
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3708      	adds	r7, #8
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	e000e010 	.word	0xe000e010

08006b20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f7ff ff29 	bl	8006980 <__NVIC_SetPriorityGrouping>
}
 8006b2e:	bf00      	nop
 8006b30:	3708      	adds	r7, #8
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b086      	sub	sp, #24
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	60b9      	str	r1, [r7, #8]
 8006b40:	607a      	str	r2, [r7, #4]
 8006b42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006b44:	2300      	movs	r3, #0
 8006b46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006b48:	f7ff ff3e 	bl	80069c8 <__NVIC_GetPriorityGrouping>
 8006b4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	68b9      	ldr	r1, [r7, #8]
 8006b52:	6978      	ldr	r0, [r7, #20]
 8006b54:	f7ff ff8e 	bl	8006a74 <NVIC_EncodePriority>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b5e:	4611      	mov	r1, r2
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7ff ff5d 	bl	8006a20 <__NVIC_SetPriority>
}
 8006b66:	bf00      	nop
 8006b68:	3718      	adds	r7, #24
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}

08006b6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	b082      	sub	sp, #8
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	4603      	mov	r3, r0
 8006b76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f7ff ff31 	bl	80069e4 <__NVIC_EnableIRQ>
}
 8006b82:	bf00      	nop
 8006b84:	3708      	adds	r7, #8
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}

08006b8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006b8a:	b580      	push	{r7, lr}
 8006b8c:	b082      	sub	sp, #8
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f7ff ffa2 	bl	8006adc <SysTick_Config>
 8006b98:	4603      	mov	r3, r0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3708      	adds	r7, #8
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
	...

08006ba4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b086      	sub	sp, #24
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006bac:	2300      	movs	r3, #0
 8006bae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006bb0:	f7fe f9f2 	bl	8004f98 <HAL_GetTick>
 8006bb4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d101      	bne.n	8006bc0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e099      	b.n	8006cf4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2202      	movs	r2, #2
 8006bc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f022 0201 	bic.w	r2, r2, #1
 8006bde:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006be0:	e00f      	b.n	8006c02 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006be2:	f7fe f9d9 	bl	8004f98 <HAL_GetTick>
 8006be6:	4602      	mov	r2, r0
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	1ad3      	subs	r3, r2, r3
 8006bec:	2b05      	cmp	r3, #5
 8006bee:	d908      	bls.n	8006c02 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2220      	movs	r2, #32
 8006bf4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2203      	movs	r2, #3
 8006bfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006bfe:	2303      	movs	r3, #3
 8006c00:	e078      	b.n	8006cf4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f003 0301 	and.w	r3, r3, #1
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d1e8      	bne.n	8006be2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006c18:	697a      	ldr	r2, [r7, #20]
 8006c1a:	4b38      	ldr	r3, [pc, #224]	@ (8006cfc <HAL_DMA_Init+0x158>)
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006c2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	691b      	ldr	r3, [r3, #16]
 8006c34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a1b      	ldr	r3, [r3, #32]
 8006c4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006c4e:	697a      	ldr	r2, [r7, #20]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c58:	2b04      	cmp	r3, #4
 8006c5a:	d107      	bne.n	8006c6c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c64:	4313      	orrs	r3, r2
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	697a      	ldr	r2, [r7, #20]
 8006c72:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	695b      	ldr	r3, [r3, #20]
 8006c7a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	f023 0307 	bic.w	r3, r3, #7
 8006c82:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c88:	697a      	ldr	r2, [r7, #20]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c92:	2b04      	cmp	r3, #4
 8006c94:	d117      	bne.n	8006cc6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d00e      	beq.n	8006cc6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 fa6f 	bl	800718c <DMA_CheckFifoParam>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d008      	beq.n	8006cc6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2240      	movs	r2, #64	@ 0x40
 8006cb8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e016      	b.n	8006cf4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 fa26 	bl	8007120 <DMA_CalcBaseAndBitshift>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cdc:	223f      	movs	r2, #63	@ 0x3f
 8006cde:	409a      	lsls	r2, r3
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3718      	adds	r7, #24
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	e010803f 	.word	0xe010803f

08006d00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	607a      	str	r2, [r7, #4]
 8006d0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d101      	bne.n	8006d26 <HAL_DMA_Start_IT+0x26>
 8006d22:	2302      	movs	r3, #2
 8006d24:	e040      	b.n	8006da8 <HAL_DMA_Start_IT+0xa8>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2201      	movs	r2, #1
 8006d2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d12f      	bne.n	8006d9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2202      	movs	r2, #2
 8006d3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2200      	movs	r2, #0
 8006d46:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	68b9      	ldr	r1, [r7, #8]
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f000 f9b8 	bl	80070c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d58:	223f      	movs	r2, #63	@ 0x3f
 8006d5a:	409a      	lsls	r2, r3
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f042 0216 	orr.w	r2, r2, #22
 8006d6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d007      	beq.n	8006d88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f042 0208 	orr.w	r2, r2, #8
 8006d86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f042 0201 	orr.w	r2, r2, #1
 8006d96:	601a      	str	r2, [r3, #0]
 8006d98:	e005      	b.n	8006da6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006da2:	2302      	movs	r3, #2
 8006da4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3718      	adds	r7, #24
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006db8:	2300      	movs	r3, #0
 8006dba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006dbc:	4b8e      	ldr	r3, [pc, #568]	@ (8006ff8 <HAL_DMA_IRQHandler+0x248>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a8e      	ldr	r2, [pc, #568]	@ (8006ffc <HAL_DMA_IRQHandler+0x24c>)
 8006dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc6:	0a9b      	lsrs	r3, r3, #10
 8006dc8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dda:	2208      	movs	r2, #8
 8006ddc:	409a      	lsls	r2, r3
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	4013      	ands	r3, r2
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d01a      	beq.n	8006e1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0304 	and.w	r3, r3, #4
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d013      	beq.n	8006e1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f022 0204 	bic.w	r2, r2, #4
 8006e02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e08:	2208      	movs	r2, #8
 8006e0a:	409a      	lsls	r2, r3
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e14:	f043 0201 	orr.w	r2, r3, #1
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e20:	2201      	movs	r2, #1
 8006e22:	409a      	lsls	r2, r3
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	4013      	ands	r3, r2
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d012      	beq.n	8006e52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	695b      	ldr	r3, [r3, #20]
 8006e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00b      	beq.n	8006e52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e3e:	2201      	movs	r2, #1
 8006e40:	409a      	lsls	r2, r3
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e4a:	f043 0202 	orr.w	r2, r3, #2
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e56:	2204      	movs	r2, #4
 8006e58:	409a      	lsls	r2, r3
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d012      	beq.n	8006e88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0302 	and.w	r3, r3, #2
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00b      	beq.n	8006e88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e74:	2204      	movs	r2, #4
 8006e76:	409a      	lsls	r2, r3
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e80:	f043 0204 	orr.w	r2, r3, #4
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e8c:	2210      	movs	r2, #16
 8006e8e:	409a      	lsls	r2, r3
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	4013      	ands	r3, r2
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d043      	beq.n	8006f20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0308 	and.w	r3, r3, #8
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d03c      	beq.n	8006f20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eaa:	2210      	movs	r2, #16
 8006eac:	409a      	lsls	r2, r3
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d018      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d108      	bne.n	8006ee0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d024      	beq.n	8006f20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	4798      	blx	r3
 8006ede:	e01f      	b.n	8006f20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d01b      	beq.n	8006f20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	4798      	blx	r3
 8006ef0:	e016      	b.n	8006f20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d107      	bne.n	8006f10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f022 0208 	bic.w	r2, r2, #8
 8006f0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d003      	beq.n	8006f20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f24:	2220      	movs	r2, #32
 8006f26:	409a      	lsls	r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	4013      	ands	r3, r2
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 808f 	beq.w	8007050 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f003 0310 	and.w	r3, r3, #16
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f000 8087 	beq.w	8007050 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f46:	2220      	movs	r2, #32
 8006f48:	409a      	lsls	r2, r3
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	2b05      	cmp	r3, #5
 8006f58:	d136      	bne.n	8006fc8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f022 0216 	bic.w	r2, r2, #22
 8006f68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	695a      	ldr	r2, [r3, #20]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006f78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d103      	bne.n	8006f8a <HAL_DMA_IRQHandler+0x1da>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d007      	beq.n	8006f9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f022 0208 	bic.w	r2, r2, #8
 8006f98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f9e:	223f      	movs	r2, #63	@ 0x3f
 8006fa0:	409a      	lsls	r2, r3
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d07e      	beq.n	80070bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	4798      	blx	r3
        }
        return;
 8006fc6:	e079      	b.n	80070bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d01d      	beq.n	8007012 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10d      	bne.n	8007000 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d031      	beq.n	8007050 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	4798      	blx	r3
 8006ff4:	e02c      	b.n	8007050 <HAL_DMA_IRQHandler+0x2a0>
 8006ff6:	bf00      	nop
 8006ff8:	20000000 	.word	0x20000000
 8006ffc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007004:	2b00      	cmp	r3, #0
 8007006:	d023      	beq.n	8007050 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	4798      	blx	r3
 8007010:	e01e      	b.n	8007050 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800701c:	2b00      	cmp	r3, #0
 800701e:	d10f      	bne.n	8007040 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f022 0210 	bic.w	r2, r2, #16
 800702e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007044:	2b00      	cmp	r3, #0
 8007046:	d003      	beq.n	8007050 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007054:	2b00      	cmp	r3, #0
 8007056:	d032      	beq.n	80070be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	d022      	beq.n	80070aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2205      	movs	r2, #5
 8007068:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f022 0201 	bic.w	r2, r2, #1
 800707a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	3301      	adds	r3, #1
 8007080:	60bb      	str	r3, [r7, #8]
 8007082:	697a      	ldr	r2, [r7, #20]
 8007084:	429a      	cmp	r2, r3
 8007086:	d307      	bcc.n	8007098 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0301 	and.w	r3, r3, #1
 8007092:	2b00      	cmp	r3, #0
 8007094:	d1f2      	bne.n	800707c <HAL_DMA_IRQHandler+0x2cc>
 8007096:	e000      	b.n	800709a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007098:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2201      	movs	r2, #1
 800709e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d005      	beq.n	80070be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	4798      	blx	r3
 80070ba:	e000      	b.n	80070be <HAL_DMA_IRQHandler+0x30e>
        return;
 80070bc:	bf00      	nop
    }
  }
}
 80070be:	3718      	adds	r7, #24
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b085      	sub	sp, #20
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	607a      	str	r2, [r7, #4]
 80070d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80070e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	683a      	ldr	r2, [r7, #0]
 80070e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	2b40      	cmp	r3, #64	@ 0x40
 80070f0:	d108      	bne.n	8007104 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	68ba      	ldr	r2, [r7, #8]
 8007100:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007102:	e007      	b.n	8007114 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68ba      	ldr	r2, [r7, #8]
 800710a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	60da      	str	r2, [r3, #12]
}
 8007114:	bf00      	nop
 8007116:	3714      	adds	r7, #20
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr

08007120 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007120:	b480      	push	{r7}
 8007122:	b085      	sub	sp, #20
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	b2db      	uxtb	r3, r3
 800712e:	3b10      	subs	r3, #16
 8007130:	4a14      	ldr	r2, [pc, #80]	@ (8007184 <DMA_CalcBaseAndBitshift+0x64>)
 8007132:	fba2 2303 	umull	r2, r3, r2, r3
 8007136:	091b      	lsrs	r3, r3, #4
 8007138:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800713a:	4a13      	ldr	r2, [pc, #76]	@ (8007188 <DMA_CalcBaseAndBitshift+0x68>)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	4413      	add	r3, r2
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	461a      	mov	r2, r3
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2b03      	cmp	r3, #3
 800714c:	d909      	bls.n	8007162 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007156:	f023 0303 	bic.w	r3, r3, #3
 800715a:	1d1a      	adds	r2, r3, #4
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	659a      	str	r2, [r3, #88]	@ 0x58
 8007160:	e007      	b.n	8007172 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800716a:	f023 0303 	bic.w	r3, r3, #3
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007176:	4618      	mov	r0, r3
 8007178:	3714      	adds	r7, #20
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	aaaaaaab 	.word	0xaaaaaaab
 8007188:	0800b6c0 	.word	0x0800b6c0

0800718c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800718c:	b480      	push	{r7}
 800718e:	b085      	sub	sp, #20
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007194:	2300      	movs	r3, #0
 8007196:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	699b      	ldr	r3, [r3, #24]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d11f      	bne.n	80071e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	2b03      	cmp	r3, #3
 80071aa:	d856      	bhi.n	800725a <DMA_CheckFifoParam+0xce>
 80071ac:	a201      	add	r2, pc, #4	@ (adr r2, 80071b4 <DMA_CheckFifoParam+0x28>)
 80071ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b2:	bf00      	nop
 80071b4:	080071c5 	.word	0x080071c5
 80071b8:	080071d7 	.word	0x080071d7
 80071bc:	080071c5 	.word	0x080071c5
 80071c0:	0800725b 	.word	0x0800725b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d046      	beq.n	800725e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80071d4:	e043      	b.n	800725e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071da:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80071de:	d140      	bne.n	8007262 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80071e4:	e03d      	b.n	8007262 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	699b      	ldr	r3, [r3, #24]
 80071ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071ee:	d121      	bne.n	8007234 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	2b03      	cmp	r3, #3
 80071f4:	d837      	bhi.n	8007266 <DMA_CheckFifoParam+0xda>
 80071f6:	a201      	add	r2, pc, #4	@ (adr r2, 80071fc <DMA_CheckFifoParam+0x70>)
 80071f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071fc:	0800720d 	.word	0x0800720d
 8007200:	08007213 	.word	0x08007213
 8007204:	0800720d 	.word	0x0800720d
 8007208:	08007225 	.word	0x08007225
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	73fb      	strb	r3, [r7, #15]
      break;
 8007210:	e030      	b.n	8007274 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007216:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800721a:	2b00      	cmp	r3, #0
 800721c:	d025      	beq.n	800726a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007222:	e022      	b.n	800726a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007228:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800722c:	d11f      	bne.n	800726e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800722e:	2301      	movs	r3, #1
 8007230:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007232:	e01c      	b.n	800726e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	2b02      	cmp	r3, #2
 8007238:	d903      	bls.n	8007242 <DMA_CheckFifoParam+0xb6>
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	2b03      	cmp	r3, #3
 800723e:	d003      	beq.n	8007248 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007240:	e018      	b.n	8007274 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	73fb      	strb	r3, [r7, #15]
      break;
 8007246:	e015      	b.n	8007274 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800724c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00e      	beq.n	8007272 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	73fb      	strb	r3, [r7, #15]
      break;
 8007258:	e00b      	b.n	8007272 <DMA_CheckFifoParam+0xe6>
      break;
 800725a:	bf00      	nop
 800725c:	e00a      	b.n	8007274 <DMA_CheckFifoParam+0xe8>
      break;
 800725e:	bf00      	nop
 8007260:	e008      	b.n	8007274 <DMA_CheckFifoParam+0xe8>
      break;
 8007262:	bf00      	nop
 8007264:	e006      	b.n	8007274 <DMA_CheckFifoParam+0xe8>
      break;
 8007266:	bf00      	nop
 8007268:	e004      	b.n	8007274 <DMA_CheckFifoParam+0xe8>
      break;
 800726a:	bf00      	nop
 800726c:	e002      	b.n	8007274 <DMA_CheckFifoParam+0xe8>
      break;   
 800726e:	bf00      	nop
 8007270:	e000      	b.n	8007274 <DMA_CheckFifoParam+0xe8>
      break;
 8007272:	bf00      	nop
    }
  } 
  
  return status; 
 8007274:	7bfb      	ldrb	r3, [r7, #15]
}
 8007276:	4618      	mov	r0, r3
 8007278:	3714      	adds	r7, #20
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop

08007284 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007284:	b480      	push	{r7}
 8007286:	b089      	sub	sp, #36	@ 0x24
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800728e:	2300      	movs	r3, #0
 8007290:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007292:	2300      	movs	r3, #0
 8007294:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007296:	2300      	movs	r3, #0
 8007298:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800729a:	2300      	movs	r3, #0
 800729c:	61fb      	str	r3, [r7, #28]
 800729e:	e165      	b.n	800756c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80072a0:	2201      	movs	r2, #1
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	fa02 f303 	lsl.w	r3, r2, r3
 80072a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	697a      	ldr	r2, [r7, #20]
 80072b0:	4013      	ands	r3, r2
 80072b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80072b4:	693a      	ldr	r2, [r7, #16]
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	429a      	cmp	r2, r3
 80072ba:	f040 8154 	bne.w	8007566 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f003 0303 	and.w	r3, r3, #3
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d005      	beq.n	80072d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80072d2:	2b02      	cmp	r3, #2
 80072d4:	d130      	bne.n	8007338 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80072dc:	69fb      	ldr	r3, [r7, #28]
 80072de:	005b      	lsls	r3, r3, #1
 80072e0:	2203      	movs	r2, #3
 80072e2:	fa02 f303 	lsl.w	r3, r2, r3
 80072e6:	43db      	mvns	r3, r3
 80072e8:	69ba      	ldr	r2, [r7, #24]
 80072ea:	4013      	ands	r3, r2
 80072ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	68da      	ldr	r2, [r3, #12]
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	005b      	lsls	r3, r3, #1
 80072f6:	fa02 f303 	lsl.w	r3, r2, r3
 80072fa:	69ba      	ldr	r2, [r7, #24]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	69ba      	ldr	r2, [r7, #24]
 8007304:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800730c:	2201      	movs	r2, #1
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	fa02 f303 	lsl.w	r3, r2, r3
 8007314:	43db      	mvns	r3, r3
 8007316:	69ba      	ldr	r2, [r7, #24]
 8007318:	4013      	ands	r3, r2
 800731a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	091b      	lsrs	r3, r3, #4
 8007322:	f003 0201 	and.w	r2, r3, #1
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	fa02 f303 	lsl.w	r3, r2, r3
 800732c:	69ba      	ldr	r2, [r7, #24]
 800732e:	4313      	orrs	r3, r2
 8007330:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	69ba      	ldr	r2, [r7, #24]
 8007336:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	f003 0303 	and.w	r3, r3, #3
 8007340:	2b03      	cmp	r3, #3
 8007342:	d017      	beq.n	8007374 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	005b      	lsls	r3, r3, #1
 800734e:	2203      	movs	r2, #3
 8007350:	fa02 f303 	lsl.w	r3, r2, r3
 8007354:	43db      	mvns	r3, r3
 8007356:	69ba      	ldr	r2, [r7, #24]
 8007358:	4013      	ands	r3, r2
 800735a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	689a      	ldr	r2, [r3, #8]
 8007360:	69fb      	ldr	r3, [r7, #28]
 8007362:	005b      	lsls	r3, r3, #1
 8007364:	fa02 f303 	lsl.w	r3, r2, r3
 8007368:	69ba      	ldr	r2, [r7, #24]
 800736a:	4313      	orrs	r3, r2
 800736c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	69ba      	ldr	r2, [r7, #24]
 8007372:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	f003 0303 	and.w	r3, r3, #3
 800737c:	2b02      	cmp	r3, #2
 800737e:	d123      	bne.n	80073c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	08da      	lsrs	r2, r3, #3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	3208      	adds	r2, #8
 8007388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800738c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800738e:	69fb      	ldr	r3, [r7, #28]
 8007390:	f003 0307 	and.w	r3, r3, #7
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	220f      	movs	r2, #15
 8007398:	fa02 f303 	lsl.w	r3, r2, r3
 800739c:	43db      	mvns	r3, r3
 800739e:	69ba      	ldr	r2, [r7, #24]
 80073a0:	4013      	ands	r3, r2
 80073a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	691a      	ldr	r2, [r3, #16]
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	f003 0307 	and.w	r3, r3, #7
 80073ae:	009b      	lsls	r3, r3, #2
 80073b0:	fa02 f303 	lsl.w	r3, r2, r3
 80073b4:	69ba      	ldr	r2, [r7, #24]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80073ba:	69fb      	ldr	r3, [r7, #28]
 80073bc:	08da      	lsrs	r2, r3, #3
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	3208      	adds	r2, #8
 80073c2:	69b9      	ldr	r1, [r7, #24]
 80073c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	005b      	lsls	r3, r3, #1
 80073d2:	2203      	movs	r2, #3
 80073d4:	fa02 f303 	lsl.w	r3, r2, r3
 80073d8:	43db      	mvns	r3, r3
 80073da:	69ba      	ldr	r2, [r7, #24]
 80073dc:	4013      	ands	r3, r2
 80073de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	f003 0203 	and.w	r2, r3, #3
 80073e8:	69fb      	ldr	r3, [r7, #28]
 80073ea:	005b      	lsls	r3, r3, #1
 80073ec:	fa02 f303 	lsl.w	r3, r2, r3
 80073f0:	69ba      	ldr	r2, [r7, #24]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	69ba      	ldr	r2, [r7, #24]
 80073fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007404:	2b00      	cmp	r3, #0
 8007406:	f000 80ae 	beq.w	8007566 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800740a:	2300      	movs	r3, #0
 800740c:	60fb      	str	r3, [r7, #12]
 800740e:	4b5d      	ldr	r3, [pc, #372]	@ (8007584 <HAL_GPIO_Init+0x300>)
 8007410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007412:	4a5c      	ldr	r2, [pc, #368]	@ (8007584 <HAL_GPIO_Init+0x300>)
 8007414:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007418:	6453      	str	r3, [r2, #68]	@ 0x44
 800741a:	4b5a      	ldr	r3, [pc, #360]	@ (8007584 <HAL_GPIO_Init+0x300>)
 800741c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800741e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007422:	60fb      	str	r3, [r7, #12]
 8007424:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007426:	4a58      	ldr	r2, [pc, #352]	@ (8007588 <HAL_GPIO_Init+0x304>)
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	089b      	lsrs	r3, r3, #2
 800742c:	3302      	adds	r3, #2
 800742e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007432:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007434:	69fb      	ldr	r3, [r7, #28]
 8007436:	f003 0303 	and.w	r3, r3, #3
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	220f      	movs	r2, #15
 800743e:	fa02 f303 	lsl.w	r3, r2, r3
 8007442:	43db      	mvns	r3, r3
 8007444:	69ba      	ldr	r2, [r7, #24]
 8007446:	4013      	ands	r3, r2
 8007448:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	4a4f      	ldr	r2, [pc, #316]	@ (800758c <HAL_GPIO_Init+0x308>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d025      	beq.n	800749e <HAL_GPIO_Init+0x21a>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	4a4e      	ldr	r2, [pc, #312]	@ (8007590 <HAL_GPIO_Init+0x30c>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d01f      	beq.n	800749a <HAL_GPIO_Init+0x216>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	4a4d      	ldr	r2, [pc, #308]	@ (8007594 <HAL_GPIO_Init+0x310>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d019      	beq.n	8007496 <HAL_GPIO_Init+0x212>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	4a4c      	ldr	r2, [pc, #304]	@ (8007598 <HAL_GPIO_Init+0x314>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d013      	beq.n	8007492 <HAL_GPIO_Init+0x20e>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	4a4b      	ldr	r2, [pc, #300]	@ (800759c <HAL_GPIO_Init+0x318>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d00d      	beq.n	800748e <HAL_GPIO_Init+0x20a>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	4a4a      	ldr	r2, [pc, #296]	@ (80075a0 <HAL_GPIO_Init+0x31c>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d007      	beq.n	800748a <HAL_GPIO_Init+0x206>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	4a49      	ldr	r2, [pc, #292]	@ (80075a4 <HAL_GPIO_Init+0x320>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d101      	bne.n	8007486 <HAL_GPIO_Init+0x202>
 8007482:	2306      	movs	r3, #6
 8007484:	e00c      	b.n	80074a0 <HAL_GPIO_Init+0x21c>
 8007486:	2307      	movs	r3, #7
 8007488:	e00a      	b.n	80074a0 <HAL_GPIO_Init+0x21c>
 800748a:	2305      	movs	r3, #5
 800748c:	e008      	b.n	80074a0 <HAL_GPIO_Init+0x21c>
 800748e:	2304      	movs	r3, #4
 8007490:	e006      	b.n	80074a0 <HAL_GPIO_Init+0x21c>
 8007492:	2303      	movs	r3, #3
 8007494:	e004      	b.n	80074a0 <HAL_GPIO_Init+0x21c>
 8007496:	2302      	movs	r3, #2
 8007498:	e002      	b.n	80074a0 <HAL_GPIO_Init+0x21c>
 800749a:	2301      	movs	r3, #1
 800749c:	e000      	b.n	80074a0 <HAL_GPIO_Init+0x21c>
 800749e:	2300      	movs	r3, #0
 80074a0:	69fa      	ldr	r2, [r7, #28]
 80074a2:	f002 0203 	and.w	r2, r2, #3
 80074a6:	0092      	lsls	r2, r2, #2
 80074a8:	4093      	lsls	r3, r2
 80074aa:	69ba      	ldr	r2, [r7, #24]
 80074ac:	4313      	orrs	r3, r2
 80074ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80074b0:	4935      	ldr	r1, [pc, #212]	@ (8007588 <HAL_GPIO_Init+0x304>)
 80074b2:	69fb      	ldr	r3, [r7, #28]
 80074b4:	089b      	lsrs	r3, r3, #2
 80074b6:	3302      	adds	r3, #2
 80074b8:	69ba      	ldr	r2, [r7, #24]
 80074ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80074be:	4b3a      	ldr	r3, [pc, #232]	@ (80075a8 <HAL_GPIO_Init+0x324>)
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	43db      	mvns	r3, r3
 80074c8:	69ba      	ldr	r2, [r7, #24]
 80074ca:	4013      	ands	r3, r2
 80074cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d003      	beq.n	80074e2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80074da:	69ba      	ldr	r2, [r7, #24]
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	4313      	orrs	r3, r2
 80074e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80074e2:	4a31      	ldr	r2, [pc, #196]	@ (80075a8 <HAL_GPIO_Init+0x324>)
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80074e8:	4b2f      	ldr	r3, [pc, #188]	@ (80075a8 <HAL_GPIO_Init+0x324>)
 80074ea:	68db      	ldr	r3, [r3, #12]
 80074ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	43db      	mvns	r3, r3
 80074f2:	69ba      	ldr	r2, [r7, #24]
 80074f4:	4013      	ands	r3, r2
 80074f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007500:	2b00      	cmp	r3, #0
 8007502:	d003      	beq.n	800750c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8007504:	69ba      	ldr	r2, [r7, #24]
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	4313      	orrs	r3, r2
 800750a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800750c:	4a26      	ldr	r2, [pc, #152]	@ (80075a8 <HAL_GPIO_Init+0x324>)
 800750e:	69bb      	ldr	r3, [r7, #24]
 8007510:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007512:	4b25      	ldr	r3, [pc, #148]	@ (80075a8 <HAL_GPIO_Init+0x324>)
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	43db      	mvns	r3, r3
 800751c:	69ba      	ldr	r2, [r7, #24]
 800751e:	4013      	ands	r3, r2
 8007520:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800752a:	2b00      	cmp	r3, #0
 800752c:	d003      	beq.n	8007536 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800752e:	69ba      	ldr	r2, [r7, #24]
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	4313      	orrs	r3, r2
 8007534:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007536:	4a1c      	ldr	r2, [pc, #112]	@ (80075a8 <HAL_GPIO_Init+0x324>)
 8007538:	69bb      	ldr	r3, [r7, #24]
 800753a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800753c:	4b1a      	ldr	r3, [pc, #104]	@ (80075a8 <HAL_GPIO_Init+0x324>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	43db      	mvns	r3, r3
 8007546:	69ba      	ldr	r2, [r7, #24]
 8007548:	4013      	ands	r3, r2
 800754a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007554:	2b00      	cmp	r3, #0
 8007556:	d003      	beq.n	8007560 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007558:	69ba      	ldr	r2, [r7, #24]
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	4313      	orrs	r3, r2
 800755e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007560:	4a11      	ldr	r2, [pc, #68]	@ (80075a8 <HAL_GPIO_Init+0x324>)
 8007562:	69bb      	ldr	r3, [r7, #24]
 8007564:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007566:	69fb      	ldr	r3, [r7, #28]
 8007568:	3301      	adds	r3, #1
 800756a:	61fb      	str	r3, [r7, #28]
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	2b0f      	cmp	r3, #15
 8007570:	f67f ae96 	bls.w	80072a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007574:	bf00      	nop
 8007576:	bf00      	nop
 8007578:	3724      	adds	r7, #36	@ 0x24
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr
 8007582:	bf00      	nop
 8007584:	40023800 	.word	0x40023800
 8007588:	40013800 	.word	0x40013800
 800758c:	40020000 	.word	0x40020000
 8007590:	40020400 	.word	0x40020400
 8007594:	40020800 	.word	0x40020800
 8007598:	40020c00 	.word	0x40020c00
 800759c:	40021000 	.word	0x40021000
 80075a0:	40021400 	.word	0x40021400
 80075a4:	40021800 	.word	0x40021800
 80075a8:	40013c00 	.word	0x40013c00

080075ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
 80075b4:	460b      	mov	r3, r1
 80075b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	691a      	ldr	r2, [r3, #16]
 80075bc:	887b      	ldrh	r3, [r7, #2]
 80075be:	4013      	ands	r3, r2
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d002      	beq.n	80075ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80075c4:	2301      	movs	r3, #1
 80075c6:	73fb      	strb	r3, [r7, #15]
 80075c8:	e001      	b.n	80075ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80075ca:	2300      	movs	r3, #0
 80075cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80075ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3714      	adds	r7, #20
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr

080075dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	460b      	mov	r3, r1
 80075e6:	807b      	strh	r3, [r7, #2]
 80075e8:	4613      	mov	r3, r2
 80075ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80075ec:	787b      	ldrb	r3, [r7, #1]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d003      	beq.n	80075fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80075f2:	887a      	ldrh	r2, [r7, #2]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80075f8:	e003      	b.n	8007602 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80075fa:	887b      	ldrh	r3, [r7, #2]
 80075fc:	041a      	lsls	r2, r3, #16
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	619a      	str	r2, [r3, #24]
}
 8007602:	bf00      	nop
 8007604:	370c      	adds	r7, #12
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr

0800760e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800760e:	b480      	push	{r7}
 8007610:	b085      	sub	sp, #20
 8007612:	af00      	add	r7, sp, #0
 8007614:	6078      	str	r0, [r7, #4]
 8007616:	460b      	mov	r3, r1
 8007618:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007620:	887a      	ldrh	r2, [r7, #2]
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	4013      	ands	r3, r2
 8007626:	041a      	lsls	r2, r3, #16
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	43d9      	mvns	r1, r3
 800762c:	887b      	ldrh	r3, [r7, #2]
 800762e:	400b      	ands	r3, r1
 8007630:	431a      	orrs	r2, r3
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	619a      	str	r2, [r3, #24]
}
 8007636:	bf00      	nop
 8007638:	3714      	adds	r7, #20
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr
	...

08007644 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d101      	bne.n	8007656 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e12b      	b.n	80078ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800765c:	b2db      	uxtb	r3, r3
 800765e:	2b00      	cmp	r3, #0
 8007660:	d106      	bne.n	8007670 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2200      	movs	r2, #0
 8007666:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f7fc ff6e 	bl	800454c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2224      	movs	r2, #36	@ 0x24
 8007674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	681a      	ldr	r2, [r3, #0]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f022 0201 	bic.w	r2, r2, #1
 8007686:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007696:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80076a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80076a8:	f001 ff56 	bl	8009558 <HAL_RCC_GetPCLK1Freq>
 80076ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	4a81      	ldr	r2, [pc, #516]	@ (80078b8 <HAL_I2C_Init+0x274>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d807      	bhi.n	80076c8 <HAL_I2C_Init+0x84>
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	4a80      	ldr	r2, [pc, #512]	@ (80078bc <HAL_I2C_Init+0x278>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	bf94      	ite	ls
 80076c0:	2301      	movls	r3, #1
 80076c2:	2300      	movhi	r3, #0
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	e006      	b.n	80076d6 <HAL_I2C_Init+0x92>
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	4a7d      	ldr	r2, [pc, #500]	@ (80078c0 <HAL_I2C_Init+0x27c>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	bf94      	ite	ls
 80076d0:	2301      	movls	r3, #1
 80076d2:	2300      	movhi	r3, #0
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d001      	beq.n	80076de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	e0e7      	b.n	80078ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	4a78      	ldr	r2, [pc, #480]	@ (80078c4 <HAL_I2C_Init+0x280>)
 80076e2:	fba2 2303 	umull	r2, r3, r2, r3
 80076e6:	0c9b      	lsrs	r3, r3, #18
 80076e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68ba      	ldr	r2, [r7, #8]
 80076fa:	430a      	orrs	r2, r1
 80076fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	6a1b      	ldr	r3, [r3, #32]
 8007704:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	4a6a      	ldr	r2, [pc, #424]	@ (80078b8 <HAL_I2C_Init+0x274>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d802      	bhi.n	8007718 <HAL_I2C_Init+0xd4>
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	3301      	adds	r3, #1
 8007716:	e009      	b.n	800772c <HAL_I2C_Init+0xe8>
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800771e:	fb02 f303 	mul.w	r3, r2, r3
 8007722:	4a69      	ldr	r2, [pc, #420]	@ (80078c8 <HAL_I2C_Init+0x284>)
 8007724:	fba2 2303 	umull	r2, r3, r2, r3
 8007728:	099b      	lsrs	r3, r3, #6
 800772a:	3301      	adds	r3, #1
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	6812      	ldr	r2, [r2, #0]
 8007730:	430b      	orrs	r3, r1
 8007732:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	69db      	ldr	r3, [r3, #28]
 800773a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800773e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	495c      	ldr	r1, [pc, #368]	@ (80078b8 <HAL_I2C_Init+0x274>)
 8007748:	428b      	cmp	r3, r1
 800774a:	d819      	bhi.n	8007780 <HAL_I2C_Init+0x13c>
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	1e59      	subs	r1, r3, #1
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	005b      	lsls	r3, r3, #1
 8007756:	fbb1 f3f3 	udiv	r3, r1, r3
 800775a:	1c59      	adds	r1, r3, #1
 800775c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007760:	400b      	ands	r3, r1
 8007762:	2b00      	cmp	r3, #0
 8007764:	d00a      	beq.n	800777c <HAL_I2C_Init+0x138>
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	1e59      	subs	r1, r3, #1
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	005b      	lsls	r3, r3, #1
 8007770:	fbb1 f3f3 	udiv	r3, r1, r3
 8007774:	3301      	adds	r3, #1
 8007776:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800777a:	e051      	b.n	8007820 <HAL_I2C_Init+0x1dc>
 800777c:	2304      	movs	r3, #4
 800777e:	e04f      	b.n	8007820 <HAL_I2C_Init+0x1dc>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d111      	bne.n	80077ac <HAL_I2C_Init+0x168>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	1e58      	subs	r0, r3, #1
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6859      	ldr	r1, [r3, #4]
 8007790:	460b      	mov	r3, r1
 8007792:	005b      	lsls	r3, r3, #1
 8007794:	440b      	add	r3, r1
 8007796:	fbb0 f3f3 	udiv	r3, r0, r3
 800779a:	3301      	adds	r3, #1
 800779c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	bf0c      	ite	eq
 80077a4:	2301      	moveq	r3, #1
 80077a6:	2300      	movne	r3, #0
 80077a8:	b2db      	uxtb	r3, r3
 80077aa:	e012      	b.n	80077d2 <HAL_I2C_Init+0x18e>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	1e58      	subs	r0, r3, #1
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6859      	ldr	r1, [r3, #4]
 80077b4:	460b      	mov	r3, r1
 80077b6:	009b      	lsls	r3, r3, #2
 80077b8:	440b      	add	r3, r1
 80077ba:	0099      	lsls	r1, r3, #2
 80077bc:	440b      	add	r3, r1
 80077be:	fbb0 f3f3 	udiv	r3, r0, r3
 80077c2:	3301      	adds	r3, #1
 80077c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	bf0c      	ite	eq
 80077cc:	2301      	moveq	r3, #1
 80077ce:	2300      	movne	r3, #0
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d001      	beq.n	80077da <HAL_I2C_Init+0x196>
 80077d6:	2301      	movs	r3, #1
 80077d8:	e022      	b.n	8007820 <HAL_I2C_Init+0x1dc>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d10e      	bne.n	8007800 <HAL_I2C_Init+0x1bc>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	1e58      	subs	r0, r3, #1
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6859      	ldr	r1, [r3, #4]
 80077ea:	460b      	mov	r3, r1
 80077ec:	005b      	lsls	r3, r3, #1
 80077ee:	440b      	add	r3, r1
 80077f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80077f4:	3301      	adds	r3, #1
 80077f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077fe:	e00f      	b.n	8007820 <HAL_I2C_Init+0x1dc>
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	1e58      	subs	r0, r3, #1
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6859      	ldr	r1, [r3, #4]
 8007808:	460b      	mov	r3, r1
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	440b      	add	r3, r1
 800780e:	0099      	lsls	r1, r3, #2
 8007810:	440b      	add	r3, r1
 8007812:	fbb0 f3f3 	udiv	r3, r0, r3
 8007816:	3301      	adds	r3, #1
 8007818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800781c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007820:	6879      	ldr	r1, [r7, #4]
 8007822:	6809      	ldr	r1, [r1, #0]
 8007824:	4313      	orrs	r3, r2
 8007826:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	69da      	ldr	r2, [r3, #28]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6a1b      	ldr	r3, [r3, #32]
 800783a:	431a      	orrs	r2, r3
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	430a      	orrs	r2, r1
 8007842:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800784e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	6911      	ldr	r1, [r2, #16]
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	68d2      	ldr	r2, [r2, #12]
 800785a:	4311      	orrs	r1, r2
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	6812      	ldr	r2, [r2, #0]
 8007860:	430b      	orrs	r3, r1
 8007862:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	695a      	ldr	r2, [r3, #20]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	431a      	orrs	r2, r3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	430a      	orrs	r2, r1
 800787e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f042 0201 	orr.w	r2, r2, #1
 800788e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2220      	movs	r2, #32
 800789a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3710      	adds	r7, #16
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}
 80078b6:	bf00      	nop
 80078b8:	000186a0 	.word	0x000186a0
 80078bc:	001e847f 	.word	0x001e847f
 80078c0:	003d08ff 	.word	0x003d08ff
 80078c4:	431bde83 	.word	0x431bde83
 80078c8:	10624dd3 	.word	0x10624dd3

080078cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b088      	sub	sp, #32
 80078d0:	af02      	add	r7, sp, #8
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	607a      	str	r2, [r7, #4]
 80078d6:	461a      	mov	r2, r3
 80078d8:	460b      	mov	r3, r1
 80078da:	817b      	strh	r3, [r7, #10]
 80078dc:	4613      	mov	r3, r2
 80078de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80078e0:	f7fd fb5a 	bl	8004f98 <HAL_GetTick>
 80078e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	2b20      	cmp	r3, #32
 80078f0:	f040 80e0 	bne.w	8007ab4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	9300      	str	r3, [sp, #0]
 80078f8:	2319      	movs	r3, #25
 80078fa:	2201      	movs	r2, #1
 80078fc:	4970      	ldr	r1, [pc, #448]	@ (8007ac0 <HAL_I2C_Master_Transmit+0x1f4>)
 80078fe:	68f8      	ldr	r0, [r7, #12]
 8007900:	f001 fa3c 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8007904:	4603      	mov	r3, r0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d001      	beq.n	800790e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800790a:	2302      	movs	r3, #2
 800790c:	e0d3      	b.n	8007ab6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007914:	2b01      	cmp	r3, #1
 8007916:	d101      	bne.n	800791c <HAL_I2C_Master_Transmit+0x50>
 8007918:	2302      	movs	r3, #2
 800791a:	e0cc      	b.n	8007ab6 <HAL_I2C_Master_Transmit+0x1ea>
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 0301 	and.w	r3, r3, #1
 800792e:	2b01      	cmp	r3, #1
 8007930:	d007      	beq.n	8007942 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f042 0201 	orr.w	r2, r2, #1
 8007940:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007950:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2221      	movs	r2, #33	@ 0x21
 8007956:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2210      	movs	r2, #16
 800795e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2200      	movs	r2, #0
 8007966:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	893a      	ldrh	r2, [r7, #8]
 8007972:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007978:	b29a      	uxth	r2, r3
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	4a50      	ldr	r2, [pc, #320]	@ (8007ac4 <HAL_I2C_Master_Transmit+0x1f8>)
 8007982:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007984:	8979      	ldrh	r1, [r7, #10]
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	6a3a      	ldr	r2, [r7, #32]
 800798a:	68f8      	ldr	r0, [r7, #12]
 800798c:	f000 ff28 	bl	80087e0 <I2C_MasterRequestWrite>
 8007990:	4603      	mov	r3, r0
 8007992:	2b00      	cmp	r3, #0
 8007994:	d001      	beq.n	800799a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	e08d      	b.n	8007ab6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800799a:	2300      	movs	r3, #0
 800799c:	613b      	str	r3, [r7, #16]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	695b      	ldr	r3, [r3, #20]
 80079a4:	613b      	str	r3, [r7, #16]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	699b      	ldr	r3, [r3, #24]
 80079ac:	613b      	str	r3, [r7, #16]
 80079ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80079b0:	e066      	b.n	8007a80 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	6a39      	ldr	r1, [r7, #32]
 80079b6:	68f8      	ldr	r0, [r7, #12]
 80079b8:	f001 fafa 	bl	8008fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 80079bc:	4603      	mov	r3, r0
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d00d      	beq.n	80079de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c6:	2b04      	cmp	r3, #4
 80079c8:	d107      	bne.n	80079da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e06b      	b.n	8007ab6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e2:	781a      	ldrb	r2, [r3, #0]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ee:	1c5a      	adds	r2, r3, #1
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	3b01      	subs	r3, #1
 80079fc:	b29a      	uxth	r2, r3
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a06:	3b01      	subs	r3, #1
 8007a08:	b29a      	uxth	r2, r3
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	695b      	ldr	r3, [r3, #20]
 8007a14:	f003 0304 	and.w	r3, r3, #4
 8007a18:	2b04      	cmp	r3, #4
 8007a1a:	d11b      	bne.n	8007a54 <HAL_I2C_Master_Transmit+0x188>
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d017      	beq.n	8007a54 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a28:	781a      	ldrb	r2, [r3, #0]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a34:	1c5a      	adds	r2, r3, #1
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	3b01      	subs	r3, #1
 8007a42:	b29a      	uxth	r2, r3
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a4c:	3b01      	subs	r3, #1
 8007a4e:	b29a      	uxth	r2, r3
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a54:	697a      	ldr	r2, [r7, #20]
 8007a56:	6a39      	ldr	r1, [r7, #32]
 8007a58:	68f8      	ldr	r0, [r7, #12]
 8007a5a:	f001 faf1 	bl	8009040 <I2C_WaitOnBTFFlagUntilTimeout>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d00d      	beq.n	8007a80 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a68:	2b04      	cmp	r3, #4
 8007a6a:	d107      	bne.n	8007a7c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a7a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e01a      	b.n	8007ab6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d194      	bne.n	80079b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2220      	movs	r2, #32
 8007a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	e000      	b.n	8007ab6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007ab4:	2302      	movs	r3, #2
  }
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3718      	adds	r7, #24
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
 8007abe:	bf00      	nop
 8007ac0:	00100002 	.word	0x00100002
 8007ac4:	ffff0000 	.word	0xffff0000

08007ac8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b08c      	sub	sp, #48	@ 0x30
 8007acc:	af02      	add	r7, sp, #8
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	607a      	str	r2, [r7, #4]
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	817b      	strh	r3, [r7, #10]
 8007ad8:	4613      	mov	r3, r2
 8007ada:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007adc:	f7fd fa5c 	bl	8004f98 <HAL_GetTick>
 8007ae0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	2b20      	cmp	r3, #32
 8007aec:	f040 8217 	bne.w	8007f1e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af2:	9300      	str	r3, [sp, #0]
 8007af4:	2319      	movs	r3, #25
 8007af6:	2201      	movs	r2, #1
 8007af8:	497c      	ldr	r1, [pc, #496]	@ (8007cec <HAL_I2C_Master_Receive+0x224>)
 8007afa:	68f8      	ldr	r0, [r7, #12]
 8007afc:	f001 f93e 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d001      	beq.n	8007b0a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8007b06:	2302      	movs	r3, #2
 8007b08:	e20a      	b.n	8007f20 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d101      	bne.n	8007b18 <HAL_I2C_Master_Receive+0x50>
 8007b14:	2302      	movs	r3, #2
 8007b16:	e203      	b.n	8007f20 <HAL_I2C_Master_Receive+0x458>
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f003 0301 	and.w	r3, r3, #1
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d007      	beq.n	8007b3e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f042 0201 	orr.w	r2, r2, #1
 8007b3c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007b4c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2222      	movs	r2, #34	@ 0x22
 8007b52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2210      	movs	r2, #16
 8007b5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2200      	movs	r2, #0
 8007b62:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	893a      	ldrh	r2, [r7, #8]
 8007b6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b74:	b29a      	uxth	r2, r3
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	4a5c      	ldr	r2, [pc, #368]	@ (8007cf0 <HAL_I2C_Master_Receive+0x228>)
 8007b7e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007b80:	8979      	ldrh	r1, [r7, #10]
 8007b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f000 feac 	bl	80088e4 <I2C_MasterRequestRead>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e1c4      	b.n	8007f20 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d113      	bne.n	8007bc6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	623b      	str	r3, [r7, #32]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	695b      	ldr	r3, [r3, #20]
 8007ba8:	623b      	str	r3, [r7, #32]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	699b      	ldr	r3, [r3, #24]
 8007bb0:	623b      	str	r3, [r7, #32]
 8007bb2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bc2:	601a      	str	r2, [r3, #0]
 8007bc4:	e198      	b.n	8007ef8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d11b      	bne.n	8007c06 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007bdc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007bde:	2300      	movs	r3, #0
 8007be0:	61fb      	str	r3, [r7, #28]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	695b      	ldr	r3, [r3, #20]
 8007be8:	61fb      	str	r3, [r7, #28]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	699b      	ldr	r3, [r3, #24]
 8007bf0:	61fb      	str	r3, [r7, #28]
 8007bf2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c02:	601a      	str	r2, [r3, #0]
 8007c04:	e178      	b.n	8007ef8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c0a:	2b02      	cmp	r3, #2
 8007c0c:	d11b      	bne.n	8007c46 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c1c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c2e:	2300      	movs	r3, #0
 8007c30:	61bb      	str	r3, [r7, #24]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	695b      	ldr	r3, [r3, #20]
 8007c38:	61bb      	str	r3, [r7, #24]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	699b      	ldr	r3, [r3, #24]
 8007c40:	61bb      	str	r3, [r7, #24]
 8007c42:	69bb      	ldr	r3, [r7, #24]
 8007c44:	e158      	b.n	8007ef8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007c54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c56:	2300      	movs	r3, #0
 8007c58:	617b      	str	r3, [r7, #20]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	695b      	ldr	r3, [r3, #20]
 8007c60:	617b      	str	r3, [r7, #20]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	699b      	ldr	r3, [r3, #24]
 8007c68:	617b      	str	r3, [r7, #20]
 8007c6a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007c6c:	e144      	b.n	8007ef8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c72:	2b03      	cmp	r3, #3
 8007c74:	f200 80f1 	bhi.w	8007e5a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d123      	bne.n	8007cc8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c82:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f001 fa23 	bl	80090d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d001      	beq.n	8007c94 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e145      	b.n	8007f20 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	691a      	ldr	r2, [r3, #16]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c9e:	b2d2      	uxtb	r2, r2
 8007ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca6:	1c5a      	adds	r2, r3, #1
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cb0:	3b01      	subs	r3, #1
 8007cb2:	b29a      	uxth	r2, r3
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	b29a      	uxth	r2, r3
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007cc6:	e117      	b.n	8007ef8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ccc:	2b02      	cmp	r3, #2
 8007cce:	d14e      	bne.n	8007d6e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd2:	9300      	str	r3, [sp, #0]
 8007cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	4906      	ldr	r1, [pc, #24]	@ (8007cf4 <HAL_I2C_Master_Receive+0x22c>)
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f001 f84e 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d008      	beq.n	8007cf8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e11a      	b.n	8007f20 <HAL_I2C_Master_Receive+0x458>
 8007cea:	bf00      	nop
 8007cec:	00100002 	.word	0x00100002
 8007cf0:	ffff0000 	.word	0xffff0000
 8007cf4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	691a      	ldr	r2, [r3, #16]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d12:	b2d2      	uxtb	r2, r2
 8007d14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1a:	1c5a      	adds	r2, r3, #1
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d24:	3b01      	subs	r3, #1
 8007d26:	b29a      	uxth	r2, r3
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	3b01      	subs	r3, #1
 8007d34:	b29a      	uxth	r2, r3
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	691a      	ldr	r2, [r3, #16]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d44:	b2d2      	uxtb	r2, r2
 8007d46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d4c:	1c5a      	adds	r2, r3, #1
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d56:	3b01      	subs	r3, #1
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	3b01      	subs	r3, #1
 8007d66:	b29a      	uxth	r2, r3
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007d6c:	e0c4      	b.n	8007ef8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d70:	9300      	str	r3, [sp, #0]
 8007d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d74:	2200      	movs	r2, #0
 8007d76:	496c      	ldr	r1, [pc, #432]	@ (8007f28 <HAL_I2C_Master_Receive+0x460>)
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f000 ffff 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d001      	beq.n	8007d88 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007d84:	2301      	movs	r3, #1
 8007d86:	e0cb      	b.n	8007f20 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	691a      	ldr	r2, [r3, #16]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da2:	b2d2      	uxtb	r2, r2
 8007da4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007daa:	1c5a      	adds	r2, r3, #1
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007db4:	3b01      	subs	r3, #1
 8007db6:	b29a      	uxth	r2, r3
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	3b01      	subs	r3, #1
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dcc:	9300      	str	r3, [sp, #0]
 8007dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	4955      	ldr	r1, [pc, #340]	@ (8007f28 <HAL_I2C_Master_Receive+0x460>)
 8007dd4:	68f8      	ldr	r0, [r7, #12]
 8007dd6:	f000 ffd1 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d001      	beq.n	8007de4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007de0:	2301      	movs	r3, #1
 8007de2:	e09d      	b.n	8007f20 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	681a      	ldr	r2, [r3, #0]
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007df2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	691a      	ldr	r2, [r3, #16]
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dfe:	b2d2      	uxtb	r2, r2
 8007e00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e06:	1c5a      	adds	r2, r3, #1
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e10:	3b01      	subs	r3, #1
 8007e12:	b29a      	uxth	r2, r3
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	3b01      	subs	r3, #1
 8007e20:	b29a      	uxth	r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	691a      	ldr	r2, [r3, #16]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e30:	b2d2      	uxtb	r2, r2
 8007e32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e38:	1c5a      	adds	r2, r3, #1
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e42:	3b01      	subs	r3, #1
 8007e44:	b29a      	uxth	r2, r3
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	3b01      	subs	r3, #1
 8007e52:	b29a      	uxth	r2, r3
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007e58:	e04e      	b.n	8007ef8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e5c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e5e:	68f8      	ldr	r0, [r7, #12]
 8007e60:	f001 f936 	bl	80090d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d001      	beq.n	8007e6e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	e058      	b.n	8007f20 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	691a      	ldr	r2, [r3, #16]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e78:	b2d2      	uxtb	r2, r2
 8007e7a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e80:	1c5a      	adds	r2, r3, #1
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e96:	b29b      	uxth	r3, r3
 8007e98:	3b01      	subs	r3, #1
 8007e9a:	b29a      	uxth	r2, r3
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	695b      	ldr	r3, [r3, #20]
 8007ea6:	f003 0304 	and.w	r3, r3, #4
 8007eaa:	2b04      	cmp	r3, #4
 8007eac:	d124      	bne.n	8007ef8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007eb2:	2b03      	cmp	r3, #3
 8007eb4:	d107      	bne.n	8007ec6 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ec4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	691a      	ldr	r2, [r3, #16]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed0:	b2d2      	uxtb	r2, r2
 8007ed2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed8:	1c5a      	adds	r2, r3, #1
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	b29a      	uxth	r2, r3
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	3b01      	subs	r3, #1
 8007ef2:	b29a      	uxth	r2, r3
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	f47f aeb6 	bne.w	8007c6e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2220      	movs	r2, #32
 8007f06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2200      	movs	r2, #0
 8007f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	e000      	b.n	8007f20 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007f1e:	2302      	movs	r3, #2
  }
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	3728      	adds	r7, #40	@ 0x28
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}
 8007f28:	00010004 	.word	0x00010004

08007f2c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b088      	sub	sp, #32
 8007f30:	af02      	add	r7, sp, #8
 8007f32:	60f8      	str	r0, [r7, #12]
 8007f34:	4608      	mov	r0, r1
 8007f36:	4611      	mov	r1, r2
 8007f38:	461a      	mov	r2, r3
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	817b      	strh	r3, [r7, #10]
 8007f3e:	460b      	mov	r3, r1
 8007f40:	813b      	strh	r3, [r7, #8]
 8007f42:	4613      	mov	r3, r2
 8007f44:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007f46:	f7fd f827 	bl	8004f98 <HAL_GetTick>
 8007f4a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	2b20      	cmp	r3, #32
 8007f56:	f040 80d9 	bne.w	800810c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	9300      	str	r3, [sp, #0]
 8007f5e:	2319      	movs	r3, #25
 8007f60:	2201      	movs	r2, #1
 8007f62:	496d      	ldr	r1, [pc, #436]	@ (8008118 <HAL_I2C_Mem_Write+0x1ec>)
 8007f64:	68f8      	ldr	r0, [r7, #12]
 8007f66:	f000 ff09 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d001      	beq.n	8007f74 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007f70:	2302      	movs	r3, #2
 8007f72:	e0cc      	b.n	800810e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d101      	bne.n	8007f82 <HAL_I2C_Mem_Write+0x56>
 8007f7e:	2302      	movs	r3, #2
 8007f80:	e0c5      	b.n	800810e <HAL_I2C_Mem_Write+0x1e2>
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2201      	movs	r2, #1
 8007f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f003 0301 	and.w	r3, r3, #1
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d007      	beq.n	8007fa8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f042 0201 	orr.w	r2, r2, #1
 8007fa6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	681a      	ldr	r2, [r3, #0]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007fb6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2221      	movs	r2, #33	@ 0x21
 8007fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2240      	movs	r2, #64	@ 0x40
 8007fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6a3a      	ldr	r2, [r7, #32]
 8007fd2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007fd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fde:	b29a      	uxth	r2, r3
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	4a4d      	ldr	r2, [pc, #308]	@ (800811c <HAL_I2C_Mem_Write+0x1f0>)
 8007fe8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007fea:	88f8      	ldrh	r0, [r7, #6]
 8007fec:	893a      	ldrh	r2, [r7, #8]
 8007fee:	8979      	ldrh	r1, [r7, #10]
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	9301      	str	r3, [sp, #4]
 8007ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff6:	9300      	str	r3, [sp, #0]
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	68f8      	ldr	r0, [r7, #12]
 8007ffc:	f000 fd40 	bl	8008a80 <I2C_RequestMemoryWrite>
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d052      	beq.n	80080ac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8008006:	2301      	movs	r3, #1
 8008008:	e081      	b.n	800810e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800800a:	697a      	ldr	r2, [r7, #20]
 800800c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800800e:	68f8      	ldr	r0, [r7, #12]
 8008010:	f000 ffce 	bl	8008fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008014:	4603      	mov	r3, r0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00d      	beq.n	8008036 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800801e:	2b04      	cmp	r3, #4
 8008020:	d107      	bne.n	8008032 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008030:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008032:	2301      	movs	r3, #1
 8008034:	e06b      	b.n	800810e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800803a:	781a      	ldrb	r2, [r3, #0]
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008046:	1c5a      	adds	r2, r3, #1
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008050:	3b01      	subs	r3, #1
 8008052:	b29a      	uxth	r2, r3
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800805c:	b29b      	uxth	r3, r3
 800805e:	3b01      	subs	r3, #1
 8008060:	b29a      	uxth	r2, r3
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	695b      	ldr	r3, [r3, #20]
 800806c:	f003 0304 	and.w	r3, r3, #4
 8008070:	2b04      	cmp	r3, #4
 8008072:	d11b      	bne.n	80080ac <HAL_I2C_Mem_Write+0x180>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008078:	2b00      	cmp	r3, #0
 800807a:	d017      	beq.n	80080ac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008080:	781a      	ldrb	r2, [r3, #0]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800808c:	1c5a      	adds	r2, r3, #1
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008096:	3b01      	subs	r3, #1
 8008098:	b29a      	uxth	r2, r3
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	3b01      	subs	r3, #1
 80080a6:	b29a      	uxth	r2, r3
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1aa      	bne.n	800800a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80080b4:	697a      	ldr	r2, [r7, #20]
 80080b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f000 ffc1 	bl	8009040 <I2C_WaitOnBTFFlagUntilTimeout>
 80080be:	4603      	mov	r3, r0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00d      	beq.n	80080e0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c8:	2b04      	cmp	r3, #4
 80080ca:	d107      	bne.n	80080dc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080da:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	e016      	b.n	800810e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2220      	movs	r2, #32
 80080f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2200      	movs	r2, #0
 80080fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2200      	movs	r2, #0
 8008104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008108:	2300      	movs	r3, #0
 800810a:	e000      	b.n	800810e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800810c:	2302      	movs	r3, #2
  }
}
 800810e:	4618      	mov	r0, r3
 8008110:	3718      	adds	r7, #24
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
 8008116:	bf00      	nop
 8008118:	00100002 	.word	0x00100002
 800811c:	ffff0000 	.word	0xffff0000

08008120 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b08c      	sub	sp, #48	@ 0x30
 8008124:	af02      	add	r7, sp, #8
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	4608      	mov	r0, r1
 800812a:	4611      	mov	r1, r2
 800812c:	461a      	mov	r2, r3
 800812e:	4603      	mov	r3, r0
 8008130:	817b      	strh	r3, [r7, #10]
 8008132:	460b      	mov	r3, r1
 8008134:	813b      	strh	r3, [r7, #8]
 8008136:	4613      	mov	r3, r2
 8008138:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800813a:	f7fc ff2d 	bl	8004f98 <HAL_GetTick>
 800813e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008146:	b2db      	uxtb	r3, r3
 8008148:	2b20      	cmp	r3, #32
 800814a:	f040 8214 	bne.w	8008576 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800814e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008150:	9300      	str	r3, [sp, #0]
 8008152:	2319      	movs	r3, #25
 8008154:	2201      	movs	r2, #1
 8008156:	497b      	ldr	r1, [pc, #492]	@ (8008344 <HAL_I2C_Mem_Read+0x224>)
 8008158:	68f8      	ldr	r0, [r7, #12]
 800815a:	f000 fe0f 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 800815e:	4603      	mov	r3, r0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d001      	beq.n	8008168 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008164:	2302      	movs	r3, #2
 8008166:	e207      	b.n	8008578 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800816e:	2b01      	cmp	r3, #1
 8008170:	d101      	bne.n	8008176 <HAL_I2C_Mem_Read+0x56>
 8008172:	2302      	movs	r3, #2
 8008174:	e200      	b.n	8008578 <HAL_I2C_Mem_Read+0x458>
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2201      	movs	r2, #1
 800817a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f003 0301 	and.w	r3, r3, #1
 8008188:	2b01      	cmp	r3, #1
 800818a:	d007      	beq.n	800819c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	681a      	ldr	r2, [r3, #0]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f042 0201 	orr.w	r2, r2, #1
 800819a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80081aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2222      	movs	r2, #34	@ 0x22
 80081b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2240      	movs	r2, #64	@ 0x40
 80081b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2200      	movs	r2, #0
 80081c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80081cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081d2:	b29a      	uxth	r2, r3
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	4a5b      	ldr	r2, [pc, #364]	@ (8008348 <HAL_I2C_Mem_Read+0x228>)
 80081dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80081de:	88f8      	ldrh	r0, [r7, #6]
 80081e0:	893a      	ldrh	r2, [r7, #8]
 80081e2:	8979      	ldrh	r1, [r7, #10]
 80081e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e6:	9301      	str	r3, [sp, #4]
 80081e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081ea:	9300      	str	r3, [sp, #0]
 80081ec:	4603      	mov	r3, r0
 80081ee:	68f8      	ldr	r0, [r7, #12]
 80081f0:	f000 fcdc 	bl	8008bac <I2C_RequestMemoryRead>
 80081f4:	4603      	mov	r3, r0
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d001      	beq.n	80081fe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80081fa:	2301      	movs	r3, #1
 80081fc:	e1bc      	b.n	8008578 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008202:	2b00      	cmp	r3, #0
 8008204:	d113      	bne.n	800822e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008206:	2300      	movs	r3, #0
 8008208:	623b      	str	r3, [r7, #32]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	695b      	ldr	r3, [r3, #20]
 8008210:	623b      	str	r3, [r7, #32]
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	699b      	ldr	r3, [r3, #24]
 8008218:	623b      	str	r3, [r7, #32]
 800821a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	681a      	ldr	r2, [r3, #0]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800822a:	601a      	str	r2, [r3, #0]
 800822c:	e190      	b.n	8008550 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008232:	2b01      	cmp	r3, #1
 8008234:	d11b      	bne.n	800826e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	681a      	ldr	r2, [r3, #0]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008244:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008246:	2300      	movs	r3, #0
 8008248:	61fb      	str	r3, [r7, #28]
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	695b      	ldr	r3, [r3, #20]
 8008250:	61fb      	str	r3, [r7, #28]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	699b      	ldr	r3, [r3, #24]
 8008258:	61fb      	str	r3, [r7, #28]
 800825a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800826a:	601a      	str	r2, [r3, #0]
 800826c:	e170      	b.n	8008550 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008272:	2b02      	cmp	r3, #2
 8008274:	d11b      	bne.n	80082ae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008284:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008294:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008296:	2300      	movs	r3, #0
 8008298:	61bb      	str	r3, [r7, #24]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	695b      	ldr	r3, [r3, #20]
 80082a0:	61bb      	str	r3, [r7, #24]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	699b      	ldr	r3, [r3, #24]
 80082a8:	61bb      	str	r3, [r7, #24]
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	e150      	b.n	8008550 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082ae:	2300      	movs	r3, #0
 80082b0:	617b      	str	r3, [r7, #20]
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	695b      	ldr	r3, [r3, #20]
 80082b8:	617b      	str	r3, [r7, #20]
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	699b      	ldr	r3, [r3, #24]
 80082c0:	617b      	str	r3, [r7, #20]
 80082c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80082c4:	e144      	b.n	8008550 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082ca:	2b03      	cmp	r3, #3
 80082cc:	f200 80f1 	bhi.w	80084b2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d123      	bne.n	8008320 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80082d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80082dc:	68f8      	ldr	r0, [r7, #12]
 80082de:	f000 fef7 	bl	80090d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d001      	beq.n	80082ec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80082e8:	2301      	movs	r3, #1
 80082ea:	e145      	b.n	8008578 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	691a      	ldr	r2, [r3, #16]
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082f6:	b2d2      	uxtb	r2, r2
 80082f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082fe:	1c5a      	adds	r2, r3, #1
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008308:	3b01      	subs	r3, #1
 800830a:	b29a      	uxth	r2, r3
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008314:	b29b      	uxth	r3, r3
 8008316:	3b01      	subs	r3, #1
 8008318:	b29a      	uxth	r2, r3
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800831e:	e117      	b.n	8008550 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008324:	2b02      	cmp	r3, #2
 8008326:	d14e      	bne.n	80083c6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800832a:	9300      	str	r3, [sp, #0]
 800832c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800832e:	2200      	movs	r2, #0
 8008330:	4906      	ldr	r1, [pc, #24]	@ (800834c <HAL_I2C_Mem_Read+0x22c>)
 8008332:	68f8      	ldr	r0, [r7, #12]
 8008334:	f000 fd22 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d008      	beq.n	8008350 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	e11a      	b.n	8008578 <HAL_I2C_Mem_Read+0x458>
 8008342:	bf00      	nop
 8008344:	00100002 	.word	0x00100002
 8008348:	ffff0000 	.word	0xffff0000
 800834c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800835e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	691a      	ldr	r2, [r3, #16]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836a:	b2d2      	uxtb	r2, r2
 800836c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008372:	1c5a      	adds	r2, r3, #1
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800837c:	3b01      	subs	r3, #1
 800837e:	b29a      	uxth	r2, r3
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008388:	b29b      	uxth	r3, r3
 800838a:	3b01      	subs	r3, #1
 800838c:	b29a      	uxth	r2, r3
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	691a      	ldr	r2, [r3, #16]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800839c:	b2d2      	uxtb	r2, r2
 800839e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083a4:	1c5a      	adds	r2, r3, #1
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083ae:	3b01      	subs	r3, #1
 80083b0:	b29a      	uxth	r2, r3
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	3b01      	subs	r3, #1
 80083be:	b29a      	uxth	r2, r3
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80083c4:	e0c4      	b.n	8008550 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80083c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c8:	9300      	str	r3, [sp, #0]
 80083ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083cc:	2200      	movs	r2, #0
 80083ce:	496c      	ldr	r1, [pc, #432]	@ (8008580 <HAL_I2C_Mem_Read+0x460>)
 80083d0:	68f8      	ldr	r0, [r7, #12]
 80083d2:	f000 fcd3 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d001      	beq.n	80083e0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80083dc:	2301      	movs	r3, #1
 80083de:	e0cb      	b.n	8008578 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	681a      	ldr	r2, [r3, #0]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	691a      	ldr	r2, [r3, #16]
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083fa:	b2d2      	uxtb	r2, r2
 80083fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008402:	1c5a      	adds	r2, r3, #1
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800840c:	3b01      	subs	r3, #1
 800840e:	b29a      	uxth	r2, r3
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008418:	b29b      	uxth	r3, r3
 800841a:	3b01      	subs	r3, #1
 800841c:	b29a      	uxth	r2, r3
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008424:	9300      	str	r3, [sp, #0]
 8008426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008428:	2200      	movs	r2, #0
 800842a:	4955      	ldr	r1, [pc, #340]	@ (8008580 <HAL_I2C_Mem_Read+0x460>)
 800842c:	68f8      	ldr	r0, [r7, #12]
 800842e:	f000 fca5 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8008432:	4603      	mov	r3, r0
 8008434:	2b00      	cmp	r3, #0
 8008436:	d001      	beq.n	800843c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008438:	2301      	movs	r3, #1
 800843a:	e09d      	b.n	8008578 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800844a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	691a      	ldr	r2, [r3, #16]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008456:	b2d2      	uxtb	r2, r2
 8008458:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800845e:	1c5a      	adds	r2, r3, #1
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008468:	3b01      	subs	r3, #1
 800846a:	b29a      	uxth	r2, r3
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008474:	b29b      	uxth	r3, r3
 8008476:	3b01      	subs	r3, #1
 8008478:	b29a      	uxth	r2, r3
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	691a      	ldr	r2, [r3, #16]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008488:	b2d2      	uxtb	r2, r2
 800848a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008490:	1c5a      	adds	r2, r3, #1
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800849a:	3b01      	subs	r3, #1
 800849c:	b29a      	uxth	r2, r3
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	3b01      	subs	r3, #1
 80084aa:	b29a      	uxth	r2, r3
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80084b0:	e04e      	b.n	8008550 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80084b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084b4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80084b6:	68f8      	ldr	r0, [r7, #12]
 80084b8:	f000 fe0a 	bl	80090d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80084bc:	4603      	mov	r3, r0
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d001      	beq.n	80084c6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80084c2:	2301      	movs	r3, #1
 80084c4:	e058      	b.n	8008578 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	691a      	ldr	r2, [r3, #16]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d0:	b2d2      	uxtb	r2, r2
 80084d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d8:	1c5a      	adds	r2, r3, #1
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084e2:	3b01      	subs	r3, #1
 80084e4:	b29a      	uxth	r2, r3
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	3b01      	subs	r3, #1
 80084f2:	b29a      	uxth	r2, r3
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	695b      	ldr	r3, [r3, #20]
 80084fe:	f003 0304 	and.w	r3, r3, #4
 8008502:	2b04      	cmp	r3, #4
 8008504:	d124      	bne.n	8008550 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800850a:	2b03      	cmp	r3, #3
 800850c:	d107      	bne.n	800851e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800851c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	691a      	ldr	r2, [r3, #16]
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008528:	b2d2      	uxtb	r2, r2
 800852a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008530:	1c5a      	adds	r2, r3, #1
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800853a:	3b01      	subs	r3, #1
 800853c:	b29a      	uxth	r2, r3
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008546:	b29b      	uxth	r3, r3
 8008548:	3b01      	subs	r3, #1
 800854a:	b29a      	uxth	r2, r3
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008554:	2b00      	cmp	r3, #0
 8008556:	f47f aeb6 	bne.w	80082c6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2220      	movs	r2, #32
 800855e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008572:	2300      	movs	r3, #0
 8008574:	e000      	b.n	8008578 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8008576:	2302      	movs	r3, #2
  }
}
 8008578:	4618      	mov	r0, r3
 800857a:	3728      	adds	r7, #40	@ 0x28
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}
 8008580:	00010004 	.word	0x00010004

08008584 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b08a      	sub	sp, #40	@ 0x28
 8008588:	af02      	add	r7, sp, #8
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	607a      	str	r2, [r7, #4]
 800858e:	603b      	str	r3, [r7, #0]
 8008590:	460b      	mov	r3, r1
 8008592:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8008594:	f7fc fd00 	bl	8004f98 <HAL_GetTick>
 8008598:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800859a:	2300      	movs	r3, #0
 800859c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	2b20      	cmp	r3, #32
 80085a8:	f040 8111 	bne.w	80087ce <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80085ac:	69fb      	ldr	r3, [r7, #28]
 80085ae:	9300      	str	r3, [sp, #0]
 80085b0:	2319      	movs	r3, #25
 80085b2:	2201      	movs	r2, #1
 80085b4:	4988      	ldr	r1, [pc, #544]	@ (80087d8 <HAL_I2C_IsDeviceReady+0x254>)
 80085b6:	68f8      	ldr	r0, [r7, #12]
 80085b8:	f000 fbe0 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 80085bc:	4603      	mov	r3, r0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d001      	beq.n	80085c6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80085c2:	2302      	movs	r3, #2
 80085c4:	e104      	b.n	80087d0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d101      	bne.n	80085d4 <HAL_I2C_IsDeviceReady+0x50>
 80085d0:	2302      	movs	r3, #2
 80085d2:	e0fd      	b.n	80087d0 <HAL_I2C_IsDeviceReady+0x24c>
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2201      	movs	r2, #1
 80085d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f003 0301 	and.w	r3, r3, #1
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d007      	beq.n	80085fa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f042 0201 	orr.w	r2, r2, #1
 80085f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008608:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2224      	movs	r2, #36	@ 0x24
 800860e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2200      	movs	r2, #0
 8008616:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	4a70      	ldr	r2, [pc, #448]	@ (80087dc <HAL_I2C_IsDeviceReady+0x258>)
 800861c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800862c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800862e:	69fb      	ldr	r3, [r7, #28]
 8008630:	9300      	str	r3, [sp, #0]
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	2200      	movs	r2, #0
 8008636:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800863a:	68f8      	ldr	r0, [r7, #12]
 800863c:	f000 fb9e 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8008640:	4603      	mov	r3, r0
 8008642:	2b00      	cmp	r3, #0
 8008644:	d00d      	beq.n	8008662 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008650:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008654:	d103      	bne.n	800865e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800865c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800865e:	2303      	movs	r3, #3
 8008660:	e0b6      	b.n	80087d0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008662:	897b      	ldrh	r3, [r7, #10]
 8008664:	b2db      	uxtb	r3, r3
 8008666:	461a      	mov	r2, r3
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008670:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8008672:	f7fc fc91 	bl	8004f98 <HAL_GetTick>
 8008676:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	695b      	ldr	r3, [r3, #20]
 800867e:	f003 0302 	and.w	r3, r3, #2
 8008682:	2b02      	cmp	r3, #2
 8008684:	bf0c      	ite	eq
 8008686:	2301      	moveq	r3, #1
 8008688:	2300      	movne	r3, #0
 800868a:	b2db      	uxtb	r3, r3
 800868c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	695b      	ldr	r3, [r3, #20]
 8008694:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008698:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800869c:	bf0c      	ite	eq
 800869e:	2301      	moveq	r3, #1
 80086a0:	2300      	movne	r3, #0
 80086a2:	b2db      	uxtb	r3, r3
 80086a4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80086a6:	e025      	b.n	80086f4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80086a8:	f7fc fc76 	bl	8004f98 <HAL_GetTick>
 80086ac:	4602      	mov	r2, r0
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	1ad3      	subs	r3, r2, r3
 80086b2:	683a      	ldr	r2, [r7, #0]
 80086b4:	429a      	cmp	r2, r3
 80086b6:	d302      	bcc.n	80086be <HAL_I2C_IsDeviceReady+0x13a>
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d103      	bne.n	80086c6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	22a0      	movs	r2, #160	@ 0xa0
 80086c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	695b      	ldr	r3, [r3, #20]
 80086cc:	f003 0302 	and.w	r3, r3, #2
 80086d0:	2b02      	cmp	r3, #2
 80086d2:	bf0c      	ite	eq
 80086d4:	2301      	moveq	r3, #1
 80086d6:	2300      	movne	r3, #0
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	695b      	ldr	r3, [r3, #20]
 80086e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086ea:	bf0c      	ite	eq
 80086ec:	2301      	moveq	r3, #1
 80086ee:	2300      	movne	r3, #0
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086fa:	b2db      	uxtb	r3, r3
 80086fc:	2ba0      	cmp	r3, #160	@ 0xa0
 80086fe:	d005      	beq.n	800870c <HAL_I2C_IsDeviceReady+0x188>
 8008700:	7dfb      	ldrb	r3, [r7, #23]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d102      	bne.n	800870c <HAL_I2C_IsDeviceReady+0x188>
 8008706:	7dbb      	ldrb	r3, [r7, #22]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d0cd      	beq.n	80086a8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2220      	movs	r2, #32
 8008710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	695b      	ldr	r3, [r3, #20]
 800871a:	f003 0302 	and.w	r3, r3, #2
 800871e:	2b02      	cmp	r3, #2
 8008720:	d129      	bne.n	8008776 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	681a      	ldr	r2, [r3, #0]
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008730:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008732:	2300      	movs	r3, #0
 8008734:	613b      	str	r3, [r7, #16]
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	695b      	ldr	r3, [r3, #20]
 800873c:	613b      	str	r3, [r7, #16]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	699b      	ldr	r3, [r3, #24]
 8008744:	613b      	str	r3, [r7, #16]
 8008746:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008748:	69fb      	ldr	r3, [r7, #28]
 800874a:	9300      	str	r3, [sp, #0]
 800874c:	2319      	movs	r3, #25
 800874e:	2201      	movs	r2, #1
 8008750:	4921      	ldr	r1, [pc, #132]	@ (80087d8 <HAL_I2C_IsDeviceReady+0x254>)
 8008752:	68f8      	ldr	r0, [r7, #12]
 8008754:	f000 fb12 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8008758:	4603      	mov	r3, r0
 800875a:	2b00      	cmp	r3, #0
 800875c:	d001      	beq.n	8008762 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800875e:	2301      	movs	r3, #1
 8008760:	e036      	b.n	80087d0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2220      	movs	r2, #32
 8008766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2200      	movs	r2, #0
 800876e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8008772:	2300      	movs	r3, #0
 8008774:	e02c      	b.n	80087d0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008784:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800878e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	9300      	str	r3, [sp, #0]
 8008794:	2319      	movs	r3, #25
 8008796:	2201      	movs	r2, #1
 8008798:	490f      	ldr	r1, [pc, #60]	@ (80087d8 <HAL_I2C_IsDeviceReady+0x254>)
 800879a:	68f8      	ldr	r0, [r7, #12]
 800879c:	f000 faee 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 80087a0:	4603      	mov	r3, r0
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d001      	beq.n	80087aa <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e012      	b.n	80087d0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80087aa:	69bb      	ldr	r3, [r7, #24]
 80087ac:	3301      	adds	r3, #1
 80087ae:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80087b0:	69ba      	ldr	r2, [r7, #24]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	f4ff af32 	bcc.w	800861e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2220      	movs	r2, #32
 80087be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80087ca:	2301      	movs	r3, #1
 80087cc:	e000      	b.n	80087d0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80087ce:	2302      	movs	r3, #2
  }
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3720      	adds	r7, #32
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}
 80087d8:	00100002 	.word	0x00100002
 80087dc:	ffff0000 	.word	0xffff0000

080087e0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b088      	sub	sp, #32
 80087e4:	af02      	add	r7, sp, #8
 80087e6:	60f8      	str	r0, [r7, #12]
 80087e8:	607a      	str	r2, [r7, #4]
 80087ea:	603b      	str	r3, [r7, #0]
 80087ec:	460b      	mov	r3, r1
 80087ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087f4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	2b08      	cmp	r3, #8
 80087fa:	d006      	beq.n	800880a <I2C_MasterRequestWrite+0x2a>
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d003      	beq.n	800880a <I2C_MasterRequestWrite+0x2a>
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008808:	d108      	bne.n	800881c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008818:	601a      	str	r2, [r3, #0]
 800881a:	e00b      	b.n	8008834 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008820:	2b12      	cmp	r3, #18
 8008822:	d107      	bne.n	8008834 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	681a      	ldr	r2, [r3, #0]
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008832:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	9300      	str	r3, [sp, #0]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2200      	movs	r2, #0
 800883c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008840:	68f8      	ldr	r0, [r7, #12]
 8008842:	f000 fa9b 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00d      	beq.n	8008868 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800885a:	d103      	bne.n	8008864 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008862:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008864:	2303      	movs	r3, #3
 8008866:	e035      	b.n	80088d4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	691b      	ldr	r3, [r3, #16]
 800886c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008870:	d108      	bne.n	8008884 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008872:	897b      	ldrh	r3, [r7, #10]
 8008874:	b2db      	uxtb	r3, r3
 8008876:	461a      	mov	r2, r3
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008880:	611a      	str	r2, [r3, #16]
 8008882:	e01b      	b.n	80088bc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008884:	897b      	ldrh	r3, [r7, #10]
 8008886:	11db      	asrs	r3, r3, #7
 8008888:	b2db      	uxtb	r3, r3
 800888a:	f003 0306 	and.w	r3, r3, #6
 800888e:	b2db      	uxtb	r3, r3
 8008890:	f063 030f 	orn	r3, r3, #15
 8008894:	b2da      	uxtb	r2, r3
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	490e      	ldr	r1, [pc, #56]	@ (80088dc <I2C_MasterRequestWrite+0xfc>)
 80088a2:	68f8      	ldr	r0, [r7, #12]
 80088a4:	f000 fae4 	bl	8008e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80088a8:	4603      	mov	r3, r0
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d001      	beq.n	80088b2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80088ae:	2301      	movs	r3, #1
 80088b0:	e010      	b.n	80088d4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80088b2:	897b      	ldrh	r3, [r7, #10]
 80088b4:	b2da      	uxtb	r2, r3
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	4907      	ldr	r1, [pc, #28]	@ (80088e0 <I2C_MasterRequestWrite+0x100>)
 80088c2:	68f8      	ldr	r0, [r7, #12]
 80088c4:	f000 fad4 	bl	8008e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80088c8:	4603      	mov	r3, r0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d001      	beq.n	80088d2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	e000      	b.n	80088d4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80088d2:	2300      	movs	r3, #0
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3718      	adds	r7, #24
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}
 80088dc:	00010008 	.word	0x00010008
 80088e0:	00010002 	.word	0x00010002

080088e4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b088      	sub	sp, #32
 80088e8:	af02      	add	r7, sp, #8
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	607a      	str	r2, [r7, #4]
 80088ee:	603b      	str	r3, [r7, #0]
 80088f0:	460b      	mov	r3, r1
 80088f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008908:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	2b08      	cmp	r3, #8
 800890e:	d006      	beq.n	800891e <I2C_MasterRequestRead+0x3a>
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	2b01      	cmp	r3, #1
 8008914:	d003      	beq.n	800891e <I2C_MasterRequestRead+0x3a>
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800891c:	d108      	bne.n	8008930 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800892c:	601a      	str	r2, [r3, #0]
 800892e:	e00b      	b.n	8008948 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008934:	2b11      	cmp	r3, #17
 8008936:	d107      	bne.n	8008948 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681a      	ldr	r2, [r3, #0]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008946:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	9300      	str	r3, [sp, #0]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2200      	movs	r2, #0
 8008950:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008954:	68f8      	ldr	r0, [r7, #12]
 8008956:	f000 fa11 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 800895a:	4603      	mov	r3, r0
 800895c:	2b00      	cmp	r3, #0
 800895e:	d00d      	beq.n	800897c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800896a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800896e:	d103      	bne.n	8008978 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008976:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008978:	2303      	movs	r3, #3
 800897a:	e079      	b.n	8008a70 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	691b      	ldr	r3, [r3, #16]
 8008980:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008984:	d108      	bne.n	8008998 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008986:	897b      	ldrh	r3, [r7, #10]
 8008988:	b2db      	uxtb	r3, r3
 800898a:	f043 0301 	orr.w	r3, r3, #1
 800898e:	b2da      	uxtb	r2, r3
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	611a      	str	r2, [r3, #16]
 8008996:	e05f      	b.n	8008a58 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008998:	897b      	ldrh	r3, [r7, #10]
 800899a:	11db      	asrs	r3, r3, #7
 800899c:	b2db      	uxtb	r3, r3
 800899e:	f003 0306 	and.w	r3, r3, #6
 80089a2:	b2db      	uxtb	r3, r3
 80089a4:	f063 030f 	orn	r3, r3, #15
 80089a8:	b2da      	uxtb	r2, r3
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	4930      	ldr	r1, [pc, #192]	@ (8008a78 <I2C_MasterRequestRead+0x194>)
 80089b6:	68f8      	ldr	r0, [r7, #12]
 80089b8:	f000 fa5a 	bl	8008e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089bc:	4603      	mov	r3, r0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d001      	beq.n	80089c6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80089c2:	2301      	movs	r3, #1
 80089c4:	e054      	b.n	8008a70 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80089c6:	897b      	ldrh	r3, [r7, #10]
 80089c8:	b2da      	uxtb	r2, r3
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	4929      	ldr	r1, [pc, #164]	@ (8008a7c <I2C_MasterRequestRead+0x198>)
 80089d6:	68f8      	ldr	r0, [r7, #12]
 80089d8:	f000 fa4a 	bl	8008e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089dc:	4603      	mov	r3, r0
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d001      	beq.n	80089e6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	e044      	b.n	8008a70 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089e6:	2300      	movs	r3, #0
 80089e8:	613b      	str	r3, [r7, #16]
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	695b      	ldr	r3, [r3, #20]
 80089f0:	613b      	str	r3, [r7, #16]
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	699b      	ldr	r3, [r3, #24]
 80089f8:	613b      	str	r3, [r7, #16]
 80089fa:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a0a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	9300      	str	r3, [sp, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2200      	movs	r2, #0
 8008a14:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008a18:	68f8      	ldr	r0, [r7, #12]
 8008a1a:	f000 f9af 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d00d      	beq.n	8008a40 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a32:	d103      	bne.n	8008a3c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008a3a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8008a3c:	2303      	movs	r3, #3
 8008a3e:	e017      	b.n	8008a70 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008a40:	897b      	ldrh	r3, [r7, #10]
 8008a42:	11db      	asrs	r3, r3, #7
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	f003 0306 	and.w	r3, r3, #6
 8008a4a:	b2db      	uxtb	r3, r3
 8008a4c:	f063 030e 	orn	r3, r3, #14
 8008a50:	b2da      	uxtb	r2, r3
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	4907      	ldr	r1, [pc, #28]	@ (8008a7c <I2C_MasterRequestRead+0x198>)
 8008a5e:	68f8      	ldr	r0, [r7, #12]
 8008a60:	f000 fa06 	bl	8008e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008a64:	4603      	mov	r3, r0
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d001      	beq.n	8008a6e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e000      	b.n	8008a70 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008a6e:	2300      	movs	r3, #0
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3718      	adds	r7, #24
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	00010008 	.word	0x00010008
 8008a7c:	00010002 	.word	0x00010002

08008a80 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b088      	sub	sp, #32
 8008a84:	af02      	add	r7, sp, #8
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	4608      	mov	r0, r1
 8008a8a:	4611      	mov	r1, r2
 8008a8c:	461a      	mov	r2, r3
 8008a8e:	4603      	mov	r3, r0
 8008a90:	817b      	strh	r3, [r7, #10]
 8008a92:	460b      	mov	r3, r1
 8008a94:	813b      	strh	r3, [r7, #8]
 8008a96:	4613      	mov	r3, r2
 8008a98:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008aa8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aac:	9300      	str	r3, [sp, #0]
 8008aae:	6a3b      	ldr	r3, [r7, #32]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008ab6:	68f8      	ldr	r0, [r7, #12]
 8008ab8:	f000 f960 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8008abc:	4603      	mov	r3, r0
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d00d      	beq.n	8008ade <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008acc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ad0:	d103      	bne.n	8008ada <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ad8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008ada:	2303      	movs	r3, #3
 8008adc:	e05f      	b.n	8008b9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008ade:	897b      	ldrh	r3, [r7, #10]
 8008ae0:	b2db      	uxtb	r3, r3
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008aec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af0:	6a3a      	ldr	r2, [r7, #32]
 8008af2:	492d      	ldr	r1, [pc, #180]	@ (8008ba8 <I2C_RequestMemoryWrite+0x128>)
 8008af4:	68f8      	ldr	r0, [r7, #12]
 8008af6:	f000 f9bb 	bl	8008e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008afa:	4603      	mov	r3, r0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d001      	beq.n	8008b04 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008b00:	2301      	movs	r3, #1
 8008b02:	e04c      	b.n	8008b9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b04:	2300      	movs	r3, #0
 8008b06:	617b      	str	r3, [r7, #20]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	695b      	ldr	r3, [r3, #20]
 8008b0e:	617b      	str	r3, [r7, #20]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	699b      	ldr	r3, [r3, #24]
 8008b16:	617b      	str	r3, [r7, #20]
 8008b18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b1c:	6a39      	ldr	r1, [r7, #32]
 8008b1e:	68f8      	ldr	r0, [r7, #12]
 8008b20:	f000 fa46 	bl	8008fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b24:	4603      	mov	r3, r0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d00d      	beq.n	8008b46 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b2e:	2b04      	cmp	r3, #4
 8008b30:	d107      	bne.n	8008b42 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008b42:	2301      	movs	r3, #1
 8008b44:	e02b      	b.n	8008b9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008b46:	88fb      	ldrh	r3, [r7, #6]
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d105      	bne.n	8008b58 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b4c:	893b      	ldrh	r3, [r7, #8]
 8008b4e:	b2da      	uxtb	r2, r3
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	611a      	str	r2, [r3, #16]
 8008b56:	e021      	b.n	8008b9c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008b58:	893b      	ldrh	r3, [r7, #8]
 8008b5a:	0a1b      	lsrs	r3, r3, #8
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	b2da      	uxtb	r2, r3
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b68:	6a39      	ldr	r1, [r7, #32]
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f000 fa20 	bl	8008fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b70:	4603      	mov	r3, r0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d00d      	beq.n	8008b92 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b7a:	2b04      	cmp	r3, #4
 8008b7c:	d107      	bne.n	8008b8e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e005      	b.n	8008b9e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b92:	893b      	ldrh	r3, [r7, #8]
 8008b94:	b2da      	uxtb	r2, r3
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008b9c:	2300      	movs	r3, #0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3718      	adds	r7, #24
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
 8008ba6:	bf00      	nop
 8008ba8:	00010002 	.word	0x00010002

08008bac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b088      	sub	sp, #32
 8008bb0:	af02      	add	r7, sp, #8
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	4608      	mov	r0, r1
 8008bb6:	4611      	mov	r1, r2
 8008bb8:	461a      	mov	r2, r3
 8008bba:	4603      	mov	r3, r0
 8008bbc:	817b      	strh	r3, [r7, #10]
 8008bbe:	460b      	mov	r3, r1
 8008bc0:	813b      	strh	r3, [r7, #8]
 8008bc2:	4613      	mov	r3, r2
 8008bc4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008bd4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008be4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be8:	9300      	str	r3, [sp, #0]
 8008bea:	6a3b      	ldr	r3, [r7, #32]
 8008bec:	2200      	movs	r2, #0
 8008bee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008bf2:	68f8      	ldr	r0, [r7, #12]
 8008bf4:	f000 f8c2 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d00d      	beq.n	8008c1a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c0c:	d103      	bne.n	8008c16 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c14:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008c16:	2303      	movs	r3, #3
 8008c18:	e0aa      	b.n	8008d70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008c1a:	897b      	ldrh	r3, [r7, #10]
 8008c1c:	b2db      	uxtb	r3, r3
 8008c1e:	461a      	mov	r2, r3
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008c28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c2c:	6a3a      	ldr	r2, [r7, #32]
 8008c2e:	4952      	ldr	r1, [pc, #328]	@ (8008d78 <I2C_RequestMemoryRead+0x1cc>)
 8008c30:	68f8      	ldr	r0, [r7, #12]
 8008c32:	f000 f91d 	bl	8008e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c36:	4603      	mov	r3, r0
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d001      	beq.n	8008c40 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	e097      	b.n	8008d70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c40:	2300      	movs	r3, #0
 8008c42:	617b      	str	r3, [r7, #20]
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	695b      	ldr	r3, [r3, #20]
 8008c4a:	617b      	str	r3, [r7, #20]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	699b      	ldr	r3, [r3, #24]
 8008c52:	617b      	str	r3, [r7, #20]
 8008c54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c58:	6a39      	ldr	r1, [r7, #32]
 8008c5a:	68f8      	ldr	r0, [r7, #12]
 8008c5c:	f000 f9a8 	bl	8008fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c60:	4603      	mov	r3, r0
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d00d      	beq.n	8008c82 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c6a:	2b04      	cmp	r3, #4
 8008c6c:	d107      	bne.n	8008c7e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	681a      	ldr	r2, [r3, #0]
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e076      	b.n	8008d70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008c82:	88fb      	ldrh	r3, [r7, #6]
 8008c84:	2b01      	cmp	r3, #1
 8008c86:	d105      	bne.n	8008c94 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008c88:	893b      	ldrh	r3, [r7, #8]
 8008c8a:	b2da      	uxtb	r2, r3
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	611a      	str	r2, [r3, #16]
 8008c92:	e021      	b.n	8008cd8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008c94:	893b      	ldrh	r3, [r7, #8]
 8008c96:	0a1b      	lsrs	r3, r3, #8
 8008c98:	b29b      	uxth	r3, r3
 8008c9a:	b2da      	uxtb	r2, r3
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ca2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ca4:	6a39      	ldr	r1, [r7, #32]
 8008ca6:	68f8      	ldr	r0, [r7, #12]
 8008ca8:	f000 f982 	bl	8008fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008cac:	4603      	mov	r3, r0
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00d      	beq.n	8008cce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cb6:	2b04      	cmp	r3, #4
 8008cb8:	d107      	bne.n	8008cca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008cc8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	e050      	b.n	8008d70 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008cce:	893b      	ldrh	r3, [r7, #8]
 8008cd0:	b2da      	uxtb	r2, r3
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008cd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cda:	6a39      	ldr	r1, [r7, #32]
 8008cdc:	68f8      	ldr	r0, [r7, #12]
 8008cde:	f000 f967 	bl	8008fb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d00d      	beq.n	8008d04 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cec:	2b04      	cmp	r3, #4
 8008cee:	d107      	bne.n	8008d00 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	681a      	ldr	r2, [r3, #0]
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008cfe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008d00:	2301      	movs	r3, #1
 8008d02:	e035      	b.n	8008d70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008d12:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	6a3b      	ldr	r3, [r7, #32]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008d20:	68f8      	ldr	r0, [r7, #12]
 8008d22:	f000 f82b 	bl	8008d7c <I2C_WaitOnFlagUntilTimeout>
 8008d26:	4603      	mov	r3, r0
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d00d      	beq.n	8008d48 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d3a:	d103      	bne.n	8008d44 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d42:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008d44:	2303      	movs	r3, #3
 8008d46:	e013      	b.n	8008d70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008d48:	897b      	ldrh	r3, [r7, #10]
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	f043 0301 	orr.w	r3, r3, #1
 8008d50:	b2da      	uxtb	r2, r3
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d5a:	6a3a      	ldr	r2, [r7, #32]
 8008d5c:	4906      	ldr	r1, [pc, #24]	@ (8008d78 <I2C_RequestMemoryRead+0x1cc>)
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	f000 f886 	bl	8008e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d001      	beq.n	8008d6e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e000      	b.n	8008d70 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008d6e:	2300      	movs	r3, #0
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3718      	adds	r7, #24
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}
 8008d78:	00010002 	.word	0x00010002

08008d7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b084      	sub	sp, #16
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	603b      	str	r3, [r7, #0]
 8008d88:	4613      	mov	r3, r2
 8008d8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008d8c:	e048      	b.n	8008e20 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d94:	d044      	beq.n	8008e20 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d96:	f7fc f8ff 	bl	8004f98 <HAL_GetTick>
 8008d9a:	4602      	mov	r2, r0
 8008d9c:	69bb      	ldr	r3, [r7, #24]
 8008d9e:	1ad3      	subs	r3, r2, r3
 8008da0:	683a      	ldr	r2, [r7, #0]
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d302      	bcc.n	8008dac <I2C_WaitOnFlagUntilTimeout+0x30>
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d139      	bne.n	8008e20 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	0c1b      	lsrs	r3, r3, #16
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d10d      	bne.n	8008dd2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	695b      	ldr	r3, [r3, #20]
 8008dbc:	43da      	mvns	r2, r3
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	4013      	ands	r3, r2
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	bf0c      	ite	eq
 8008dc8:	2301      	moveq	r3, #1
 8008dca:	2300      	movne	r3, #0
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	461a      	mov	r2, r3
 8008dd0:	e00c      	b.n	8008dec <I2C_WaitOnFlagUntilTimeout+0x70>
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	699b      	ldr	r3, [r3, #24]
 8008dd8:	43da      	mvns	r2, r3
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	4013      	ands	r3, r2
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	bf0c      	ite	eq
 8008de4:	2301      	moveq	r3, #1
 8008de6:	2300      	movne	r3, #0
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	461a      	mov	r2, r3
 8008dec:	79fb      	ldrb	r3, [r7, #7]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d116      	bne.n	8008e20 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2200      	movs	r2, #0
 8008df6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	2220      	movs	r2, #32
 8008dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2200      	movs	r2, #0
 8008e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e0c:	f043 0220 	orr.w	r2, r3, #32
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2200      	movs	r2, #0
 8008e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	e023      	b.n	8008e68 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	0c1b      	lsrs	r3, r3, #16
 8008e24:	b2db      	uxtb	r3, r3
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d10d      	bne.n	8008e46 <I2C_WaitOnFlagUntilTimeout+0xca>
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	695b      	ldr	r3, [r3, #20]
 8008e30:	43da      	mvns	r2, r3
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	4013      	ands	r3, r2
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	bf0c      	ite	eq
 8008e3c:	2301      	moveq	r3, #1
 8008e3e:	2300      	movne	r3, #0
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	461a      	mov	r2, r3
 8008e44:	e00c      	b.n	8008e60 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	699b      	ldr	r3, [r3, #24]
 8008e4c:	43da      	mvns	r2, r3
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	4013      	ands	r3, r2
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	bf0c      	ite	eq
 8008e58:	2301      	moveq	r3, #1
 8008e5a:	2300      	movne	r3, #0
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	461a      	mov	r2, r3
 8008e60:	79fb      	ldrb	r3, [r7, #7]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d093      	beq.n	8008d8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e66:	2300      	movs	r3, #0
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3710      	adds	r7, #16
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	60f8      	str	r0, [r7, #12]
 8008e78:	60b9      	str	r1, [r7, #8]
 8008e7a:	607a      	str	r2, [r7, #4]
 8008e7c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e7e:	e071      	b.n	8008f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	695b      	ldr	r3, [r3, #20]
 8008e86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e8e:	d123      	bne.n	8008ed8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	681a      	ldr	r2, [r3, #0]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e9e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008ea8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2200      	movs	r2, #0
 8008eae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2220      	movs	r2, #32
 8008eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ec4:	f043 0204 	orr.w	r2, r3, #4
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	e067      	b.n	8008fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ede:	d041      	beq.n	8008f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ee0:	f7fc f85a 	bl	8004f98 <HAL_GetTick>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	1ad3      	subs	r3, r2, r3
 8008eea:	687a      	ldr	r2, [r7, #4]
 8008eec:	429a      	cmp	r2, r3
 8008eee:	d302      	bcc.n	8008ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d136      	bne.n	8008f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	0c1b      	lsrs	r3, r3, #16
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d10c      	bne.n	8008f1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	695b      	ldr	r3, [r3, #20]
 8008f06:	43da      	mvns	r2, r3
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	4013      	ands	r3, r2
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	bf14      	ite	ne
 8008f12:	2301      	movne	r3, #1
 8008f14:	2300      	moveq	r3, #0
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	e00b      	b.n	8008f32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	699b      	ldr	r3, [r3, #24]
 8008f20:	43da      	mvns	r2, r3
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	4013      	ands	r3, r2
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	bf14      	ite	ne
 8008f2c:	2301      	movne	r3, #1
 8008f2e:	2300      	moveq	r3, #0
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d016      	beq.n	8008f64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2220      	movs	r2, #32
 8008f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2200      	movs	r2, #0
 8008f48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f50:	f043 0220 	orr.w	r2, r3, #32
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008f60:	2301      	movs	r3, #1
 8008f62:	e021      	b.n	8008fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	0c1b      	lsrs	r3, r3, #16
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d10c      	bne.n	8008f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	695b      	ldr	r3, [r3, #20]
 8008f74:	43da      	mvns	r2, r3
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	4013      	ands	r3, r2
 8008f7a:	b29b      	uxth	r3, r3
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	bf14      	ite	ne
 8008f80:	2301      	movne	r3, #1
 8008f82:	2300      	moveq	r3, #0
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	e00b      	b.n	8008fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	699b      	ldr	r3, [r3, #24]
 8008f8e:	43da      	mvns	r2, r3
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	4013      	ands	r3, r2
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	bf14      	ite	ne
 8008f9a:	2301      	movne	r3, #1
 8008f9c:	2300      	moveq	r3, #0
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	f47f af6d 	bne.w	8008e80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008fa6:	2300      	movs	r3, #0
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3710      	adds	r7, #16
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}

08008fb0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	60f8      	str	r0, [r7, #12]
 8008fb8:	60b9      	str	r1, [r7, #8]
 8008fba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008fbc:	e034      	b.n	8009028 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008fbe:	68f8      	ldr	r0, [r7, #12]
 8008fc0:	f000 f8e3 	bl	800918a <I2C_IsAcknowledgeFailed>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d001      	beq.n	8008fce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e034      	b.n	8009038 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fd4:	d028      	beq.n	8009028 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fd6:	f7fb ffdf 	bl	8004f98 <HAL_GetTick>
 8008fda:	4602      	mov	r2, r0
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	1ad3      	subs	r3, r2, r3
 8008fe0:	68ba      	ldr	r2, [r7, #8]
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	d302      	bcc.n	8008fec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d11d      	bne.n	8009028 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	695b      	ldr	r3, [r3, #20]
 8008ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ff6:	2b80      	cmp	r3, #128	@ 0x80
 8008ff8:	d016      	beq.n	8009028 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2220      	movs	r2, #32
 8009004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2200      	movs	r2, #0
 800900c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009014:	f043 0220 	orr.w	r2, r3, #32
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2200      	movs	r2, #0
 8009020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009024:	2301      	movs	r3, #1
 8009026:	e007      	b.n	8009038 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	695b      	ldr	r3, [r3, #20]
 800902e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009032:	2b80      	cmp	r3, #128	@ 0x80
 8009034:	d1c3      	bne.n	8008fbe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009036:	2300      	movs	r3, #0
}
 8009038:	4618      	mov	r0, r3
 800903a:	3710      	adds	r7, #16
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b084      	sub	sp, #16
 8009044:	af00      	add	r7, sp, #0
 8009046:	60f8      	str	r0, [r7, #12]
 8009048:	60b9      	str	r1, [r7, #8]
 800904a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800904c:	e034      	b.n	80090b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	f000 f89b 	bl	800918a <I2C_IsAcknowledgeFailed>
 8009054:	4603      	mov	r3, r0
 8009056:	2b00      	cmp	r3, #0
 8009058:	d001      	beq.n	800905e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800905a:	2301      	movs	r3, #1
 800905c:	e034      	b.n	80090c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009064:	d028      	beq.n	80090b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009066:	f7fb ff97 	bl	8004f98 <HAL_GetTick>
 800906a:	4602      	mov	r2, r0
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	1ad3      	subs	r3, r2, r3
 8009070:	68ba      	ldr	r2, [r7, #8]
 8009072:	429a      	cmp	r2, r3
 8009074:	d302      	bcc.n	800907c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d11d      	bne.n	80090b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	695b      	ldr	r3, [r3, #20]
 8009082:	f003 0304 	and.w	r3, r3, #4
 8009086:	2b04      	cmp	r3, #4
 8009088:	d016      	beq.n	80090b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2200      	movs	r2, #0
 800908e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2220      	movs	r2, #32
 8009094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2200      	movs	r2, #0
 800909c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090a4:	f043 0220 	orr.w	r2, r3, #32
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2200      	movs	r2, #0
 80090b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80090b4:	2301      	movs	r3, #1
 80090b6:	e007      	b.n	80090c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	695b      	ldr	r3, [r3, #20]
 80090be:	f003 0304 	and.w	r3, r3, #4
 80090c2:	2b04      	cmp	r3, #4
 80090c4:	d1c3      	bne.n	800904e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80090c6:	2300      	movs	r3, #0
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3710      	adds	r7, #16
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b084      	sub	sp, #16
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80090dc:	e049      	b.n	8009172 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	695b      	ldr	r3, [r3, #20]
 80090e4:	f003 0310 	and.w	r3, r3, #16
 80090e8:	2b10      	cmp	r3, #16
 80090ea:	d119      	bne.n	8009120 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f06f 0210 	mvn.w	r2, #16
 80090f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2200      	movs	r2, #0
 80090fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2220      	movs	r2, #32
 8009100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2200      	movs	r2, #0
 8009108:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	2200      	movs	r2, #0
 8009118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800911c:	2301      	movs	r3, #1
 800911e:	e030      	b.n	8009182 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009120:	f7fb ff3a 	bl	8004f98 <HAL_GetTick>
 8009124:	4602      	mov	r2, r0
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	1ad3      	subs	r3, r2, r3
 800912a:	68ba      	ldr	r2, [r7, #8]
 800912c:	429a      	cmp	r2, r3
 800912e:	d302      	bcc.n	8009136 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d11d      	bne.n	8009172 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	695b      	ldr	r3, [r3, #20]
 800913c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009140:	2b40      	cmp	r3, #64	@ 0x40
 8009142:	d016      	beq.n	8009172 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	2200      	movs	r2, #0
 8009148:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	2220      	movs	r2, #32
 800914e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2200      	movs	r2, #0
 8009156:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800915e:	f043 0220 	orr.w	r2, r3, #32
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2200      	movs	r2, #0
 800916a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800916e:	2301      	movs	r3, #1
 8009170:	e007      	b.n	8009182 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	695b      	ldr	r3, [r3, #20]
 8009178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800917c:	2b40      	cmp	r3, #64	@ 0x40
 800917e:	d1ae      	bne.n	80090de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009180:	2300      	movs	r3, #0
}
 8009182:	4618      	mov	r0, r3
 8009184:	3710      	adds	r7, #16
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}

0800918a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800918a:	b480      	push	{r7}
 800918c:	b083      	sub	sp, #12
 800918e:	af00      	add	r7, sp, #0
 8009190:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	695b      	ldr	r3, [r3, #20]
 8009198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800919c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091a0:	d11b      	bne.n	80091da <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80091aa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2220      	movs	r2, #32
 80091b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c6:	f043 0204 	orr.w	r2, r3, #4
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2200      	movs	r2, #0
 80091d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80091d6:	2301      	movs	r3, #1
 80091d8:	e000      	b.n	80091dc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	370c      	adds	r7, #12
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr

080091e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b084      	sub	sp, #16
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d101      	bne.n	80091fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80091f8:	2301      	movs	r3, #1
 80091fa:	e0cc      	b.n	8009396 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80091fc:	4b68      	ldr	r3, [pc, #416]	@ (80093a0 <HAL_RCC_ClockConfig+0x1b8>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 0307 	and.w	r3, r3, #7
 8009204:	683a      	ldr	r2, [r7, #0]
 8009206:	429a      	cmp	r2, r3
 8009208:	d90c      	bls.n	8009224 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800920a:	4b65      	ldr	r3, [pc, #404]	@ (80093a0 <HAL_RCC_ClockConfig+0x1b8>)
 800920c:	683a      	ldr	r2, [r7, #0]
 800920e:	b2d2      	uxtb	r2, r2
 8009210:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009212:	4b63      	ldr	r3, [pc, #396]	@ (80093a0 <HAL_RCC_ClockConfig+0x1b8>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f003 0307 	and.w	r3, r3, #7
 800921a:	683a      	ldr	r2, [r7, #0]
 800921c:	429a      	cmp	r2, r3
 800921e:	d001      	beq.n	8009224 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009220:	2301      	movs	r3, #1
 8009222:	e0b8      	b.n	8009396 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f003 0302 	and.w	r3, r3, #2
 800922c:	2b00      	cmp	r3, #0
 800922e:	d020      	beq.n	8009272 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f003 0304 	and.w	r3, r3, #4
 8009238:	2b00      	cmp	r3, #0
 800923a:	d005      	beq.n	8009248 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800923c:	4b59      	ldr	r3, [pc, #356]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 800923e:	689b      	ldr	r3, [r3, #8]
 8009240:	4a58      	ldr	r2, [pc, #352]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009242:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8009246:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f003 0308 	and.w	r3, r3, #8
 8009250:	2b00      	cmp	r3, #0
 8009252:	d005      	beq.n	8009260 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009254:	4b53      	ldr	r3, [pc, #332]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	4a52      	ldr	r2, [pc, #328]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 800925a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800925e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009260:	4b50      	ldr	r3, [pc, #320]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	689b      	ldr	r3, [r3, #8]
 800926c:	494d      	ldr	r1, [pc, #308]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 800926e:	4313      	orrs	r3, r2
 8009270:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f003 0301 	and.w	r3, r3, #1
 800927a:	2b00      	cmp	r3, #0
 800927c:	d044      	beq.n	8009308 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	685b      	ldr	r3, [r3, #4]
 8009282:	2b01      	cmp	r3, #1
 8009284:	d107      	bne.n	8009296 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009286:	4b47      	ldr	r3, [pc, #284]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800928e:	2b00      	cmp	r3, #0
 8009290:	d119      	bne.n	80092c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	e07f      	b.n	8009396 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	2b02      	cmp	r3, #2
 800929c:	d003      	beq.n	80092a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80092a2:	2b03      	cmp	r3, #3
 80092a4:	d107      	bne.n	80092b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80092a6:	4b3f      	ldr	r3, [pc, #252]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d109      	bne.n	80092c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092b2:	2301      	movs	r3, #1
 80092b4:	e06f      	b.n	8009396 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092b6:	4b3b      	ldr	r3, [pc, #236]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f003 0302 	and.w	r3, r3, #2
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d101      	bne.n	80092c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092c2:	2301      	movs	r3, #1
 80092c4:	e067      	b.n	8009396 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80092c6:	4b37      	ldr	r3, [pc, #220]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	f023 0203 	bic.w	r2, r3, #3
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	4934      	ldr	r1, [pc, #208]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 80092d4:	4313      	orrs	r3, r2
 80092d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80092d8:	f7fb fe5e 	bl	8004f98 <HAL_GetTick>
 80092dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092de:	e00a      	b.n	80092f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092e0:	f7fb fe5a 	bl	8004f98 <HAL_GetTick>
 80092e4:	4602      	mov	r2, r0
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	1ad3      	subs	r3, r2, r3
 80092ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d901      	bls.n	80092f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80092f2:	2303      	movs	r3, #3
 80092f4:	e04f      	b.n	8009396 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092f6:	4b2b      	ldr	r3, [pc, #172]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	f003 020c 	and.w	r2, r3, #12
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	009b      	lsls	r3, r3, #2
 8009304:	429a      	cmp	r2, r3
 8009306:	d1eb      	bne.n	80092e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009308:	4b25      	ldr	r3, [pc, #148]	@ (80093a0 <HAL_RCC_ClockConfig+0x1b8>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f003 0307 	and.w	r3, r3, #7
 8009310:	683a      	ldr	r2, [r7, #0]
 8009312:	429a      	cmp	r2, r3
 8009314:	d20c      	bcs.n	8009330 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009316:	4b22      	ldr	r3, [pc, #136]	@ (80093a0 <HAL_RCC_ClockConfig+0x1b8>)
 8009318:	683a      	ldr	r2, [r7, #0]
 800931a:	b2d2      	uxtb	r2, r2
 800931c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800931e:	4b20      	ldr	r3, [pc, #128]	@ (80093a0 <HAL_RCC_ClockConfig+0x1b8>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f003 0307 	and.w	r3, r3, #7
 8009326:	683a      	ldr	r2, [r7, #0]
 8009328:	429a      	cmp	r2, r3
 800932a:	d001      	beq.n	8009330 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	e032      	b.n	8009396 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f003 0304 	and.w	r3, r3, #4
 8009338:	2b00      	cmp	r3, #0
 800933a:	d008      	beq.n	800934e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800933c:	4b19      	ldr	r3, [pc, #100]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	68db      	ldr	r3, [r3, #12]
 8009348:	4916      	ldr	r1, [pc, #88]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 800934a:	4313      	orrs	r3, r2
 800934c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f003 0308 	and.w	r3, r3, #8
 8009356:	2b00      	cmp	r3, #0
 8009358:	d009      	beq.n	800936e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800935a:	4b12      	ldr	r3, [pc, #72]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 800935c:	689b      	ldr	r3, [r3, #8]
 800935e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	691b      	ldr	r3, [r3, #16]
 8009366:	00db      	lsls	r3, r3, #3
 8009368:	490e      	ldr	r1, [pc, #56]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 800936a:	4313      	orrs	r3, r2
 800936c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800936e:	f000 f821 	bl	80093b4 <HAL_RCC_GetSysClockFreq>
 8009372:	4602      	mov	r2, r0
 8009374:	4b0b      	ldr	r3, [pc, #44]	@ (80093a4 <HAL_RCC_ClockConfig+0x1bc>)
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	091b      	lsrs	r3, r3, #4
 800937a:	f003 030f 	and.w	r3, r3, #15
 800937e:	490a      	ldr	r1, [pc, #40]	@ (80093a8 <HAL_RCC_ClockConfig+0x1c0>)
 8009380:	5ccb      	ldrb	r3, [r1, r3]
 8009382:	fa22 f303 	lsr.w	r3, r2, r3
 8009386:	4a09      	ldr	r2, [pc, #36]	@ (80093ac <HAL_RCC_ClockConfig+0x1c4>)
 8009388:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800938a:	4b09      	ldr	r3, [pc, #36]	@ (80093b0 <HAL_RCC_ClockConfig+0x1c8>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4618      	mov	r0, r3
 8009390:	f7fb fdbe 	bl	8004f10 <HAL_InitTick>

  return HAL_OK;
 8009394:	2300      	movs	r3, #0
}
 8009396:	4618      	mov	r0, r3
 8009398:	3710      	adds	r7, #16
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop
 80093a0:	40023c00 	.word	0x40023c00
 80093a4:	40023800 	.word	0x40023800
 80093a8:	0800b6a8 	.word	0x0800b6a8
 80093ac:	20000000 	.word	0x20000000
 80093b0:	20000004 	.word	0x20000004

080093b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80093b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093b8:	b090      	sub	sp, #64	@ 0x40
 80093ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80093bc:	2300      	movs	r3, #0
 80093be:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80093c0:	2300      	movs	r3, #0
 80093c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80093c4:	2300      	movs	r3, #0
 80093c6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80093c8:	2300      	movs	r3, #0
 80093ca:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80093cc:	4b59      	ldr	r3, [pc, #356]	@ (8009534 <HAL_RCC_GetSysClockFreq+0x180>)
 80093ce:	689b      	ldr	r3, [r3, #8]
 80093d0:	f003 030c 	and.w	r3, r3, #12
 80093d4:	2b08      	cmp	r3, #8
 80093d6:	d00d      	beq.n	80093f4 <HAL_RCC_GetSysClockFreq+0x40>
 80093d8:	2b08      	cmp	r3, #8
 80093da:	f200 80a1 	bhi.w	8009520 <HAL_RCC_GetSysClockFreq+0x16c>
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d002      	beq.n	80093e8 <HAL_RCC_GetSysClockFreq+0x34>
 80093e2:	2b04      	cmp	r3, #4
 80093e4:	d003      	beq.n	80093ee <HAL_RCC_GetSysClockFreq+0x3a>
 80093e6:	e09b      	b.n	8009520 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80093e8:	4b53      	ldr	r3, [pc, #332]	@ (8009538 <HAL_RCC_GetSysClockFreq+0x184>)
 80093ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80093ec:	e09b      	b.n	8009526 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80093ee:	4b53      	ldr	r3, [pc, #332]	@ (800953c <HAL_RCC_GetSysClockFreq+0x188>)
 80093f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80093f2:	e098      	b.n	8009526 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80093f4:	4b4f      	ldr	r3, [pc, #316]	@ (8009534 <HAL_RCC_GetSysClockFreq+0x180>)
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80093fc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80093fe:	4b4d      	ldr	r3, [pc, #308]	@ (8009534 <HAL_RCC_GetSysClockFreq+0x180>)
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009406:	2b00      	cmp	r3, #0
 8009408:	d028      	beq.n	800945c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800940a:	4b4a      	ldr	r3, [pc, #296]	@ (8009534 <HAL_RCC_GetSysClockFreq+0x180>)
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	099b      	lsrs	r3, r3, #6
 8009410:	2200      	movs	r2, #0
 8009412:	623b      	str	r3, [r7, #32]
 8009414:	627a      	str	r2, [r7, #36]	@ 0x24
 8009416:	6a3b      	ldr	r3, [r7, #32]
 8009418:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800941c:	2100      	movs	r1, #0
 800941e:	4b47      	ldr	r3, [pc, #284]	@ (800953c <HAL_RCC_GetSysClockFreq+0x188>)
 8009420:	fb03 f201 	mul.w	r2, r3, r1
 8009424:	2300      	movs	r3, #0
 8009426:	fb00 f303 	mul.w	r3, r0, r3
 800942a:	4413      	add	r3, r2
 800942c:	4a43      	ldr	r2, [pc, #268]	@ (800953c <HAL_RCC_GetSysClockFreq+0x188>)
 800942e:	fba0 1202 	umull	r1, r2, r0, r2
 8009432:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009434:	460a      	mov	r2, r1
 8009436:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009438:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800943a:	4413      	add	r3, r2
 800943c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800943e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009440:	2200      	movs	r2, #0
 8009442:	61bb      	str	r3, [r7, #24]
 8009444:	61fa      	str	r2, [r7, #28]
 8009446:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800944a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800944e:	f7f6 ff3f 	bl	80002d0 <__aeabi_uldivmod>
 8009452:	4602      	mov	r2, r0
 8009454:	460b      	mov	r3, r1
 8009456:	4613      	mov	r3, r2
 8009458:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800945a:	e053      	b.n	8009504 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800945c:	4b35      	ldr	r3, [pc, #212]	@ (8009534 <HAL_RCC_GetSysClockFreq+0x180>)
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	099b      	lsrs	r3, r3, #6
 8009462:	2200      	movs	r2, #0
 8009464:	613b      	str	r3, [r7, #16]
 8009466:	617a      	str	r2, [r7, #20]
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800946e:	f04f 0b00 	mov.w	fp, #0
 8009472:	4652      	mov	r2, sl
 8009474:	465b      	mov	r3, fp
 8009476:	f04f 0000 	mov.w	r0, #0
 800947a:	f04f 0100 	mov.w	r1, #0
 800947e:	0159      	lsls	r1, r3, #5
 8009480:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009484:	0150      	lsls	r0, r2, #5
 8009486:	4602      	mov	r2, r0
 8009488:	460b      	mov	r3, r1
 800948a:	ebb2 080a 	subs.w	r8, r2, sl
 800948e:	eb63 090b 	sbc.w	r9, r3, fp
 8009492:	f04f 0200 	mov.w	r2, #0
 8009496:	f04f 0300 	mov.w	r3, #0
 800949a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800949e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80094a2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80094a6:	ebb2 0408 	subs.w	r4, r2, r8
 80094aa:	eb63 0509 	sbc.w	r5, r3, r9
 80094ae:	f04f 0200 	mov.w	r2, #0
 80094b2:	f04f 0300 	mov.w	r3, #0
 80094b6:	00eb      	lsls	r3, r5, #3
 80094b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80094bc:	00e2      	lsls	r2, r4, #3
 80094be:	4614      	mov	r4, r2
 80094c0:	461d      	mov	r5, r3
 80094c2:	eb14 030a 	adds.w	r3, r4, sl
 80094c6:	603b      	str	r3, [r7, #0]
 80094c8:	eb45 030b 	adc.w	r3, r5, fp
 80094cc:	607b      	str	r3, [r7, #4]
 80094ce:	f04f 0200 	mov.w	r2, #0
 80094d2:	f04f 0300 	mov.w	r3, #0
 80094d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80094da:	4629      	mov	r1, r5
 80094dc:	028b      	lsls	r3, r1, #10
 80094de:	4621      	mov	r1, r4
 80094e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80094e4:	4621      	mov	r1, r4
 80094e6:	028a      	lsls	r2, r1, #10
 80094e8:	4610      	mov	r0, r2
 80094ea:	4619      	mov	r1, r3
 80094ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094ee:	2200      	movs	r2, #0
 80094f0:	60bb      	str	r3, [r7, #8]
 80094f2:	60fa      	str	r2, [r7, #12]
 80094f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80094f8:	f7f6 feea 	bl	80002d0 <__aeabi_uldivmod>
 80094fc:	4602      	mov	r2, r0
 80094fe:	460b      	mov	r3, r1
 8009500:	4613      	mov	r3, r2
 8009502:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009504:	4b0b      	ldr	r3, [pc, #44]	@ (8009534 <HAL_RCC_GetSysClockFreq+0x180>)
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	0c1b      	lsrs	r3, r3, #16
 800950a:	f003 0303 	and.w	r3, r3, #3
 800950e:	3301      	adds	r3, #1
 8009510:	005b      	lsls	r3, r3, #1
 8009512:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8009514:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009518:	fbb2 f3f3 	udiv	r3, r2, r3
 800951c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800951e:	e002      	b.n	8009526 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009520:	4b05      	ldr	r3, [pc, #20]	@ (8009538 <HAL_RCC_GetSysClockFreq+0x184>)
 8009522:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009524:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8009528:	4618      	mov	r0, r3
 800952a:	3740      	adds	r7, #64	@ 0x40
 800952c:	46bd      	mov	sp, r7
 800952e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009532:	bf00      	nop
 8009534:	40023800 	.word	0x40023800
 8009538:	00f42400 	.word	0x00f42400
 800953c:	017d7840 	.word	0x017d7840

08009540 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009540:	b480      	push	{r7}
 8009542:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009544:	4b03      	ldr	r3, [pc, #12]	@ (8009554 <HAL_RCC_GetHCLKFreq+0x14>)
 8009546:	681b      	ldr	r3, [r3, #0]
}
 8009548:	4618      	mov	r0, r3
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr
 8009552:	bf00      	nop
 8009554:	20000000 	.word	0x20000000

08009558 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800955c:	f7ff fff0 	bl	8009540 <HAL_RCC_GetHCLKFreq>
 8009560:	4602      	mov	r2, r0
 8009562:	4b05      	ldr	r3, [pc, #20]	@ (8009578 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009564:	689b      	ldr	r3, [r3, #8]
 8009566:	0a9b      	lsrs	r3, r3, #10
 8009568:	f003 0307 	and.w	r3, r3, #7
 800956c:	4903      	ldr	r1, [pc, #12]	@ (800957c <HAL_RCC_GetPCLK1Freq+0x24>)
 800956e:	5ccb      	ldrb	r3, [r1, r3]
 8009570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009574:	4618      	mov	r0, r3
 8009576:	bd80      	pop	{r7, pc}
 8009578:	40023800 	.word	0x40023800
 800957c:	0800b6b8 	.word	0x0800b6b8

08009580 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009584:	f7ff ffdc 	bl	8009540 <HAL_RCC_GetHCLKFreq>
 8009588:	4602      	mov	r2, r0
 800958a:	4b05      	ldr	r3, [pc, #20]	@ (80095a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	0b5b      	lsrs	r3, r3, #13
 8009590:	f003 0307 	and.w	r3, r3, #7
 8009594:	4903      	ldr	r1, [pc, #12]	@ (80095a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009596:	5ccb      	ldrb	r3, [r1, r3]
 8009598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800959c:	4618      	mov	r0, r3
 800959e:	bd80      	pop	{r7, pc}
 80095a0:	40023800 	.word	0x40023800
 80095a4:	0800b6b8 	.word	0x0800b6b8

080095a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b086      	sub	sp, #24
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d101      	bne.n	80095ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e273      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f003 0301 	and.w	r3, r3, #1
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d075      	beq.n	80096b2 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80095c6:	4b88      	ldr	r3, [pc, #544]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	f003 030c 	and.w	r3, r3, #12
 80095ce:	2b04      	cmp	r3, #4
 80095d0:	d00c      	beq.n	80095ec <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80095d2:	4b85      	ldr	r3, [pc, #532]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80095d4:	689b      	ldr	r3, [r3, #8]
 80095d6:	f003 030c 	and.w	r3, r3, #12
        || \
 80095da:	2b08      	cmp	r3, #8
 80095dc:	d112      	bne.n	8009604 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80095de:	4b82      	ldr	r3, [pc, #520]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80095e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80095ea:	d10b      	bne.n	8009604 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80095ec:	4b7e      	ldr	r3, [pc, #504]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d05b      	beq.n	80096b0 <HAL_RCC_OscConfig+0x108>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d157      	bne.n	80096b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009600:	2301      	movs	r3, #1
 8009602:	e24e      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800960c:	d106      	bne.n	800961c <HAL_RCC_OscConfig+0x74>
 800960e:	4b76      	ldr	r3, [pc, #472]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a75      	ldr	r2, [pc, #468]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 8009614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009618:	6013      	str	r3, [r2, #0]
 800961a:	e01d      	b.n	8009658 <HAL_RCC_OscConfig+0xb0>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009624:	d10c      	bne.n	8009640 <HAL_RCC_OscConfig+0x98>
 8009626:	4b70      	ldr	r3, [pc, #448]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a6f      	ldr	r2, [pc, #444]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 800962c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009630:	6013      	str	r3, [r2, #0]
 8009632:	4b6d      	ldr	r3, [pc, #436]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a6c      	ldr	r2, [pc, #432]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 8009638:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800963c:	6013      	str	r3, [r2, #0]
 800963e:	e00b      	b.n	8009658 <HAL_RCC_OscConfig+0xb0>
 8009640:	4b69      	ldr	r3, [pc, #420]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a68      	ldr	r2, [pc, #416]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 8009646:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800964a:	6013      	str	r3, [r2, #0]
 800964c:	4b66      	ldr	r3, [pc, #408]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a65      	ldr	r2, [pc, #404]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 8009652:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009656:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	685b      	ldr	r3, [r3, #4]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d013      	beq.n	8009688 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009660:	f7fb fc9a 	bl	8004f98 <HAL_GetTick>
 8009664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009666:	e008      	b.n	800967a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009668:	f7fb fc96 	bl	8004f98 <HAL_GetTick>
 800966c:	4602      	mov	r2, r0
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	1ad3      	subs	r3, r2, r3
 8009672:	2b64      	cmp	r3, #100	@ 0x64
 8009674:	d901      	bls.n	800967a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009676:	2303      	movs	r3, #3
 8009678:	e213      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800967a:	4b5b      	ldr	r3, [pc, #364]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009682:	2b00      	cmp	r3, #0
 8009684:	d0f0      	beq.n	8009668 <HAL_RCC_OscConfig+0xc0>
 8009686:	e014      	b.n	80096b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009688:	f7fb fc86 	bl	8004f98 <HAL_GetTick>
 800968c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800968e:	e008      	b.n	80096a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009690:	f7fb fc82 	bl	8004f98 <HAL_GetTick>
 8009694:	4602      	mov	r2, r0
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	1ad3      	subs	r3, r2, r3
 800969a:	2b64      	cmp	r3, #100	@ 0x64
 800969c:	d901      	bls.n	80096a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800969e:	2303      	movs	r3, #3
 80096a0:	e1ff      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80096a2:	4b51      	ldr	r3, [pc, #324]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d1f0      	bne.n	8009690 <HAL_RCC_OscConfig+0xe8>
 80096ae:	e000      	b.n	80096b2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80096b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f003 0302 	and.w	r3, r3, #2
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d063      	beq.n	8009786 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80096be:	4b4a      	ldr	r3, [pc, #296]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	f003 030c 	and.w	r3, r3, #12
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d00b      	beq.n	80096e2 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80096ca:	4b47      	ldr	r3, [pc, #284]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80096cc:	689b      	ldr	r3, [r3, #8]
 80096ce:	f003 030c 	and.w	r3, r3, #12
        || \
 80096d2:	2b08      	cmp	r3, #8
 80096d4:	d11c      	bne.n	8009710 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80096d6:	4b44      	ldr	r3, [pc, #272]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d116      	bne.n	8009710 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80096e2:	4b41      	ldr	r3, [pc, #260]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f003 0302 	and.w	r3, r3, #2
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d005      	beq.n	80096fa <HAL_RCC_OscConfig+0x152>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	68db      	ldr	r3, [r3, #12]
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d001      	beq.n	80096fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	e1d3      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80096fa:	4b3b      	ldr	r3, [pc, #236]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	691b      	ldr	r3, [r3, #16]
 8009706:	00db      	lsls	r3, r3, #3
 8009708:	4937      	ldr	r1, [pc, #220]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 800970a:	4313      	orrs	r3, r2
 800970c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800970e:	e03a      	b.n	8009786 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	68db      	ldr	r3, [r3, #12]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d020      	beq.n	800975a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009718:	4b34      	ldr	r3, [pc, #208]	@ (80097ec <HAL_RCC_OscConfig+0x244>)
 800971a:	2201      	movs	r2, #1
 800971c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800971e:	f7fb fc3b 	bl	8004f98 <HAL_GetTick>
 8009722:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009724:	e008      	b.n	8009738 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009726:	f7fb fc37 	bl	8004f98 <HAL_GetTick>
 800972a:	4602      	mov	r2, r0
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	1ad3      	subs	r3, r2, r3
 8009730:	2b02      	cmp	r3, #2
 8009732:	d901      	bls.n	8009738 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009734:	2303      	movs	r3, #3
 8009736:	e1b4      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009738:	4b2b      	ldr	r3, [pc, #172]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f003 0302 	and.w	r3, r3, #2
 8009740:	2b00      	cmp	r3, #0
 8009742:	d0f0      	beq.n	8009726 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009744:	4b28      	ldr	r3, [pc, #160]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	691b      	ldr	r3, [r3, #16]
 8009750:	00db      	lsls	r3, r3, #3
 8009752:	4925      	ldr	r1, [pc, #148]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 8009754:	4313      	orrs	r3, r2
 8009756:	600b      	str	r3, [r1, #0]
 8009758:	e015      	b.n	8009786 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800975a:	4b24      	ldr	r3, [pc, #144]	@ (80097ec <HAL_RCC_OscConfig+0x244>)
 800975c:	2200      	movs	r2, #0
 800975e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009760:	f7fb fc1a 	bl	8004f98 <HAL_GetTick>
 8009764:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009766:	e008      	b.n	800977a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009768:	f7fb fc16 	bl	8004f98 <HAL_GetTick>
 800976c:	4602      	mov	r2, r0
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	1ad3      	subs	r3, r2, r3
 8009772:	2b02      	cmp	r3, #2
 8009774:	d901      	bls.n	800977a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009776:	2303      	movs	r3, #3
 8009778:	e193      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800977a:	4b1b      	ldr	r3, [pc, #108]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f003 0302 	and.w	r3, r3, #2
 8009782:	2b00      	cmp	r3, #0
 8009784:	d1f0      	bne.n	8009768 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f003 0308 	and.w	r3, r3, #8
 800978e:	2b00      	cmp	r3, #0
 8009790:	d036      	beq.n	8009800 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	695b      	ldr	r3, [r3, #20]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d016      	beq.n	80097c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800979a:	4b15      	ldr	r3, [pc, #84]	@ (80097f0 <HAL_RCC_OscConfig+0x248>)
 800979c:	2201      	movs	r2, #1
 800979e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097a0:	f7fb fbfa 	bl	8004f98 <HAL_GetTick>
 80097a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80097a6:	e008      	b.n	80097ba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80097a8:	f7fb fbf6 	bl	8004f98 <HAL_GetTick>
 80097ac:	4602      	mov	r2, r0
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	1ad3      	subs	r3, r2, r3
 80097b2:	2b02      	cmp	r3, #2
 80097b4:	d901      	bls.n	80097ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80097b6:	2303      	movs	r3, #3
 80097b8:	e173      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80097ba:	4b0b      	ldr	r3, [pc, #44]	@ (80097e8 <HAL_RCC_OscConfig+0x240>)
 80097bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097be:	f003 0302 	and.w	r3, r3, #2
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d0f0      	beq.n	80097a8 <HAL_RCC_OscConfig+0x200>
 80097c6:	e01b      	b.n	8009800 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80097c8:	4b09      	ldr	r3, [pc, #36]	@ (80097f0 <HAL_RCC_OscConfig+0x248>)
 80097ca:	2200      	movs	r2, #0
 80097cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80097ce:	f7fb fbe3 	bl	8004f98 <HAL_GetTick>
 80097d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80097d4:	e00e      	b.n	80097f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80097d6:	f7fb fbdf 	bl	8004f98 <HAL_GetTick>
 80097da:	4602      	mov	r2, r0
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	1ad3      	subs	r3, r2, r3
 80097e0:	2b02      	cmp	r3, #2
 80097e2:	d907      	bls.n	80097f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80097e4:	2303      	movs	r3, #3
 80097e6:	e15c      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
 80097e8:	40023800 	.word	0x40023800
 80097ec:	42470000 	.word	0x42470000
 80097f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80097f4:	4b8a      	ldr	r3, [pc, #552]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80097f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097f8:	f003 0302 	and.w	r3, r3, #2
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d1ea      	bne.n	80097d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f003 0304 	and.w	r3, r3, #4
 8009808:	2b00      	cmp	r3, #0
 800980a:	f000 8097 	beq.w	800993c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800980e:	2300      	movs	r3, #0
 8009810:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009812:	4b83      	ldr	r3, [pc, #524]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 8009814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800981a:	2b00      	cmp	r3, #0
 800981c:	d10f      	bne.n	800983e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800981e:	2300      	movs	r3, #0
 8009820:	60bb      	str	r3, [r7, #8]
 8009822:	4b7f      	ldr	r3, [pc, #508]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 8009824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009826:	4a7e      	ldr	r2, [pc, #504]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 8009828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800982c:	6413      	str	r3, [r2, #64]	@ 0x40
 800982e:	4b7c      	ldr	r3, [pc, #496]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 8009830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009836:	60bb      	str	r3, [r7, #8]
 8009838:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800983a:	2301      	movs	r3, #1
 800983c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800983e:	4b79      	ldr	r3, [pc, #484]	@ (8009a24 <HAL_RCC_OscConfig+0x47c>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009846:	2b00      	cmp	r3, #0
 8009848:	d118      	bne.n	800987c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800984a:	4b76      	ldr	r3, [pc, #472]	@ (8009a24 <HAL_RCC_OscConfig+0x47c>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4a75      	ldr	r2, [pc, #468]	@ (8009a24 <HAL_RCC_OscConfig+0x47c>)
 8009850:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009854:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009856:	f7fb fb9f 	bl	8004f98 <HAL_GetTick>
 800985a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800985c:	e008      	b.n	8009870 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800985e:	f7fb fb9b 	bl	8004f98 <HAL_GetTick>
 8009862:	4602      	mov	r2, r0
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	1ad3      	subs	r3, r2, r3
 8009868:	2b02      	cmp	r3, #2
 800986a:	d901      	bls.n	8009870 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800986c:	2303      	movs	r3, #3
 800986e:	e118      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009870:	4b6c      	ldr	r3, [pc, #432]	@ (8009a24 <HAL_RCC_OscConfig+0x47c>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009878:	2b00      	cmp	r3, #0
 800987a:	d0f0      	beq.n	800985e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	689b      	ldr	r3, [r3, #8]
 8009880:	2b01      	cmp	r3, #1
 8009882:	d106      	bne.n	8009892 <HAL_RCC_OscConfig+0x2ea>
 8009884:	4b66      	ldr	r3, [pc, #408]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 8009886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009888:	4a65      	ldr	r2, [pc, #404]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 800988a:	f043 0301 	orr.w	r3, r3, #1
 800988e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009890:	e01c      	b.n	80098cc <HAL_RCC_OscConfig+0x324>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	2b05      	cmp	r3, #5
 8009898:	d10c      	bne.n	80098b4 <HAL_RCC_OscConfig+0x30c>
 800989a:	4b61      	ldr	r3, [pc, #388]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 800989c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800989e:	4a60      	ldr	r2, [pc, #384]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80098a0:	f043 0304 	orr.w	r3, r3, #4
 80098a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80098a6:	4b5e      	ldr	r3, [pc, #376]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80098a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098aa:	4a5d      	ldr	r2, [pc, #372]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80098ac:	f043 0301 	orr.w	r3, r3, #1
 80098b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80098b2:	e00b      	b.n	80098cc <HAL_RCC_OscConfig+0x324>
 80098b4:	4b5a      	ldr	r3, [pc, #360]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80098b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098b8:	4a59      	ldr	r2, [pc, #356]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80098ba:	f023 0301 	bic.w	r3, r3, #1
 80098be:	6713      	str	r3, [r2, #112]	@ 0x70
 80098c0:	4b57      	ldr	r3, [pc, #348]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80098c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098c4:	4a56      	ldr	r2, [pc, #344]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80098c6:	f023 0304 	bic.w	r3, r3, #4
 80098ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	689b      	ldr	r3, [r3, #8]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d015      	beq.n	8009900 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098d4:	f7fb fb60 	bl	8004f98 <HAL_GetTick>
 80098d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80098da:	e00a      	b.n	80098f2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098dc:	f7fb fb5c 	bl	8004f98 <HAL_GetTick>
 80098e0:	4602      	mov	r2, r0
 80098e2:	693b      	ldr	r3, [r7, #16]
 80098e4:	1ad3      	subs	r3, r2, r3
 80098e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d901      	bls.n	80098f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80098ee:	2303      	movs	r3, #3
 80098f0:	e0d7      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80098f2:	4b4b      	ldr	r3, [pc, #300]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80098f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098f6:	f003 0302 	and.w	r3, r3, #2
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d0ee      	beq.n	80098dc <HAL_RCC_OscConfig+0x334>
 80098fe:	e014      	b.n	800992a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009900:	f7fb fb4a 	bl	8004f98 <HAL_GetTick>
 8009904:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009906:	e00a      	b.n	800991e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009908:	f7fb fb46 	bl	8004f98 <HAL_GetTick>
 800990c:	4602      	mov	r2, r0
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	1ad3      	subs	r3, r2, r3
 8009912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009916:	4293      	cmp	r3, r2
 8009918:	d901      	bls.n	800991e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800991a:	2303      	movs	r3, #3
 800991c:	e0c1      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800991e:	4b40      	ldr	r3, [pc, #256]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 8009920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009922:	f003 0302 	and.w	r3, r3, #2
 8009926:	2b00      	cmp	r3, #0
 8009928:	d1ee      	bne.n	8009908 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800992a:	7dfb      	ldrb	r3, [r7, #23]
 800992c:	2b01      	cmp	r3, #1
 800992e:	d105      	bne.n	800993c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009930:	4b3b      	ldr	r3, [pc, #236]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 8009932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009934:	4a3a      	ldr	r2, [pc, #232]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 8009936:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800993a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	699b      	ldr	r3, [r3, #24]
 8009940:	2b00      	cmp	r3, #0
 8009942:	f000 80ad 	beq.w	8009aa0 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009946:	4b36      	ldr	r3, [pc, #216]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 8009948:	689b      	ldr	r3, [r3, #8]
 800994a:	f003 030c 	and.w	r3, r3, #12
 800994e:	2b08      	cmp	r3, #8
 8009950:	d060      	beq.n	8009a14 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	699b      	ldr	r3, [r3, #24]
 8009956:	2b02      	cmp	r3, #2
 8009958:	d145      	bne.n	80099e6 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800995a:	4b33      	ldr	r3, [pc, #204]	@ (8009a28 <HAL_RCC_OscConfig+0x480>)
 800995c:	2200      	movs	r2, #0
 800995e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009960:	f7fb fb1a 	bl	8004f98 <HAL_GetTick>
 8009964:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009966:	e008      	b.n	800997a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009968:	f7fb fb16 	bl	8004f98 <HAL_GetTick>
 800996c:	4602      	mov	r2, r0
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	1ad3      	subs	r3, r2, r3
 8009972:	2b02      	cmp	r3, #2
 8009974:	d901      	bls.n	800997a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009976:	2303      	movs	r3, #3
 8009978:	e093      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800997a:	4b29      	ldr	r3, [pc, #164]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009982:	2b00      	cmp	r3, #0
 8009984:	d1f0      	bne.n	8009968 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	69da      	ldr	r2, [r3, #28]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6a1b      	ldr	r3, [r3, #32]
 800998e:	431a      	orrs	r2, r3
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009994:	019b      	lsls	r3, r3, #6
 8009996:	431a      	orrs	r2, r3
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800999c:	085b      	lsrs	r3, r3, #1
 800999e:	3b01      	subs	r3, #1
 80099a0:	041b      	lsls	r3, r3, #16
 80099a2:	431a      	orrs	r2, r3
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099a8:	061b      	lsls	r3, r3, #24
 80099aa:	431a      	orrs	r2, r3
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099b0:	071b      	lsls	r3, r3, #28
 80099b2:	491b      	ldr	r1, [pc, #108]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80099b4:	4313      	orrs	r3, r2
 80099b6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80099b8:	4b1b      	ldr	r3, [pc, #108]	@ (8009a28 <HAL_RCC_OscConfig+0x480>)
 80099ba:	2201      	movs	r2, #1
 80099bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099be:	f7fb faeb 	bl	8004f98 <HAL_GetTick>
 80099c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80099c4:	e008      	b.n	80099d8 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099c6:	f7fb fae7 	bl	8004f98 <HAL_GetTick>
 80099ca:	4602      	mov	r2, r0
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	1ad3      	subs	r3, r2, r3
 80099d0:	2b02      	cmp	r3, #2
 80099d2:	d901      	bls.n	80099d8 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 80099d4:	2303      	movs	r3, #3
 80099d6:	e064      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80099d8:	4b11      	ldr	r3, [pc, #68]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d0f0      	beq.n	80099c6 <HAL_RCC_OscConfig+0x41e>
 80099e4:	e05c      	b.n	8009aa0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80099e6:	4b10      	ldr	r3, [pc, #64]	@ (8009a28 <HAL_RCC_OscConfig+0x480>)
 80099e8:	2200      	movs	r2, #0
 80099ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099ec:	f7fb fad4 	bl	8004f98 <HAL_GetTick>
 80099f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80099f2:	e008      	b.n	8009a06 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099f4:	f7fb fad0 	bl	8004f98 <HAL_GetTick>
 80099f8:	4602      	mov	r2, r0
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	1ad3      	subs	r3, r2, r3
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	d901      	bls.n	8009a06 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8009a02:	2303      	movs	r3, #3
 8009a04:	e04d      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009a06:	4b06      	ldr	r3, [pc, #24]	@ (8009a20 <HAL_RCC_OscConfig+0x478>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1f0      	bne.n	80099f4 <HAL_RCC_OscConfig+0x44c>
 8009a12:	e045      	b.n	8009aa0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	699b      	ldr	r3, [r3, #24]
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d107      	bne.n	8009a2c <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	e040      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
 8009a20:	40023800 	.word	0x40023800
 8009a24:	40007000 	.word	0x40007000
 8009a28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009a2c:	4b1f      	ldr	r3, [pc, #124]	@ (8009aac <HAL_RCC_OscConfig+0x504>)
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	699b      	ldr	r3, [r3, #24]
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	d030      	beq.n	8009a9c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009a44:	429a      	cmp	r2, r3
 8009a46:	d129      	bne.n	8009a9c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a52:	429a      	cmp	r2, r3
 8009a54:	d122      	bne.n	8009a9c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009a56:	68fa      	ldr	r2, [r7, #12]
 8009a58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009a5c:	4013      	ands	r3, r2
 8009a5e:	687a      	ldr	r2, [r7, #4]
 8009a60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009a62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d119      	bne.n	8009a9c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a72:	085b      	lsrs	r3, r3, #1
 8009a74:	3b01      	subs	r3, #1
 8009a76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	d10f      	bne.n	8009a9c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009a88:	429a      	cmp	r2, r3
 8009a8a:	d107      	bne.n	8009a9c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a96:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d001      	beq.n	8009aa0 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	e000      	b.n	8009aa2 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3718      	adds	r7, #24
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
 8009aaa:	bf00      	nop
 8009aac:	40023800 	.word	0x40023800

08009ab0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b082      	sub	sp, #8
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d101      	bne.n	8009ac2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e07b      	b.n	8009bba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d108      	bne.n	8009adc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009ad2:	d009      	beq.n	8009ae8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	61da      	str	r2, [r3, #28]
 8009ada:	e005      	b.n	8009ae8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2200      	movs	r2, #0
 8009aec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d106      	bne.n	8009b08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2200      	movs	r2, #0
 8009afe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009b02:	6878      	ldr	r0, [r7, #4]
 8009b04:	f7fa fd6a 	bl	80045dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2202      	movs	r2, #2
 8009b0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	681a      	ldr	r2, [r3, #0]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	685b      	ldr	r3, [r3, #4]
 8009b24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	689b      	ldr	r3, [r3, #8]
 8009b2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009b30:	431a      	orrs	r2, r3
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	68db      	ldr	r3, [r3, #12]
 8009b36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b3a:	431a      	orrs	r2, r3
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	691b      	ldr	r3, [r3, #16]
 8009b40:	f003 0302 	and.w	r3, r3, #2
 8009b44:	431a      	orrs	r2, r3
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	695b      	ldr	r3, [r3, #20]
 8009b4a:	f003 0301 	and.w	r3, r3, #1
 8009b4e:	431a      	orrs	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	699b      	ldr	r3, [r3, #24]
 8009b54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b58:	431a      	orrs	r2, r3
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	69db      	ldr	r3, [r3, #28]
 8009b5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009b62:	431a      	orrs	r2, r3
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6a1b      	ldr	r3, [r3, #32]
 8009b68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b6c:	ea42 0103 	orr.w	r1, r2, r3
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b74:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	430a      	orrs	r2, r1
 8009b7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	699b      	ldr	r3, [r3, #24]
 8009b84:	0c1b      	lsrs	r3, r3, #16
 8009b86:	f003 0104 	and.w	r1, r3, #4
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b8e:	f003 0210 	and.w	r2, r3, #16
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	430a      	orrs	r2, r1
 8009b98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	69da      	ldr	r2, [r3, #28]
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009ba8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2200      	movs	r2, #0
 8009bae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2201      	movs	r2, #1
 8009bb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009bb8:	2300      	movs	r3, #0
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3708      	adds	r7, #8
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}

08009bc2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	b082      	sub	sp, #8
 8009bc6:	af00      	add	r7, sp, #0
 8009bc8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d101      	bne.n	8009bd4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	e042      	b.n	8009c5a <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bda:	b2db      	uxtb	r3, r3
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d106      	bne.n	8009bee <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2200      	movs	r2, #0
 8009be4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f7fa fd3f 	bl	800466c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2224      	movs	r2, #36	@ 0x24
 8009bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	68da      	ldr	r2, [r3, #12]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009c04:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 f972 	bl	8009ef0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	691a      	ldr	r2, [r3, #16]
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009c1a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	695a      	ldr	r2, [r3, #20]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009c2a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	68da      	ldr	r2, [r3, #12]
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009c3a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2220      	movs	r2, #32
 8009c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2220      	movs	r2, #32
 8009c4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2200      	movs	r2, #0
 8009c56:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3708      	adds	r7, #8
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c62:	b580      	push	{r7, lr}
 8009c64:	b08a      	sub	sp, #40	@ 0x28
 8009c66:	af02      	add	r7, sp, #8
 8009c68:	60f8      	str	r0, [r7, #12]
 8009c6a:	60b9      	str	r1, [r7, #8]
 8009c6c:	603b      	str	r3, [r7, #0]
 8009c6e:	4613      	mov	r3, r2
 8009c70:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009c72:	2300      	movs	r3, #0
 8009c74:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	2b20      	cmp	r3, #32
 8009c80:	d175      	bne.n	8009d6e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d002      	beq.n	8009c8e <HAL_UART_Transmit+0x2c>
 8009c88:	88fb      	ldrh	r3, [r7, #6]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d101      	bne.n	8009c92 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e06e      	b.n	8009d70 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	2200      	movs	r2, #0
 8009c96:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2221      	movs	r2, #33	@ 0x21
 8009c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009ca0:	f7fb f97a 	bl	8004f98 <HAL_GetTick>
 8009ca4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	88fa      	ldrh	r2, [r7, #6]
 8009caa:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	88fa      	ldrh	r2, [r7, #6]
 8009cb0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cba:	d108      	bne.n	8009cce <HAL_UART_Transmit+0x6c>
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	691b      	ldr	r3, [r3, #16]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d104      	bne.n	8009cce <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	61bb      	str	r3, [r7, #24]
 8009ccc:	e003      	b.n	8009cd6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009cd6:	e02e      	b.n	8009d36 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	9300      	str	r3, [sp, #0]
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	2180      	movs	r1, #128	@ 0x80
 8009ce2:	68f8      	ldr	r0, [r7, #12]
 8009ce4:	f000 f848 	bl	8009d78 <UART_WaitOnFlagUntilTimeout>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d005      	beq.n	8009cfa <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2220      	movs	r2, #32
 8009cf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009cf6:	2303      	movs	r3, #3
 8009cf8:	e03a      	b.n	8009d70 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009cfa:	69fb      	ldr	r3, [r7, #28]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d10b      	bne.n	8009d18 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009d00:	69bb      	ldr	r3, [r7, #24]
 8009d02:	881b      	ldrh	r3, [r3, #0]
 8009d04:	461a      	mov	r2, r3
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009d0e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009d10:	69bb      	ldr	r3, [r7, #24]
 8009d12:	3302      	adds	r3, #2
 8009d14:	61bb      	str	r3, [r7, #24]
 8009d16:	e007      	b.n	8009d28 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	781a      	ldrb	r2, [r3, #0]
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009d22:	69fb      	ldr	r3, [r7, #28]
 8009d24:	3301      	adds	r3, #1
 8009d26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009d2c:	b29b      	uxth	r3, r3
 8009d2e:	3b01      	subs	r3, #1
 8009d30:	b29a      	uxth	r2, r3
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d1cb      	bne.n	8009cd8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	9300      	str	r3, [sp, #0]
 8009d44:	697b      	ldr	r3, [r7, #20]
 8009d46:	2200      	movs	r2, #0
 8009d48:	2140      	movs	r1, #64	@ 0x40
 8009d4a:	68f8      	ldr	r0, [r7, #12]
 8009d4c:	f000 f814 	bl	8009d78 <UART_WaitOnFlagUntilTimeout>
 8009d50:	4603      	mov	r3, r0
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d005      	beq.n	8009d62 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2220      	movs	r2, #32
 8009d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009d5e:	2303      	movs	r3, #3
 8009d60:	e006      	b.n	8009d70 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2220      	movs	r2, #32
 8009d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	e000      	b.n	8009d70 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009d6e:	2302      	movs	r3, #2
  }
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3720      	adds	r7, #32
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}

08009d78 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b086      	sub	sp, #24
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	60f8      	str	r0, [r7, #12]
 8009d80:	60b9      	str	r1, [r7, #8]
 8009d82:	603b      	str	r3, [r7, #0]
 8009d84:	4613      	mov	r3, r2
 8009d86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d88:	e03b      	b.n	8009e02 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d8a:	6a3b      	ldr	r3, [r7, #32]
 8009d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d90:	d037      	beq.n	8009e02 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d92:	f7fb f901 	bl	8004f98 <HAL_GetTick>
 8009d96:	4602      	mov	r2, r0
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	1ad3      	subs	r3, r2, r3
 8009d9c:	6a3a      	ldr	r2, [r7, #32]
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d302      	bcc.n	8009da8 <UART_WaitOnFlagUntilTimeout+0x30>
 8009da2:	6a3b      	ldr	r3, [r7, #32]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d101      	bne.n	8009dac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009da8:	2303      	movs	r3, #3
 8009daa:	e03a      	b.n	8009e22 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	68db      	ldr	r3, [r3, #12]
 8009db2:	f003 0304 	and.w	r3, r3, #4
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d023      	beq.n	8009e02 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	2b80      	cmp	r3, #128	@ 0x80
 8009dbe:	d020      	beq.n	8009e02 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	2b40      	cmp	r3, #64	@ 0x40
 8009dc4:	d01d      	beq.n	8009e02 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f003 0308 	and.w	r3, r3, #8
 8009dd0:	2b08      	cmp	r3, #8
 8009dd2:	d116      	bne.n	8009e02 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	617b      	str	r3, [r7, #20]
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	617b      	str	r3, [r7, #20]
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	685b      	ldr	r3, [r3, #4]
 8009de6:	617b      	str	r3, [r7, #20]
 8009de8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009dea:	68f8      	ldr	r0, [r7, #12]
 8009dec:	f000 f81d 	bl	8009e2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2208      	movs	r2, #8
 8009df4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e00f      	b.n	8009e22 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	681a      	ldr	r2, [r3, #0]
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	4013      	ands	r3, r2
 8009e0c:	68ba      	ldr	r2, [r7, #8]
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	bf0c      	ite	eq
 8009e12:	2301      	moveq	r3, #1
 8009e14:	2300      	movne	r3, #0
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	461a      	mov	r2, r3
 8009e1a:	79fb      	ldrb	r3, [r7, #7]
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d0b4      	beq.n	8009d8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e20:	2300      	movs	r3, #0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3718      	adds	r7, #24
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e2a:	b480      	push	{r7}
 8009e2c:	b095      	sub	sp, #84	@ 0x54
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	330c      	adds	r3, #12
 8009e38:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e3c:	e853 3f00 	ldrex	r3, [r3]
 8009e40:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	330c      	adds	r3, #12
 8009e50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009e52:	643a      	str	r2, [r7, #64]	@ 0x40
 8009e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e56:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e5a:	e841 2300 	strex	r3, r2, [r1]
 8009e5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d1e5      	bne.n	8009e32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	3314      	adds	r3, #20
 8009e6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e6e:	6a3b      	ldr	r3, [r7, #32]
 8009e70:	e853 3f00 	ldrex	r3, [r3]
 8009e74:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e76:	69fb      	ldr	r3, [r7, #28]
 8009e78:	f023 0301 	bic.w	r3, r3, #1
 8009e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	3314      	adds	r3, #20
 8009e84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009e88:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e8e:	e841 2300 	strex	r3, r2, [r1]
 8009e92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d1e5      	bne.n	8009e66 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d119      	bne.n	8009ed6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	330c      	adds	r3, #12
 8009ea8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	e853 3f00 	ldrex	r3, [r3]
 8009eb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	f023 0310 	bic.w	r3, r3, #16
 8009eb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	330c      	adds	r3, #12
 8009ec0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ec2:	61ba      	str	r2, [r7, #24]
 8009ec4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec6:	6979      	ldr	r1, [r7, #20]
 8009ec8:	69ba      	ldr	r2, [r7, #24]
 8009eca:	e841 2300 	strex	r3, r2, [r1]
 8009ece:	613b      	str	r3, [r7, #16]
   return(result);
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d1e5      	bne.n	8009ea2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2220      	movs	r2, #32
 8009eda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009ee4:	bf00      	nop
 8009ee6:	3754      	adds	r7, #84	@ 0x54
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eee:	4770      	bx	lr

08009ef0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ef4:	b0c0      	sub	sp, #256	@ 0x100
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	691b      	ldr	r3, [r3, #16]
 8009f04:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f0c:	68d9      	ldr	r1, [r3, #12]
 8009f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f12:	681a      	ldr	r2, [r3, #0]
 8009f14:	ea40 0301 	orr.w	r3, r0, r1
 8009f18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f1e:	689a      	ldr	r2, [r3, #8]
 8009f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f24:	691b      	ldr	r3, [r3, #16]
 8009f26:	431a      	orrs	r2, r3
 8009f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f2c:	695b      	ldr	r3, [r3, #20]
 8009f2e:	431a      	orrs	r2, r3
 8009f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f34:	69db      	ldr	r3, [r3, #28]
 8009f36:	4313      	orrs	r3, r2
 8009f38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	68db      	ldr	r3, [r3, #12]
 8009f44:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009f48:	f021 010c 	bic.w	r1, r1, #12
 8009f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f50:	681a      	ldr	r2, [r3, #0]
 8009f52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009f56:	430b      	orrs	r3, r1
 8009f58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	695b      	ldr	r3, [r3, #20]
 8009f62:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f6a:	6999      	ldr	r1, [r3, #24]
 8009f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f70:	681a      	ldr	r2, [r3, #0]
 8009f72:	ea40 0301 	orr.w	r3, r0, r1
 8009f76:	6153      	str	r3, [r2, #20]


#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8009f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	4b95      	ldr	r3, [pc, #596]	@ (800a1d4 <UART_SetConfig+0x2e4>)
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d011      	beq.n	8009fa8 <UART_SetConfig+0xb8>
 8009f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f88:	681a      	ldr	r2, [r3, #0]
 8009f8a:	4b93      	ldr	r3, [pc, #588]	@ (800a1d8 <UART_SetConfig+0x2e8>)
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	d00b      	beq.n	8009fa8 <UART_SetConfig+0xb8>
 8009f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f94:	681a      	ldr	r2, [r3, #0]
 8009f96:	4b91      	ldr	r3, [pc, #580]	@ (800a1dc <UART_SetConfig+0x2ec>)
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d005      	beq.n	8009fa8 <UART_SetConfig+0xb8>
 8009f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fa0:	681a      	ldr	r2, [r3, #0]
 8009fa2:	4b8f      	ldr	r3, [pc, #572]	@ (800a1e0 <UART_SetConfig+0x2f0>)
 8009fa4:	429a      	cmp	r2, r3
 8009fa6:	d104      	bne.n	8009fb2 <UART_SetConfig+0xc2>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009fa8:	f7ff faea 	bl	8009580 <HAL_RCC_GetPCLK2Freq>
 8009fac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009fb0:	e003      	b.n	8009fba <UART_SetConfig+0xca>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009fb2:	f7ff fad1 	bl	8009558 <HAL_RCC_GetPCLK1Freq>
 8009fb6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fbe:	69db      	ldr	r3, [r3, #28]
 8009fc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fc4:	f040 8110 	bne.w	800a1e8 <UART_SetConfig+0x2f8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009fc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009fcc:	2200      	movs	r2, #0
 8009fce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009fd2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009fd6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009fda:	4622      	mov	r2, r4
 8009fdc:	462b      	mov	r3, r5
 8009fde:	1891      	adds	r1, r2, r2
 8009fe0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009fe2:	415b      	adcs	r3, r3
 8009fe4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009fe6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009fea:	4621      	mov	r1, r4
 8009fec:	eb12 0801 	adds.w	r8, r2, r1
 8009ff0:	4629      	mov	r1, r5
 8009ff2:	eb43 0901 	adc.w	r9, r3, r1
 8009ff6:	f04f 0200 	mov.w	r2, #0
 8009ffa:	f04f 0300 	mov.w	r3, #0
 8009ffe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a002:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a006:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a00a:	4690      	mov	r8, r2
 800a00c:	4699      	mov	r9, r3
 800a00e:	4623      	mov	r3, r4
 800a010:	eb18 0303 	adds.w	r3, r8, r3
 800a014:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a018:	462b      	mov	r3, r5
 800a01a:	eb49 0303 	adc.w	r3, r9, r3
 800a01e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	2200      	movs	r2, #0
 800a02a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a02e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a032:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a036:	460b      	mov	r3, r1
 800a038:	18db      	adds	r3, r3, r3
 800a03a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a03c:	4613      	mov	r3, r2
 800a03e:	eb42 0303 	adc.w	r3, r2, r3
 800a042:	657b      	str	r3, [r7, #84]	@ 0x54
 800a044:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a048:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a04c:	f7f6 f940 	bl	80002d0 <__aeabi_uldivmod>
 800a050:	4602      	mov	r2, r0
 800a052:	460b      	mov	r3, r1
 800a054:	4b63      	ldr	r3, [pc, #396]	@ (800a1e4 <UART_SetConfig+0x2f4>)
 800a056:	fba3 2302 	umull	r2, r3, r3, r2
 800a05a:	095b      	lsrs	r3, r3, #5
 800a05c:	011c      	lsls	r4, r3, #4
 800a05e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a062:	2200      	movs	r2, #0
 800a064:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a068:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a06c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a070:	4642      	mov	r2, r8
 800a072:	464b      	mov	r3, r9
 800a074:	1891      	adds	r1, r2, r2
 800a076:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a078:	415b      	adcs	r3, r3
 800a07a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a07c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a080:	4641      	mov	r1, r8
 800a082:	eb12 0a01 	adds.w	sl, r2, r1
 800a086:	4649      	mov	r1, r9
 800a088:	eb43 0b01 	adc.w	fp, r3, r1
 800a08c:	f04f 0200 	mov.w	r2, #0
 800a090:	f04f 0300 	mov.w	r3, #0
 800a094:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a098:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a09c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a0a0:	4692      	mov	sl, r2
 800a0a2:	469b      	mov	fp, r3
 800a0a4:	4643      	mov	r3, r8
 800a0a6:	eb1a 0303 	adds.w	r3, sl, r3
 800a0aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a0ae:	464b      	mov	r3, r9
 800a0b0:	eb4b 0303 	adc.w	r3, fp, r3
 800a0b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a0b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0bc:	685b      	ldr	r3, [r3, #4]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a0c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a0c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	18db      	adds	r3, r3, r3
 800a0d0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0d2:	4613      	mov	r3, r2
 800a0d4:	eb42 0303 	adc.w	r3, r2, r3
 800a0d8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a0de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a0e2:	f7f6 f8f5 	bl	80002d0 <__aeabi_uldivmod>
 800a0e6:	4602      	mov	r2, r0
 800a0e8:	460b      	mov	r3, r1
 800a0ea:	4611      	mov	r1, r2
 800a0ec:	4b3d      	ldr	r3, [pc, #244]	@ (800a1e4 <UART_SetConfig+0x2f4>)
 800a0ee:	fba3 2301 	umull	r2, r3, r3, r1
 800a0f2:	095b      	lsrs	r3, r3, #5
 800a0f4:	2264      	movs	r2, #100	@ 0x64
 800a0f6:	fb02 f303 	mul.w	r3, r2, r3
 800a0fa:	1acb      	subs	r3, r1, r3
 800a0fc:	00db      	lsls	r3, r3, #3
 800a0fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a102:	4b38      	ldr	r3, [pc, #224]	@ (800a1e4 <UART_SetConfig+0x2f4>)
 800a104:	fba3 2302 	umull	r2, r3, r3, r2
 800a108:	095b      	lsrs	r3, r3, #5
 800a10a:	005b      	lsls	r3, r3, #1
 800a10c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a110:	441c      	add	r4, r3
 800a112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a116:	2200      	movs	r2, #0
 800a118:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a11c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a120:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a124:	4642      	mov	r2, r8
 800a126:	464b      	mov	r3, r9
 800a128:	1891      	adds	r1, r2, r2
 800a12a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a12c:	415b      	adcs	r3, r3
 800a12e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a130:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a134:	4641      	mov	r1, r8
 800a136:	1851      	adds	r1, r2, r1
 800a138:	6339      	str	r1, [r7, #48]	@ 0x30
 800a13a:	4649      	mov	r1, r9
 800a13c:	414b      	adcs	r3, r1
 800a13e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a140:	f04f 0200 	mov.w	r2, #0
 800a144:	f04f 0300 	mov.w	r3, #0
 800a148:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a14c:	4659      	mov	r1, fp
 800a14e:	00cb      	lsls	r3, r1, #3
 800a150:	4651      	mov	r1, sl
 800a152:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a156:	4651      	mov	r1, sl
 800a158:	00ca      	lsls	r2, r1, #3
 800a15a:	4610      	mov	r0, r2
 800a15c:	4619      	mov	r1, r3
 800a15e:	4603      	mov	r3, r0
 800a160:	4642      	mov	r2, r8
 800a162:	189b      	adds	r3, r3, r2
 800a164:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a168:	464b      	mov	r3, r9
 800a16a:	460a      	mov	r2, r1
 800a16c:	eb42 0303 	adc.w	r3, r2, r3
 800a170:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	2200      	movs	r2, #0
 800a17c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a180:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a184:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a188:	460b      	mov	r3, r1
 800a18a:	18db      	adds	r3, r3, r3
 800a18c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a18e:	4613      	mov	r3, r2
 800a190:	eb42 0303 	adc.w	r3, r2, r3
 800a194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a196:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a19a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a19e:	f7f6 f897 	bl	80002d0 <__aeabi_uldivmod>
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	460b      	mov	r3, r1
 800a1a6:	4b0f      	ldr	r3, [pc, #60]	@ (800a1e4 <UART_SetConfig+0x2f4>)
 800a1a8:	fba3 1302 	umull	r1, r3, r3, r2
 800a1ac:	095b      	lsrs	r3, r3, #5
 800a1ae:	2164      	movs	r1, #100	@ 0x64
 800a1b0:	fb01 f303 	mul.w	r3, r1, r3
 800a1b4:	1ad3      	subs	r3, r2, r3
 800a1b6:	00db      	lsls	r3, r3, #3
 800a1b8:	3332      	adds	r3, #50	@ 0x32
 800a1ba:	4a0a      	ldr	r2, [pc, #40]	@ (800a1e4 <UART_SetConfig+0x2f4>)
 800a1bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a1c0:	095b      	lsrs	r3, r3, #5
 800a1c2:	f003 0207 	and.w	r2, r3, #7
 800a1c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4422      	add	r2, r4
 800a1ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a1d0:	e10a      	b.n	800a3e8 <UART_SetConfig+0x4f8>
 800a1d2:	bf00      	nop
 800a1d4:	40011000 	.word	0x40011000
 800a1d8:	40011400 	.word	0x40011400
 800a1dc:	40011800 	.word	0x40011800
 800a1e0:	40011c00 	.word	0x40011c00
 800a1e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a1e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a1f2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a1f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a1fa:	4642      	mov	r2, r8
 800a1fc:	464b      	mov	r3, r9
 800a1fe:	1891      	adds	r1, r2, r2
 800a200:	6239      	str	r1, [r7, #32]
 800a202:	415b      	adcs	r3, r3
 800a204:	627b      	str	r3, [r7, #36]	@ 0x24
 800a206:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a20a:	4641      	mov	r1, r8
 800a20c:	1854      	adds	r4, r2, r1
 800a20e:	4649      	mov	r1, r9
 800a210:	eb43 0501 	adc.w	r5, r3, r1
 800a214:	f04f 0200 	mov.w	r2, #0
 800a218:	f04f 0300 	mov.w	r3, #0
 800a21c:	00eb      	lsls	r3, r5, #3
 800a21e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a222:	00e2      	lsls	r2, r4, #3
 800a224:	4614      	mov	r4, r2
 800a226:	461d      	mov	r5, r3
 800a228:	4643      	mov	r3, r8
 800a22a:	18e3      	adds	r3, r4, r3
 800a22c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a230:	464b      	mov	r3, r9
 800a232:	eb45 0303 	adc.w	r3, r5, r3
 800a236:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a23a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a23e:	685b      	ldr	r3, [r3, #4]
 800a240:	2200      	movs	r2, #0
 800a242:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a246:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a24a:	f04f 0200 	mov.w	r2, #0
 800a24e:	f04f 0300 	mov.w	r3, #0
 800a252:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a256:	4629      	mov	r1, r5
 800a258:	008b      	lsls	r3, r1, #2
 800a25a:	4621      	mov	r1, r4
 800a25c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a260:	4621      	mov	r1, r4
 800a262:	008a      	lsls	r2, r1, #2
 800a264:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a268:	f7f6 f832 	bl	80002d0 <__aeabi_uldivmod>
 800a26c:	4602      	mov	r2, r0
 800a26e:	460b      	mov	r3, r1
 800a270:	4b60      	ldr	r3, [pc, #384]	@ (800a3f4 <UART_SetConfig+0x504>)
 800a272:	fba3 2302 	umull	r2, r3, r3, r2
 800a276:	095b      	lsrs	r3, r3, #5
 800a278:	011c      	lsls	r4, r3, #4
 800a27a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a27e:	2200      	movs	r2, #0
 800a280:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a284:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a288:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a28c:	4642      	mov	r2, r8
 800a28e:	464b      	mov	r3, r9
 800a290:	1891      	adds	r1, r2, r2
 800a292:	61b9      	str	r1, [r7, #24]
 800a294:	415b      	adcs	r3, r3
 800a296:	61fb      	str	r3, [r7, #28]
 800a298:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a29c:	4641      	mov	r1, r8
 800a29e:	1851      	adds	r1, r2, r1
 800a2a0:	6139      	str	r1, [r7, #16]
 800a2a2:	4649      	mov	r1, r9
 800a2a4:	414b      	adcs	r3, r1
 800a2a6:	617b      	str	r3, [r7, #20]
 800a2a8:	f04f 0200 	mov.w	r2, #0
 800a2ac:	f04f 0300 	mov.w	r3, #0
 800a2b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a2b4:	4659      	mov	r1, fp
 800a2b6:	00cb      	lsls	r3, r1, #3
 800a2b8:	4651      	mov	r1, sl
 800a2ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a2be:	4651      	mov	r1, sl
 800a2c0:	00ca      	lsls	r2, r1, #3
 800a2c2:	4610      	mov	r0, r2
 800a2c4:	4619      	mov	r1, r3
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	4642      	mov	r2, r8
 800a2ca:	189b      	adds	r3, r3, r2
 800a2cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a2d0:	464b      	mov	r3, r9
 800a2d2:	460a      	mov	r2, r1
 800a2d4:	eb42 0303 	adc.w	r3, r2, r3
 800a2d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a2dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2e0:	685b      	ldr	r3, [r3, #4]
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a2e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a2e8:	f04f 0200 	mov.w	r2, #0
 800a2ec:	f04f 0300 	mov.w	r3, #0
 800a2f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a2f4:	4649      	mov	r1, r9
 800a2f6:	008b      	lsls	r3, r1, #2
 800a2f8:	4641      	mov	r1, r8
 800a2fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a2fe:	4641      	mov	r1, r8
 800a300:	008a      	lsls	r2, r1, #2
 800a302:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a306:	f7f5 ffe3 	bl	80002d0 <__aeabi_uldivmod>
 800a30a:	4602      	mov	r2, r0
 800a30c:	460b      	mov	r3, r1
 800a30e:	4611      	mov	r1, r2
 800a310:	4b38      	ldr	r3, [pc, #224]	@ (800a3f4 <UART_SetConfig+0x504>)
 800a312:	fba3 2301 	umull	r2, r3, r3, r1
 800a316:	095b      	lsrs	r3, r3, #5
 800a318:	2264      	movs	r2, #100	@ 0x64
 800a31a:	fb02 f303 	mul.w	r3, r2, r3
 800a31e:	1acb      	subs	r3, r1, r3
 800a320:	011b      	lsls	r3, r3, #4
 800a322:	3332      	adds	r3, #50	@ 0x32
 800a324:	4a33      	ldr	r2, [pc, #204]	@ (800a3f4 <UART_SetConfig+0x504>)
 800a326:	fba2 2303 	umull	r2, r3, r2, r3
 800a32a:	095b      	lsrs	r3, r3, #5
 800a32c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a330:	441c      	add	r4, r3
 800a332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a336:	2200      	movs	r2, #0
 800a338:	673b      	str	r3, [r7, #112]	@ 0x70
 800a33a:	677a      	str	r2, [r7, #116]	@ 0x74
 800a33c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a340:	4642      	mov	r2, r8
 800a342:	464b      	mov	r3, r9
 800a344:	1891      	adds	r1, r2, r2
 800a346:	60b9      	str	r1, [r7, #8]
 800a348:	415b      	adcs	r3, r3
 800a34a:	60fb      	str	r3, [r7, #12]
 800a34c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a350:	4641      	mov	r1, r8
 800a352:	1851      	adds	r1, r2, r1
 800a354:	6039      	str	r1, [r7, #0]
 800a356:	4649      	mov	r1, r9
 800a358:	414b      	adcs	r3, r1
 800a35a:	607b      	str	r3, [r7, #4]
 800a35c:	f04f 0200 	mov.w	r2, #0
 800a360:	f04f 0300 	mov.w	r3, #0
 800a364:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a368:	4659      	mov	r1, fp
 800a36a:	00cb      	lsls	r3, r1, #3
 800a36c:	4651      	mov	r1, sl
 800a36e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a372:	4651      	mov	r1, sl
 800a374:	00ca      	lsls	r2, r1, #3
 800a376:	4610      	mov	r0, r2
 800a378:	4619      	mov	r1, r3
 800a37a:	4603      	mov	r3, r0
 800a37c:	4642      	mov	r2, r8
 800a37e:	189b      	adds	r3, r3, r2
 800a380:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a382:	464b      	mov	r3, r9
 800a384:	460a      	mov	r2, r1
 800a386:	eb42 0303 	adc.w	r3, r2, r3
 800a38a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a38c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	2200      	movs	r2, #0
 800a394:	663b      	str	r3, [r7, #96]	@ 0x60
 800a396:	667a      	str	r2, [r7, #100]	@ 0x64
 800a398:	f04f 0200 	mov.w	r2, #0
 800a39c:	f04f 0300 	mov.w	r3, #0
 800a3a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a3a4:	4649      	mov	r1, r9
 800a3a6:	008b      	lsls	r3, r1, #2
 800a3a8:	4641      	mov	r1, r8
 800a3aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3ae:	4641      	mov	r1, r8
 800a3b0:	008a      	lsls	r2, r1, #2
 800a3b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a3b6:	f7f5 ff8b 	bl	80002d0 <__aeabi_uldivmod>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	460b      	mov	r3, r1
 800a3be:	4b0d      	ldr	r3, [pc, #52]	@ (800a3f4 <UART_SetConfig+0x504>)
 800a3c0:	fba3 1302 	umull	r1, r3, r3, r2
 800a3c4:	095b      	lsrs	r3, r3, #5
 800a3c6:	2164      	movs	r1, #100	@ 0x64
 800a3c8:	fb01 f303 	mul.w	r3, r1, r3
 800a3cc:	1ad3      	subs	r3, r2, r3
 800a3ce:	011b      	lsls	r3, r3, #4
 800a3d0:	3332      	adds	r3, #50	@ 0x32
 800a3d2:	4a08      	ldr	r2, [pc, #32]	@ (800a3f4 <UART_SetConfig+0x504>)
 800a3d4:	fba2 2303 	umull	r2, r3, r2, r3
 800a3d8:	095b      	lsrs	r3, r3, #5
 800a3da:	f003 020f 	and.w	r2, r3, #15
 800a3de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4422      	add	r2, r4
 800a3e6:	609a      	str	r2, [r3, #8]
}
 800a3e8:	bf00      	nop
 800a3ea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a3f4:	51eb851f 	.word	0x51eb851f

0800a3f8 <sniprintf>:
 800a3f8:	b40c      	push	{r2, r3}
 800a3fa:	b530      	push	{r4, r5, lr}
 800a3fc:	4b18      	ldr	r3, [pc, #96]	@ (800a460 <sniprintf+0x68>)
 800a3fe:	1e0c      	subs	r4, r1, #0
 800a400:	681d      	ldr	r5, [r3, #0]
 800a402:	b09d      	sub	sp, #116	@ 0x74
 800a404:	da08      	bge.n	800a418 <sniprintf+0x20>
 800a406:	238b      	movs	r3, #139	@ 0x8b
 800a408:	602b      	str	r3, [r5, #0]
 800a40a:	f04f 30ff 	mov.w	r0, #4294967295
 800a40e:	b01d      	add	sp, #116	@ 0x74
 800a410:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a414:	b002      	add	sp, #8
 800a416:	4770      	bx	lr
 800a418:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a41c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a420:	f04f 0300 	mov.w	r3, #0
 800a424:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a426:	bf14      	ite	ne
 800a428:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a42c:	4623      	moveq	r3, r4
 800a42e:	9304      	str	r3, [sp, #16]
 800a430:	9307      	str	r3, [sp, #28]
 800a432:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a436:	9002      	str	r0, [sp, #8]
 800a438:	9006      	str	r0, [sp, #24]
 800a43a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a43e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a440:	ab21      	add	r3, sp, #132	@ 0x84
 800a442:	a902      	add	r1, sp, #8
 800a444:	4628      	mov	r0, r5
 800a446:	9301      	str	r3, [sp, #4]
 800a448:	f000 f9a2 	bl	800a790 <_svfiprintf_r>
 800a44c:	1c43      	adds	r3, r0, #1
 800a44e:	bfbc      	itt	lt
 800a450:	238b      	movlt	r3, #139	@ 0x8b
 800a452:	602b      	strlt	r3, [r5, #0]
 800a454:	2c00      	cmp	r4, #0
 800a456:	d0da      	beq.n	800a40e <sniprintf+0x16>
 800a458:	9b02      	ldr	r3, [sp, #8]
 800a45a:	2200      	movs	r2, #0
 800a45c:	701a      	strb	r2, [r3, #0]
 800a45e:	e7d6      	b.n	800a40e <sniprintf+0x16>
 800a460:	2000000c 	.word	0x2000000c

0800a464 <memset>:
 800a464:	4402      	add	r2, r0
 800a466:	4603      	mov	r3, r0
 800a468:	4293      	cmp	r3, r2
 800a46a:	d100      	bne.n	800a46e <memset+0xa>
 800a46c:	4770      	bx	lr
 800a46e:	f803 1b01 	strb.w	r1, [r3], #1
 800a472:	e7f9      	b.n	800a468 <memset+0x4>

0800a474 <__errno>:
 800a474:	4b01      	ldr	r3, [pc, #4]	@ (800a47c <__errno+0x8>)
 800a476:	6818      	ldr	r0, [r3, #0]
 800a478:	4770      	bx	lr
 800a47a:	bf00      	nop
 800a47c:	2000000c 	.word	0x2000000c

0800a480 <__libc_init_array>:
 800a480:	b570      	push	{r4, r5, r6, lr}
 800a482:	4d0d      	ldr	r5, [pc, #52]	@ (800a4b8 <__libc_init_array+0x38>)
 800a484:	4c0d      	ldr	r4, [pc, #52]	@ (800a4bc <__libc_init_array+0x3c>)
 800a486:	1b64      	subs	r4, r4, r5
 800a488:	10a4      	asrs	r4, r4, #2
 800a48a:	2600      	movs	r6, #0
 800a48c:	42a6      	cmp	r6, r4
 800a48e:	d109      	bne.n	800a4a4 <__libc_init_array+0x24>
 800a490:	4d0b      	ldr	r5, [pc, #44]	@ (800a4c0 <__libc_init_array+0x40>)
 800a492:	4c0c      	ldr	r4, [pc, #48]	@ (800a4c4 <__libc_init_array+0x44>)
 800a494:	f000 fc64 	bl	800ad60 <_init>
 800a498:	1b64      	subs	r4, r4, r5
 800a49a:	10a4      	asrs	r4, r4, #2
 800a49c:	2600      	movs	r6, #0
 800a49e:	42a6      	cmp	r6, r4
 800a4a0:	d105      	bne.n	800a4ae <__libc_init_array+0x2e>
 800a4a2:	bd70      	pop	{r4, r5, r6, pc}
 800a4a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4a8:	4798      	blx	r3
 800a4aa:	3601      	adds	r6, #1
 800a4ac:	e7ee      	b.n	800a48c <__libc_init_array+0xc>
 800a4ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4b2:	4798      	blx	r3
 800a4b4:	3601      	adds	r6, #1
 800a4b6:	e7f2      	b.n	800a49e <__libc_init_array+0x1e>
 800a4b8:	0800b704 	.word	0x0800b704
 800a4bc:	0800b704 	.word	0x0800b704
 800a4c0:	0800b704 	.word	0x0800b704
 800a4c4:	0800b708 	.word	0x0800b708

0800a4c8 <__retarget_lock_acquire_recursive>:
 800a4c8:	4770      	bx	lr

0800a4ca <__retarget_lock_release_recursive>:
 800a4ca:	4770      	bx	lr

0800a4cc <memcpy>:
 800a4cc:	440a      	add	r2, r1
 800a4ce:	4291      	cmp	r1, r2
 800a4d0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a4d4:	d100      	bne.n	800a4d8 <memcpy+0xc>
 800a4d6:	4770      	bx	lr
 800a4d8:	b510      	push	{r4, lr}
 800a4da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a4e2:	4291      	cmp	r1, r2
 800a4e4:	d1f9      	bne.n	800a4da <memcpy+0xe>
 800a4e6:	bd10      	pop	{r4, pc}

0800a4e8 <_free_r>:
 800a4e8:	b538      	push	{r3, r4, r5, lr}
 800a4ea:	4605      	mov	r5, r0
 800a4ec:	2900      	cmp	r1, #0
 800a4ee:	d041      	beq.n	800a574 <_free_r+0x8c>
 800a4f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4f4:	1f0c      	subs	r4, r1, #4
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	bfb8      	it	lt
 800a4fa:	18e4      	addlt	r4, r4, r3
 800a4fc:	f000 f8e0 	bl	800a6c0 <__malloc_lock>
 800a500:	4a1d      	ldr	r2, [pc, #116]	@ (800a578 <_free_r+0x90>)
 800a502:	6813      	ldr	r3, [r2, #0]
 800a504:	b933      	cbnz	r3, 800a514 <_free_r+0x2c>
 800a506:	6063      	str	r3, [r4, #4]
 800a508:	6014      	str	r4, [r2, #0]
 800a50a:	4628      	mov	r0, r5
 800a50c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a510:	f000 b8dc 	b.w	800a6cc <__malloc_unlock>
 800a514:	42a3      	cmp	r3, r4
 800a516:	d908      	bls.n	800a52a <_free_r+0x42>
 800a518:	6820      	ldr	r0, [r4, #0]
 800a51a:	1821      	adds	r1, r4, r0
 800a51c:	428b      	cmp	r3, r1
 800a51e:	bf01      	itttt	eq
 800a520:	6819      	ldreq	r1, [r3, #0]
 800a522:	685b      	ldreq	r3, [r3, #4]
 800a524:	1809      	addeq	r1, r1, r0
 800a526:	6021      	streq	r1, [r4, #0]
 800a528:	e7ed      	b.n	800a506 <_free_r+0x1e>
 800a52a:	461a      	mov	r2, r3
 800a52c:	685b      	ldr	r3, [r3, #4]
 800a52e:	b10b      	cbz	r3, 800a534 <_free_r+0x4c>
 800a530:	42a3      	cmp	r3, r4
 800a532:	d9fa      	bls.n	800a52a <_free_r+0x42>
 800a534:	6811      	ldr	r1, [r2, #0]
 800a536:	1850      	adds	r0, r2, r1
 800a538:	42a0      	cmp	r0, r4
 800a53a:	d10b      	bne.n	800a554 <_free_r+0x6c>
 800a53c:	6820      	ldr	r0, [r4, #0]
 800a53e:	4401      	add	r1, r0
 800a540:	1850      	adds	r0, r2, r1
 800a542:	4283      	cmp	r3, r0
 800a544:	6011      	str	r1, [r2, #0]
 800a546:	d1e0      	bne.n	800a50a <_free_r+0x22>
 800a548:	6818      	ldr	r0, [r3, #0]
 800a54a:	685b      	ldr	r3, [r3, #4]
 800a54c:	6053      	str	r3, [r2, #4]
 800a54e:	4408      	add	r0, r1
 800a550:	6010      	str	r0, [r2, #0]
 800a552:	e7da      	b.n	800a50a <_free_r+0x22>
 800a554:	d902      	bls.n	800a55c <_free_r+0x74>
 800a556:	230c      	movs	r3, #12
 800a558:	602b      	str	r3, [r5, #0]
 800a55a:	e7d6      	b.n	800a50a <_free_r+0x22>
 800a55c:	6820      	ldr	r0, [r4, #0]
 800a55e:	1821      	adds	r1, r4, r0
 800a560:	428b      	cmp	r3, r1
 800a562:	bf04      	itt	eq
 800a564:	6819      	ldreq	r1, [r3, #0]
 800a566:	685b      	ldreq	r3, [r3, #4]
 800a568:	6063      	str	r3, [r4, #4]
 800a56a:	bf04      	itt	eq
 800a56c:	1809      	addeq	r1, r1, r0
 800a56e:	6021      	streq	r1, [r4, #0]
 800a570:	6054      	str	r4, [r2, #4]
 800a572:	e7ca      	b.n	800a50a <_free_r+0x22>
 800a574:	bd38      	pop	{r3, r4, r5, pc}
 800a576:	bf00      	nop
 800a578:	20000e10 	.word	0x20000e10

0800a57c <sbrk_aligned>:
 800a57c:	b570      	push	{r4, r5, r6, lr}
 800a57e:	4e0f      	ldr	r6, [pc, #60]	@ (800a5bc <sbrk_aligned+0x40>)
 800a580:	460c      	mov	r4, r1
 800a582:	6831      	ldr	r1, [r6, #0]
 800a584:	4605      	mov	r5, r0
 800a586:	b911      	cbnz	r1, 800a58e <sbrk_aligned+0x12>
 800a588:	f000 fba4 	bl	800acd4 <_sbrk_r>
 800a58c:	6030      	str	r0, [r6, #0]
 800a58e:	4621      	mov	r1, r4
 800a590:	4628      	mov	r0, r5
 800a592:	f000 fb9f 	bl	800acd4 <_sbrk_r>
 800a596:	1c43      	adds	r3, r0, #1
 800a598:	d103      	bne.n	800a5a2 <sbrk_aligned+0x26>
 800a59a:	f04f 34ff 	mov.w	r4, #4294967295
 800a59e:	4620      	mov	r0, r4
 800a5a0:	bd70      	pop	{r4, r5, r6, pc}
 800a5a2:	1cc4      	adds	r4, r0, #3
 800a5a4:	f024 0403 	bic.w	r4, r4, #3
 800a5a8:	42a0      	cmp	r0, r4
 800a5aa:	d0f8      	beq.n	800a59e <sbrk_aligned+0x22>
 800a5ac:	1a21      	subs	r1, r4, r0
 800a5ae:	4628      	mov	r0, r5
 800a5b0:	f000 fb90 	bl	800acd4 <_sbrk_r>
 800a5b4:	3001      	adds	r0, #1
 800a5b6:	d1f2      	bne.n	800a59e <sbrk_aligned+0x22>
 800a5b8:	e7ef      	b.n	800a59a <sbrk_aligned+0x1e>
 800a5ba:	bf00      	nop
 800a5bc:	20000e0c 	.word	0x20000e0c

0800a5c0 <_malloc_r>:
 800a5c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5c4:	1ccd      	adds	r5, r1, #3
 800a5c6:	f025 0503 	bic.w	r5, r5, #3
 800a5ca:	3508      	adds	r5, #8
 800a5cc:	2d0c      	cmp	r5, #12
 800a5ce:	bf38      	it	cc
 800a5d0:	250c      	movcc	r5, #12
 800a5d2:	2d00      	cmp	r5, #0
 800a5d4:	4606      	mov	r6, r0
 800a5d6:	db01      	blt.n	800a5dc <_malloc_r+0x1c>
 800a5d8:	42a9      	cmp	r1, r5
 800a5da:	d904      	bls.n	800a5e6 <_malloc_r+0x26>
 800a5dc:	230c      	movs	r3, #12
 800a5de:	6033      	str	r3, [r6, #0]
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a6bc <_malloc_r+0xfc>
 800a5ea:	f000 f869 	bl	800a6c0 <__malloc_lock>
 800a5ee:	f8d8 3000 	ldr.w	r3, [r8]
 800a5f2:	461c      	mov	r4, r3
 800a5f4:	bb44      	cbnz	r4, 800a648 <_malloc_r+0x88>
 800a5f6:	4629      	mov	r1, r5
 800a5f8:	4630      	mov	r0, r6
 800a5fa:	f7ff ffbf 	bl	800a57c <sbrk_aligned>
 800a5fe:	1c43      	adds	r3, r0, #1
 800a600:	4604      	mov	r4, r0
 800a602:	d158      	bne.n	800a6b6 <_malloc_r+0xf6>
 800a604:	f8d8 4000 	ldr.w	r4, [r8]
 800a608:	4627      	mov	r7, r4
 800a60a:	2f00      	cmp	r7, #0
 800a60c:	d143      	bne.n	800a696 <_malloc_r+0xd6>
 800a60e:	2c00      	cmp	r4, #0
 800a610:	d04b      	beq.n	800a6aa <_malloc_r+0xea>
 800a612:	6823      	ldr	r3, [r4, #0]
 800a614:	4639      	mov	r1, r7
 800a616:	4630      	mov	r0, r6
 800a618:	eb04 0903 	add.w	r9, r4, r3
 800a61c:	f000 fb5a 	bl	800acd4 <_sbrk_r>
 800a620:	4581      	cmp	r9, r0
 800a622:	d142      	bne.n	800a6aa <_malloc_r+0xea>
 800a624:	6821      	ldr	r1, [r4, #0]
 800a626:	1a6d      	subs	r5, r5, r1
 800a628:	4629      	mov	r1, r5
 800a62a:	4630      	mov	r0, r6
 800a62c:	f7ff ffa6 	bl	800a57c <sbrk_aligned>
 800a630:	3001      	adds	r0, #1
 800a632:	d03a      	beq.n	800a6aa <_malloc_r+0xea>
 800a634:	6823      	ldr	r3, [r4, #0]
 800a636:	442b      	add	r3, r5
 800a638:	6023      	str	r3, [r4, #0]
 800a63a:	f8d8 3000 	ldr.w	r3, [r8]
 800a63e:	685a      	ldr	r2, [r3, #4]
 800a640:	bb62      	cbnz	r2, 800a69c <_malloc_r+0xdc>
 800a642:	f8c8 7000 	str.w	r7, [r8]
 800a646:	e00f      	b.n	800a668 <_malloc_r+0xa8>
 800a648:	6822      	ldr	r2, [r4, #0]
 800a64a:	1b52      	subs	r2, r2, r5
 800a64c:	d420      	bmi.n	800a690 <_malloc_r+0xd0>
 800a64e:	2a0b      	cmp	r2, #11
 800a650:	d917      	bls.n	800a682 <_malloc_r+0xc2>
 800a652:	1961      	adds	r1, r4, r5
 800a654:	42a3      	cmp	r3, r4
 800a656:	6025      	str	r5, [r4, #0]
 800a658:	bf18      	it	ne
 800a65a:	6059      	strne	r1, [r3, #4]
 800a65c:	6863      	ldr	r3, [r4, #4]
 800a65e:	bf08      	it	eq
 800a660:	f8c8 1000 	streq.w	r1, [r8]
 800a664:	5162      	str	r2, [r4, r5]
 800a666:	604b      	str	r3, [r1, #4]
 800a668:	4630      	mov	r0, r6
 800a66a:	f000 f82f 	bl	800a6cc <__malloc_unlock>
 800a66e:	f104 000b 	add.w	r0, r4, #11
 800a672:	1d23      	adds	r3, r4, #4
 800a674:	f020 0007 	bic.w	r0, r0, #7
 800a678:	1ac2      	subs	r2, r0, r3
 800a67a:	bf1c      	itt	ne
 800a67c:	1a1b      	subne	r3, r3, r0
 800a67e:	50a3      	strne	r3, [r4, r2]
 800a680:	e7af      	b.n	800a5e2 <_malloc_r+0x22>
 800a682:	6862      	ldr	r2, [r4, #4]
 800a684:	42a3      	cmp	r3, r4
 800a686:	bf0c      	ite	eq
 800a688:	f8c8 2000 	streq.w	r2, [r8]
 800a68c:	605a      	strne	r2, [r3, #4]
 800a68e:	e7eb      	b.n	800a668 <_malloc_r+0xa8>
 800a690:	4623      	mov	r3, r4
 800a692:	6864      	ldr	r4, [r4, #4]
 800a694:	e7ae      	b.n	800a5f4 <_malloc_r+0x34>
 800a696:	463c      	mov	r4, r7
 800a698:	687f      	ldr	r7, [r7, #4]
 800a69a:	e7b6      	b.n	800a60a <_malloc_r+0x4a>
 800a69c:	461a      	mov	r2, r3
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	42a3      	cmp	r3, r4
 800a6a2:	d1fb      	bne.n	800a69c <_malloc_r+0xdc>
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	6053      	str	r3, [r2, #4]
 800a6a8:	e7de      	b.n	800a668 <_malloc_r+0xa8>
 800a6aa:	230c      	movs	r3, #12
 800a6ac:	6033      	str	r3, [r6, #0]
 800a6ae:	4630      	mov	r0, r6
 800a6b0:	f000 f80c 	bl	800a6cc <__malloc_unlock>
 800a6b4:	e794      	b.n	800a5e0 <_malloc_r+0x20>
 800a6b6:	6005      	str	r5, [r0, #0]
 800a6b8:	e7d6      	b.n	800a668 <_malloc_r+0xa8>
 800a6ba:	bf00      	nop
 800a6bc:	20000e10 	.word	0x20000e10

0800a6c0 <__malloc_lock>:
 800a6c0:	4801      	ldr	r0, [pc, #4]	@ (800a6c8 <__malloc_lock+0x8>)
 800a6c2:	f7ff bf01 	b.w	800a4c8 <__retarget_lock_acquire_recursive>
 800a6c6:	bf00      	nop
 800a6c8:	20000e08 	.word	0x20000e08

0800a6cc <__malloc_unlock>:
 800a6cc:	4801      	ldr	r0, [pc, #4]	@ (800a6d4 <__malloc_unlock+0x8>)
 800a6ce:	f7ff befc 	b.w	800a4ca <__retarget_lock_release_recursive>
 800a6d2:	bf00      	nop
 800a6d4:	20000e08 	.word	0x20000e08

0800a6d8 <__ssputs_r>:
 800a6d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6dc:	688e      	ldr	r6, [r1, #8]
 800a6de:	461f      	mov	r7, r3
 800a6e0:	42be      	cmp	r6, r7
 800a6e2:	680b      	ldr	r3, [r1, #0]
 800a6e4:	4682      	mov	sl, r0
 800a6e6:	460c      	mov	r4, r1
 800a6e8:	4690      	mov	r8, r2
 800a6ea:	d82d      	bhi.n	800a748 <__ssputs_r+0x70>
 800a6ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a6f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a6f4:	d026      	beq.n	800a744 <__ssputs_r+0x6c>
 800a6f6:	6965      	ldr	r5, [r4, #20]
 800a6f8:	6909      	ldr	r1, [r1, #16]
 800a6fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a6fe:	eba3 0901 	sub.w	r9, r3, r1
 800a702:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a706:	1c7b      	adds	r3, r7, #1
 800a708:	444b      	add	r3, r9
 800a70a:	106d      	asrs	r5, r5, #1
 800a70c:	429d      	cmp	r5, r3
 800a70e:	bf38      	it	cc
 800a710:	461d      	movcc	r5, r3
 800a712:	0553      	lsls	r3, r2, #21
 800a714:	d527      	bpl.n	800a766 <__ssputs_r+0x8e>
 800a716:	4629      	mov	r1, r5
 800a718:	f7ff ff52 	bl	800a5c0 <_malloc_r>
 800a71c:	4606      	mov	r6, r0
 800a71e:	b360      	cbz	r0, 800a77a <__ssputs_r+0xa2>
 800a720:	6921      	ldr	r1, [r4, #16]
 800a722:	464a      	mov	r2, r9
 800a724:	f7ff fed2 	bl	800a4cc <memcpy>
 800a728:	89a3      	ldrh	r3, [r4, #12]
 800a72a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a72e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a732:	81a3      	strh	r3, [r4, #12]
 800a734:	6126      	str	r6, [r4, #16]
 800a736:	6165      	str	r5, [r4, #20]
 800a738:	444e      	add	r6, r9
 800a73a:	eba5 0509 	sub.w	r5, r5, r9
 800a73e:	6026      	str	r6, [r4, #0]
 800a740:	60a5      	str	r5, [r4, #8]
 800a742:	463e      	mov	r6, r7
 800a744:	42be      	cmp	r6, r7
 800a746:	d900      	bls.n	800a74a <__ssputs_r+0x72>
 800a748:	463e      	mov	r6, r7
 800a74a:	6820      	ldr	r0, [r4, #0]
 800a74c:	4632      	mov	r2, r6
 800a74e:	4641      	mov	r1, r8
 800a750:	f000 faa6 	bl	800aca0 <memmove>
 800a754:	68a3      	ldr	r3, [r4, #8]
 800a756:	1b9b      	subs	r3, r3, r6
 800a758:	60a3      	str	r3, [r4, #8]
 800a75a:	6823      	ldr	r3, [r4, #0]
 800a75c:	4433      	add	r3, r6
 800a75e:	6023      	str	r3, [r4, #0]
 800a760:	2000      	movs	r0, #0
 800a762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a766:	462a      	mov	r2, r5
 800a768:	f000 fac4 	bl	800acf4 <_realloc_r>
 800a76c:	4606      	mov	r6, r0
 800a76e:	2800      	cmp	r0, #0
 800a770:	d1e0      	bne.n	800a734 <__ssputs_r+0x5c>
 800a772:	6921      	ldr	r1, [r4, #16]
 800a774:	4650      	mov	r0, sl
 800a776:	f7ff feb7 	bl	800a4e8 <_free_r>
 800a77a:	230c      	movs	r3, #12
 800a77c:	f8ca 3000 	str.w	r3, [sl]
 800a780:	89a3      	ldrh	r3, [r4, #12]
 800a782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a786:	81a3      	strh	r3, [r4, #12]
 800a788:	f04f 30ff 	mov.w	r0, #4294967295
 800a78c:	e7e9      	b.n	800a762 <__ssputs_r+0x8a>
	...

0800a790 <_svfiprintf_r>:
 800a790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a794:	4698      	mov	r8, r3
 800a796:	898b      	ldrh	r3, [r1, #12]
 800a798:	061b      	lsls	r3, r3, #24
 800a79a:	b09d      	sub	sp, #116	@ 0x74
 800a79c:	4607      	mov	r7, r0
 800a79e:	460d      	mov	r5, r1
 800a7a0:	4614      	mov	r4, r2
 800a7a2:	d510      	bpl.n	800a7c6 <_svfiprintf_r+0x36>
 800a7a4:	690b      	ldr	r3, [r1, #16]
 800a7a6:	b973      	cbnz	r3, 800a7c6 <_svfiprintf_r+0x36>
 800a7a8:	2140      	movs	r1, #64	@ 0x40
 800a7aa:	f7ff ff09 	bl	800a5c0 <_malloc_r>
 800a7ae:	6028      	str	r0, [r5, #0]
 800a7b0:	6128      	str	r0, [r5, #16]
 800a7b2:	b930      	cbnz	r0, 800a7c2 <_svfiprintf_r+0x32>
 800a7b4:	230c      	movs	r3, #12
 800a7b6:	603b      	str	r3, [r7, #0]
 800a7b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a7bc:	b01d      	add	sp, #116	@ 0x74
 800a7be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c2:	2340      	movs	r3, #64	@ 0x40
 800a7c4:	616b      	str	r3, [r5, #20]
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7ca:	2320      	movs	r3, #32
 800a7cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a7d0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7d4:	2330      	movs	r3, #48	@ 0x30
 800a7d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a974 <_svfiprintf_r+0x1e4>
 800a7da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a7de:	f04f 0901 	mov.w	r9, #1
 800a7e2:	4623      	mov	r3, r4
 800a7e4:	469a      	mov	sl, r3
 800a7e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7ea:	b10a      	cbz	r2, 800a7f0 <_svfiprintf_r+0x60>
 800a7ec:	2a25      	cmp	r2, #37	@ 0x25
 800a7ee:	d1f9      	bne.n	800a7e4 <_svfiprintf_r+0x54>
 800a7f0:	ebba 0b04 	subs.w	fp, sl, r4
 800a7f4:	d00b      	beq.n	800a80e <_svfiprintf_r+0x7e>
 800a7f6:	465b      	mov	r3, fp
 800a7f8:	4622      	mov	r2, r4
 800a7fa:	4629      	mov	r1, r5
 800a7fc:	4638      	mov	r0, r7
 800a7fe:	f7ff ff6b 	bl	800a6d8 <__ssputs_r>
 800a802:	3001      	adds	r0, #1
 800a804:	f000 80a7 	beq.w	800a956 <_svfiprintf_r+0x1c6>
 800a808:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a80a:	445a      	add	r2, fp
 800a80c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a80e:	f89a 3000 	ldrb.w	r3, [sl]
 800a812:	2b00      	cmp	r3, #0
 800a814:	f000 809f 	beq.w	800a956 <_svfiprintf_r+0x1c6>
 800a818:	2300      	movs	r3, #0
 800a81a:	f04f 32ff 	mov.w	r2, #4294967295
 800a81e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a822:	f10a 0a01 	add.w	sl, sl, #1
 800a826:	9304      	str	r3, [sp, #16]
 800a828:	9307      	str	r3, [sp, #28]
 800a82a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a82e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a830:	4654      	mov	r4, sl
 800a832:	2205      	movs	r2, #5
 800a834:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a838:	484e      	ldr	r0, [pc, #312]	@ (800a974 <_svfiprintf_r+0x1e4>)
 800a83a:	f7f5 fcf9 	bl	8000230 <memchr>
 800a83e:	9a04      	ldr	r2, [sp, #16]
 800a840:	b9d8      	cbnz	r0, 800a87a <_svfiprintf_r+0xea>
 800a842:	06d0      	lsls	r0, r2, #27
 800a844:	bf44      	itt	mi
 800a846:	2320      	movmi	r3, #32
 800a848:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a84c:	0711      	lsls	r1, r2, #28
 800a84e:	bf44      	itt	mi
 800a850:	232b      	movmi	r3, #43	@ 0x2b
 800a852:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a856:	f89a 3000 	ldrb.w	r3, [sl]
 800a85a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a85c:	d015      	beq.n	800a88a <_svfiprintf_r+0xfa>
 800a85e:	9a07      	ldr	r2, [sp, #28]
 800a860:	4654      	mov	r4, sl
 800a862:	2000      	movs	r0, #0
 800a864:	f04f 0c0a 	mov.w	ip, #10
 800a868:	4621      	mov	r1, r4
 800a86a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a86e:	3b30      	subs	r3, #48	@ 0x30
 800a870:	2b09      	cmp	r3, #9
 800a872:	d94b      	bls.n	800a90c <_svfiprintf_r+0x17c>
 800a874:	b1b0      	cbz	r0, 800a8a4 <_svfiprintf_r+0x114>
 800a876:	9207      	str	r2, [sp, #28]
 800a878:	e014      	b.n	800a8a4 <_svfiprintf_r+0x114>
 800a87a:	eba0 0308 	sub.w	r3, r0, r8
 800a87e:	fa09 f303 	lsl.w	r3, r9, r3
 800a882:	4313      	orrs	r3, r2
 800a884:	9304      	str	r3, [sp, #16]
 800a886:	46a2      	mov	sl, r4
 800a888:	e7d2      	b.n	800a830 <_svfiprintf_r+0xa0>
 800a88a:	9b03      	ldr	r3, [sp, #12]
 800a88c:	1d19      	adds	r1, r3, #4
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	9103      	str	r1, [sp, #12]
 800a892:	2b00      	cmp	r3, #0
 800a894:	bfbb      	ittet	lt
 800a896:	425b      	neglt	r3, r3
 800a898:	f042 0202 	orrlt.w	r2, r2, #2
 800a89c:	9307      	strge	r3, [sp, #28]
 800a89e:	9307      	strlt	r3, [sp, #28]
 800a8a0:	bfb8      	it	lt
 800a8a2:	9204      	strlt	r2, [sp, #16]
 800a8a4:	7823      	ldrb	r3, [r4, #0]
 800a8a6:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8a8:	d10a      	bne.n	800a8c0 <_svfiprintf_r+0x130>
 800a8aa:	7863      	ldrb	r3, [r4, #1]
 800a8ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8ae:	d132      	bne.n	800a916 <_svfiprintf_r+0x186>
 800a8b0:	9b03      	ldr	r3, [sp, #12]
 800a8b2:	1d1a      	adds	r2, r3, #4
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	9203      	str	r2, [sp, #12]
 800a8b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a8bc:	3402      	adds	r4, #2
 800a8be:	9305      	str	r3, [sp, #20]
 800a8c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a984 <_svfiprintf_r+0x1f4>
 800a8c4:	7821      	ldrb	r1, [r4, #0]
 800a8c6:	2203      	movs	r2, #3
 800a8c8:	4650      	mov	r0, sl
 800a8ca:	f7f5 fcb1 	bl	8000230 <memchr>
 800a8ce:	b138      	cbz	r0, 800a8e0 <_svfiprintf_r+0x150>
 800a8d0:	9b04      	ldr	r3, [sp, #16]
 800a8d2:	eba0 000a 	sub.w	r0, r0, sl
 800a8d6:	2240      	movs	r2, #64	@ 0x40
 800a8d8:	4082      	lsls	r2, r0
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	3401      	adds	r4, #1
 800a8de:	9304      	str	r3, [sp, #16]
 800a8e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8e4:	4824      	ldr	r0, [pc, #144]	@ (800a978 <_svfiprintf_r+0x1e8>)
 800a8e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a8ea:	2206      	movs	r2, #6
 800a8ec:	f7f5 fca0 	bl	8000230 <memchr>
 800a8f0:	2800      	cmp	r0, #0
 800a8f2:	d036      	beq.n	800a962 <_svfiprintf_r+0x1d2>
 800a8f4:	4b21      	ldr	r3, [pc, #132]	@ (800a97c <_svfiprintf_r+0x1ec>)
 800a8f6:	bb1b      	cbnz	r3, 800a940 <_svfiprintf_r+0x1b0>
 800a8f8:	9b03      	ldr	r3, [sp, #12]
 800a8fa:	3307      	adds	r3, #7
 800a8fc:	f023 0307 	bic.w	r3, r3, #7
 800a900:	3308      	adds	r3, #8
 800a902:	9303      	str	r3, [sp, #12]
 800a904:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a906:	4433      	add	r3, r6
 800a908:	9309      	str	r3, [sp, #36]	@ 0x24
 800a90a:	e76a      	b.n	800a7e2 <_svfiprintf_r+0x52>
 800a90c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a910:	460c      	mov	r4, r1
 800a912:	2001      	movs	r0, #1
 800a914:	e7a8      	b.n	800a868 <_svfiprintf_r+0xd8>
 800a916:	2300      	movs	r3, #0
 800a918:	3401      	adds	r4, #1
 800a91a:	9305      	str	r3, [sp, #20]
 800a91c:	4619      	mov	r1, r3
 800a91e:	f04f 0c0a 	mov.w	ip, #10
 800a922:	4620      	mov	r0, r4
 800a924:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a928:	3a30      	subs	r2, #48	@ 0x30
 800a92a:	2a09      	cmp	r2, #9
 800a92c:	d903      	bls.n	800a936 <_svfiprintf_r+0x1a6>
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d0c6      	beq.n	800a8c0 <_svfiprintf_r+0x130>
 800a932:	9105      	str	r1, [sp, #20]
 800a934:	e7c4      	b.n	800a8c0 <_svfiprintf_r+0x130>
 800a936:	fb0c 2101 	mla	r1, ip, r1, r2
 800a93a:	4604      	mov	r4, r0
 800a93c:	2301      	movs	r3, #1
 800a93e:	e7f0      	b.n	800a922 <_svfiprintf_r+0x192>
 800a940:	ab03      	add	r3, sp, #12
 800a942:	9300      	str	r3, [sp, #0]
 800a944:	462a      	mov	r2, r5
 800a946:	4b0e      	ldr	r3, [pc, #56]	@ (800a980 <_svfiprintf_r+0x1f0>)
 800a948:	a904      	add	r1, sp, #16
 800a94a:	4638      	mov	r0, r7
 800a94c:	f3af 8000 	nop.w
 800a950:	1c42      	adds	r2, r0, #1
 800a952:	4606      	mov	r6, r0
 800a954:	d1d6      	bne.n	800a904 <_svfiprintf_r+0x174>
 800a956:	89ab      	ldrh	r3, [r5, #12]
 800a958:	065b      	lsls	r3, r3, #25
 800a95a:	f53f af2d 	bmi.w	800a7b8 <_svfiprintf_r+0x28>
 800a95e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a960:	e72c      	b.n	800a7bc <_svfiprintf_r+0x2c>
 800a962:	ab03      	add	r3, sp, #12
 800a964:	9300      	str	r3, [sp, #0]
 800a966:	462a      	mov	r2, r5
 800a968:	4b05      	ldr	r3, [pc, #20]	@ (800a980 <_svfiprintf_r+0x1f0>)
 800a96a:	a904      	add	r1, sp, #16
 800a96c:	4638      	mov	r0, r7
 800a96e:	f000 f879 	bl	800aa64 <_printf_i>
 800a972:	e7ed      	b.n	800a950 <_svfiprintf_r+0x1c0>
 800a974:	0800b6c8 	.word	0x0800b6c8
 800a978:	0800b6d2 	.word	0x0800b6d2
 800a97c:	00000000 	.word	0x00000000
 800a980:	0800a6d9 	.word	0x0800a6d9
 800a984:	0800b6ce 	.word	0x0800b6ce

0800a988 <_printf_common>:
 800a988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a98c:	4616      	mov	r6, r2
 800a98e:	4698      	mov	r8, r3
 800a990:	688a      	ldr	r2, [r1, #8]
 800a992:	690b      	ldr	r3, [r1, #16]
 800a994:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a998:	4293      	cmp	r3, r2
 800a99a:	bfb8      	it	lt
 800a99c:	4613      	movlt	r3, r2
 800a99e:	6033      	str	r3, [r6, #0]
 800a9a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a9a4:	4607      	mov	r7, r0
 800a9a6:	460c      	mov	r4, r1
 800a9a8:	b10a      	cbz	r2, 800a9ae <_printf_common+0x26>
 800a9aa:	3301      	adds	r3, #1
 800a9ac:	6033      	str	r3, [r6, #0]
 800a9ae:	6823      	ldr	r3, [r4, #0]
 800a9b0:	0699      	lsls	r1, r3, #26
 800a9b2:	bf42      	ittt	mi
 800a9b4:	6833      	ldrmi	r3, [r6, #0]
 800a9b6:	3302      	addmi	r3, #2
 800a9b8:	6033      	strmi	r3, [r6, #0]
 800a9ba:	6825      	ldr	r5, [r4, #0]
 800a9bc:	f015 0506 	ands.w	r5, r5, #6
 800a9c0:	d106      	bne.n	800a9d0 <_printf_common+0x48>
 800a9c2:	f104 0a19 	add.w	sl, r4, #25
 800a9c6:	68e3      	ldr	r3, [r4, #12]
 800a9c8:	6832      	ldr	r2, [r6, #0]
 800a9ca:	1a9b      	subs	r3, r3, r2
 800a9cc:	42ab      	cmp	r3, r5
 800a9ce:	dc26      	bgt.n	800aa1e <_printf_common+0x96>
 800a9d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a9d4:	6822      	ldr	r2, [r4, #0]
 800a9d6:	3b00      	subs	r3, #0
 800a9d8:	bf18      	it	ne
 800a9da:	2301      	movne	r3, #1
 800a9dc:	0692      	lsls	r2, r2, #26
 800a9de:	d42b      	bmi.n	800aa38 <_printf_common+0xb0>
 800a9e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a9e4:	4641      	mov	r1, r8
 800a9e6:	4638      	mov	r0, r7
 800a9e8:	47c8      	blx	r9
 800a9ea:	3001      	adds	r0, #1
 800a9ec:	d01e      	beq.n	800aa2c <_printf_common+0xa4>
 800a9ee:	6823      	ldr	r3, [r4, #0]
 800a9f0:	6922      	ldr	r2, [r4, #16]
 800a9f2:	f003 0306 	and.w	r3, r3, #6
 800a9f6:	2b04      	cmp	r3, #4
 800a9f8:	bf02      	ittt	eq
 800a9fa:	68e5      	ldreq	r5, [r4, #12]
 800a9fc:	6833      	ldreq	r3, [r6, #0]
 800a9fe:	1aed      	subeq	r5, r5, r3
 800aa00:	68a3      	ldr	r3, [r4, #8]
 800aa02:	bf0c      	ite	eq
 800aa04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa08:	2500      	movne	r5, #0
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	bfc4      	itt	gt
 800aa0e:	1a9b      	subgt	r3, r3, r2
 800aa10:	18ed      	addgt	r5, r5, r3
 800aa12:	2600      	movs	r6, #0
 800aa14:	341a      	adds	r4, #26
 800aa16:	42b5      	cmp	r5, r6
 800aa18:	d11a      	bne.n	800aa50 <_printf_common+0xc8>
 800aa1a:	2000      	movs	r0, #0
 800aa1c:	e008      	b.n	800aa30 <_printf_common+0xa8>
 800aa1e:	2301      	movs	r3, #1
 800aa20:	4652      	mov	r2, sl
 800aa22:	4641      	mov	r1, r8
 800aa24:	4638      	mov	r0, r7
 800aa26:	47c8      	blx	r9
 800aa28:	3001      	adds	r0, #1
 800aa2a:	d103      	bne.n	800aa34 <_printf_common+0xac>
 800aa2c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa34:	3501      	adds	r5, #1
 800aa36:	e7c6      	b.n	800a9c6 <_printf_common+0x3e>
 800aa38:	18e1      	adds	r1, r4, r3
 800aa3a:	1c5a      	adds	r2, r3, #1
 800aa3c:	2030      	movs	r0, #48	@ 0x30
 800aa3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aa42:	4422      	add	r2, r4
 800aa44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aa48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aa4c:	3302      	adds	r3, #2
 800aa4e:	e7c7      	b.n	800a9e0 <_printf_common+0x58>
 800aa50:	2301      	movs	r3, #1
 800aa52:	4622      	mov	r2, r4
 800aa54:	4641      	mov	r1, r8
 800aa56:	4638      	mov	r0, r7
 800aa58:	47c8      	blx	r9
 800aa5a:	3001      	adds	r0, #1
 800aa5c:	d0e6      	beq.n	800aa2c <_printf_common+0xa4>
 800aa5e:	3601      	adds	r6, #1
 800aa60:	e7d9      	b.n	800aa16 <_printf_common+0x8e>
	...

0800aa64 <_printf_i>:
 800aa64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa68:	7e0f      	ldrb	r7, [r1, #24]
 800aa6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aa6c:	2f78      	cmp	r7, #120	@ 0x78
 800aa6e:	4691      	mov	r9, r2
 800aa70:	4680      	mov	r8, r0
 800aa72:	460c      	mov	r4, r1
 800aa74:	469a      	mov	sl, r3
 800aa76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aa7a:	d807      	bhi.n	800aa8c <_printf_i+0x28>
 800aa7c:	2f62      	cmp	r7, #98	@ 0x62
 800aa7e:	d80a      	bhi.n	800aa96 <_printf_i+0x32>
 800aa80:	2f00      	cmp	r7, #0
 800aa82:	f000 80d1 	beq.w	800ac28 <_printf_i+0x1c4>
 800aa86:	2f58      	cmp	r7, #88	@ 0x58
 800aa88:	f000 80b8 	beq.w	800abfc <_printf_i+0x198>
 800aa8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aa94:	e03a      	b.n	800ab0c <_printf_i+0xa8>
 800aa96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aa9a:	2b15      	cmp	r3, #21
 800aa9c:	d8f6      	bhi.n	800aa8c <_printf_i+0x28>
 800aa9e:	a101      	add	r1, pc, #4	@ (adr r1, 800aaa4 <_printf_i+0x40>)
 800aaa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aaa4:	0800aafd 	.word	0x0800aafd
 800aaa8:	0800ab11 	.word	0x0800ab11
 800aaac:	0800aa8d 	.word	0x0800aa8d
 800aab0:	0800aa8d 	.word	0x0800aa8d
 800aab4:	0800aa8d 	.word	0x0800aa8d
 800aab8:	0800aa8d 	.word	0x0800aa8d
 800aabc:	0800ab11 	.word	0x0800ab11
 800aac0:	0800aa8d 	.word	0x0800aa8d
 800aac4:	0800aa8d 	.word	0x0800aa8d
 800aac8:	0800aa8d 	.word	0x0800aa8d
 800aacc:	0800aa8d 	.word	0x0800aa8d
 800aad0:	0800ac0f 	.word	0x0800ac0f
 800aad4:	0800ab3b 	.word	0x0800ab3b
 800aad8:	0800abc9 	.word	0x0800abc9
 800aadc:	0800aa8d 	.word	0x0800aa8d
 800aae0:	0800aa8d 	.word	0x0800aa8d
 800aae4:	0800ac31 	.word	0x0800ac31
 800aae8:	0800aa8d 	.word	0x0800aa8d
 800aaec:	0800ab3b 	.word	0x0800ab3b
 800aaf0:	0800aa8d 	.word	0x0800aa8d
 800aaf4:	0800aa8d 	.word	0x0800aa8d
 800aaf8:	0800abd1 	.word	0x0800abd1
 800aafc:	6833      	ldr	r3, [r6, #0]
 800aafe:	1d1a      	adds	r2, r3, #4
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	6032      	str	r2, [r6, #0]
 800ab04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	e09c      	b.n	800ac4a <_printf_i+0x1e6>
 800ab10:	6833      	ldr	r3, [r6, #0]
 800ab12:	6820      	ldr	r0, [r4, #0]
 800ab14:	1d19      	adds	r1, r3, #4
 800ab16:	6031      	str	r1, [r6, #0]
 800ab18:	0606      	lsls	r6, r0, #24
 800ab1a:	d501      	bpl.n	800ab20 <_printf_i+0xbc>
 800ab1c:	681d      	ldr	r5, [r3, #0]
 800ab1e:	e003      	b.n	800ab28 <_printf_i+0xc4>
 800ab20:	0645      	lsls	r5, r0, #25
 800ab22:	d5fb      	bpl.n	800ab1c <_printf_i+0xb8>
 800ab24:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ab28:	2d00      	cmp	r5, #0
 800ab2a:	da03      	bge.n	800ab34 <_printf_i+0xd0>
 800ab2c:	232d      	movs	r3, #45	@ 0x2d
 800ab2e:	426d      	negs	r5, r5
 800ab30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab34:	4858      	ldr	r0, [pc, #352]	@ (800ac98 <_printf_i+0x234>)
 800ab36:	230a      	movs	r3, #10
 800ab38:	e011      	b.n	800ab5e <_printf_i+0xfa>
 800ab3a:	6821      	ldr	r1, [r4, #0]
 800ab3c:	6833      	ldr	r3, [r6, #0]
 800ab3e:	0608      	lsls	r0, r1, #24
 800ab40:	f853 5b04 	ldr.w	r5, [r3], #4
 800ab44:	d402      	bmi.n	800ab4c <_printf_i+0xe8>
 800ab46:	0649      	lsls	r1, r1, #25
 800ab48:	bf48      	it	mi
 800ab4a:	b2ad      	uxthmi	r5, r5
 800ab4c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ab4e:	4852      	ldr	r0, [pc, #328]	@ (800ac98 <_printf_i+0x234>)
 800ab50:	6033      	str	r3, [r6, #0]
 800ab52:	bf14      	ite	ne
 800ab54:	230a      	movne	r3, #10
 800ab56:	2308      	moveq	r3, #8
 800ab58:	2100      	movs	r1, #0
 800ab5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ab5e:	6866      	ldr	r6, [r4, #4]
 800ab60:	60a6      	str	r6, [r4, #8]
 800ab62:	2e00      	cmp	r6, #0
 800ab64:	db05      	blt.n	800ab72 <_printf_i+0x10e>
 800ab66:	6821      	ldr	r1, [r4, #0]
 800ab68:	432e      	orrs	r6, r5
 800ab6a:	f021 0104 	bic.w	r1, r1, #4
 800ab6e:	6021      	str	r1, [r4, #0]
 800ab70:	d04b      	beq.n	800ac0a <_printf_i+0x1a6>
 800ab72:	4616      	mov	r6, r2
 800ab74:	fbb5 f1f3 	udiv	r1, r5, r3
 800ab78:	fb03 5711 	mls	r7, r3, r1, r5
 800ab7c:	5dc7      	ldrb	r7, [r0, r7]
 800ab7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ab82:	462f      	mov	r7, r5
 800ab84:	42bb      	cmp	r3, r7
 800ab86:	460d      	mov	r5, r1
 800ab88:	d9f4      	bls.n	800ab74 <_printf_i+0x110>
 800ab8a:	2b08      	cmp	r3, #8
 800ab8c:	d10b      	bne.n	800aba6 <_printf_i+0x142>
 800ab8e:	6823      	ldr	r3, [r4, #0]
 800ab90:	07df      	lsls	r7, r3, #31
 800ab92:	d508      	bpl.n	800aba6 <_printf_i+0x142>
 800ab94:	6923      	ldr	r3, [r4, #16]
 800ab96:	6861      	ldr	r1, [r4, #4]
 800ab98:	4299      	cmp	r1, r3
 800ab9a:	bfde      	ittt	le
 800ab9c:	2330      	movle	r3, #48	@ 0x30
 800ab9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aba2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aba6:	1b92      	subs	r2, r2, r6
 800aba8:	6122      	str	r2, [r4, #16]
 800abaa:	f8cd a000 	str.w	sl, [sp]
 800abae:	464b      	mov	r3, r9
 800abb0:	aa03      	add	r2, sp, #12
 800abb2:	4621      	mov	r1, r4
 800abb4:	4640      	mov	r0, r8
 800abb6:	f7ff fee7 	bl	800a988 <_printf_common>
 800abba:	3001      	adds	r0, #1
 800abbc:	d14a      	bne.n	800ac54 <_printf_i+0x1f0>
 800abbe:	f04f 30ff 	mov.w	r0, #4294967295
 800abc2:	b004      	add	sp, #16
 800abc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abc8:	6823      	ldr	r3, [r4, #0]
 800abca:	f043 0320 	orr.w	r3, r3, #32
 800abce:	6023      	str	r3, [r4, #0]
 800abd0:	4832      	ldr	r0, [pc, #200]	@ (800ac9c <_printf_i+0x238>)
 800abd2:	2778      	movs	r7, #120	@ 0x78
 800abd4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800abd8:	6823      	ldr	r3, [r4, #0]
 800abda:	6831      	ldr	r1, [r6, #0]
 800abdc:	061f      	lsls	r7, r3, #24
 800abde:	f851 5b04 	ldr.w	r5, [r1], #4
 800abe2:	d402      	bmi.n	800abea <_printf_i+0x186>
 800abe4:	065f      	lsls	r7, r3, #25
 800abe6:	bf48      	it	mi
 800abe8:	b2ad      	uxthmi	r5, r5
 800abea:	6031      	str	r1, [r6, #0]
 800abec:	07d9      	lsls	r1, r3, #31
 800abee:	bf44      	itt	mi
 800abf0:	f043 0320 	orrmi.w	r3, r3, #32
 800abf4:	6023      	strmi	r3, [r4, #0]
 800abf6:	b11d      	cbz	r5, 800ac00 <_printf_i+0x19c>
 800abf8:	2310      	movs	r3, #16
 800abfa:	e7ad      	b.n	800ab58 <_printf_i+0xf4>
 800abfc:	4826      	ldr	r0, [pc, #152]	@ (800ac98 <_printf_i+0x234>)
 800abfe:	e7e9      	b.n	800abd4 <_printf_i+0x170>
 800ac00:	6823      	ldr	r3, [r4, #0]
 800ac02:	f023 0320 	bic.w	r3, r3, #32
 800ac06:	6023      	str	r3, [r4, #0]
 800ac08:	e7f6      	b.n	800abf8 <_printf_i+0x194>
 800ac0a:	4616      	mov	r6, r2
 800ac0c:	e7bd      	b.n	800ab8a <_printf_i+0x126>
 800ac0e:	6833      	ldr	r3, [r6, #0]
 800ac10:	6825      	ldr	r5, [r4, #0]
 800ac12:	6961      	ldr	r1, [r4, #20]
 800ac14:	1d18      	adds	r0, r3, #4
 800ac16:	6030      	str	r0, [r6, #0]
 800ac18:	062e      	lsls	r6, r5, #24
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	d501      	bpl.n	800ac22 <_printf_i+0x1be>
 800ac1e:	6019      	str	r1, [r3, #0]
 800ac20:	e002      	b.n	800ac28 <_printf_i+0x1c4>
 800ac22:	0668      	lsls	r0, r5, #25
 800ac24:	d5fb      	bpl.n	800ac1e <_printf_i+0x1ba>
 800ac26:	8019      	strh	r1, [r3, #0]
 800ac28:	2300      	movs	r3, #0
 800ac2a:	6123      	str	r3, [r4, #16]
 800ac2c:	4616      	mov	r6, r2
 800ac2e:	e7bc      	b.n	800abaa <_printf_i+0x146>
 800ac30:	6833      	ldr	r3, [r6, #0]
 800ac32:	1d1a      	adds	r2, r3, #4
 800ac34:	6032      	str	r2, [r6, #0]
 800ac36:	681e      	ldr	r6, [r3, #0]
 800ac38:	6862      	ldr	r2, [r4, #4]
 800ac3a:	2100      	movs	r1, #0
 800ac3c:	4630      	mov	r0, r6
 800ac3e:	f7f5 faf7 	bl	8000230 <memchr>
 800ac42:	b108      	cbz	r0, 800ac48 <_printf_i+0x1e4>
 800ac44:	1b80      	subs	r0, r0, r6
 800ac46:	6060      	str	r0, [r4, #4]
 800ac48:	6863      	ldr	r3, [r4, #4]
 800ac4a:	6123      	str	r3, [r4, #16]
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac52:	e7aa      	b.n	800abaa <_printf_i+0x146>
 800ac54:	6923      	ldr	r3, [r4, #16]
 800ac56:	4632      	mov	r2, r6
 800ac58:	4649      	mov	r1, r9
 800ac5a:	4640      	mov	r0, r8
 800ac5c:	47d0      	blx	sl
 800ac5e:	3001      	adds	r0, #1
 800ac60:	d0ad      	beq.n	800abbe <_printf_i+0x15a>
 800ac62:	6823      	ldr	r3, [r4, #0]
 800ac64:	079b      	lsls	r3, r3, #30
 800ac66:	d413      	bmi.n	800ac90 <_printf_i+0x22c>
 800ac68:	68e0      	ldr	r0, [r4, #12]
 800ac6a:	9b03      	ldr	r3, [sp, #12]
 800ac6c:	4298      	cmp	r0, r3
 800ac6e:	bfb8      	it	lt
 800ac70:	4618      	movlt	r0, r3
 800ac72:	e7a6      	b.n	800abc2 <_printf_i+0x15e>
 800ac74:	2301      	movs	r3, #1
 800ac76:	4632      	mov	r2, r6
 800ac78:	4649      	mov	r1, r9
 800ac7a:	4640      	mov	r0, r8
 800ac7c:	47d0      	blx	sl
 800ac7e:	3001      	adds	r0, #1
 800ac80:	d09d      	beq.n	800abbe <_printf_i+0x15a>
 800ac82:	3501      	adds	r5, #1
 800ac84:	68e3      	ldr	r3, [r4, #12]
 800ac86:	9903      	ldr	r1, [sp, #12]
 800ac88:	1a5b      	subs	r3, r3, r1
 800ac8a:	42ab      	cmp	r3, r5
 800ac8c:	dcf2      	bgt.n	800ac74 <_printf_i+0x210>
 800ac8e:	e7eb      	b.n	800ac68 <_printf_i+0x204>
 800ac90:	2500      	movs	r5, #0
 800ac92:	f104 0619 	add.w	r6, r4, #25
 800ac96:	e7f5      	b.n	800ac84 <_printf_i+0x220>
 800ac98:	0800b6d9 	.word	0x0800b6d9
 800ac9c:	0800b6ea 	.word	0x0800b6ea

0800aca0 <memmove>:
 800aca0:	4288      	cmp	r0, r1
 800aca2:	b510      	push	{r4, lr}
 800aca4:	eb01 0402 	add.w	r4, r1, r2
 800aca8:	d902      	bls.n	800acb0 <memmove+0x10>
 800acaa:	4284      	cmp	r4, r0
 800acac:	4623      	mov	r3, r4
 800acae:	d807      	bhi.n	800acc0 <memmove+0x20>
 800acb0:	1e43      	subs	r3, r0, #1
 800acb2:	42a1      	cmp	r1, r4
 800acb4:	d008      	beq.n	800acc8 <memmove+0x28>
 800acb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800acba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800acbe:	e7f8      	b.n	800acb2 <memmove+0x12>
 800acc0:	4402      	add	r2, r0
 800acc2:	4601      	mov	r1, r0
 800acc4:	428a      	cmp	r2, r1
 800acc6:	d100      	bne.n	800acca <memmove+0x2a>
 800acc8:	bd10      	pop	{r4, pc}
 800acca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800acce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800acd2:	e7f7      	b.n	800acc4 <memmove+0x24>

0800acd4 <_sbrk_r>:
 800acd4:	b538      	push	{r3, r4, r5, lr}
 800acd6:	4d06      	ldr	r5, [pc, #24]	@ (800acf0 <_sbrk_r+0x1c>)
 800acd8:	2300      	movs	r3, #0
 800acda:	4604      	mov	r4, r0
 800acdc:	4608      	mov	r0, r1
 800acde:	602b      	str	r3, [r5, #0]
 800ace0:	f7f9 fd6e 	bl	80047c0 <_sbrk>
 800ace4:	1c43      	adds	r3, r0, #1
 800ace6:	d102      	bne.n	800acee <_sbrk_r+0x1a>
 800ace8:	682b      	ldr	r3, [r5, #0]
 800acea:	b103      	cbz	r3, 800acee <_sbrk_r+0x1a>
 800acec:	6023      	str	r3, [r4, #0]
 800acee:	bd38      	pop	{r3, r4, r5, pc}
 800acf0:	20000e04 	.word	0x20000e04

0800acf4 <_realloc_r>:
 800acf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acf8:	4607      	mov	r7, r0
 800acfa:	4614      	mov	r4, r2
 800acfc:	460d      	mov	r5, r1
 800acfe:	b921      	cbnz	r1, 800ad0a <_realloc_r+0x16>
 800ad00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad04:	4611      	mov	r1, r2
 800ad06:	f7ff bc5b 	b.w	800a5c0 <_malloc_r>
 800ad0a:	b92a      	cbnz	r2, 800ad18 <_realloc_r+0x24>
 800ad0c:	f7ff fbec 	bl	800a4e8 <_free_r>
 800ad10:	4625      	mov	r5, r4
 800ad12:	4628      	mov	r0, r5
 800ad14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad18:	f000 f81a 	bl	800ad50 <_malloc_usable_size_r>
 800ad1c:	4284      	cmp	r4, r0
 800ad1e:	4606      	mov	r6, r0
 800ad20:	d802      	bhi.n	800ad28 <_realloc_r+0x34>
 800ad22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ad26:	d8f4      	bhi.n	800ad12 <_realloc_r+0x1e>
 800ad28:	4621      	mov	r1, r4
 800ad2a:	4638      	mov	r0, r7
 800ad2c:	f7ff fc48 	bl	800a5c0 <_malloc_r>
 800ad30:	4680      	mov	r8, r0
 800ad32:	b908      	cbnz	r0, 800ad38 <_realloc_r+0x44>
 800ad34:	4645      	mov	r5, r8
 800ad36:	e7ec      	b.n	800ad12 <_realloc_r+0x1e>
 800ad38:	42b4      	cmp	r4, r6
 800ad3a:	4622      	mov	r2, r4
 800ad3c:	4629      	mov	r1, r5
 800ad3e:	bf28      	it	cs
 800ad40:	4632      	movcs	r2, r6
 800ad42:	f7ff fbc3 	bl	800a4cc <memcpy>
 800ad46:	4629      	mov	r1, r5
 800ad48:	4638      	mov	r0, r7
 800ad4a:	f7ff fbcd 	bl	800a4e8 <_free_r>
 800ad4e:	e7f1      	b.n	800ad34 <_realloc_r+0x40>

0800ad50 <_malloc_usable_size_r>:
 800ad50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad54:	1f18      	subs	r0, r3, #4
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	bfbc      	itt	lt
 800ad5a:	580b      	ldrlt	r3, [r1, r0]
 800ad5c:	18c0      	addlt	r0, r0, r3
 800ad5e:	4770      	bx	lr

0800ad60 <_init>:
 800ad60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad62:	bf00      	nop
 800ad64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad66:	bc08      	pop	{r3}
 800ad68:	469e      	mov	lr, r3
 800ad6a:	4770      	bx	lr

0800ad6c <_fini>:
 800ad6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad6e:	bf00      	nop
 800ad70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad72:	bc08      	pop	{r3}
 800ad74:	469e      	mov	lr, r3
 800ad76:	4770      	bx	lr
