GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v'
Compiling module 'main'("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":1)
NOTE  (EX0101) : Current top module is "main"
WARN  (EX0211) : The output port "Red[4]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":3)
WARN  (EX0211) : The output port "Red[3]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":3)
WARN  (EX0211) : The output port "Red[2]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":3)
WARN  (EX0211) : The output port "Red[1]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":3)
WARN  (EX0211) : The output port "Red[0]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":3)
WARN  (EX0211) : The output port "Green[5]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":4)
WARN  (EX0211) : The output port "Green[4]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":4)
WARN  (EX0211) : The output port "Green[3]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":4)
WARN  (EX0211) : The output port "Green[2]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":4)
WARN  (EX0211) : The output port "Green[1]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":4)
WARN  (EX0211) : The output port "Green[0]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":4)
WARN  (EX0211) : The output port "Blue[4]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":5)
WARN  (EX0211) : The output port "Blue[3]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":5)
WARN  (EX0211) : The output port "Blue[2]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":5)
WARN  (EX0211) : The output port "Blue[1]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":5)
WARN  (EX0211) : The output port "Blue[0]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":5)
WARN  (EX0211) : The output port "Vsync" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":6)
WARN  (EX0211) : The output port "Hsync" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":7)
WARN  (EX0211) : The output port "Pixel_Clock" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":8)
WARN  (EX0211) : The output port "DEN" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":9)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input Clock is unused("C:\gowin_prj\rgb_display\fpga_project_rgb_display\src\main.v":2)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\gowin_prj\rgb_display\fpga_project_rgb_display\impl\gwsynthesis\fpga_project_rgb_display.vg" completed
[100%] Generate report file "C:\gowin_prj\rgb_display\fpga_project_rgb_display\impl\gwsynthesis\fpga_project_rgb_display_syn.rpt.html" completed
GowinSynthesis finish
