{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623773906218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623773906218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 17:18:26 2021 " "Processing started: Tue Jun 15 17:18:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623773906218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623773906218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock_1 -c DigitalClock_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock_1 -c DigitalClock_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623773906218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623773906584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623773906584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-Behavioral " "Found design unit 1: RegisterN-Behavioral" {  } { { "RegisterN.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/RegisterN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914847 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "RegisterN.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/RegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623773914847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623773914847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-Behavioral " "Found design unit 1: PCounter-Behavioral" {  } { { "PCounter.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/PCounter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914853 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/PCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623773914853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914856 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623773914856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file syncgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncGen-Structural " "Found design unit 1: SyncGen-Structural" {  } { { "SyncGen.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/SyncGen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914857 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncGen " "Found entity 1: SyncGen" {  } { { "SyncGen.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/SyncGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623773914857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4N-Behavioral " "Found design unit 1: Mux4N-Behavioral" {  } { { "Mux4N.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/Mux4N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914857 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4N " "Found entity 1: Mux4N" {  } { { "Mux4N.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/Mux4N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623773914857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalclock_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalClock_1-Structural " "Found design unit 1: DigitalClock_1-Structural" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914860 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock_1 " "Found entity 1: DigitalClock_1" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623773914860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623773914860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalClock_1 " "Elaborating entity \"DigitalClock_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623773914891 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_progClk DigitalClock_1.vhd(19) " "Verilog HDL or VHDL warning at DigitalClock_1.vhd(19): object \"s_progClk\" assigned a value but never read" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623773914891 "|DigitalClock_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_dispClk DigitalClock_1.vhd(21) " "Verilog HDL or VHDL warning at DigitalClock_1.vhd(21): object \"s_dispClk\" assigned a value but never read" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623773914891 "|DigitalClock_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pcounter0 DigitalClock_1.vhd(23) " "Verilog HDL or VHDL warning at DigitalClock_1.vhd(23): object \"s_pcounter0\" assigned a value but never read" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623773914891 "|DigitalClock_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pcounter1 DigitalClock_1.vhd(24) " "Verilog HDL or VHDL warning at DigitalClock_1.vhd(24): object \"s_pcounter1\" assigned a value but never read" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623773914895 "|DigitalClock_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_tC5 DigitalClock_1.vhd(35) " "Verilog HDL or VHDL warning at DigitalClock_1.vhd(35): object \"s_tC5\" assigned a value but never read" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623773914895 "|DigitalClock_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_dispSel DigitalClock_1.vhd(42) " "VHDL Signal Declaration warning at DigitalClock_1.vhd(42): used implicit default value for signal \"s_dispSel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623773914895 "|DigitalClock_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SyncGen SyncGen:sync_gen A:structural " "Elaborating entity \"SyncGen\" using architecture \"A:structural\" for hierarchy \"SyncGen:sync_gen\"" {  } { { "DigitalClock_1.vhd" "sync_gen" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773914903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN SyncGen:sync_gen\|ClkDividerN:p_Clk A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"SyncGen:sync_gen\|ClkDividerN:p_Clk\"" {  } { { "SyncGen.vhd" "p_Clk" { Text "C:/Users/danie/Documents/Projeto/Fase1/SyncGen.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773914909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN SyncGen:sync_gen\|ClkDividerN:t_Clk A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"SyncGen:sync_gen\|ClkDividerN:t_Clk\"" {  } { { "SyncGen.vhd" "t_Clk" { Text "C:/Users/danie/Documents/Projeto/Fase1/SyncGen.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773914911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN SyncGen:sync_gen\|ClkDividerN:d_Clk A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"SyncGen:sync_gen\|ClkDividerN:d_Clk\"" {  } { { "SyncGen.vhd" "d_Clk" { Text "C:/Users/danie/Documents/Projeto/Fase1/SyncGen.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773914911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCounter PCounter:uniSecCounter A:behavioral " "Elaborating entity \"PCounter\" using architecture \"A:behavioral\" for hierarchy \"PCounter:uniSecCounter\"" {  } { { "DigitalClock_1.vhd" "uniSecCounter" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773914913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCounter PCounter:dezSecCounter A:behavioral " "Elaborating entity \"PCounter\" using architecture \"A:behavioral\" for hierarchy \"PCounter:dezSecCounter\"" {  } { { "DigitalClock_1.vhd" "dezSecCounter" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773914920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCounter PCounter:dezHCounter A:behavioral " "Elaborating entity \"PCounter\" using architecture \"A:behavioral\" for hierarchy \"PCounter:dezHCounter\"" {  } { { "DigitalClock_1.vhd" "dezHCounter" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 92 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773915015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux4N Mux4N:mux A:behavioral " "Elaborating entity \"Mux4N\" using architecture \"A:behavioral\" for hierarchy \"Mux4N:mux\"" {  } { { "DigitalClock_1.vhd" "mux" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773915029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:decoder A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:decoder\"" {  } { { "DigitalClock_1.vhd" "decoder" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773915040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterN RegisterN:reg0 A:behavioral " "Elaborating entity \"RegisterN\" using architecture \"A:behavioral\" for hierarchy \"RegisterN:reg0\"" {  } { { "DigitalClock_1.vhd" "reg0" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773915052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "register0\[0\] GND " "Pin \"register0\[0\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register0\[1\] GND " "Pin \"register0\[1\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register0\[2\] GND " "Pin \"register0\[2\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register0\[3\] GND " "Pin \"register0\[3\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register0\[4\] GND " "Pin \"register0\[4\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register0\[5\] GND " "Pin \"register0\[5\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register0\[6\] VCC " "Pin \"register0\[6\]\" is stuck at VCC" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register1\[0\] GND " "Pin \"register1\[0\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register1\[1\] GND " "Pin \"register1\[1\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register1\[2\] GND " "Pin \"register1\[2\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register1\[3\] GND " "Pin \"register1\[3\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register1\[4\] GND " "Pin \"register1\[4\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register1\[5\] GND " "Pin \"register1\[5\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register1\[6\] VCC " "Pin \"register1\[6\]\" is stuck at VCC" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register2\[0\] GND " "Pin \"register2\[0\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register2\[1\] GND " "Pin \"register2\[1\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register2\[2\] GND " "Pin \"register2\[2\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register2\[3\] GND " "Pin \"register2\[3\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register2\[4\] GND " "Pin \"register2\[4\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register2\[5\] GND " "Pin \"register2\[5\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register2\[6\] VCC " "Pin \"register2\[6\]\" is stuck at VCC" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[0\] GND " "Pin \"register3\[0\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[1\] GND " "Pin \"register3\[1\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[2\] GND " "Pin \"register3\[2\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[3\] GND " "Pin \"register3\[3\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[4\] GND " "Pin \"register3\[4\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[5\] GND " "Pin \"register3\[5\]\" is stuck at GND" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[6\] VCC " "Pin \"register3\[6\]\" is stuck at VCC" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623773915447 "|DigitalClock_1|register3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623773915447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623773915515 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "197 " "197 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623773915818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623773915999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623773915999 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "DigitalClock_1.vhd" "" { Text "C:/Users/danie/Documents/Projeto/Fase1/DigitalClock_1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623773916035 "|DigitalClock_1|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623773916035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623773916035 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623773916035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623773916035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623773916035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623773916050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 15 17:18:36 2021 " "Processing ended: Tue Jun 15 17:18:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623773916050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623773916050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623773916050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623773916050 ""}
