// Seed: 554009442
module module_0 (
    input wire id_0,
    output supply1 id_1
);
  uwire id_3 = -1;
  assign module_1.id_17 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd36,
    parameter id_4  = 32'd60,
    parameter id_9  = 32'd18
) (
    input wand id_0#(.id_16(1)),
    output wor id_1,
    input supply1 id_2,
    input wor id_3,
    output tri _id_4
    , id_17,
    output supply0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    inout tri id_8,
    output tri1 _id_9,
    input tri0 _id_10,
    input wor id_11,
    input supply1 id_12,
    output wire id_13,
    output tri0 id_14
);
  assign id_17 = -1'h0;
  logic [id_9 : id_4] id_18;
  logic [id_10 : -1  &  -1] id_19;
  ;
  logic id_20 = -1;
  wire  id_21;
  assign id_14 = -1;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  wire id_22;
endmodule
