TimeQuest Timing Analyzer report for Synthesizer
Fri Apr 13 10:35:47 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'
 15. Slow Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'
 16. Slow Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'
 32. Fast Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'
 33. Fast Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'
 34. Fast Model Minimum Pulse Width: 'CLOCK_50'
 35. Fast Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Synthesizer                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; CLOCK_50                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                             ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] } ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                             ;
+------------+-----------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                           ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 6.43 MHz   ; 6.43 MHz        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;                                                               ;
; 446.43 MHz ; 380.08 MHz      ; CLOCK_50                                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------------+----------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -154.518 ; -5091.822     ;
; CLOCK_50                                                                             ; -1.240   ; -3.088        ;
+--------------------------------------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -1.865 ; -4.921        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.445  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                                   ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -1.320 ; -86.752       ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                                   ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.175 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                        ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -1.631 ; -5.297        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -0.611 ; -111.202      ;
+--------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'                                                                                                                                                                                                              ;
+----------+------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                ; To Node                                  ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -154.518 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 155.555    ;
; -154.438 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 155.475    ;
; -154.358 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 155.395    ;
; -154.278 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 155.315    ;
; -154.198 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 155.235    ;
; -154.171 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 155.218    ;
; -154.118 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 155.155    ;
; -154.091 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 155.138    ;
; -154.038 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 155.075    ;
; -154.038 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 155.085    ;
; -154.011 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 155.058    ;
; -153.958 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 154.995    ;
; -153.958 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 155.005    ;
; -153.957 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 155.004    ;
; -153.933 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.980    ;
; -153.931 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.978    ;
; -153.878 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.925    ;
; -153.877 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.924    ;
; -153.853 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.900    ;
; -153.853 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.900    ;
; -153.851 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.898    ;
; -153.798 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.845    ;
; -153.797 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.844    ;
; -153.784 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 154.821    ;
; -153.773 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.820    ;
; -153.773 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.820    ;
; -153.771 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.818    ;
; -153.770 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.817    ;
; -153.718 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.765    ;
; -153.717 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.764    ;
; -153.704 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[22] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 154.741    ;
; -153.693 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.740    ;
; -153.693 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.740    ;
; -153.691 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.738    ;
; -153.690 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.737    ;
; -153.638 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.685    ;
; -153.637 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.684    ;
; -153.636 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.683    ;
; -153.624 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[21] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 154.661    ;
; -153.613 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.660    ;
; -153.613 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.660    ;
; -153.611 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.658    ;
; -153.610 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.657    ;
; -153.558 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.605    ;
; -153.557 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.604    ;
; -153.556 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.603    ;
; -153.544 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[20] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 154.581    ;
; -153.533 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.580    ;
; -153.533 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.580    ;
; -153.530 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.577    ;
; -153.478 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.525    ;
; -153.477 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.524    ;
; -153.476 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.523    ;
; -153.464 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[19] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 154.501    ;
; -153.462 ; codec_control:inst_codec_control|reg[8]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.509    ;
; -153.453 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.500    ;
; -153.453 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.500    ;
; -153.450 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.497    ;
; -153.437 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.484    ;
; -153.398 ; codec_control:inst_codec_control|reg[9]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.445    ;
; -153.397 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.444    ;
; -153.396 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.443    ;
; -153.384 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[18] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 154.421    ;
; -153.382 ; codec_control:inst_codec_control|reg[8]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.429    ;
; -153.373 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.420    ;
; -153.373 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.420    ;
; -153.370 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.417    ;
; -153.357 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[22] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.404    ;
; -153.354 ; codec_control:inst_codec_control|reg[10] ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.401    ;
; -153.318 ; codec_control:inst_codec_control|reg[9]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.365    ;
; -153.316 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.363    ;
; -153.304 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[17] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 154.341    ;
; -153.304 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.351    ;
; -153.302 ; codec_control:inst_codec_control|reg[8]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.349    ;
; -153.293 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.340    ;
; -153.290 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.337    ;
; -153.277 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[21] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.324    ;
; -153.274 ; codec_control:inst_codec_control|reg[10] ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.321    ;
; -153.238 ; codec_control:inst_codec_control|reg[9]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.285    ;
; -153.236 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.283    ;
; -153.231 ; codec_control:inst_codec_control|reg[11] ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.278    ;
; -153.224 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[16] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 154.261    ;
; -153.224 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[22] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.271    ;
; -153.223 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.270    ;
; -153.222 ; codec_control:inst_codec_control|reg[8]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.269    ;
; -153.210 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.257    ;
; -153.199 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.246    ;
; -153.197 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[20] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.244    ;
; -153.194 ; codec_control:inst_codec_control|reg[10] ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.241    ;
; -153.160 ; codec_control:inst_codec_control|reg[12] ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.207    ;
; -153.158 ; codec_control:inst_codec_control|reg[9]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.205    ;
; -153.156 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.203    ;
; -153.151 ; codec_control:inst_codec_control|reg[11] ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.198    ;
; -153.144 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[21] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.191    ;
; -153.143 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[22] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.190    ;
; -153.142 ; codec_control:inst_codec_control|reg[8]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.189    ;
; -153.119 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.166    ;
; -153.119 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[22] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.166    ;
; -153.117 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[19] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.164    ;
; -153.114 ; codec_control:inst_codec_control|reg[10] ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.009      ; 154.161    ;
+----------+------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.240 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; -0.262     ; 2.016      ;
; -1.048 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 2.086      ;
; -0.944 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 1.982      ;
; -0.800 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; -0.262     ; 1.576      ;
; -0.752 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.262      ; 2.052      ;
; -0.504 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 1.542      ;
; 0.719  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.500        ; 2.033      ; 2.129      ;
; 0.911  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.500        ; 2.295      ; 2.199      ;
; 1.159  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.500        ; 2.033      ; 1.689      ;
; 1.219  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 1.000        ; 2.033      ; 2.129      ;
; 1.411  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 1.000        ; 2.295      ; 2.199      ;
; 1.659  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 1.000        ; 2.033      ; 1.689      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.865 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.000        ; 2.033      ; 0.731      ;
; -1.722 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.000        ; 2.295      ; 1.136      ;
; -1.365 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; -0.500       ; 2.033      ; 0.731      ;
; -1.334 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.000        ; 2.033      ; 1.262      ;
; -1.222 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; -0.500       ; 2.295      ; 1.136      ;
; -0.834 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; -0.500       ; 2.033      ; 1.262      ;
; 0.445  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 1.064  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; -0.262     ; 1.088      ;
; 1.256  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.542      ;
; 1.504  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.262      ; 2.052      ;
; 1.552  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; -0.262     ; 1.576      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|byte_count[0]                                                ; i2c_master:inst_i2c_master|byte_count[0]                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|byte_count[1]                                                ; i2c_master:inst_i2c_master|byte_count[1]                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                    ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|data[0]                                                      ; i2c_master:inst_i2c_master|data[0]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|data[2]                                                      ; i2c_master:inst_i2c_master|data[2]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|sda                                                          ; i2c_master:inst_i2c_master|sda                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|ack                                                          ; i2c_master:inst_i2c_master|ack                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|bit_count[0]                                                 ; i2c_master:inst_i2c_master|bit_count[0]                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|bit_count[1]                                                 ; i2c_master:inst_i2c_master|bit_count[1]                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|scl                                                          ; i2c_master:inst_i2c_master|scl                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.614 ; i2c_master:inst_i2c_master|data[6]                                                      ; i2c_master:inst_i2c_master|data[7]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; i2c_master:inst_i2c_master|data[7]                                                      ; i2c_master:inst_i2c_master|data[8]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.901      ;
; 0.621 ; i2c_master:inst_i2c_master|data[22]                                                     ; i2c_master:inst_i2c_master|data[23]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.907      ;
; 0.625 ; i2c_master:inst_i2c_master|clk_mask[0]                                                  ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.627 ; i2c_master:inst_i2c_master|clk_mask[0]                                                  ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; i2c_master:inst_i2c_master|clk_mask[1]                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.674 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[14]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.960      ;
; 0.745 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                    ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.031      ;
; 0.769 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[2] ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.772 ; i2c_master:inst_i2c_master|data[5]                                                      ; i2c_master:inst_i2c_master|data[6]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.781 ; i2c_master:inst_i2c_master|clk_mask[1]                                                  ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.785 ; i2c_master:inst_i2c_master|clk_mask[1]                                                  ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.786 ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; i2c_master:inst_i2c_master|clk_mask[0]                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.790 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.797 ; i2c_master:inst_i2c_master|ack_error                                                    ; i2c_master:inst_i2c_master|write_done                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.915 ; i2c_master:inst_i2c_master|bit_count[0]                                                 ; i2c_master:inst_i2c_master|bit_count[1]                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.201      ;
; 0.921 ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                             ; i2c_master:inst_i2c_master|write_done                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.207      ;
; 0.960 ; i2c_master:inst_i2c_master|data[19]                                                     ; i2c_master:inst_i2c_master|data[20]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.246      ;
; 0.960 ; i2c_master:inst_i2c_master|ack_error                                                    ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.246      ;
; 0.964 ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.250      ;
; 0.966 ; i2c_master:inst_i2c_master|data[20]                                                     ; i2c_master:inst_i2c_master|data[21]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.252      ;
; 0.968 ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; i2c_master:inst_i2c_master|clk_divider[1]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; i2c_master:inst_i2c_master|data[18]                                                     ; i2c_master:inst_i2c_master|data[19]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.254      ;
; 0.983 ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.269      ;
; 0.984 ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.270      ;
; 0.986 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.272      ;
; 0.993 ; i2c_master:inst_i2c_master|write_done                                                   ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.279      ;
; 1.008 ; i2c_master:inst_i2c_master|data[16]                                                     ; i2c_master:inst_i2c_master|data[17]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.294      ;
; 1.009 ; i2c_master:inst_i2c_master|data[17]                                                     ; i2c_master:inst_i2c_master|data[18]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.295      ;
; 1.018 ; i2c_master:inst_i2c_master|data[4]                                                      ; i2c_master:inst_i2c_master|data[5]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.304      ;
; 1.018 ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.304      ;
; 1.022 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.023 ; i2c_master:inst_i2c_master|ack                                                          ; i2c_master:inst_i2c_master|ack_error                                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.025 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.311      ;
; 1.063 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[15]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.349      ;
; 1.067 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[9]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.353      ;
; 1.067 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[13]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.353      ;
; 1.109 ; i2c_master:inst_i2c_master|data[15]                                                     ; i2c_master:inst_i2c_master|data[16]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.394      ;
; 1.142 ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE                                         ; i2c_master:inst_i2c_master|ack                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.428      ;
; 1.147 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                   ; i2c_master:inst_i2c_master|fsm_state.S_START                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.433      ;
; 1.173 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; i2c_master:inst_i2c_master|write_done                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.459      ;
; 1.175 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[11]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.176 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[12]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.202 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[2] ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.488      ;
; 1.234 ; i2c_master:inst_i2c_master|clk_divider[1]                                               ; i2c_master:inst_i2c_master|clk_divider[1]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.520      ;
; 1.249 ; i2c_master:inst_i2c_master|byte_count[0]                                                ; i2c_master:inst_i2c_master|byte_count[1]                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.535      ;
; 1.260 ; i2c_master:inst_i2c_master|ack_error                                                    ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.546      ;
; 1.271 ; i2c_master:inst_i2c_master|byte_count[1]                                                ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.557      ;
; 1.279 ; i2c_master:inst_i2c_master|data[21]                                                     ; i2c_master:inst_i2c_master|data[22]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.002      ; 1.567      ;
; 1.287 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[22]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 1.574      ;
; 1.330 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[16]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.615      ;
; 1.333 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[20]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.618      ;
; 1.333 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[21]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.618      ;
; 1.334 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[19]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.619      ;
; 1.334 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[17]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.619      ;
; 1.338 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[18]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.623      ;
; 1.338 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[9]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.623      ;
; 1.339 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[13]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.624      ;
; 1.341 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[14]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.626      ;
; 1.342 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[15]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.627      ;
; 1.396 ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.682      ;
; 1.400 ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.686      ;
; 1.409 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                   ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.695      ;
; 1.409 ; i2c_master:inst_i2c_master|ack                                                          ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.695      ;
; 1.415 ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.701      ;
; 1.450 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                   ; i2c_master:inst_i2c_master|scl                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.735      ;
; 1.465 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                             ; i2c_master:inst_i2c_master|write_done                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.751      ;
; 1.468 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                             ; i2c_master:inst_i2c_master|write_done                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.754      ;
; 1.476 ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.762      ;
; 1.480 ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.766      ;
; 1.495 ; i2c_master:inst_i2c_master|write_done                                                   ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.781      ;
; 1.518 ; i2c_master:inst_i2c_master|bit_count[2]                                                 ; i2c_master:inst_i2c_master|bit_count[2]                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.804      ;
; 1.559 ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                             ; i2c_master:inst_i2c_master|scl                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.844      ;
; 1.560 ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.846      ;
; 1.561 ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                             ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.846      ;
; 1.562 ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                             ; i2c_master:inst_i2c_master|sda                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 1.847      ;
; 1.597 ; i2c_master:inst_i2c_master|fsm_state.S_START                                            ; i2c_master:inst_i2c_master|byte_count[0]                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.883      ;
; 1.630 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[23]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 1.917      ;
; 1.634 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[7]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 1.921      ;
; 1.642 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[8]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 1.929      ;
; 1.662 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[12]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 1.949      ;
; 1.664 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[5]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 1.951      ;
; 1.665 ; i2c_master:inst_i2c_master|clk_divider[1]                                               ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.951      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                   ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[16]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[17]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[19]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[21]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[22]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[23]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[24]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[25]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[26]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[27]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[29]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[30]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[28]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[20]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[18]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.320 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[31]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.357      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[2]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[3]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[4]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[5]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[6]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[7]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[8]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[10]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[11]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[14]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[15]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[13]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[1]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[12]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.303 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[9]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.010     ; 2.331      ;
; -1.240 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_IDLE               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.277      ;
; -1.240 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[9]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.277      ;
; -1.240 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[13]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.277      ;
; -1.240 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[14]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.277      ;
; -1.240 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[15]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.277      ;
; -1.240 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|sda                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.277      ;
; -1.240 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|scl                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 2.277      ;
; -1.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[0]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.093      ;
; -1.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[10]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.093      ;
; -1.026 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.009     ; 2.055      ;
; -1.026 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.009     ; 2.055      ;
; -1.026 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.009     ; 2.055      ;
; -0.976 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_STOP               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.014      ;
; -0.976 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.014      ;
; -0.976 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.014      ;
; -0.976 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack_error                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.014      ;
; -0.976 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|write_done                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.014      ;
; -0.976 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_WAIT         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.014      ;
; -0.976 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_IDLE         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.014      ;
; -0.976 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_START_WRITE  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.014      ;
; -0.976 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_START              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.014      ;
; -0.972 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.010      ;
; -0.972 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[1]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 2.010      ;
; -0.961 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[16]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.002     ; 1.997      ;
; -0.961 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[17]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.002     ; 1.997      ;
; -0.961 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[18]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.002     ; 1.997      ;
; -0.961 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[19]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.002     ; 1.997      ;
; -0.961 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[20]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.002     ; 1.997      ;
; -0.961 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[21]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.002     ; 1.997      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[0]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.730      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[5]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[6]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[7]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[8]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[11]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[12]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[22]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[23]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
; -0.423 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.461      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                   ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[5]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[6]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[7]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[8]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[11]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[12]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[22]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[23]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.175 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[0]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.730      ;
; 1.713 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[16]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.002     ; 1.997      ;
; 1.713 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[17]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.002     ; 1.997      ;
; 1.713 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[18]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.002     ; 1.997      ;
; 1.713 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[19]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.002     ; 1.997      ;
; 1.713 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[20]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.002     ; 1.997      ;
; 1.713 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[21]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.002     ; 1.997      ;
; 1.724 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.010      ;
; 1.724 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[1]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.010      ;
; 1.728 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_STOP               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.728 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.728 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.728 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack_error                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.728 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|write_done                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.728 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_WAIT         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.728 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_IDLE         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.728 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_START_WRITE  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.728 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_START              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.778 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.009     ; 2.055      ;
; 1.778 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.009     ; 2.055      ;
; 1.778 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.009     ; 2.055      ;
; 1.807 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[0]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.093      ;
; 1.807 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[10]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 2.093      ;
; 1.992 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_IDLE               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.277      ;
; 1.992 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[9]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.277      ;
; 1.992 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[13]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.277      ;
; 1.992 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[14]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.277      ;
; 1.992 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[15]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.277      ;
; 1.992 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|sda                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.277      ;
; 1.992 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|scl                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.277      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[2]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[3]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[4]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[5]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[6]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[7]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[8]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[10]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[11]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[14]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[15]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[13]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[1]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[12]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.055 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[9]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.010     ; 2.331      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[16]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[17]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[19]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[21]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[22]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[23]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[24]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[25]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[26]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[27]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[29]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[30]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[28]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[20]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[18]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
; 2.072 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[31]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 2.357      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[2]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[2]|clk                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_IDLE        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_IDLE        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_WAIT        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_WAIT        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[10]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[10]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[11]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[11]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[12]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[12]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[13]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[13]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[14]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[14]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[15]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[15]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[16]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[16]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[17]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[17]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[18]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[18]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[19]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[19]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[20]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[20]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[21]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[21]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[22]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[22]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[23]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[23]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[24]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[24]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[25]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[25]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[26]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[26]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[27]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[27]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[28]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[28]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[29]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[29]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[30]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[30]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[31]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[31]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[6]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[6]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[7]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[7]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[8]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[8]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[9]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[9]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|ack                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|ack                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|ack_error                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|ack_error                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|byte_count[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|byte_count[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|byte_count[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|byte_count[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[0]                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[0]                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[1]                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[1]                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[2]                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[2]                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[3]                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[3]                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[4]                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[4]                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[0]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[0]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[1]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[1]              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[2]              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[2]              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 6.506 ; 6.506 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; KEY[*]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.483 ; 4.483 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.322 ; 4.322 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.483 ; 4.483 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; SW[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.217 ; 5.217 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.217 ; 5.217 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.133 ; 5.133 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.150 ; 5.150 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -4.854 ; -4.854 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; KEY[*]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -4.074 ; -4.074 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -4.074 ; -4.074 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -4.235 ; -4.235 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; SW[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -0.981 ; -0.981 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -1.065 ; -1.065 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -0.981 ; -0.981 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -0.998 ; -0.998 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_XCK   ; CLOCK_50                                                                             ; 8.049 ; 8.049 ; Rise       ; CLOCK_50                                                                             ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;       ; 5.590 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.590 ;       ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SCLK  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 9.650 ; 9.650 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 9.874 ; 9.874 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_XCK   ; CLOCK_50                                                                             ; 7.753 ; 7.753 ; Rise       ; CLOCK_50                                                                             ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;       ; 5.590 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.590 ;       ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SCLK  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 9.650 ; 9.650 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 9.874 ; 9.874 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                       ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -59.956 ; -1946.272     ;
; CLOCK_50                                                                             ; 0.062   ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -0.964 ; -2.737        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.215  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                                   ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -0.050 ; -1.345        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                                   ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.583 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                        ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -1.380 ; -4.380        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -0.500 ; -91.000       ;
+--------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'                                                                                                                                                                                                             ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                  ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -59.956 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.988     ;
; -59.921 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.953     ;
; -59.886 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.918     ;
; -59.851 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.883     ;
; -59.821 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.859     ;
; -59.816 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.848     ;
; -59.786 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.824     ;
; -59.781 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.813     ;
; -59.767 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.805     ;
; -59.751 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.789     ;
; -59.746 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.778     ;
; -59.732 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.770     ;
; -59.732 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.770     ;
; -59.718 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.756     ;
; -59.716 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.754     ;
; -59.711 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.743     ;
; -59.697 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.735     ;
; -59.697 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.735     ;
; -59.684 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.722     ;
; -59.683 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.721     ;
; -59.681 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.719     ;
; -59.662 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.700     ;
; -59.662 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.700     ;
; -59.649 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.687     ;
; -59.648 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.686     ;
; -59.647 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.685     ;
; -59.646 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.684     ;
; -59.627 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.665     ;
; -59.627 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.665     ;
; -59.617 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.649     ;
; -59.614 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.652     ;
; -59.613 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.651     ;
; -59.612 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.650     ;
; -59.611 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.649     ;
; -59.593 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.631     ;
; -59.592 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.630     ;
; -59.592 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.630     ;
; -59.582 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[22] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.614     ;
; -59.579 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.617     ;
; -59.578 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.616     ;
; -59.577 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.615     ;
; -59.576 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.614     ;
; -59.558 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.596     ;
; -59.557 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.595     ;
; -59.557 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.595     ;
; -59.547 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[21] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.579     ;
; -59.544 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.582     ;
; -59.543 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.581     ;
; -59.542 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.580     ;
; -59.523 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.561     ;
; -59.522 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.560     ;
; -59.522 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.560     ;
; -59.512 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[20] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.544     ;
; -59.509 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.547     ;
; -59.508 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.546     ;
; -59.507 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.545     ;
; -59.496 ; codec_control:inst_codec_control|reg[8]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.534     ;
; -59.488 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.526     ;
; -59.487 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.525     ;
; -59.482 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.520     ;
; -59.477 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[19] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.509     ;
; -59.474 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.512     ;
; -59.473 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.511     ;
; -59.472 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.510     ;
; -59.471 ; codec_control:inst_codec_control|reg[9]  ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.509     ;
; -59.461 ; codec_control:inst_codec_control|reg[8]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.499     ;
; -59.453 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.491     ;
; -59.447 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[22] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.485     ;
; -59.446 ; codec_control:inst_codec_control|reg[10] ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.484     ;
; -59.442 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[18] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.474     ;
; -59.439 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.477     ;
; -59.437 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.475     ;
; -59.436 ; codec_control:inst_codec_control|reg[9]  ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.474     ;
; -59.428 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.466     ;
; -59.426 ; codec_control:inst_codec_control|reg[8]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.464     ;
; -59.418 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[26] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.456     ;
; -59.412 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[21] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.450     ;
; -59.411 ; codec_control:inst_codec_control|reg[10] ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.449     ;
; -59.407 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[17] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.439     ;
; -59.402 ; codec_control:inst_codec_control|reg[6]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.440     ;
; -59.401 ; codec_control:inst_codec_control|reg[9]  ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.439     ;
; -59.399 ; codec_control:inst_codec_control|reg[11] ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.437     ;
; -59.393 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.431     ;
; -59.393 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[22] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.431     ;
; -59.391 ; codec_control:inst_codec_control|reg[8]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.429     ;
; -59.383 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[25] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.421     ;
; -59.379 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.417     ;
; -59.377 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[20] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.415     ;
; -59.376 ; codec_control:inst_codec_control|reg[10] ; codec_control:inst_codec_control|reg[29] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.414     ;
; -59.372 ; codec_control:inst_codec_control|reg[0]  ; codec_control:inst_codec_control|reg[16] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 60.404     ;
; -59.366 ; codec_control:inst_codec_control|reg[12] ; codec_control:inst_codec_control|reg[31] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.404     ;
; -59.366 ; codec_control:inst_codec_control|reg[9]  ; codec_control:inst_codec_control|reg[28] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.404     ;
; -59.364 ; codec_control:inst_codec_control|reg[11] ; codec_control:inst_codec_control|reg[30] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.402     ;
; -59.358 ; codec_control:inst_codec_control|reg[3]  ; codec_control:inst_codec_control|reg[22] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.396     ;
; -59.358 ; codec_control:inst_codec_control|reg[2]  ; codec_control:inst_codec_control|reg[21] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.396     ;
; -59.356 ; codec_control:inst_codec_control|reg[8]  ; codec_control:inst_codec_control|reg[27] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.394     ;
; -59.348 ; codec_control:inst_codec_control|reg[7]  ; codec_control:inst_codec_control|reg[24] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.386     ;
; -59.345 ; codec_control:inst_codec_control|reg[5]  ; codec_control:inst_codec_control|reg[23] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.383     ;
; -59.344 ; codec_control:inst_codec_control|reg[4]  ; codec_control:inst_codec_control|reg[22] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.382     ;
; -59.342 ; codec_control:inst_codec_control|reg[1]  ; codec_control:inst_codec_control|reg[19] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.006      ; 60.380     ;
+---------+------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.062 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; -0.096     ; 0.874      ;
; 0.130 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.902      ;
; 0.182 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.850      ;
; 0.250 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.096      ; 0.878      ;
; 0.296 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; -0.096     ; 0.640      ;
; 0.416 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.616      ;
; 0.786 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.500        ; 1.038      ; 0.925      ;
; 0.854 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.500        ; 1.134      ; 0.953      ;
; 1.020 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.500        ; 1.038      ; 0.691      ;
; 1.286 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 1.000        ; 1.038      ; 0.925      ;
; 1.354 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 1.000        ; 1.134      ; 0.953      ;
; 1.520 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 1.000        ; 1.038      ; 0.691      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.964 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.000        ; 1.038      ; 0.367      ;
; -0.955 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.000        ; 1.134      ; 0.472      ;
; -0.818 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; 0.000        ; 1.038      ; 0.513      ;
; -0.464 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; -0.500       ; 1.038      ; 0.367      ;
; -0.455 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; -0.500       ; 1.134      ; 0.472      ;
; -0.318 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50    ; -0.500       ; 1.038      ; 0.513      ;
; 0.215  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.412  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; -0.096     ; 0.468      ;
; 0.464  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.616      ;
; 0.584  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; -0.096     ; 0.640      ;
; 0.630  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.096      ; 0.878      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|byte_count[0]                                                ; i2c_master:inst_i2c_master|byte_count[0]                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|byte_count[1]                                                ; i2c_master:inst_i2c_master|byte_count[1]                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                    ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|data[0]                                                      ; i2c_master:inst_i2c_master|data[0]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|data[2]                                                      ; i2c_master:inst_i2c_master|data[2]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|sda                                                          ; i2c_master:inst_i2c_master|sda                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|ack                                                          ; i2c_master:inst_i2c_master|ack                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|bit_count[0]                                                 ; i2c_master:inst_i2c_master|bit_count[0]                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|bit_count[1]                                                 ; i2c_master:inst_i2c_master|bit_count[1]                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|scl                                                          ; i2c_master:inst_i2c_master|scl                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; i2c_master:inst_i2c_master|data[7]                                                      ; i2c_master:inst_i2c_master|data[8]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; i2c_master:inst_i2c_master|data[6]                                                      ; i2c_master:inst_i2c_master|data[7]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.242 ; i2c_master:inst_i2c_master|data[22]                                                     ; i2c_master:inst_i2c_master|data[23]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; i2c_master:inst_i2c_master|clk_mask[0]                                                  ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; i2c_master:inst_i2c_master|clk_mask[1]                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; i2c_master:inst_i2c_master|clk_mask[0]                                                  ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.267 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[14]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.419      ;
; 0.293 ; i2c_master:inst_i2c_master|data[5]                                                      ; i2c_master:inst_i2c_master|data[6]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.298 ; i2c_master:inst_i2c_master|clk_mask[1]                                                  ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.450      ;
; 0.304 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.456      ;
; 0.307 ; i2c_master:inst_i2c_master|ack_error                                                    ; i2c_master:inst_i2c_master|write_done                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.459      ;
; 0.326 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                    ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.478      ;
; 0.329 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[2] ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.336 ; i2c_master:inst_i2c_master|clk_mask[1]                                                  ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.488      ;
; 0.338 ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; i2c_master:inst_i2c_master|clk_mask[0]                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.490      ;
; 0.353 ; i2c_master:inst_i2c_master|data[19]                                                     ; i2c_master:inst_i2c_master|data[20]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.356 ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; i2c_master:inst_i2c_master|data[20]                                                     ; i2c_master:inst_i2c_master|data[21]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; i2c_master:inst_i2c_master|bit_count[0]                                                 ; i2c_master:inst_i2c_master|bit_count[1]                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.362 ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; i2c_master:inst_i2c_master|clk_divider[1]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; i2c_master:inst_i2c_master|data[18]                                                     ; i2c_master:inst_i2c_master|data[19]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; i2c_master:inst_i2c_master|data[17]                                                     ; i2c_master:inst_i2c_master|data[18]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; i2c_master:inst_i2c_master|ack_error                                                    ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; i2c_master:inst_i2c_master|data[16]                                                     ; i2c_master:inst_i2c_master|data[17]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; i2c_master:inst_i2c_master|ack                                                          ; i2c_master:inst_i2c_master|ack_error                                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; i2c_master:inst_i2c_master|write_done                                                   ; codec_control:inst_codec_control|fsm_state.S_WAIT                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; i2c_master:inst_i2c_master|data[4]                                                      ; i2c_master:inst_i2c_master|data[5]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.534      ;
; 0.396 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[15]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.548      ;
; 0.401 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[13]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.553      ;
; 0.402 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[9]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.554      ;
; 0.414 ; i2c_master:inst_i2c_master|data[15]                                                     ; i2c_master:inst_i2c_master|data[16]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.565      ;
; 0.431 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                   ; i2c_master:inst_i2c_master|fsm_state.S_START                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.584      ;
; 0.432 ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                             ; i2c_master:inst_i2c_master|write_done                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.584      ;
; 0.448 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[11]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.599      ;
; 0.448 ; i2c_master:inst_i2c_master|clk_divider[1]                                               ; i2c_master:inst_i2c_master|clk_divider[1]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.600      ;
; 0.449 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[12]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.600      ;
; 0.449 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; i2c_master:inst_i2c_master|write_done                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.450 ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE                                         ; i2c_master:inst_i2c_master|ack                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.602      ;
; 0.459 ; i2c_master:inst_i2c_master|byte_count[0]                                                ; i2c_master:inst_i2c_master|byte_count[1]                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.611      ;
; 0.462 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[2] ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.614      ;
; 0.467 ; i2c_master:inst_i2c_master|ack_error                                                    ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.619      ;
; 0.481 ; i2c_master:inst_i2c_master|byte_count[1]                                                ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.633      ;
; 0.494 ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.497 ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.505 ; i2c_master:inst_i2c_master|data[21]                                                     ; i2c_master:inst_i2c_master|data[22]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.658      ;
; 0.505 ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.510 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[20]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.661      ;
; 0.510 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[9]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.661      ;
; 0.511 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[21]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.662      ;
; 0.512 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[13]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.663      ;
; 0.514 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[14]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.665      ;
; 0.514 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[18]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.665      ;
; 0.515 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                ; i2c_master:inst_i2c_master|data[15]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.666      ;
; 0.516 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[22]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.529 ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.532 ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.536 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[19]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.687      ;
; 0.536 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[16]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.687      ;
; 0.538 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[17]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.689      ;
; 0.542 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                   ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; i2c_master:inst_i2c_master|write_done                                                   ; codec_control:inst_codec_control|fsm_state.S_IDLE                                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; i2c_master:inst_i2c_master|ack                                                          ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                   ; i2c_master:inst_i2c_master|scl                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.563 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                             ; i2c_master:inst_i2c_master|write_done                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.567 ; i2c_master:inst_i2c_master|clk_divider[0]                                               ; i2c_master:inst_i2c_master|clk_divider[4]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.719      ;
; 0.572 ; i2c_master:inst_i2c_master|bit_count[2]                                                 ; i2c_master:inst_i2c_master|bit_count[2]                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.575 ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                             ; i2c_master:inst_i2c_master|scl                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.726      ;
; 0.577 ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                             ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.728      ;
; 0.579 ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                             ; i2c_master:inst_i2c_master|sda                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.730      ;
; 0.579 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                             ; i2c_master:inst_i2c_master|write_done                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.588 ; i2c_master:inst_i2c_master|clk_divider[1]                                               ; i2c_master:inst_i2c_master|clk_divider[2]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.740      ;
; 0.592 ; i2c_master:inst_i2c_master|fsm_state.S_START                                            ; i2c_master:inst_i2c_master|byte_count[0]                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.744      ;
; 0.622 ; i2c_master:inst_i2c_master|bit_count[1]                                                 ; i2c_master:inst_i2c_master|bit_count[2]                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.623 ; i2c_master:inst_i2c_master|clk_divider[1]                                               ; i2c_master:inst_i2c_master|clk_divider[3]                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.775      ;
; 0.627 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                             ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.631 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[5]                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.632 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                             ; i2c_master:inst_i2c_master|data[12]                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.784      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                   ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[16]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[17]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[19]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[21]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[22]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[23]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[24]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[25]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[26]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[27]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[29]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[30]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[28]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[20]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[18]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.050 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[31]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.082      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[2]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[3]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[4]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[5]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[6]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[7]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[8]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[10]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[11]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[14]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[15]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[13]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[1]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[12]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.034 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[9]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 1.060      ;
; -0.005 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_IDLE               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.037      ;
; -0.005 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[9]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.037      ;
; -0.005 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[13]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.037      ;
; -0.005 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[14]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.037      ;
; -0.005 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[15]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.037      ;
; -0.005 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|sda                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.037      ;
; -0.005 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|scl                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 1.037      ;
; 0.047  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[0]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.985      ;
; 0.047  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[10]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.985      ;
; 0.067  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 0.959      ;
; 0.067  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 0.959      ;
; 0.067  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.006     ; 0.959      ;
; 0.087  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_STOP               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.946      ;
; 0.087  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.946      ;
; 0.087  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.946      ;
; 0.087  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack_error                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.946      ;
; 0.087  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|write_done                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.946      ;
; 0.087  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_WAIT         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.946      ;
; 0.087  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_IDLE         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.946      ;
; 0.087  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_START_WRITE  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.946      ;
; 0.087  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_START              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.946      ;
; 0.089  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.944      ;
; 0.089  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[1]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.944      ;
; 0.094  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[16]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 0.937      ;
; 0.094  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[17]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 0.937      ;
; 0.094  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[18]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 0.937      ;
; 0.094  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[19]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 0.937      ;
; 0.094  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[20]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 0.937      ;
; 0.094  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[21]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; -0.001     ; 0.937      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[0]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.194  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.001      ; 0.839      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[5]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[6]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[7]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[8]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[11]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[12]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[22]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[23]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
; 0.297  ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.000        ; 0.000      ; 0.735      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                   ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[5]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[6]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[7]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[8]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[11]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[12]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[22]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[23]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[0]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.686 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.839      ;
; 0.786 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[16]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.937      ;
; 0.786 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[17]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.937      ;
; 0.786 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[18]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.937      ;
; 0.786 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[19]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.937      ;
; 0.786 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[20]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.937      ;
; 0.786 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[21]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.001     ; 0.937      ;
; 0.791 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.944      ;
; 0.791 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[1]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.944      ;
; 0.793 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_STOP               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.946      ;
; 0.793 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.946      ;
; 0.793 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.946      ;
; 0.793 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack_error                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.946      ;
; 0.793 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|write_done                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.946      ;
; 0.793 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_WAIT         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.946      ;
; 0.793 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_IDLE         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.946      ;
; 0.793 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_START_WRITE  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.946      ;
; 0.793 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_START              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.001      ; 0.946      ;
; 0.813 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 0.959      ;
; 0.813 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 0.959      ;
; 0.813 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 0.959      ;
; 0.833 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[0]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.985      ;
; 0.833 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[10]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 0.985      ;
; 0.885 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_IDLE               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[9]                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[13]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[14]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[15]                       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|sda                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|scl                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[2]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[3]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[4]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[5]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[6]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[7]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[8]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[10]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[11]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[14]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[15]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[13]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[1]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[12]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.914 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[9]                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; -0.006     ; 1.060      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[16]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[17]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[19]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[21]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[22]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[23]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[24]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[25]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[26]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[27]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[29]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[30]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[28]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[20]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[18]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[31]                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.000        ; 0.000      ; 1.082      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[2]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[2]|clk                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]'                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_IDLE        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_IDLE        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_WAIT        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|fsm_state.S_WAIT        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[10]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[10]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[11]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[11]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[12]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[12]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[13]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[13]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[14]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[14]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[15]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[15]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[16]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[16]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[17]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[17]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[18]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[18]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[19]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[19]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[20]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[20]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[21]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[21]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[22]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[22]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[23]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[23]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[24]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[24]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[25]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[25]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[26]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[26]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[27]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[27]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[28]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[28]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[29]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[29]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[30]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[30]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[31]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[31]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[6]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[7]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[7]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[8]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[8]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[9]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; codec_control:inst_codec_control|reg[9]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|ack                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|ack                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|ack_error                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|ack_error                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|bit_count[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|byte_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|byte_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|byte_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|byte_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_divider[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; Fall       ; i2c_master:inst_i2c_master|clk_edge_mask[2]              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 2.953 ; 2.953 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; KEY[*]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 2.166 ; 2.166 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 2.142 ; 2.142 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 2.166 ; 2.166 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; SW[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.630 ; 1.630 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.616 ; 1.616 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.608 ; 1.608 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 1.630 ; 1.630 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -2.294 ; -2.294 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; KEY[*]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -2.022 ; -2.022 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -2.022 ; -2.022 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -2.046 ; -2.046 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; SW[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.053  ; 0.053  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.045  ; 0.045  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.053  ; 0.053  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.048  ; 0.048  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_XCK   ; CLOCK_50                                                                             ; 3.855 ; 3.855 ; Rise       ; CLOCK_50                                                                             ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;       ; 2.631 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 2.631 ;       ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SCLK  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.760 ; 4.760 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.851 ; 4.851 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_XCK   ; CLOCK_50                                                                             ; 3.735 ; 3.735 ; Rise       ; CLOCK_50                                                                             ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;       ; 2.631 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 2.631 ;       ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SCLK  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.760 ; 4.760 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.851 ; 4.851 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                   ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                      ; -154.518  ; -1.865 ; -1.320   ; 0.583   ; -1.631              ;
;  CLOCK_50                                                                             ; -1.240    ; -1.865 ; N/A      ; N/A     ; -1.631              ;
;  infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -154.518  ; 0.215  ; -1.320   ; 0.583   ; -0.611              ;
; Design-wide TNS                                                                       ; -5094.91  ; -4.921 ; -86.752  ; 0.0     ; -116.499            ;
;  CLOCK_50                                                                             ; -3.088    ; -4.921 ; N/A      ; N/A     ; -5.297              ;
;  infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -5091.822 ; 0.000  ; -86.752  ; 0.000   ; -111.202            ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 6.506 ; 6.506 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; KEY[*]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.483 ; 4.483 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.322 ; 4.322 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.483 ; 4.483 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; SW[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.217 ; 5.217 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.217 ; 5.217 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.133 ; 5.133 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.150 ; 5.150 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -2.294 ; -2.294 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; KEY[*]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -2.022 ; -2.022 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -2.022 ; -2.022 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  KEY[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; -2.046 ; -2.046 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; SW[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.053  ; 0.053  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.045  ; 0.045  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.053  ; 0.053  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
;  SW[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0.048  ; 0.048  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_XCK   ; CLOCK_50                                                                             ; 8.049 ; 8.049 ; Rise       ; CLOCK_50                                                                             ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;       ; 5.590 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 5.590 ;       ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SCLK  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 9.650 ; 9.650 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 9.874 ; 9.874 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_XCK   ; CLOCK_50                                                                             ; 3.735 ; 3.735 ; Rise       ; CLOCK_50                                                                             ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;       ; 2.631 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; AUD_XCK   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 2.631 ;       ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SCLK  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.760 ; 4.760 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; I2C_SDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 4.851 ; 4.851 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+--------------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                                                                             ; CLOCK_50                                                                             ; 9        ; 0        ; 0        ; 0            ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; 6        ; 6        ; 0        ; 0            ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0        ; 0        ; 0        ; > 2147483647 ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+--------------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                                                                             ; CLOCK_50                                                                             ; 9        ; 0        ; 0        ; 0            ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; 6        ; 6        ; 0        ; 0            ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0        ; 0        ; 0        ; > 2147483647 ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0        ; 0        ; 0        ; 87       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; 0        ; 0        ; 0        ; 87       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 90    ; 90   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 13 10:35:43 2018
Info: Command: quartus_sta Synthesizer -c Synthesizer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Synthesizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -154.518
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -154.518     -5091.822 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] 
    Info (332119):    -1.240        -3.088 CLOCK_50 
Info (332146): Worst-case hold slack is -1.865
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.865        -4.921 CLOCK_50 
    Info (332119):     0.445         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] 
Info (332146): Worst-case recovery slack is -1.320
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.320       -86.752 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] 
Info (332146): Worst-case removal slack is 1.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.175         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] 
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -5.297 CLOCK_50 
    Info (332119):    -0.611      -111.202 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -59.956
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -59.956     -1946.272 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] 
    Info (332119):     0.062         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.964
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.964        -2.737 CLOCK_50 
    Info (332119):     0.215         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] 
Info (332146): Worst-case recovery slack is -0.050
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.050        -1.345 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] 
Info (332146): Worst-case removal slack is 0.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.583         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -4.380 CLOCK_50 
    Info (332119):    -0.500       -91.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 614 megabytes
    Info: Processing ended: Fri Apr 13 10:35:47 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


