#define __ASSEMBLY__

#include <MX8/MX8_ddrc.h>
#include <MX8/MX8_ddr_phy.h>

/*! Configure DDR retention support */
DEFINE BD_DDR_RET                         /* Add/remove DDR retention */

DEFINE BD_DDR_RET_NUM_DRC      2          /* Number for DRCs to retain */
DEFINE BD_DDR_RET_NUM_REGION   4          /* DDR regions to save/restore */

/* Descriptor values for DDR regions saved/restored during retention */
DEFINE BD_DDR_RET_REGION1_ADDR 0x80000000
DEFINE BD_DDR_RET_REGION1_SIZE 32
DEFINE BD_DDR_RET_REGION2_ADDR 0x80008000
DEFINE BD_DDR_RET_REGION2_SIZE 32
DEFINE BD_DDR_RET_REGION3_ADDR 0x80001000
DEFINE BD_DDR_RET_REGION3_SIZE 32
DEFINE BD_DDR_RET_REGION4_ADDR 0x80009000
DEFINE BD_DDR_RET_REGION4_SIZE 32

if (action != BOARD_DDR_COLD_INIT)
{
	return SC_ERR_NONE;
}

if (rom_caller == SC_FALSE)
{
    pmic_init();

    /* set DDRIO 0&1 to 1.2v for DDR4 Mem */
    PMIC_SET_VOLTAGE(PMIC_0_ADDR,
        PF8100_SW6, 1200, REG_RUN_MODE);
    PMIC_SET_VOLTAGE(PMIC_1_ADDR,
        PF8100_SW6, 1200, REG_RUN_MODE);

    /* set LDO3 to 2.5V */
    PMIC_SET_VOLTAGE(PMIC_1_ADDR,
    PF8100_LDO3, 2500, REG_RUN_MODE);
    /* turn on 2.5 LDO */
    PMIC_SET_MODE(PMIC_1_ADDR,
        PF8100_LDO3, RUN_EN_STBY_EN);

    uint32_t rate2 = SC_600MHZ;
    pm_set_clock_rate(SC_PT, SC_R_DRC_0, SC_PM_CLK_MISC0, &rate2);
    pm_set_clock_rate(SC_PT, SC_R_DRC_1, SC_PM_CLK_MISC0, &rate2);



    /*
     * Device Configuration Data (DCD)
     *
     * Each entry must have the format:
     * Addr-type           Address        Value
     *
     * where:
     * Addr-type register length (1,2 or 4 bytes)
     * Address   absolute address of the register
     * value   value to be stored in the register
     */

    DATA 4	0x41a40208	0x1
    DATA 4	0x41d00208	0x1
    DATA 4	0x41a40040	0xb
    DATA 4	0x41d00040	0xb
    DATA 4	0x41a40204	0x1
    DATA 4	0x41d00204	0x1
    /* DRAM 0 controller configuration begin */
    DATA 4 	DDRC_MSTR_0   	0xC1040410	// Set DDR4, BL=8, 2T mode and active ranks
    //DATA 4 	DDRC_HWLPCTL_0   	0x12480001	// hw_lp_idle_x32, hw_lp_en
    DATA 4 	DDRC_RFSHTMG_0	0x009200D2	// tREFI, tRFC
    DATA 4 	DDRC_INIT0_0  	0x40020126	// pre_cke, post_cke
    DATA 4 	DDRC_INIT1_0  	0x00770000	// dram_rstn
    DATA 4 	DDRC_INIT3_0  	0x09340101	// MR0, MR1
    DATA 4 	DDRC_INIT4_0  	0x00180200	// MR2, MR3
    DATA 4 	DDRC_INIT5_0  	0x00110000	// tZQinit
    DATA 4 	DDRC_INIT6_0  	0x00000440	// MR5, MR4
    DATA 4 	DDRC_INIT7_0  	0x00000817	// MR6
    DATA 4	DDRC_RANKCTL_0  	0x0000066F	// diff_rank_wr_gap, diff_rank_rd_gap, max_rank_rd
    DATA 4	DDRC_DRAMTMG0_0 	0x12122914	// wr2pr, tFAW, tRASmax, tRASmin
    DATA 4	DDRC_DRAMTMG1_0 	0x0004051C	// tXP, rd2pre, tRC
    DATA 4	DDRC_DRAMTMG2_0 	0x0608050D	// WL, RL, rd2wr, wr2rd
    DATA 4	DDRC_DRAMTMG3_0 	0x0050400C	// tmrw, tmrd, tmod
    DATA 4	DDRC_DRAMTMG4_0 	0x08030409	// trcd, tccd, trrd, trp
    DATA 4	DDRC_DRAMTMG5_0 	0x06060403	// tCKCKEH, tCKCKEL, tckesr, tcke
    DATA 4	DDRC_DRAMTMG8_0 	0x05050D08	// t_xs_fast_x32, t_xs_abort_x32, t_xs_dll_x32, t_xs_x32
    DATA 4	DDRC_DRAMTMG9_0 	0x00020415
    DATA 4	DDRC_DRAMTMG11_0 	0x1409010E
    DATA 4	DDRC_DRAMTMG12_0	0x00020008	// tCMDCKE, tCKEHCMD
    DATA 4	DDRC_ZQCTL0_0   	0x01000040	// tZQCAL, tZQLAT
    DATA 4	DDRC_ZQCTL1_0   	0x0200493E	// tZQReset, tzq_short_interval
    DATA 4	DDRC_DFITMG0_0  	0x048C8209	// dfi_t_ctrl_delay, dfi_t_rddata_en, dfi_tphy_wrdata, dfi_tphy_wrlat
    DATA 4	DDRC_DFITMG1_0  	0x00070303	// dfi_t_wrdata_delay, dfi_t_dram_clk_disable, dfi_t_dram_clk_enable
    DATA 4	DDRC_DFITMG2_0  	0x00000A07	// dfi_tphy_rdcslat, dfi_tphy_wrcslat
    DATA 4	DDRC_DFITMG3_0  	0x00000001	// dfi_t_geardown_delay
    DATA 4	DDRC_DFIMISC_0  	0x00000001	// dfi_data_cs_polarity
    DATA 4	DDRC_DFIUPD0_0  	0x00400003	// Disable the automatic dfi_ctrlupd_req generation
    DATA 4	DDRC_DFIUPD1_0  	0x008000A0	// dfi_ctrlupd_req generation interval generation (min and max)
    DATA 4	DDRC_DFIUPD2_0  	0x80000000	// dfi_phyupd_en
    DATA 4	DDRC_ADDRMAP0_0 	0x00001F1F	// addrmap_cs_bit0
    DATA 4	DDRC_ADDRMAP3_0 	0x00000000	// addrmap_col_b9, addrmap_col_b8, addrmap_col_b7, addrmap_col_b6
    DATA 4	DDRC_ADDRMAP4_0 	0x00001F1F	// addrmap_col_b10 and addrmap_col_b11 set to de-activated
    DATA 4	DDRC_ADDRMAP1_0 	0x003F0808	// addrmap_bank_b2, addrmap_bank_b1, addrmap_bank_b0
    DATA 4	DDRC_ADDRMAP5_0 	0x07070707	// addrmap_row_b11, addrmap_row_b10_b2, addrmap_row_b1, addrmap_row_b0
    DATA 4	DDRC_ADDRMAP6_0 	0x07070707	// addrmap_row_b15, addrmap_row_b14, addrmap_row_b13, addrmap_row_b12
    DATA 4	DDRC_ADDRMAP7_0	0x00000F0F	// addrmap_row_b17, addrmap_row_b16
    DATA 4	DDRC_ADDRMAP8_0	0x00003F0A	// addrmap_bg_b1, addrmap_bg_b0
    DATA 4	DDRC_DBICTL_0   	0x00000001	// rd_dbi_en=wr_dbi_en=dm_en=1
    DATA 4	DDRC_ODTCFG_0   	0x06000610	// wr_odt_hold, wr_odt_delay, rd_odt_hold, rd_odt_delay
    DATA 4	DDRC_ODTMAP_0   	0x00000001	// rank[3:0]_rd_odt, rank[3:0]_wr_odt
    DATA 4	DDRC_PCTRL_0_0  	0x00000001	// Enable port 0
    /* DRAM 1 controller initialization */
    DATA 4	DDRC_MSTR_1     	0xC1040410	// Set LPDDR4, BL = 16 and active ranks
    //DATA 4 	DDRC_HWLPCTL_1   	0x12480001	// hw_lp_idle_x32, hw_lp_en
    DATA 4	DDRC_RFSHTMG_1  	0x009200D2	// tREFI, tRFC
    DATA 4	DDRC_INIT0_1    	0x40020126	// pre_cke = 2ms, post_cke = 2us
    DATA 4	DDRC_INIT1_1    	0x00770000	// dram_rstn = 200us
    DATA 4	DDRC_INIT3_1    	0x09340101	// MR1=0x54: nWR=30 BL=16;  MR2=0x2d: RL=28 WL=14
    DATA 4	DDRC_INIT4_1    	0x00180200	// MR3, MR13
    DATA 4 	DDRC_INIT5_1  	0x00110000	// tZQinit
    DATA 4 	DDRC_INIT6_1  	0x00000440	// MR5, MR4
    DATA 4 	DDRC_INIT7_1  	0x00000817	// MR6
    DATA 4	DDRC_RANKCTL_1  	0x0000066F	// diff_rank_wr_gap, diff_rank_rd_gap, max_rank_rd
    DATA 4	DDRC_DRAMTMG0_1 	0x12122914	// wr2pr, tFAW, tRASmax, tRASmin
    DATA 4	DDRC_DRAMTMG1_1 	0x0004051C	// tXP, rd2pre, tRC
    DATA 4	DDRC_DRAMTMG2_1 	0x0608050D	// WL, RL, rd2wr, wr2rd
    DATA 4	DDRC_DRAMTMG3_1 	0x0050400C	// tmrw, tmrd, tmod
    DATA 4	DDRC_DRAMTMG4_1 	0x08030409	// trcd, tccd, trrd, trp
    DATA 4	DDRC_DRAMTMG5_1 	0x06060403	// tCKCKEH, tCKCKEL, tckesr, tcke
    DATA 4	DDRC_DRAMTMG8_1 	0x05050D08	// t_xs_fast_x32, t_xs_abort_x32, t_xs_dll_x32, t_xs_x32
    DATA 4	DDRC_DRAMTMG9_1 	0x00020415
    DATA 4	DDRC_DRAMTMG11_1 	0x1409010E
    DATA 4	DDRC_DRAMTMG12_1	0x00020008	// tCMDCKE, tCKEHCMD
    DATA 4	DDRC_ZQCTL0_1   	0x01000040	// tZQCAL, tZQLAT
    DATA 4	DDRC_ZQCTL1_1   	0x0200493E	// tZQReset, tzq_short_interval
    DATA 4	DDRC_DFITMG0_1  	0x048C8209	// dfi_t_ctrl_delay, dfi_t_rddata_en, dfi_tphy_wrdata, dfi_tphy_wrlat
    DATA 4	DDRC_DFITMG1_1  	0x00070303	// dfi_t_wrdata_delay, dfi_t_dram_clk_disable, dfi_t_dram_clk_enable
    DATA 4	DDRC_DFITMG2_1  	0x00000A07	// dfi_tphy_rdcslat, dfi_tphy_wrcslat
    DATA 4	DDRC_DFITMG3_1  	0x00000001	// dfi_t_geardown_delay
    DATA 4	DDRC_DFIMISC_1  	0x00000001	// dfi_data_cs_polarity
    DATA 4	DDRC_DFIUPD0_1  	0x00400003	// Disable the automatic dfi_ctrlupd_req generation
    DATA 4	DDRC_DFIUPD1_1  	0x008000A0	// dfi_ctrlupd_req generation interval generation (min and max)
    DATA 4	DDRC_DFIUPD2_1  	0x80000000	// dfi_phyupd_en
    DATA 4	DDRC_ADDRMAP0_1 	0x00001F1F	// addrmap_cs_bit0
    DATA 4	DDRC_ADDRMAP3_1 	0x00000000	// addrmap_col_b9, addrmap_col_b8, addrmap_col_b7, addrmap_col_b6
    DATA 4	DDRC_ADDRMAP4_1 	0x00001F1F	// addrmap_col_b10 and addrmap_col_b11 set to de-activated
    DATA 4	DDRC_ADDRMAP1_1 	0x003F0808	// addrmap_bank_b2, addrmap_bank_b1, addrmap_bank_b0
    DATA 4	DDRC_ADDRMAP5_1 	0x07070707	// addrmap_row_b11, addrmap_row_b10_b2, addrmap_row_b1, addrmap_row_b0
    DATA 4	DDRC_ADDRMAP6_1 	0x07070707	// addrmap_row_b15, addrmap_row_b14, addrmap_row_b13, addrmap_row_b12
    DATA 4	DDRC_ADDRMAP7_1 	0x00000F0F	// addrmap_row_b17, addrmap_row_b16
    DATA 4	DDRC_ADDRMAP8_1	0x00003F0A	// addrmap_bg_b1, addrmap_bg_b0
    DATA 4	DDRC_DBICTL_1   	0x00000001	// rd_dbi_en=wr_dbi_en=dm_en=1
    DATA 4	DDRC_ODTCFG_1   	0x06000610	// wr_odt_hold, wr_odt_delay, rd_odt_hold, rd_odt_delay
    DATA 4	DDRC_ODTMAP_1   	0x00000001	// rank[3:0]_rd_odt, rank[3:0]_wr_odt
    DATA 4	DDRC_PCTRL_0_1  	0x00000001	// Enable port 0

    DATA 4	0x41a40208	0x1
    DATA 4	0x41d00208	0x1
    DATA 4 	0x41a40040	0xf
    DATA 4 	0x41d00040	0xf
    DATA 4 	0x41a40204	0x1
    DATA 4 	0x41d00204	0x1
    //-------------------------------------------
    // Configure registers for PHY initialization
    // Timings are computed for 1200MHz DRAM operation
    //--------------------------------------------
    // Set-up DRAM Configuration Register
    DATA 4	DDR_PHY_DCR_0	0x5000040C	// LPDDR4 selection with 8 bank
    // Set-up byte and bit swapping registers
    DATA 4	DDR_PHY_PGCR8_0    	0x0001000A
    DATA 4	DDR_PHY_DX0DQMAP0_0	0x00015267	// DQ bit 0/1/2/3/4 remapping
    DATA 4	DDR_PHY_DX0DQMAP1_0	0x00008304	// DQ bit 5/6/7 and DM remapping
    DATA 4	DDR_PHY_DX1DQMAP0_0	0x00073526	// DQ bit 0/1/2/3/4 remapping
    DATA 4	DDR_PHY_DX1DQMAP1_0	0x00008140	// DQ bit 5/6/7 and DM remapping
    DATA 4	DDR_PHY_DX2DQMAP0_0	0x00014260	// DQ bit 0/1/2/3/4 remapping
    DATA 4	DDR_PHY_DX2DQMAP1_0	0x00008735	// DQ bit 5/6/7 and DM remapping
    DATA 4	DDR_PHY_DX3DQMAP0_0	0x00050234	// DQ bit 0/1/2/3/4 remapping
    DATA 4	DDR_PHY_DX3DQMAP1_0	0x00008176	// DQ bit 5/6/7 and DM remapping
    DATA 4	DDR_PHY_CATR0_0    	0x00141032	// Only for LPDDR3 but used here to know how LPDDR4 bytes are connected to PHY
    DATA 4	DDR_PHY_CATR1_0    	0x0103AAAA	// Only for LPDDR3 but used here to know how LPDDR4 bytes are connected to PHY
    // Set-up PHY General Configuration Register
    // PGCR1,4,5,6,7 are untouched
    SET_BIT 4 	DDR_PHY_PGCR1_0	0x00020000	// DISDIC=1 (no uMCTL2 commands can go to memory)
    DATA 4	DDR_PHY_PGCR0_0	0x07001E00	//
    DATA 4	DDR_PHY_PGCR2_0	0x00F12160	// Set tREFPRD (DTCR0.RFSHDT*7.8us - 800)
    DATA 4	DDR_PHY_PGCR3_0	0x050A1080	// CKEN/CKNEN toggling and polarity
    // Set-up PHY Timing Register
    // PTR2 is untouched
    DATA 4	DDR_PHY_PTR0_0	0x4B025810	// tPLLPD, tPLLGS, tPHYRST
    DATA 4	DDR_PHY_PTR1_0	0x3A981518	// tPLLLOCK=25us, tPLLRST=9us
    // Set-up PLL Control Register
    DATA 4	DDR_PHY_PLLCR0_0      	0x001C0000
    DATA 4	DDR_PHY_DX8SLbPLLCR0_0	0x001C0000
    // Set-up Impedance Control Register
    DATA 4	DDR_PHY_ZQCR_0	0x00830A58	// Set ODT_MODE=0b01(DDR4 stype pullup)
    // ZPROG_DRAM_ODT and ZPROG_HOST_ODT
    DATA 4 	DDR_PHY_ZQ0PR0_0	0x00007799
    DATA 4 	DDR_PHY_ZQ1PR0_0	0x00007799
    // Set-up PHY Initialization Register
    DATA 4 	DDR_PHY_PIR_0	0x32
    // Launch initialization (set bit 0)
    DATA 4	DDR_PHY_PIR_0	0x33
    //-------------------------------------------
    // Configure registers for PHY initialization
    // Timings are computed for a PHY at 800MHz (DRAM at 1600MHz)
    //-------------------------------=------------
    // Set-up DRAM 1 PHY Configuration Register
    DATA 4	DDR_PHY_DCR_1	0x5000040C	// LPDDR4 selection with 8 bank
    // Set-up byte and bit swapping registers
    DATA 4	DDR_PHY_PGCR8_1	0x0001000A
    DATA 4	DDR_PHY_DX0DQMAP0_1	0x00067523	// DQ bit 0/1/2/3/4 remapping
    DATA 4	DDR_PHY_DX0DQMAP1_1	0x00008041	// DQ bit 5/6/7 and DM remapping
    DATA 4	DDR_PHY_DX1DQMAP0_1	0x00017362	// DQ bit 0/1/2/3/4 remapping
    DATA 4	DDR_PHY_DX1DQMAP1_1	0x00008405	// DQ bit 5/6/7 and DM remapping
    DATA 4	DDR_PHY_DX2DQMAP0_1	0x00060734	// DQ bit 0/1/2/3/4 remapping
    DATA 4	DDR_PHY_DX2DQMAP1_1	0x00008152	// DQ bit 5/6/7 and DM remapping
    DATA 4	DDR_PHY_DX3DQMAP0_1	0x00064023	// DQ bit 0/1/2/3/4 remapping
    DATA 4	DDR_PHY_DX3DQMAP1_1	0x00008517	// DQ bit 5/6/7 and DM remapping
    DATA 4	DDR_PHY_CATR0_1	0x00141032	// Only for LPDDR3 but used here to know how LPDDR4 bytes are connected to PHY
    DATA 4	DDR_PHY_CATR1_1	0x0103AAAA	// Only for LPDDR3 but used here to know how LPDDR4 bytes are connected to PHY
    // Set-up PHY General Configuration Register
    // PGCR1,4,5,6,7 are untouched
    SET_BIT 4	DDR_PHY_PGCR1_1	0x00020000	// DISDIC=1 (no uMCTL2 commands can go to memory)
    DATA 4	DDR_PHY_PGCR0_1	0x07001E00	//
    DATA 4	DDR_PHY_PGCR2_1	0x00F12160	// Set tREFPRD (DTCR0.RFSHDT*7.8us - 800)
    DATA 4	DDR_PHY_PGCR3_1	0x050A1080	// CKEN/CKNEN toggling and polarity
    // Set-up PHY Timing Register
    // PTR2 is untouched
    DATA 4	DDR_PHY_PTR0_1	0x4B025810	// tPLLPD, tPLLGS, tPHYRST
    DATA 4	DDR_PHY_PTR1_1	0x3A981518	// tPLLLOCK=25us, tPLLRST=9us
    // Set-up PLL Control Register
    DATA 4	DDR_PHY_PLLCR0_1	0x001C0000
    DATA 4	DDR_PHY_DX8SLbPLLCR0_1	0x001C0000
    // Set-up Impedance Control Register
    DATA 4	DDR_PHY_ZQCR_1	0x00830A58	// Set ODT_MODE=0b01(DDR4 stype pullup)
    // ZPROG_DRAM_ODT and ZPROG_HOST_ODT
    DATA 4	DDR_PHY_ZQ0PR0_1	0x00007799
    DATA 4	DDR_PHY_ZQ1PR0_1	0x00007799
    // Set-up PHY Initialization Register
    DATA 4	DDR_PHY_PIR_1	0x32
    // Launch initialization (set bit 0)
    DATA 4	DDR_PHY_PIR_1	0x33
    //-------------------------------------------
    // Configure registers for DRAM initialization
    //-------------------------------------------
    // Set-up Mode Register
    // MR0, MR3, MR4, MR5 MR6 are untouched
    DATA 4	DDR_PHY_MR0_0	0x00000934
    DATA 4	DDR_PHY_MR1_0	0x00000101	// Set BL, WR-PRE, nWR, RPST
    DATA 4	DDR_PHY_MR2_0	0x00000018	// Set RL=16/WL=12
    DATA 4	DDR_PHY_MR3_0	0x00000200	// Set drive strength (40 Ohms by default)
    DATA 4	DDR_PHY_MR4_0	0x00000000	// Set drive strength (40 Ohms by default)
    DATA 4	DDR_PHY_MR5_0	0x00000440	// Set CA ODT=RZQ/4
    DATA 4	DDR_PHY_MR6_0	0x00000817	// Set ODTE-CS=1 (overrides ODT_CA for CS1 as CS not shared between ranks)

    // Set-up DRAM Timing Parameters Register
    // DTPR6 is untouched
    DATA 4	DDR_PHY_DTPR0_0	0x08271009	// tRRD, tRAS, tRP, tRTP
    DATA 4	DDR_PHY_DTPR1_0	0x28240000	// tWLMRD, tFAW, tODTUP, tMRD
    DATA 4	DDR_PHY_DTPR2_0	0x0036E300	// tRTW, tRTODT, tCMDCKE, tCKE, tVRCG, tXS
    DATA 4	DDR_PHY_DTPR3_0	0x02800804	// tODX, tCCD, tDLLK, tDQSCKmax, tDQSCK (FIXME double check tDLLK)
    DATA 4	DDR_PHY_DTPR4_0	0x01A41608	// tRFC, tWLO, tXP
    DATA 4	DDR_PHY_DTPR5_0	0x20371009	// tRC, tRCD, tWTR
    // Set-up PHY Timing Register
    DATA 4	DDR_PHY_PTR3_0	0x000927C0	// tDINIT0 (500us)
    DATA 4	DDR_PHY_PTR4_0	0x000001B0	// tDINIT1 (max(5nCK,tRFC(min)+10ns))
    DATA 4	DDR_PHY_PTR5_0	0x0003A980	// tDINIT2 (200us)
    DATA 4	DDR_PHY_PTR6_0	0x04000400	// tDINIT3 (400nCK)
    // Set-up ODT Configuration Register
    DATA 4	DDR_PHY_RANKIDR_0	0x00000000	// Select rank 0 to write
    DATA 4	DDR_PHY_ODTCR_0	0x00010000	// RDODT=0, WR_ODT=1
    // Set-up AC I/O Configuration Register
    // ACIOCR1-4 are untouched
    DATA 4	DDR_PHY_ACIOCR0_0	0x30070000	// PNUM0 (i.e.DDR4) selection  [10:11] = 0x0
    //DATA 4	DDR_PHY_ACIOCR1_0	0x00000000
    DATA 4	DDR_PHY_ACIOCR3_0	0x20000000
    DATA 4	DDR_PHY_ACIOCR5_0	0x04800000	// I/O mode = DDR4

    DATA 4	DDR_PHY_RIOCR2_0	0x00000008	// CS1_N always off
    DATA 4	DDR_PHY_RIOCR4_0	0x00000008	// CKE1 always off
    DATA 4	DDR_PHY_RIOCR5_0	0x00000008	// ODT1 always off

    // Set-up VREF Training Control Registers
    DATA 4	DDR_PHY_VTCR0_0	0x70032008	// CK1, CK0, DRAM VREF set to same as MR12
    DATA 4	DDR_PHY_VTCR1_0	0x07F00173	// HVIO=1, SHREN=1, SHRNK=0
    // Set-up DATX8 General Configuration Registers
    // DXnGCR0-4 are untouched
    DATA 4	DDR_PHY_PGCR5_0	0x02030004	// DXREFISELRANGE=1, FRQAT=3, FRQBT=2
    DATA 4	DDR_PHY_PGCR6_0	0x00033200	// Enable CSN Bit Delay VT Compensation (AC already enabled by default) + drift limit
    // Set-up DATX8 General Configuration Registers
    DATA 4	DDR_PHY_DX0GCR5_0	0x09090952	// Set DXREFISELR0=82 (~75%/2)
    DATA 4	DDR_PHY_DX1GCR5_0	0x09090952	// Set DXREFISELR0=82 (~75%/2)
    DATA 4	DDR_PHY_DX2GCR5_0	0x09090952	// Set DXREFISELR0=82 (~75%/2)
    DATA 4	DDR_PHY_DX3GCR5_0	0x09090952	// Set DXREFISELR0=82 (~75%/2)
    DATA 4	DDR_PHY_DX0GCR4_0	0x0E00D23C	// Set DXREFSSEL=82 (~75%/2), DXREFSSELRANGE=1
    DATA 4	DDR_PHY_DX1GCR4_0	0x0E00D23C	// Set DXREFSSEL=82 (~75%/2), DXREFSSELRANGE=1
    DATA 4	DDR_PHY_DX2GCR4_0	0x0E00D23C	// Set DXREFSSEL=82 (~75%/2), DXREFSSELRANGE=1
    DATA 4	DDR_PHY_DX3GCR4_0	0x0E00D23C	// Set DXREFSSEL=82 (~75%/2), DXREFSSELRANGE=1
    // Set-up DATX8 DX Control Register 2
    // PREOEX=2.5tCK (0.5 more than MR1), POSOEX=1tCK (0.5 more than in MR3), LPWAKEUP_THRSH=0xA
    DATA 4	DDR_PHY_DX8SLbDXCTL2_0	0x00041600
    // Set-up DATX8 IO Control Register
    DATA 4	DDR_PHY_DX8SLbIOCR_0	0x74800000	// I/O mode = DDR4

    DATA 4	DDR_PHY_IOVCR0_0	0x0f0b0b0b
    DATA 4	DDR_PHY_DXCCR_0	0x00000038

    //-------------------------------------------
    // Configure registers for DRAM initialization
    //-------------------------------------------
    // Set-up Mode Register
    // MR0, MR3, MR4, MR5 MR6 are untouched
    DATA 4	DDR_PHY_MR0_1	0x00000934
    DATA 4	DDR_PHY_MR1_1	0x00000101	// Set BL, WR-PRE, nWR, RPST
    DATA 4	DDR_PHY_MR2_1	0x00000018	// Set RL=28/WL=14
    DATA 4	DDR_PHY_MR3_1	0x00000200	// Set drive strength (40 Ohms by default)
    DATA 4	DDR_PHY_MR4_1	0x00000000	// Set drive strength (40 Ohms by default)
    DATA 4	DDR_PHY_MR5_1	0x00000440	// Set CA ODT=RZQ/4
    DATA 4	DDR_PHY_MR6_1	0x00000817	// Set ODTE-CS=1 (overrides ODT_CA for CS1 as CS not shared between ranks)

    // Set-up DRAM Timing Parameters Register
    // DTPR6 is untouched
    DATA 4	DDR_PHY_DTPR0_1	0x08271009	// tRRD, tRAS, tRP, tRTP
    DATA 4	DDR_PHY_DTPR1_1	0x28240000	// tWLMRD, tFAW, tODTUP, tMRD
    DATA 4	DDR_PHY_DTPR2_1	0x0036E300	// tRTW, tRTODT, tCMDCKE, tCKE, tVRCG, tXS
    DATA 4	DDR_PHY_DTPR3_1	0x02800804	// tODX, tCCD, tDLLK, tDQSCKmax, tDQSCK (FIXME double check tDLLK)
    DATA 4	DDR_PHY_DTPR4_1	0x01A41608	// tRFC, tWLO, tXP
    DATA 4	DDR_PHY_DTPR5_1	0x20371009	// tRC, tRCD, tWTR
    // Set-up PHY Timing Register
    DATA 4	DDR_PHY_PTR3_1	0x000927C0	// tDINIT0 (500us)
    DATA 4	DDR_PHY_PTR4_1	0x000001B0	// tDINIT1 (max(5nCK,tRFC(min)+10ns))
    DATA 4	DDR_PHY_PTR5_1	0x0003A980	// tDINIT2 (200us)
    DATA 4	DDR_PHY_PTR6_1	0x04000400	// tDINIT3 (400nCK)
    // Set-up ODT Configuration Register
    DATA 4	DDR_PHY_RANKIDR_1	0x00000000	// Select rank 0 to write
    DATA 4	DDR_PHY_ODTCR_1	0x00010000	// RDODT=0, WR_ODT=1
    // Set-up AC I/O Configuration Register
    // ACIOCR1-4 are untouched
    DATA 4	DDR_PHY_ACIOCR0_1	0x30070000	// PNUM0 (i.e.DDR4) selection  [10:11] = 0x0
    //DATA 4	DDR_PHY_ACIOCR1_1	0x00000000
    DATA 4	DDR_PHY_ACIOCR3_1	0x20000000
    DATA 4	DDR_PHY_ACIOCR5_1	0x04800000	// I/O mode = DDR4

    DATA 4	DDR_PHY_RIOCR2_1	0x00000008	// CS1_N always off	DATA 4	DDR_PHY_RIOCR2_0	0	// CS1_N always off	DATA 4	DDR_PHY_RIOCR2_0	0
    DATA 4	DDR_PHY_RIOCR4_1	0x00000008	// CKE1 always off	DATA 4	DDR_PHY_RIOCR2_0	0	// CS1_N always off	DATA 4	DDR_PHY_RIOCR2_0	0
    DATA 4	DDR_PHY_RIOCR5_1	0x00000008	// ODT1 always off	DATA 4	DDR_PHY_RIOCR2_0	0	// CS1_N always off	DATA 4	DDR_PHY_RIOCR2_0	0

    // Set-up VREF Training Control Registers
    DATA 4	DDR_PHY_VTCR0_1	0x70032008	// CK1, CK0, DRAM VREF set to same as MR12
    DATA 4	DDR_PHY_VTCR1_1	0x07F00173	// HVIO=1, SHREN=1, SHRNK=0
    // Set-up DATX8 General Configuration Registers
    // DXnGCR0-4 are untouched
    DATA 4	DDR_PHY_PGCR5_1	0x02030004	// DXREFISELRANGE=1, FRQAT=3, FRQBT=2
    DATA 4	DDR_PHY_PGCR6_1	0x00033200	// Enable CSN Bit Delay VT Compensation (AC already enabled by default) + drift limit
    // Set-up DATX8 General Configuration Registers
    DATA 4	DDR_PHY_DX0GCR5_1	0x09090952	// Set DXREFISELR0=82 (~75%/2)
    DATA 4	DDR_PHY_DX1GCR5_1	0x09090952	// Set DXREFISELR0=82 (~75%/2)
    DATA 4	DDR_PHY_DX2GCR5_1	0x09090952	// Set DXREFISELR0=82 (~75%/2)
    DATA 4	DDR_PHY_DX3GCR5_1	0x09090952	// Set DXREFISELR0=82 (~75%/2)
    DATA 4	DDR_PHY_DX0GCR4_1	0x0E00D23C	// Set DXREFSSEL=82 (~75%/2), DXREFSSELRANGE=1
    DATA 4	DDR_PHY_DX1GCR4_1	0x0E00D23C	// Set DXREFSSEL=82 (~75%/2), DXREFSSELRANGE=1
    DATA 4	DDR_PHY_DX2GCR4_1	0x0E00D23C	// Set DXREFSSEL=82 (~75%/2), DXREFSSELRANGE=1
    DATA 4	DDR_PHY_DX3GCR4_1	0x0E00D23C	// Set DXREFSSEL=82 (~75%/2), DXREFSSELRANGE=1
    // Set-up DATX8 DX Control Register 2
    // PREOEX=2.5tCK (0.5 more than MR1), POSOEX=1tCK (0.5 more than in MR3), LPWAKEUP_THRSH=0xA
    DATA 4	DDR_PHY_DX8SLbDXCTL2_1	0x00041600
    // Set-up DATX8 IO Control Register
    DATA 4	DDR_PHY_DX8SLbIOCR_1	0x74800000	// I/O mode = DDR4

    DATA 4	DDR_PHY_IOVCR0_1	0x0f0b0b0b
    DATA 4	DDR_PHY_DXCCR_1	0x00000038

    #if DDR_TRAIN_IN_DCD
    // Wait PHY initialization end then launch DRAM initialization
    // Wait for bit 0 of PGSR0 to be '1'
    CHECK_BITS_SET 4 	DDR_PHY_PGSR0_0	0x1
    CHECK_BITS_CLR 4 	DDR_PHY_PGSR0_0	0x7FF40000	// Check that no error occured
    // Wait for bit 0 of PGSR0 to be '1'
    CHECK_BITS_SET 4 	DDR_PHY_PGSR0_1	0x1
    CHECK_BITS_CLR 4 	DDR_PHY_PGSR0_1	0x7FF40000	// Check that no error occured

    // Launch DRAM 0 initialization (set bit 0)
    DATA 4 	DDR_PHY_PIR_0	0x180
    DATA 4 	DDR_PHY_PIR_0	0x181
    // Launch DRAM 1 initialization (set bit 0)
    DATA 4 	DDR_PHY_PIR_1	0x180
    DATA 4 	DDR_PHY_PIR_1	0x181

    // DRAM 0 initialization end
    CHECK_BITS_SET 4 	DDR_PHY_PGSR0_0	0x1
    CHECK_BITS_CLR 4 	DDR_PHY_PGSR0_0	0x7FF40000
    // DRAM 1 initialization end
    CHECK_BITS_SET 4 	DDR_PHY_PGSR0_1	0x1
    CHECK_BITS_CLR 4 	DDR_PHY_PGSR0_1	0x7FF40000


    //---------------------------------------------------------------//
    // DATA training
    //---------------------------------------------------------------//
    // configure PHY for data training
    // The following register writes are recommended by SNPS prior to running training
    //CLR_BIT 4 	DDR_PHY_DQSDR0_0	0x00000001	// Disable drift
    //SET_BIT 4 	DDR_PHY_PGCR6_0	0x00000001	// Disable VT compensation
    //CHECK_BITS_SET 4 	DDR_PHY_PGSR1_0	0x40000000	// Disable VT compensation
    //SET_BIT 4 	DDR_PHY_PGCR1_0	0x00020040	// DISDIC=1; PUBMODE=1
    // Per SNPS initialize BIST registers for VREF training
    //DATA 4 	DDR_PHY_BISTAR1_0	0x00010100	//BMRANK=1 (maximum rank minus 1); BIST Address Increment: 0x10 (16)
    //DATA 4 	DDR_PHY_BISTAR2_0	0x700003FF	// BMBANK=8; BMCOL=0x400 (limit to min cols in JEDEC)
    //DATA 4 	DDR_PHY_BISTAR4_0	0x00003FFF	// BMROW=0x4000 (limit to min rows in JEDEC)

    //CLR_BIT 4 	DDR_PHY_DQSDR0_1	0x00000001	// Disable drift
    //SET_BIT 4 	DDR_PHY_PGCR6_1	0x00000001	// Disable VT compensation
    //CHECK_BITS_SET 4 	DDR_PHY_PGSR1_1	0x40000000	// Disable VT compensation
    //SET_BIT 4 	DDR_PHY_PGCR1_1	0x00020040	// DISDIC=1; PUBMODE=1
    // Per SNPS initialize BIST registers for VREF training
    //DATA 4 	DDR_PHY_BISTAR1_1	0x00010100	//BMRANK=1 (maximum rank minus 1); BIST Address Increment: 0x10 (16)
    //DATA 4 	DDR_PHY_BISTAR2_1	0x700003FF	// BMBANK=8; BMCOL=0x400 (limit to min cols in JEDEC)
    //DATA 4 	DDR_PHY_BISTAR4_1	0x00003FFF	// BMROW=0x4000 (limit to min rows in JEDEC)

    // Set-up Data Training Configuration Register
    DATA 4 	DDR_PHY_DTCR0_0	0x8000B1C7	// Set DTRPTN to 0x7. RFSHDT=0
    DATA 4 	DDR_PHY_DTCR1_0	0x00010237	// Set RANKEN=3
    DATA 4 	DDR_PHY_DTCR0_1	0x8000B1C7	// Set DTRPTN to 0x7. RFSHDT=0
    DATA 4 	DDR_PHY_DTCR1_1	0x00010237	// Set RANKEN=3

    // Launch Write leveling
    DATA 4 	DDR_PHY_PIR_0	0x200
    DATA 4 	DDR_PHY_PIR_0	0x201
    DATA 4 	DDR_PHY_PIR_1	0x200
    DATA 4 	DDR_PHY_PIR_1	0x201
    // Wait Write leveling to complete
    CHECK_BITS_SET 4	DDR_PHY_PGSR0_0	0x1
    CHECK_BITS_CLR 4	DDR_PHY_PGSR0_0	0x00200000
    CHECK_BITS_SET 4	DDR_PHY_PGSR0_1	0x1
    CHECK_BITS_CLR 4	DDR_PHY_PGSR0_1	0x00200000

    // Launch Read DQS training
    DATA 4 	DDR_PHY_PIR_0	0x400
    DATA 4 	DDR_PHY_PIR_0	0x401
    DATA 4 	DDR_PHY_PIR_1	0x400
    DATA 4 	DDR_PHY_PIR_1	0x401
    // Wait Read DQS training to complete PHY0
    CHECK_BITS_SET 4 	DDR_PHY_PGSR0_0	0x1
    CHECK_BITS_CLR 4 	DDR_PHY_PGSR0_0	0x00400000
    CHECK_BITS_SET 4	DDR_PHY_PGSR0_1	0x1
    CHECK_BITS_CLR 4	DDR_PHY_PGSR0_1	0x00400000

    // Write latency adjustment, Deskew and eye trainings
    DATA 4	DDR_PHY_PIR_0	0x0000F800
    DATA 4	DDR_PHY_PIR_0	0x0000F801
    DATA 4	DDR_PHY_PIR_1	0x0000F800
    DATA 4	DDR_PHY_PIR_1	0x0000F801
    // Wait for training to complete
    CHECK_BITS_SET 4	DDR_PHY_PGSR0_0 	0x1
    CHECK_BITS_CLR 4	DDR_PHY_PGSR0_0 	0x7FF40000
    CHECK_BITS_SET 4	DDR_PHY_PGSR0_1 	0x1
    CHECK_BITS_CLR 4	DDR_PHY_PGSR0_1 	0x7FF40000

	#ifdef MINIMIZE
    // Launch VREF training
    DRAM_VREF_training_hw(0);
	DRAM_VREF_training_hw(1);
	#else
	// Run vref training
	DRAM_VREF_training_sw(0);
	DRAM_VREF_training_sw(1);
	#endif

    // Re-allow uMCTL2 to send commands to DDR. Enable dfi_alert_n signal
    CLR_BIT 4	DDR_PHY_PGCR1_0	0x000201C0	// DISDIC=0, PUBMODE=0, ALERTMODE=0
    CLR_BIT 4	DDR_PHY_PGCR1_1	0x000201C0	// DISDIC=0, PUBMODE=0, ALERTMODE=0

    //DQS Drift Registers PHY0
    //CLR_BIT 4	DDR_PHY_DX0GCR3_0	0x08000000
    //CLR_BIT 4	DDR_PHY_DX1GCR3_0	0x08000000
    //CLR_BIT 4	DDR_PHY_DX2GCR3_0	0x08000000
    //CLR_BIT 4	DDR_PHY_DX3GCR3_0	0x08000000
    // Enable DQS drift detection PHY0
    //DATA 4 	DDR_PHY_DQSDR0_0	0x20188005
    //DATA 4 	DDR_PHY_DQSDR1_0	0xA8AA0000
    //DATA 4 	DDR_PHY_DQSDR2_0	0x00070200
    //DQS Drift Registers PHY1
    //CLR_BIT 4	DDR_PHY_DX0GCR3_1	0x08000000
    //CLR_BIT 4	DDR_PHY_DX1GCR3_1	0x08000000
    //CLR_BIT 4	DDR_PHY_DX2GCR3_1	0x08000000
    //CLR_BIT 4	DDR_PHY_DX3GCR3_1	0x08000000
    // Enable DQS drift detection PHY1
    //DATA 4 	DDR_PHY_DQSDR0_1	0x20188005
    //DATA 4 	DDR_PHY_DQSDR1_1	0xA8AA0000
    //DATA 4 	DDR_PHY_DQSDR2_1	0x00070200

    // Enable VT compensation
    //CLR_BIT 4	DDR_PHY_PGCR6_0	0x1
    //CLR_BIT 4	DDR_PHY_PGCR6_1	0x1

    //Check that controller is ready to operate
    CHECK_BITS_SET 4	DDRC_STAT_0	0x1
    CHECK_BITS_SET 4	DDRC_STAT_1	0x1
}
#endif
