
StopWatch_DEMUX.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002482  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  00002482  00002516  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  00800072  00800072  00002528  2**0
                  ALLOC
  3 .stab         00001f98  00000000  00000000  00002528  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000bd1  00000000  00000000  000044c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000051d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00005341  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006f8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007e75  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008c24  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008d84  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009011  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000097df  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 17 09 	jmp	0x122e	; 0x122e <__vector_1>
       8:	0c 94 44 09 	jmp	0x1288	; 0x1288 <__vector_2>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 71 09 	jmp	0x12e2	; 0x12e2 <__vector_18>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e8       	ldi	r30, 0x82	; 130
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 37       	cpi	r26, 0x72	; 114
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a2 e7       	ldi	r26, 0x72	; 114
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 37       	cpi	r26, 0x7E	; 126
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 b4 0a 	call	0x1568	; 0x1568 <main>
      8a:	0c 94 3f 12 	jmp	0x247e	; 0x247e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 08 12 	jmp	0x2410	; 0x2410 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 24 12 	jmp	0x2448	; 0x2448 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 14 12 	jmp	0x2428	; 0x2428 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 30 12 	jmp	0x2460	; 0x2460 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 14 12 	jmp	0x2428	; 0x2428 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 30 12 	jmp	0x2460	; 0x2460 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 08 12 	jmp	0x2410	; 0x2410 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 24 12 	jmp	0x2448	; 0x2448 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 14 12 	jmp	0x2428	; 0x2428 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 30 12 	jmp	0x2460	; 0x2460 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 14 12 	jmp	0x2428	; 0x2428 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 30 12 	jmp	0x2460	; 0x2460 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 14 12 	jmp	0x2428	; 0x2428 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 30 12 	jmp	0x2460	; 0x2460 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 34 12 	jmp	0x2468	; 0x2468 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <DIO_u8SetPinDirection>:




u8 DIO_u8SetPinDirection(u8 Copy_u8Port, u8 Copy_u8Pin, u8 Copy_u8Direction)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	28 97       	sbiw	r28, 0x08	; 8
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
     b5a:	8a 83       	std	Y+2, r24	; 0x02
     b5c:	6b 83       	std	Y+3, r22	; 0x03
     b5e:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState=0;
     b60:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8Pin<= DIO_u8PIN7)
     b62:	8b 81       	ldd	r24, Y+3	; 0x03
     b64:	88 30       	cpi	r24, 0x08	; 8
     b66:	08 f0       	brcs	.+2      	; 0xb6a <DIO_u8SetPinDirection+0x24>
     b68:	f4 c0       	rjmp	.+488    	; 0xd52 <DIO_u8SetPinDirection+0x20c>
	{
		if(Copy_u8Direction==DIO_u8PIN_INPUT)
     b6a:	8c 81       	ldd	r24, Y+4	; 0x04
     b6c:	88 23       	and	r24, r24
     b6e:	09 f0       	breq	.+2      	; 0xb72 <DIO_u8SetPinDirection+0x2c>
     b70:	77 c0       	rjmp	.+238    	; 0xc60 <DIO_u8SetPinDirection+0x11a>
			switch(Copy_u8Port)
     b72:	8a 81       	ldd	r24, Y+2	; 0x02
     b74:	28 2f       	mov	r18, r24
     b76:	30 e0       	ldi	r19, 0x00	; 0
     b78:	38 87       	std	Y+8, r19	; 0x08
     b7a:	2f 83       	std	Y+7, r18	; 0x07
     b7c:	8f 81       	ldd	r24, Y+7	; 0x07
     b7e:	98 85       	ldd	r25, Y+8	; 0x08
     b80:	81 30       	cpi	r24, 0x01	; 1
     b82:	91 05       	cpc	r25, r1
     b84:	59 f1       	breq	.+86     	; 0xbdc <DIO_u8SetPinDirection+0x96>
     b86:	2f 81       	ldd	r18, Y+7	; 0x07
     b88:	38 85       	ldd	r19, Y+8	; 0x08
     b8a:	22 30       	cpi	r18, 0x02	; 2
     b8c:	31 05       	cpc	r19, r1
     b8e:	2c f4       	brge	.+10     	; 0xb9a <DIO_u8SetPinDirection+0x54>
     b90:	8f 81       	ldd	r24, Y+7	; 0x07
     b92:	98 85       	ldd	r25, Y+8	; 0x08
     b94:	00 97       	sbiw	r24, 0x00	; 0
     b96:	69 f0       	breq	.+26     	; 0xbb2 <DIO_u8SetPinDirection+0x6c>
     b98:	60 c0       	rjmp	.+192    	; 0xc5a <DIO_u8SetPinDirection+0x114>
     b9a:	2f 81       	ldd	r18, Y+7	; 0x07
     b9c:	38 85       	ldd	r19, Y+8	; 0x08
     b9e:	22 30       	cpi	r18, 0x02	; 2
     ba0:	31 05       	cpc	r19, r1
     ba2:	89 f1       	breq	.+98     	; 0xc06 <DIO_u8SetPinDirection+0xc0>
     ba4:	8f 81       	ldd	r24, Y+7	; 0x07
     ba6:	98 85       	ldd	r25, Y+8	; 0x08
     ba8:	83 30       	cpi	r24, 0x03	; 3
     baa:	91 05       	cpc	r25, r1
     bac:	09 f4       	brne	.+2      	; 0xbb0 <DIO_u8SetPinDirection+0x6a>
     bae:	40 c0       	rjmp	.+128    	; 0xc30 <DIO_u8SetPinDirection+0xea>
     bb0:	54 c0       	rjmp	.+168    	; 0xc5a <DIO_u8SetPinDirection+0x114>
			{
			case DIO_u8PORTA: CLR_BIT(DDRA,Copy_u8Pin);break;
     bb2:	aa e3       	ldi	r26, 0x3A	; 58
     bb4:	b0 e0       	ldi	r27, 0x00	; 0
     bb6:	ea e3       	ldi	r30, 0x3A	; 58
     bb8:	f0 e0       	ldi	r31, 0x00	; 0
     bba:	80 81       	ld	r24, Z
     bbc:	48 2f       	mov	r20, r24
     bbe:	8b 81       	ldd	r24, Y+3	; 0x03
     bc0:	28 2f       	mov	r18, r24
     bc2:	30 e0       	ldi	r19, 0x00	; 0
     bc4:	81 e0       	ldi	r24, 0x01	; 1
     bc6:	90 e0       	ldi	r25, 0x00	; 0
     bc8:	02 2e       	mov	r0, r18
     bca:	02 c0       	rjmp	.+4      	; 0xbd0 <DIO_u8SetPinDirection+0x8a>
     bcc:	88 0f       	add	r24, r24
     bce:	99 1f       	adc	r25, r25
     bd0:	0a 94       	dec	r0
     bd2:	e2 f7       	brpl	.-8      	; 0xbcc <DIO_u8SetPinDirection+0x86>
     bd4:	80 95       	com	r24
     bd6:	84 23       	and	r24, r20
     bd8:	8c 93       	st	X, r24
     bda:	bd c0       	rjmp	.+378    	; 0xd56 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTB: CLR_BIT(DDRB,Copy_u8Pin);break;
     bdc:	a7 e3       	ldi	r26, 0x37	; 55
     bde:	b0 e0       	ldi	r27, 0x00	; 0
     be0:	e7 e3       	ldi	r30, 0x37	; 55
     be2:	f0 e0       	ldi	r31, 0x00	; 0
     be4:	80 81       	ld	r24, Z
     be6:	48 2f       	mov	r20, r24
     be8:	8b 81       	ldd	r24, Y+3	; 0x03
     bea:	28 2f       	mov	r18, r24
     bec:	30 e0       	ldi	r19, 0x00	; 0
     bee:	81 e0       	ldi	r24, 0x01	; 1
     bf0:	90 e0       	ldi	r25, 0x00	; 0
     bf2:	02 2e       	mov	r0, r18
     bf4:	02 c0       	rjmp	.+4      	; 0xbfa <DIO_u8SetPinDirection+0xb4>
     bf6:	88 0f       	add	r24, r24
     bf8:	99 1f       	adc	r25, r25
     bfa:	0a 94       	dec	r0
     bfc:	e2 f7       	brpl	.-8      	; 0xbf6 <DIO_u8SetPinDirection+0xb0>
     bfe:	80 95       	com	r24
     c00:	84 23       	and	r24, r20
     c02:	8c 93       	st	X, r24
     c04:	a8 c0       	rjmp	.+336    	; 0xd56 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTC: CLR_BIT(DDRC,Copy_u8Pin);break;
     c06:	a4 e3       	ldi	r26, 0x34	; 52
     c08:	b0 e0       	ldi	r27, 0x00	; 0
     c0a:	e4 e3       	ldi	r30, 0x34	; 52
     c0c:	f0 e0       	ldi	r31, 0x00	; 0
     c0e:	80 81       	ld	r24, Z
     c10:	48 2f       	mov	r20, r24
     c12:	8b 81       	ldd	r24, Y+3	; 0x03
     c14:	28 2f       	mov	r18, r24
     c16:	30 e0       	ldi	r19, 0x00	; 0
     c18:	81 e0       	ldi	r24, 0x01	; 1
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	02 2e       	mov	r0, r18
     c1e:	02 c0       	rjmp	.+4      	; 0xc24 <DIO_u8SetPinDirection+0xde>
     c20:	88 0f       	add	r24, r24
     c22:	99 1f       	adc	r25, r25
     c24:	0a 94       	dec	r0
     c26:	e2 f7       	brpl	.-8      	; 0xc20 <DIO_u8SetPinDirection+0xda>
     c28:	80 95       	com	r24
     c2a:	84 23       	and	r24, r20
     c2c:	8c 93       	st	X, r24
     c2e:	93 c0       	rjmp	.+294    	; 0xd56 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTD: CLR_BIT(DDRD,Copy_u8Pin);break;
     c30:	a1 e3       	ldi	r26, 0x31	; 49
     c32:	b0 e0       	ldi	r27, 0x00	; 0
     c34:	e1 e3       	ldi	r30, 0x31	; 49
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	80 81       	ld	r24, Z
     c3a:	48 2f       	mov	r20, r24
     c3c:	8b 81       	ldd	r24, Y+3	; 0x03
     c3e:	28 2f       	mov	r18, r24
     c40:	30 e0       	ldi	r19, 0x00	; 0
     c42:	81 e0       	ldi	r24, 0x01	; 1
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	02 2e       	mov	r0, r18
     c48:	02 c0       	rjmp	.+4      	; 0xc4e <DIO_u8SetPinDirection+0x108>
     c4a:	88 0f       	add	r24, r24
     c4c:	99 1f       	adc	r25, r25
     c4e:	0a 94       	dec	r0
     c50:	e2 f7       	brpl	.-8      	; 0xc4a <DIO_u8SetPinDirection+0x104>
     c52:	80 95       	com	r24
     c54:	84 23       	and	r24, r20
     c56:	8c 93       	st	X, r24
     c58:	7e c0       	rjmp	.+252    	; 0xd56 <DIO_u8SetPinDirection+0x210>
			default: Local_u8ErrorState=1;
     c5a:	81 e0       	ldi	r24, 0x01	; 1
     c5c:	89 83       	std	Y+1, r24	; 0x01
     c5e:	7b c0       	rjmp	.+246    	; 0xd56 <DIO_u8SetPinDirection+0x210>
			}
		else if(Copy_u8Direction==DIO_u8PIN_OUTPUT)
     c60:	8c 81       	ldd	r24, Y+4	; 0x04
     c62:	81 30       	cpi	r24, 0x01	; 1
     c64:	09 f0       	breq	.+2      	; 0xc68 <DIO_u8SetPinDirection+0x122>
     c66:	72 c0       	rjmp	.+228    	; 0xd4c <DIO_u8SetPinDirection+0x206>
		{
			switch(Copy_u8Port)
     c68:	8a 81       	ldd	r24, Y+2	; 0x02
     c6a:	28 2f       	mov	r18, r24
     c6c:	30 e0       	ldi	r19, 0x00	; 0
     c6e:	3e 83       	std	Y+6, r19	; 0x06
     c70:	2d 83       	std	Y+5, r18	; 0x05
     c72:	8d 81       	ldd	r24, Y+5	; 0x05
     c74:	9e 81       	ldd	r25, Y+6	; 0x06
     c76:	81 30       	cpi	r24, 0x01	; 1
     c78:	91 05       	cpc	r25, r1
     c7a:	49 f1       	breq	.+82     	; 0xcce <DIO_u8SetPinDirection+0x188>
     c7c:	2d 81       	ldd	r18, Y+5	; 0x05
     c7e:	3e 81       	ldd	r19, Y+6	; 0x06
     c80:	22 30       	cpi	r18, 0x02	; 2
     c82:	31 05       	cpc	r19, r1
     c84:	2c f4       	brge	.+10     	; 0xc90 <DIO_u8SetPinDirection+0x14a>
     c86:	8d 81       	ldd	r24, Y+5	; 0x05
     c88:	9e 81       	ldd	r25, Y+6	; 0x06
     c8a:	00 97       	sbiw	r24, 0x00	; 0
     c8c:	61 f0       	breq	.+24     	; 0xca6 <DIO_u8SetPinDirection+0x160>
     c8e:	5b c0       	rjmp	.+182    	; 0xd46 <DIO_u8SetPinDirection+0x200>
     c90:	2d 81       	ldd	r18, Y+5	; 0x05
     c92:	3e 81       	ldd	r19, Y+6	; 0x06
     c94:	22 30       	cpi	r18, 0x02	; 2
     c96:	31 05       	cpc	r19, r1
     c98:	71 f1       	breq	.+92     	; 0xcf6 <DIO_u8SetPinDirection+0x1b0>
     c9a:	8d 81       	ldd	r24, Y+5	; 0x05
     c9c:	9e 81       	ldd	r25, Y+6	; 0x06
     c9e:	83 30       	cpi	r24, 0x03	; 3
     ca0:	91 05       	cpc	r25, r1
     ca2:	e9 f1       	breq	.+122    	; 0xd1e <DIO_u8SetPinDirection+0x1d8>
     ca4:	50 c0       	rjmp	.+160    	; 0xd46 <DIO_u8SetPinDirection+0x200>
			{
			case DIO_u8PORTA: SET_BIT(DDRA,Copy_u8Pin);break;
     ca6:	aa e3       	ldi	r26, 0x3A	; 58
     ca8:	b0 e0       	ldi	r27, 0x00	; 0
     caa:	ea e3       	ldi	r30, 0x3A	; 58
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	48 2f       	mov	r20, r24
     cb2:	8b 81       	ldd	r24, Y+3	; 0x03
     cb4:	28 2f       	mov	r18, r24
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	81 e0       	ldi	r24, 0x01	; 1
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	02 2e       	mov	r0, r18
     cbe:	02 c0       	rjmp	.+4      	; 0xcc4 <DIO_u8SetPinDirection+0x17e>
     cc0:	88 0f       	add	r24, r24
     cc2:	99 1f       	adc	r25, r25
     cc4:	0a 94       	dec	r0
     cc6:	e2 f7       	brpl	.-8      	; 0xcc0 <DIO_u8SetPinDirection+0x17a>
     cc8:	84 2b       	or	r24, r20
     cca:	8c 93       	st	X, r24
     ccc:	44 c0       	rjmp	.+136    	; 0xd56 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTB: SET_BIT(DDRB,Copy_u8Pin);break;
     cce:	a7 e3       	ldi	r26, 0x37	; 55
     cd0:	b0 e0       	ldi	r27, 0x00	; 0
     cd2:	e7 e3       	ldi	r30, 0x37	; 55
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	80 81       	ld	r24, Z
     cd8:	48 2f       	mov	r20, r24
     cda:	8b 81       	ldd	r24, Y+3	; 0x03
     cdc:	28 2f       	mov	r18, r24
     cde:	30 e0       	ldi	r19, 0x00	; 0
     ce0:	81 e0       	ldi	r24, 0x01	; 1
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	02 2e       	mov	r0, r18
     ce6:	02 c0       	rjmp	.+4      	; 0xcec <DIO_u8SetPinDirection+0x1a6>
     ce8:	88 0f       	add	r24, r24
     cea:	99 1f       	adc	r25, r25
     cec:	0a 94       	dec	r0
     cee:	e2 f7       	brpl	.-8      	; 0xce8 <DIO_u8SetPinDirection+0x1a2>
     cf0:	84 2b       	or	r24, r20
     cf2:	8c 93       	st	X, r24
     cf4:	30 c0       	rjmp	.+96     	; 0xd56 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTC: SET_BIT(DDRC,Copy_u8Pin);break;
     cf6:	a4 e3       	ldi	r26, 0x34	; 52
     cf8:	b0 e0       	ldi	r27, 0x00	; 0
     cfa:	e4 e3       	ldi	r30, 0x34	; 52
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	80 81       	ld	r24, Z
     d00:	48 2f       	mov	r20, r24
     d02:	8b 81       	ldd	r24, Y+3	; 0x03
     d04:	28 2f       	mov	r18, r24
     d06:	30 e0       	ldi	r19, 0x00	; 0
     d08:	81 e0       	ldi	r24, 0x01	; 1
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	02 2e       	mov	r0, r18
     d0e:	02 c0       	rjmp	.+4      	; 0xd14 <DIO_u8SetPinDirection+0x1ce>
     d10:	88 0f       	add	r24, r24
     d12:	99 1f       	adc	r25, r25
     d14:	0a 94       	dec	r0
     d16:	e2 f7       	brpl	.-8      	; 0xd10 <DIO_u8SetPinDirection+0x1ca>
     d18:	84 2b       	or	r24, r20
     d1a:	8c 93       	st	X, r24
     d1c:	1c c0       	rjmp	.+56     	; 0xd56 <DIO_u8SetPinDirection+0x210>
			case DIO_u8PORTD: SET_BIT(DDRD,Copy_u8Pin);break;
     d1e:	a1 e3       	ldi	r26, 0x31	; 49
     d20:	b0 e0       	ldi	r27, 0x00	; 0
     d22:	e1 e3       	ldi	r30, 0x31	; 49
     d24:	f0 e0       	ldi	r31, 0x00	; 0
     d26:	80 81       	ld	r24, Z
     d28:	48 2f       	mov	r20, r24
     d2a:	8b 81       	ldd	r24, Y+3	; 0x03
     d2c:	28 2f       	mov	r18, r24
     d2e:	30 e0       	ldi	r19, 0x00	; 0
     d30:	81 e0       	ldi	r24, 0x01	; 1
     d32:	90 e0       	ldi	r25, 0x00	; 0
     d34:	02 2e       	mov	r0, r18
     d36:	02 c0       	rjmp	.+4      	; 0xd3c <DIO_u8SetPinDirection+0x1f6>
     d38:	88 0f       	add	r24, r24
     d3a:	99 1f       	adc	r25, r25
     d3c:	0a 94       	dec	r0
     d3e:	e2 f7       	brpl	.-8      	; 0xd38 <DIO_u8SetPinDirection+0x1f2>
     d40:	84 2b       	or	r24, r20
     d42:	8c 93       	st	X, r24
     d44:	08 c0       	rjmp	.+16     	; 0xd56 <DIO_u8SetPinDirection+0x210>
			default: Local_u8ErrorState=1;
     d46:	81 e0       	ldi	r24, 0x01	; 1
     d48:	89 83       	std	Y+1, r24	; 0x01
     d4a:	05 c0       	rjmp	.+10     	; 0xd56 <DIO_u8SetPinDirection+0x210>
			}
		}
		else
		{
			Local_u8ErrorState=1;
     d4c:	81 e0       	ldi	r24, 0x01	; 1
     d4e:	89 83       	std	Y+1, r24	; 0x01
     d50:	02 c0       	rjmp	.+4      	; 0xd56 <DIO_u8SetPinDirection+0x210>
		}
	}
	else
	{
		Local_u8ErrorState=1;
     d52:	81 e0       	ldi	r24, 0x01	; 1
     d54:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
     d56:	89 81       	ldd	r24, Y+1	; 0x01
}
     d58:	28 96       	adiw	r28, 0x08	; 8
     d5a:	0f b6       	in	r0, 0x3f	; 63
     d5c:	f8 94       	cli
     d5e:	de bf       	out	0x3e, r29	; 62
     d60:	0f be       	out	0x3f, r0	; 63
     d62:	cd bf       	out	0x3d, r28	; 61
     d64:	cf 91       	pop	r28
     d66:	df 91       	pop	r29
     d68:	08 95       	ret

00000d6a <DIO_u8SetPortDirection>:

u8 DIO_u8SetPortDirection(u8 Copy_u8Port, u8 Copy_u8Direction)
{
     d6a:	df 93       	push	r29
     d6c:	cf 93       	push	r28
     d6e:	00 d0       	rcall	.+0      	; 0xd70 <DIO_u8SetPortDirection+0x6>
     d70:	00 d0       	rcall	.+0      	; 0xd72 <DIO_u8SetPortDirection+0x8>
     d72:	0f 92       	push	r0
     d74:	cd b7       	in	r28, 0x3d	; 61
     d76:	de b7       	in	r29, 0x3e	; 62
     d78:	8a 83       	std	Y+2, r24	; 0x02
     d7a:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState=0;
     d7c:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8Port)
     d7e:	8a 81       	ldd	r24, Y+2	; 0x02
     d80:	28 2f       	mov	r18, r24
     d82:	30 e0       	ldi	r19, 0x00	; 0
     d84:	3d 83       	std	Y+5, r19	; 0x05
     d86:	2c 83       	std	Y+4, r18	; 0x04
     d88:	8c 81       	ldd	r24, Y+4	; 0x04
     d8a:	9d 81       	ldd	r25, Y+5	; 0x05
     d8c:	81 30       	cpi	r24, 0x01	; 1
     d8e:	91 05       	cpc	r25, r1
     d90:	d1 f0       	breq	.+52     	; 0xdc6 <DIO_u8SetPortDirection+0x5c>
     d92:	2c 81       	ldd	r18, Y+4	; 0x04
     d94:	3d 81       	ldd	r19, Y+5	; 0x05
     d96:	22 30       	cpi	r18, 0x02	; 2
     d98:	31 05       	cpc	r19, r1
     d9a:	2c f4       	brge	.+10     	; 0xda6 <DIO_u8SetPortDirection+0x3c>
     d9c:	8c 81       	ldd	r24, Y+4	; 0x04
     d9e:	9d 81       	ldd	r25, Y+5	; 0x05
     da0:	00 97       	sbiw	r24, 0x00	; 0
     da2:	61 f0       	breq	.+24     	; 0xdbc <DIO_u8SetPortDirection+0x52>
     da4:	1f c0       	rjmp	.+62     	; 0xde4 <DIO_u8SetPortDirection+0x7a>
     da6:	2c 81       	ldd	r18, Y+4	; 0x04
     da8:	3d 81       	ldd	r19, Y+5	; 0x05
     daa:	22 30       	cpi	r18, 0x02	; 2
     dac:	31 05       	cpc	r19, r1
     dae:	81 f0       	breq	.+32     	; 0xdd0 <DIO_u8SetPortDirection+0x66>
     db0:	8c 81       	ldd	r24, Y+4	; 0x04
     db2:	9d 81       	ldd	r25, Y+5	; 0x05
     db4:	83 30       	cpi	r24, 0x03	; 3
     db6:	91 05       	cpc	r25, r1
     db8:	81 f0       	breq	.+32     	; 0xdda <DIO_u8SetPortDirection+0x70>
     dba:	14 c0       	rjmp	.+40     	; 0xde4 <DIO_u8SetPortDirection+0x7a>
	{
	case DIO_u8PORTA: DDRA=Copy_u8Direction;break;
     dbc:	ea e3       	ldi	r30, 0x3A	; 58
     dbe:	f0 e0       	ldi	r31, 0x00	; 0
     dc0:	8b 81       	ldd	r24, Y+3	; 0x03
     dc2:	80 83       	st	Z, r24
     dc4:	11 c0       	rjmp	.+34     	; 0xde8 <DIO_u8SetPortDirection+0x7e>
	case DIO_u8PORTB: DDRB=Copy_u8Direction;break;
     dc6:	e7 e3       	ldi	r30, 0x37	; 55
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	8b 81       	ldd	r24, Y+3	; 0x03
     dcc:	80 83       	st	Z, r24
     dce:	0c c0       	rjmp	.+24     	; 0xde8 <DIO_u8SetPortDirection+0x7e>
	case DIO_u8PORTC: DDRC=Copy_u8Direction;break;
     dd0:	e4 e3       	ldi	r30, 0x34	; 52
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	8b 81       	ldd	r24, Y+3	; 0x03
     dd6:	80 83       	st	Z, r24
     dd8:	07 c0       	rjmp	.+14     	; 0xde8 <DIO_u8SetPortDirection+0x7e>
	case DIO_u8PORTD: DDRD=Copy_u8Direction;break;
     dda:	e1 e3       	ldi	r30, 0x31	; 49
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	8b 81       	ldd	r24, Y+3	; 0x03
     de0:	80 83       	st	Z, r24
     de2:	02 c0       	rjmp	.+4      	; 0xde8 <DIO_u8SetPortDirection+0x7e>
	default: Local_u8ErrorState=1;
     de4:	81 e0       	ldi	r24, 0x01	; 1
     de6:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
     de8:	89 81       	ldd	r24, Y+1	; 0x01
}
     dea:	0f 90       	pop	r0
     dec:	0f 90       	pop	r0
     dee:	0f 90       	pop	r0
     df0:	0f 90       	pop	r0
     df2:	0f 90       	pop	r0
     df4:	cf 91       	pop	r28
     df6:	df 91       	pop	r29
     df8:	08 95       	ret

00000dfa <DIO_u8SetPinValue>:

u8 DIO_u8SetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin, u8 Copy_u8Value)
{
     dfa:	df 93       	push	r29
     dfc:	cf 93       	push	r28
     dfe:	cd b7       	in	r28, 0x3d	; 61
     e00:	de b7       	in	r29, 0x3e	; 62
     e02:	28 97       	sbiw	r28, 0x08	; 8
     e04:	0f b6       	in	r0, 0x3f	; 63
     e06:	f8 94       	cli
     e08:	de bf       	out	0x3e, r29	; 62
     e0a:	0f be       	out	0x3f, r0	; 63
     e0c:	cd bf       	out	0x3d, r28	; 61
     e0e:	8a 83       	std	Y+2, r24	; 0x02
     e10:	6b 83       	std	Y+3, r22	; 0x03
     e12:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState=0;
     e14:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8Pin<= DIO_u8PIN7)
     e16:	8b 81       	ldd	r24, Y+3	; 0x03
     e18:	88 30       	cpi	r24, 0x08	; 8
     e1a:	08 f0       	brcs	.+2      	; 0xe1e <DIO_u8SetPinValue+0x24>
     e1c:	f4 c0       	rjmp	.+488    	; 0x1006 <DIO_u8SetPinValue+0x20c>
	{
		if(Copy_u8Value==DIO_u8PIN_LOW)
     e1e:	8c 81       	ldd	r24, Y+4	; 0x04
     e20:	88 23       	and	r24, r24
     e22:	09 f0       	breq	.+2      	; 0xe26 <DIO_u8SetPinValue+0x2c>
     e24:	77 c0       	rjmp	.+238    	; 0xf14 <DIO_u8SetPinValue+0x11a>
			switch(Copy_u8Port)
     e26:	8a 81       	ldd	r24, Y+2	; 0x02
     e28:	28 2f       	mov	r18, r24
     e2a:	30 e0       	ldi	r19, 0x00	; 0
     e2c:	38 87       	std	Y+8, r19	; 0x08
     e2e:	2f 83       	std	Y+7, r18	; 0x07
     e30:	8f 81       	ldd	r24, Y+7	; 0x07
     e32:	98 85       	ldd	r25, Y+8	; 0x08
     e34:	81 30       	cpi	r24, 0x01	; 1
     e36:	91 05       	cpc	r25, r1
     e38:	59 f1       	breq	.+86     	; 0xe90 <DIO_u8SetPinValue+0x96>
     e3a:	2f 81       	ldd	r18, Y+7	; 0x07
     e3c:	38 85       	ldd	r19, Y+8	; 0x08
     e3e:	22 30       	cpi	r18, 0x02	; 2
     e40:	31 05       	cpc	r19, r1
     e42:	2c f4       	brge	.+10     	; 0xe4e <DIO_u8SetPinValue+0x54>
     e44:	8f 81       	ldd	r24, Y+7	; 0x07
     e46:	98 85       	ldd	r25, Y+8	; 0x08
     e48:	00 97       	sbiw	r24, 0x00	; 0
     e4a:	69 f0       	breq	.+26     	; 0xe66 <DIO_u8SetPinValue+0x6c>
     e4c:	60 c0       	rjmp	.+192    	; 0xf0e <DIO_u8SetPinValue+0x114>
     e4e:	2f 81       	ldd	r18, Y+7	; 0x07
     e50:	38 85       	ldd	r19, Y+8	; 0x08
     e52:	22 30       	cpi	r18, 0x02	; 2
     e54:	31 05       	cpc	r19, r1
     e56:	89 f1       	breq	.+98     	; 0xeba <DIO_u8SetPinValue+0xc0>
     e58:	8f 81       	ldd	r24, Y+7	; 0x07
     e5a:	98 85       	ldd	r25, Y+8	; 0x08
     e5c:	83 30       	cpi	r24, 0x03	; 3
     e5e:	91 05       	cpc	r25, r1
     e60:	09 f4       	brne	.+2      	; 0xe64 <DIO_u8SetPinValue+0x6a>
     e62:	40 c0       	rjmp	.+128    	; 0xee4 <DIO_u8SetPinValue+0xea>
     e64:	54 c0       	rjmp	.+168    	; 0xf0e <DIO_u8SetPinValue+0x114>
			{
			case DIO_u8PORTA: CLR_BIT(PORTA,Copy_u8Pin);break;
     e66:	ab e3       	ldi	r26, 0x3B	; 59
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	eb e3       	ldi	r30, 0x3B	; 59
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	48 2f       	mov	r20, r24
     e72:	8b 81       	ldd	r24, Y+3	; 0x03
     e74:	28 2f       	mov	r18, r24
     e76:	30 e0       	ldi	r19, 0x00	; 0
     e78:	81 e0       	ldi	r24, 0x01	; 1
     e7a:	90 e0       	ldi	r25, 0x00	; 0
     e7c:	02 2e       	mov	r0, r18
     e7e:	02 c0       	rjmp	.+4      	; 0xe84 <DIO_u8SetPinValue+0x8a>
     e80:	88 0f       	add	r24, r24
     e82:	99 1f       	adc	r25, r25
     e84:	0a 94       	dec	r0
     e86:	e2 f7       	brpl	.-8      	; 0xe80 <DIO_u8SetPinValue+0x86>
     e88:	80 95       	com	r24
     e8a:	84 23       	and	r24, r20
     e8c:	8c 93       	st	X, r24
     e8e:	bd c0       	rjmp	.+378    	; 0x100a <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTB: CLR_BIT(PORTB,Copy_u8Pin);break;
     e90:	a8 e3       	ldi	r26, 0x38	; 56
     e92:	b0 e0       	ldi	r27, 0x00	; 0
     e94:	e8 e3       	ldi	r30, 0x38	; 56
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	80 81       	ld	r24, Z
     e9a:	48 2f       	mov	r20, r24
     e9c:	8b 81       	ldd	r24, Y+3	; 0x03
     e9e:	28 2f       	mov	r18, r24
     ea0:	30 e0       	ldi	r19, 0x00	; 0
     ea2:	81 e0       	ldi	r24, 0x01	; 1
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	02 2e       	mov	r0, r18
     ea8:	02 c0       	rjmp	.+4      	; 0xeae <DIO_u8SetPinValue+0xb4>
     eaa:	88 0f       	add	r24, r24
     eac:	99 1f       	adc	r25, r25
     eae:	0a 94       	dec	r0
     eb0:	e2 f7       	brpl	.-8      	; 0xeaa <DIO_u8SetPinValue+0xb0>
     eb2:	80 95       	com	r24
     eb4:	84 23       	and	r24, r20
     eb6:	8c 93       	st	X, r24
     eb8:	a8 c0       	rjmp	.+336    	; 0x100a <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTC: CLR_BIT(PORTC,Copy_u8Pin);break;
     eba:	a5 e3       	ldi	r26, 0x35	; 53
     ebc:	b0 e0       	ldi	r27, 0x00	; 0
     ebe:	e5 e3       	ldi	r30, 0x35	; 53
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	80 81       	ld	r24, Z
     ec4:	48 2f       	mov	r20, r24
     ec6:	8b 81       	ldd	r24, Y+3	; 0x03
     ec8:	28 2f       	mov	r18, r24
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	90 e0       	ldi	r25, 0x00	; 0
     ed0:	02 2e       	mov	r0, r18
     ed2:	02 c0       	rjmp	.+4      	; 0xed8 <DIO_u8SetPinValue+0xde>
     ed4:	88 0f       	add	r24, r24
     ed6:	99 1f       	adc	r25, r25
     ed8:	0a 94       	dec	r0
     eda:	e2 f7       	brpl	.-8      	; 0xed4 <DIO_u8SetPinValue+0xda>
     edc:	80 95       	com	r24
     ede:	84 23       	and	r24, r20
     ee0:	8c 93       	st	X, r24
     ee2:	93 c0       	rjmp	.+294    	; 0x100a <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTD: CLR_BIT(PORTD,Copy_u8Pin);break;
     ee4:	a2 e3       	ldi	r26, 0x32	; 50
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	e2 e3       	ldi	r30, 0x32	; 50
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	48 2f       	mov	r20, r24
     ef0:	8b 81       	ldd	r24, Y+3	; 0x03
     ef2:	28 2f       	mov	r18, r24
     ef4:	30 e0       	ldi	r19, 0x00	; 0
     ef6:	81 e0       	ldi	r24, 0x01	; 1
     ef8:	90 e0       	ldi	r25, 0x00	; 0
     efa:	02 2e       	mov	r0, r18
     efc:	02 c0       	rjmp	.+4      	; 0xf02 <DIO_u8SetPinValue+0x108>
     efe:	88 0f       	add	r24, r24
     f00:	99 1f       	adc	r25, r25
     f02:	0a 94       	dec	r0
     f04:	e2 f7       	brpl	.-8      	; 0xefe <DIO_u8SetPinValue+0x104>
     f06:	80 95       	com	r24
     f08:	84 23       	and	r24, r20
     f0a:	8c 93       	st	X, r24
     f0c:	7e c0       	rjmp	.+252    	; 0x100a <DIO_u8SetPinValue+0x210>
			default: Local_u8ErrorState=1;
     f0e:	81 e0       	ldi	r24, 0x01	; 1
     f10:	89 83       	std	Y+1, r24	; 0x01
     f12:	7b c0       	rjmp	.+246    	; 0x100a <DIO_u8SetPinValue+0x210>
			}
		else if(Copy_u8Value==DIO_u8PIN_HIGH)
     f14:	8c 81       	ldd	r24, Y+4	; 0x04
     f16:	81 30       	cpi	r24, 0x01	; 1
     f18:	09 f0       	breq	.+2      	; 0xf1c <DIO_u8SetPinValue+0x122>
     f1a:	72 c0       	rjmp	.+228    	; 0x1000 <DIO_u8SetPinValue+0x206>
		{
			switch(Copy_u8Port)
     f1c:	8a 81       	ldd	r24, Y+2	; 0x02
     f1e:	28 2f       	mov	r18, r24
     f20:	30 e0       	ldi	r19, 0x00	; 0
     f22:	3e 83       	std	Y+6, r19	; 0x06
     f24:	2d 83       	std	Y+5, r18	; 0x05
     f26:	8d 81       	ldd	r24, Y+5	; 0x05
     f28:	9e 81       	ldd	r25, Y+6	; 0x06
     f2a:	81 30       	cpi	r24, 0x01	; 1
     f2c:	91 05       	cpc	r25, r1
     f2e:	49 f1       	breq	.+82     	; 0xf82 <DIO_u8SetPinValue+0x188>
     f30:	2d 81       	ldd	r18, Y+5	; 0x05
     f32:	3e 81       	ldd	r19, Y+6	; 0x06
     f34:	22 30       	cpi	r18, 0x02	; 2
     f36:	31 05       	cpc	r19, r1
     f38:	2c f4       	brge	.+10     	; 0xf44 <DIO_u8SetPinValue+0x14a>
     f3a:	8d 81       	ldd	r24, Y+5	; 0x05
     f3c:	9e 81       	ldd	r25, Y+6	; 0x06
     f3e:	00 97       	sbiw	r24, 0x00	; 0
     f40:	61 f0       	breq	.+24     	; 0xf5a <DIO_u8SetPinValue+0x160>
     f42:	5b c0       	rjmp	.+182    	; 0xffa <DIO_u8SetPinValue+0x200>
     f44:	2d 81       	ldd	r18, Y+5	; 0x05
     f46:	3e 81       	ldd	r19, Y+6	; 0x06
     f48:	22 30       	cpi	r18, 0x02	; 2
     f4a:	31 05       	cpc	r19, r1
     f4c:	71 f1       	breq	.+92     	; 0xfaa <DIO_u8SetPinValue+0x1b0>
     f4e:	8d 81       	ldd	r24, Y+5	; 0x05
     f50:	9e 81       	ldd	r25, Y+6	; 0x06
     f52:	83 30       	cpi	r24, 0x03	; 3
     f54:	91 05       	cpc	r25, r1
     f56:	e9 f1       	breq	.+122    	; 0xfd2 <DIO_u8SetPinValue+0x1d8>
     f58:	50 c0       	rjmp	.+160    	; 0xffa <DIO_u8SetPinValue+0x200>
			{
			case DIO_u8PORTA: SET_BIT(PORTA,Copy_u8Pin);break;
     f5a:	ab e3       	ldi	r26, 0x3B	; 59
     f5c:	b0 e0       	ldi	r27, 0x00	; 0
     f5e:	eb e3       	ldi	r30, 0x3B	; 59
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	48 2f       	mov	r20, r24
     f66:	8b 81       	ldd	r24, Y+3	; 0x03
     f68:	28 2f       	mov	r18, r24
     f6a:	30 e0       	ldi	r19, 0x00	; 0
     f6c:	81 e0       	ldi	r24, 0x01	; 1
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	02 2e       	mov	r0, r18
     f72:	02 c0       	rjmp	.+4      	; 0xf78 <DIO_u8SetPinValue+0x17e>
     f74:	88 0f       	add	r24, r24
     f76:	99 1f       	adc	r25, r25
     f78:	0a 94       	dec	r0
     f7a:	e2 f7       	brpl	.-8      	; 0xf74 <DIO_u8SetPinValue+0x17a>
     f7c:	84 2b       	or	r24, r20
     f7e:	8c 93       	st	X, r24
     f80:	44 c0       	rjmp	.+136    	; 0x100a <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTB: SET_BIT(PORTB,Copy_u8Pin);break;
     f82:	a8 e3       	ldi	r26, 0x38	; 56
     f84:	b0 e0       	ldi	r27, 0x00	; 0
     f86:	e8 e3       	ldi	r30, 0x38	; 56
     f88:	f0 e0       	ldi	r31, 0x00	; 0
     f8a:	80 81       	ld	r24, Z
     f8c:	48 2f       	mov	r20, r24
     f8e:	8b 81       	ldd	r24, Y+3	; 0x03
     f90:	28 2f       	mov	r18, r24
     f92:	30 e0       	ldi	r19, 0x00	; 0
     f94:	81 e0       	ldi	r24, 0x01	; 1
     f96:	90 e0       	ldi	r25, 0x00	; 0
     f98:	02 2e       	mov	r0, r18
     f9a:	02 c0       	rjmp	.+4      	; 0xfa0 <DIO_u8SetPinValue+0x1a6>
     f9c:	88 0f       	add	r24, r24
     f9e:	99 1f       	adc	r25, r25
     fa0:	0a 94       	dec	r0
     fa2:	e2 f7       	brpl	.-8      	; 0xf9c <DIO_u8SetPinValue+0x1a2>
     fa4:	84 2b       	or	r24, r20
     fa6:	8c 93       	st	X, r24
     fa8:	30 c0       	rjmp	.+96     	; 0x100a <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTC: SET_BIT(PORTC,Copy_u8Pin);break;
     faa:	a5 e3       	ldi	r26, 0x35	; 53
     fac:	b0 e0       	ldi	r27, 0x00	; 0
     fae:	e5 e3       	ldi	r30, 0x35	; 53
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	48 2f       	mov	r20, r24
     fb6:	8b 81       	ldd	r24, Y+3	; 0x03
     fb8:	28 2f       	mov	r18, r24
     fba:	30 e0       	ldi	r19, 0x00	; 0
     fbc:	81 e0       	ldi	r24, 0x01	; 1
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	02 2e       	mov	r0, r18
     fc2:	02 c0       	rjmp	.+4      	; 0xfc8 <DIO_u8SetPinValue+0x1ce>
     fc4:	88 0f       	add	r24, r24
     fc6:	99 1f       	adc	r25, r25
     fc8:	0a 94       	dec	r0
     fca:	e2 f7       	brpl	.-8      	; 0xfc4 <DIO_u8SetPinValue+0x1ca>
     fcc:	84 2b       	or	r24, r20
     fce:	8c 93       	st	X, r24
     fd0:	1c c0       	rjmp	.+56     	; 0x100a <DIO_u8SetPinValue+0x210>
			case DIO_u8PORTD: SET_BIT(PORTD,Copy_u8Pin);break;
     fd2:	a2 e3       	ldi	r26, 0x32	; 50
     fd4:	b0 e0       	ldi	r27, 0x00	; 0
     fd6:	e2 e3       	ldi	r30, 0x32	; 50
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	80 81       	ld	r24, Z
     fdc:	48 2f       	mov	r20, r24
     fde:	8b 81       	ldd	r24, Y+3	; 0x03
     fe0:	28 2f       	mov	r18, r24
     fe2:	30 e0       	ldi	r19, 0x00	; 0
     fe4:	81 e0       	ldi	r24, 0x01	; 1
     fe6:	90 e0       	ldi	r25, 0x00	; 0
     fe8:	02 2e       	mov	r0, r18
     fea:	02 c0       	rjmp	.+4      	; 0xff0 <DIO_u8SetPinValue+0x1f6>
     fec:	88 0f       	add	r24, r24
     fee:	99 1f       	adc	r25, r25
     ff0:	0a 94       	dec	r0
     ff2:	e2 f7       	brpl	.-8      	; 0xfec <DIO_u8SetPinValue+0x1f2>
     ff4:	84 2b       	or	r24, r20
     ff6:	8c 93       	st	X, r24
     ff8:	08 c0       	rjmp	.+16     	; 0x100a <DIO_u8SetPinValue+0x210>
			default: Local_u8ErrorState=1;
     ffa:	81 e0       	ldi	r24, 0x01	; 1
     ffc:	89 83       	std	Y+1, r24	; 0x01
     ffe:	05 c0       	rjmp	.+10     	; 0x100a <DIO_u8SetPinValue+0x210>
			}
		}
		else
		{
			Local_u8ErrorState=1;
    1000:	81 e0       	ldi	r24, 0x01	; 1
    1002:	89 83       	std	Y+1, r24	; 0x01
    1004:	02 c0       	rjmp	.+4      	; 0x100a <DIO_u8SetPinValue+0x210>
		}
	}
	else
	{
		Local_u8ErrorState=1;
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    100a:	89 81       	ldd	r24, Y+1	; 0x01
}
    100c:	28 96       	adiw	r28, 0x08	; 8
    100e:	0f b6       	in	r0, 0x3f	; 63
    1010:	f8 94       	cli
    1012:	de bf       	out	0x3e, r29	; 62
    1014:	0f be       	out	0x3f, r0	; 63
    1016:	cd bf       	out	0x3d, r28	; 61
    1018:	cf 91       	pop	r28
    101a:	df 91       	pop	r29
    101c:	08 95       	ret

0000101e <DIO_u8SetPortValue>:

u8 DIO_u8SetPortValue(u8 Copy_u8Port, u8 Copy_u8Value)
{
    101e:	df 93       	push	r29
    1020:	cf 93       	push	r28
    1022:	00 d0       	rcall	.+0      	; 0x1024 <DIO_u8SetPortValue+0x6>
    1024:	00 d0       	rcall	.+0      	; 0x1026 <DIO_u8SetPortValue+0x8>
    1026:	0f 92       	push	r0
    1028:	cd b7       	in	r28, 0x3d	; 61
    102a:	de b7       	in	r29, 0x3e	; 62
    102c:	8a 83       	std	Y+2, r24	; 0x02
    102e:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState=0;
    1030:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8Port)
    1032:	8a 81       	ldd	r24, Y+2	; 0x02
    1034:	28 2f       	mov	r18, r24
    1036:	30 e0       	ldi	r19, 0x00	; 0
    1038:	3d 83       	std	Y+5, r19	; 0x05
    103a:	2c 83       	std	Y+4, r18	; 0x04
    103c:	8c 81       	ldd	r24, Y+4	; 0x04
    103e:	9d 81       	ldd	r25, Y+5	; 0x05
    1040:	81 30       	cpi	r24, 0x01	; 1
    1042:	91 05       	cpc	r25, r1
    1044:	d1 f0       	breq	.+52     	; 0x107a <DIO_u8SetPortValue+0x5c>
    1046:	2c 81       	ldd	r18, Y+4	; 0x04
    1048:	3d 81       	ldd	r19, Y+5	; 0x05
    104a:	22 30       	cpi	r18, 0x02	; 2
    104c:	31 05       	cpc	r19, r1
    104e:	2c f4       	brge	.+10     	; 0x105a <DIO_u8SetPortValue+0x3c>
    1050:	8c 81       	ldd	r24, Y+4	; 0x04
    1052:	9d 81       	ldd	r25, Y+5	; 0x05
    1054:	00 97       	sbiw	r24, 0x00	; 0
    1056:	61 f0       	breq	.+24     	; 0x1070 <DIO_u8SetPortValue+0x52>
    1058:	1f c0       	rjmp	.+62     	; 0x1098 <DIO_u8SetPortValue+0x7a>
    105a:	2c 81       	ldd	r18, Y+4	; 0x04
    105c:	3d 81       	ldd	r19, Y+5	; 0x05
    105e:	22 30       	cpi	r18, 0x02	; 2
    1060:	31 05       	cpc	r19, r1
    1062:	81 f0       	breq	.+32     	; 0x1084 <DIO_u8SetPortValue+0x66>
    1064:	8c 81       	ldd	r24, Y+4	; 0x04
    1066:	9d 81       	ldd	r25, Y+5	; 0x05
    1068:	83 30       	cpi	r24, 0x03	; 3
    106a:	91 05       	cpc	r25, r1
    106c:	81 f0       	breq	.+32     	; 0x108e <DIO_u8SetPortValue+0x70>
    106e:	14 c0       	rjmp	.+40     	; 0x1098 <DIO_u8SetPortValue+0x7a>
	{
	case DIO_u8PORTA: PORTA=Copy_u8Value;break;
    1070:	eb e3       	ldi	r30, 0x3B	; 59
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	8b 81       	ldd	r24, Y+3	; 0x03
    1076:	80 83       	st	Z, r24
    1078:	11 c0       	rjmp	.+34     	; 0x109c <DIO_u8SetPortValue+0x7e>
	case DIO_u8PORTB: PORTB=Copy_u8Value;break;
    107a:	e8 e3       	ldi	r30, 0x38	; 56
    107c:	f0 e0       	ldi	r31, 0x00	; 0
    107e:	8b 81       	ldd	r24, Y+3	; 0x03
    1080:	80 83       	st	Z, r24
    1082:	0c c0       	rjmp	.+24     	; 0x109c <DIO_u8SetPortValue+0x7e>
	case DIO_u8PORTC: PORTC=Copy_u8Value;break;
    1084:	e5 e3       	ldi	r30, 0x35	; 53
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	8b 81       	ldd	r24, Y+3	; 0x03
    108a:	80 83       	st	Z, r24
    108c:	07 c0       	rjmp	.+14     	; 0x109c <DIO_u8SetPortValue+0x7e>
	case DIO_u8PORTD: PORTD=Copy_u8Value;break;
    108e:	e2 e3       	ldi	r30, 0x32	; 50
    1090:	f0 e0       	ldi	r31, 0x00	; 0
    1092:	8b 81       	ldd	r24, Y+3	; 0x03
    1094:	80 83       	st	Z, r24
    1096:	02 c0       	rjmp	.+4      	; 0x109c <DIO_u8SetPortValue+0x7e>
	default: Local_u8ErrorState=1;
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState;
    109c:	89 81       	ldd	r24, Y+1	; 0x01
}
    109e:	0f 90       	pop	r0
    10a0:	0f 90       	pop	r0
    10a2:	0f 90       	pop	r0
    10a4:	0f 90       	pop	r0
    10a6:	0f 90       	pop	r0
    10a8:	cf 91       	pop	r28
    10aa:	df 91       	pop	r29
    10ac:	08 95       	ret

000010ae <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin, u8* Copy_pu8Value)
{
    10ae:	df 93       	push	r29
    10b0:	cf 93       	push	r28
    10b2:	cd b7       	in	r28, 0x3d	; 61
    10b4:	de b7       	in	r29, 0x3e	; 62
    10b6:	27 97       	sbiw	r28, 0x07	; 7
    10b8:	0f b6       	in	r0, 0x3f	; 63
    10ba:	f8 94       	cli
    10bc:	de bf       	out	0x3e, r29	; 62
    10be:	0f be       	out	0x3f, r0	; 63
    10c0:	cd bf       	out	0x3d, r28	; 61
    10c2:	8a 83       	std	Y+2, r24	; 0x02
    10c4:	6b 83       	std	Y+3, r22	; 0x03
    10c6:	5d 83       	std	Y+5, r21	; 0x05
    10c8:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState=0;
    10ca:	19 82       	std	Y+1, r1	; 0x01
	if((Copy_pu8Value!=0) && (Copy_u8Pin<=DIO_u8PIN7))
    10cc:	8c 81       	ldd	r24, Y+4	; 0x04
    10ce:	9d 81       	ldd	r25, Y+5	; 0x05
    10d0:	00 97       	sbiw	r24, 0x00	; 0
    10d2:	09 f4       	brne	.+2      	; 0x10d6 <DIO_u8GetPinValue+0x28>
    10d4:	78 c0       	rjmp	.+240    	; 0x11c6 <DIO_u8GetPinValue+0x118>
    10d6:	8b 81       	ldd	r24, Y+3	; 0x03
    10d8:	88 30       	cpi	r24, 0x08	; 8
    10da:	08 f0       	brcs	.+2      	; 0x10de <DIO_u8GetPinValue+0x30>
    10dc:	74 c0       	rjmp	.+232    	; 0x11c6 <DIO_u8GetPinValue+0x118>
		{
			switch(Copy_u8Port)
    10de:	8a 81       	ldd	r24, Y+2	; 0x02
    10e0:	28 2f       	mov	r18, r24
    10e2:	30 e0       	ldi	r19, 0x00	; 0
    10e4:	3f 83       	std	Y+7, r19	; 0x07
    10e6:	2e 83       	std	Y+6, r18	; 0x06
    10e8:	4e 81       	ldd	r20, Y+6	; 0x06
    10ea:	5f 81       	ldd	r21, Y+7	; 0x07
    10ec:	41 30       	cpi	r20, 0x01	; 1
    10ee:	51 05       	cpc	r21, r1
    10f0:	59 f1       	breq	.+86     	; 0x1148 <DIO_u8GetPinValue+0x9a>
    10f2:	8e 81       	ldd	r24, Y+6	; 0x06
    10f4:	9f 81       	ldd	r25, Y+7	; 0x07
    10f6:	82 30       	cpi	r24, 0x02	; 2
    10f8:	91 05       	cpc	r25, r1
    10fa:	34 f4       	brge	.+12     	; 0x1108 <DIO_u8GetPinValue+0x5a>
    10fc:	2e 81       	ldd	r18, Y+6	; 0x06
    10fe:	3f 81       	ldd	r19, Y+7	; 0x07
    1100:	21 15       	cp	r18, r1
    1102:	31 05       	cpc	r19, r1
    1104:	69 f0       	breq	.+26     	; 0x1120 <DIO_u8GetPinValue+0x72>
    1106:	5c c0       	rjmp	.+184    	; 0x11c0 <DIO_u8GetPinValue+0x112>
    1108:	4e 81       	ldd	r20, Y+6	; 0x06
    110a:	5f 81       	ldd	r21, Y+7	; 0x07
    110c:	42 30       	cpi	r20, 0x02	; 2
    110e:	51 05       	cpc	r21, r1
    1110:	79 f1       	breq	.+94     	; 0x1170 <DIO_u8GetPinValue+0xc2>
    1112:	8e 81       	ldd	r24, Y+6	; 0x06
    1114:	9f 81       	ldd	r25, Y+7	; 0x07
    1116:	83 30       	cpi	r24, 0x03	; 3
    1118:	91 05       	cpc	r25, r1
    111a:	09 f4       	brne	.+2      	; 0x111e <DIO_u8GetPinValue+0x70>
    111c:	3d c0       	rjmp	.+122    	; 0x1198 <DIO_u8GetPinValue+0xea>
    111e:	50 c0       	rjmp	.+160    	; 0x11c0 <DIO_u8GetPinValue+0x112>
			{
			case DIO_u8PORTA: *Copy_pu8Value=GET_BIT(PINA,Copy_u8Pin);break;
    1120:	e9 e3       	ldi	r30, 0x39	; 57
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	28 2f       	mov	r18, r24
    1128:	30 e0       	ldi	r19, 0x00	; 0
    112a:	8b 81       	ldd	r24, Y+3	; 0x03
    112c:	88 2f       	mov	r24, r24
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	a9 01       	movw	r20, r18
    1132:	02 c0       	rjmp	.+4      	; 0x1138 <DIO_u8GetPinValue+0x8a>
    1134:	55 95       	asr	r21
    1136:	47 95       	ror	r20
    1138:	8a 95       	dec	r24
    113a:	e2 f7       	brpl	.-8      	; 0x1134 <DIO_u8GetPinValue+0x86>
    113c:	ca 01       	movw	r24, r20
    113e:	81 70       	andi	r24, 0x01	; 1
    1140:	ec 81       	ldd	r30, Y+4	; 0x04
    1142:	fd 81       	ldd	r31, Y+5	; 0x05
    1144:	80 83       	st	Z, r24
    1146:	41 c0       	rjmp	.+130    	; 0x11ca <DIO_u8GetPinValue+0x11c>
			case DIO_u8PORTB: *Copy_pu8Value=GET_BIT(PINB,Copy_u8Pin);break;
    1148:	e6 e3       	ldi	r30, 0x36	; 54
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	28 2f       	mov	r18, r24
    1150:	30 e0       	ldi	r19, 0x00	; 0
    1152:	8b 81       	ldd	r24, Y+3	; 0x03
    1154:	88 2f       	mov	r24, r24
    1156:	90 e0       	ldi	r25, 0x00	; 0
    1158:	a9 01       	movw	r20, r18
    115a:	02 c0       	rjmp	.+4      	; 0x1160 <DIO_u8GetPinValue+0xb2>
    115c:	55 95       	asr	r21
    115e:	47 95       	ror	r20
    1160:	8a 95       	dec	r24
    1162:	e2 f7       	brpl	.-8      	; 0x115c <DIO_u8GetPinValue+0xae>
    1164:	ca 01       	movw	r24, r20
    1166:	81 70       	andi	r24, 0x01	; 1
    1168:	ec 81       	ldd	r30, Y+4	; 0x04
    116a:	fd 81       	ldd	r31, Y+5	; 0x05
    116c:	80 83       	st	Z, r24
    116e:	2d c0       	rjmp	.+90     	; 0x11ca <DIO_u8GetPinValue+0x11c>
			case DIO_u8PORTC: *Copy_pu8Value=GET_BIT(PINC,Copy_u8Pin);break;
    1170:	e3 e3       	ldi	r30, 0x33	; 51
    1172:	f0 e0       	ldi	r31, 0x00	; 0
    1174:	80 81       	ld	r24, Z
    1176:	28 2f       	mov	r18, r24
    1178:	30 e0       	ldi	r19, 0x00	; 0
    117a:	8b 81       	ldd	r24, Y+3	; 0x03
    117c:	88 2f       	mov	r24, r24
    117e:	90 e0       	ldi	r25, 0x00	; 0
    1180:	a9 01       	movw	r20, r18
    1182:	02 c0       	rjmp	.+4      	; 0x1188 <DIO_u8GetPinValue+0xda>
    1184:	55 95       	asr	r21
    1186:	47 95       	ror	r20
    1188:	8a 95       	dec	r24
    118a:	e2 f7       	brpl	.-8      	; 0x1184 <DIO_u8GetPinValue+0xd6>
    118c:	ca 01       	movw	r24, r20
    118e:	81 70       	andi	r24, 0x01	; 1
    1190:	ec 81       	ldd	r30, Y+4	; 0x04
    1192:	fd 81       	ldd	r31, Y+5	; 0x05
    1194:	80 83       	st	Z, r24
    1196:	19 c0       	rjmp	.+50     	; 0x11ca <DIO_u8GetPinValue+0x11c>
			case DIO_u8PORTD: *Copy_pu8Value=GET_BIT(PIND,Copy_u8Pin);break;
    1198:	e0 e3       	ldi	r30, 0x30	; 48
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	80 81       	ld	r24, Z
    119e:	28 2f       	mov	r18, r24
    11a0:	30 e0       	ldi	r19, 0x00	; 0
    11a2:	8b 81       	ldd	r24, Y+3	; 0x03
    11a4:	88 2f       	mov	r24, r24
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	a9 01       	movw	r20, r18
    11aa:	02 c0       	rjmp	.+4      	; 0x11b0 <DIO_u8GetPinValue+0x102>
    11ac:	55 95       	asr	r21
    11ae:	47 95       	ror	r20
    11b0:	8a 95       	dec	r24
    11b2:	e2 f7       	brpl	.-8      	; 0x11ac <DIO_u8GetPinValue+0xfe>
    11b4:	ca 01       	movw	r24, r20
    11b6:	81 70       	andi	r24, 0x01	; 1
    11b8:	ec 81       	ldd	r30, Y+4	; 0x04
    11ba:	fd 81       	ldd	r31, Y+5	; 0x05
    11bc:	80 83       	st	Z, r24
    11be:	05 c0       	rjmp	.+10     	; 0x11ca <DIO_u8GetPinValue+0x11c>
			default: Local_u8ErrorState=1;
    11c0:	81 e0       	ldi	r24, 0x01	; 1
    11c2:	89 83       	std	Y+1, r24	; 0x01
    11c4:	02 c0       	rjmp	.+4      	; 0x11ca <DIO_u8GetPinValue+0x11c>
			}
		}
	else
	{
		Local_u8ErrorState=1;
    11c6:	81 e0       	ldi	r24, 0x01	; 1
    11c8:	89 83       	std	Y+1, r24	; 0x01
	}
		return Local_u8ErrorState;
    11ca:	89 81       	ldd	r24, Y+1	; 0x01
}
    11cc:	27 96       	adiw	r28, 0x07	; 7
    11ce:	0f b6       	in	r0, 0x3f	; 63
    11d0:	f8 94       	cli
    11d2:	de bf       	out	0x3e, r29	; 62
    11d4:	0f be       	out	0x3f, r0	; 63
    11d6:	cd bf       	out	0x3d, r28	; 61
    11d8:	cf 91       	pop	r28
    11da:	df 91       	pop	r29
    11dc:	08 95       	ret

000011de <softwareDelayMs>:
/************************************************************************/
/*                        Software Delay functions                      */
/************************************************************************/

void softwareDelayMs(int u32_delay_in_ms)
{
    11de:	df 93       	push	r29
    11e0:	cf 93       	push	r28
    11e2:	00 d0       	rcall	.+0      	; 0x11e4 <softwareDelayMs+0x6>
    11e4:	00 d0       	rcall	.+0      	; 0x11e6 <softwareDelayMs+0x8>
    11e6:	cd b7       	in	r28, 0x3d	; 61
    11e8:	de b7       	in	r29, 0x3e	; 62
    11ea:	9c 83       	std	Y+4, r25	; 0x04
    11ec:	8b 83       	std	Y+3, r24	; 0x03
    11ee:	13 c0       	rjmp	.+38     	; 0x1216 <softwareDelayMs+0x38>
	/*looping for number of counts that each count is 1ms approximately*/
	while(u32_delay_in_ms > 0)
	{
		for (int i = 0 ; i < 2000 ; i++);
    11f0:	1a 82       	std	Y+2, r1	; 0x02
    11f2:	19 82       	std	Y+1, r1	; 0x01
    11f4:	05 c0       	rjmp	.+10     	; 0x1200 <softwareDelayMs+0x22>
    11f6:	89 81       	ldd	r24, Y+1	; 0x01
    11f8:	9a 81       	ldd	r25, Y+2	; 0x02
    11fa:	01 96       	adiw	r24, 0x01	; 1
    11fc:	9a 83       	std	Y+2, r25	; 0x02
    11fe:	89 83       	std	Y+1, r24	; 0x01
    1200:	89 81       	ldd	r24, Y+1	; 0x01
    1202:	9a 81       	ldd	r25, Y+2	; 0x02
    1204:	27 e0       	ldi	r18, 0x07	; 7
    1206:	80 3d       	cpi	r24, 0xD0	; 208
    1208:	92 07       	cpc	r25, r18
    120a:	ac f3       	brlt	.-22     	; 0x11f6 <softwareDelayMs+0x18>
		u32_delay_in_ms--;
    120c:	8b 81       	ldd	r24, Y+3	; 0x03
    120e:	9c 81       	ldd	r25, Y+4	; 0x04
    1210:	01 97       	sbiw	r24, 0x01	; 1
    1212:	9c 83       	std	Y+4, r25	; 0x04
    1214:	8b 83       	std	Y+3, r24	; 0x03
/************************************************************************/

void softwareDelayMs(int u32_delay_in_ms)
{
	/*looping for number of counts that each count is 1ms approximately*/
	while(u32_delay_in_ms > 0)
    1216:	8b 81       	ldd	r24, Y+3	; 0x03
    1218:	9c 81       	ldd	r25, Y+4	; 0x04
    121a:	18 16       	cp	r1, r24
    121c:	19 06       	cpc	r1, r25
    121e:	44 f3       	brlt	.-48     	; 0x11f0 <softwareDelayMs+0x12>
	{
		for (int i = 0 ; i < 2000 ; i++);
		u32_delay_in_ms--;
	}
	return;
}
    1220:	0f 90       	pop	r0
    1222:	0f 90       	pop	r0
    1224:	0f 90       	pop	r0
    1226:	0f 90       	pop	r0
    1228:	cf 91       	pop	r28
    122a:	df 91       	pop	r29
    122c:	08 95       	ret

0000122e <__vector_1>:
static void(*User_Func1)(void);
static void(*User_Func2)(void);

//ISR for external interrupt 0
ISR(INT0_vect)
{ 
    122e:	1f 92       	push	r1
    1230:	0f 92       	push	r0
    1232:	0f b6       	in	r0, 0x3f	; 63
    1234:	0f 92       	push	r0
    1236:	11 24       	eor	r1, r1
    1238:	2f 93       	push	r18
    123a:	3f 93       	push	r19
    123c:	4f 93       	push	r20
    123e:	5f 93       	push	r21
    1240:	6f 93       	push	r22
    1242:	7f 93       	push	r23
    1244:	8f 93       	push	r24
    1246:	9f 93       	push	r25
    1248:	af 93       	push	r26
    124a:	bf 93       	push	r27
    124c:	ef 93       	push	r30
    124e:	ff 93       	push	r31
    1250:	df 93       	push	r29
    1252:	cf 93       	push	r28
    1254:	cd b7       	in	r28, 0x3d	; 61
    1256:	de b7       	in	r29, 0x3e	; 62
	(*User_Func0)();
    1258:	e0 91 72 00 	lds	r30, 0x0072
    125c:	f0 91 73 00 	lds	r31, 0x0073
    1260:	09 95       	icall
}
    1262:	cf 91       	pop	r28
    1264:	df 91       	pop	r29
    1266:	ff 91       	pop	r31
    1268:	ef 91       	pop	r30
    126a:	bf 91       	pop	r27
    126c:	af 91       	pop	r26
    126e:	9f 91       	pop	r25
    1270:	8f 91       	pop	r24
    1272:	7f 91       	pop	r23
    1274:	6f 91       	pop	r22
    1276:	5f 91       	pop	r21
    1278:	4f 91       	pop	r20
    127a:	3f 91       	pop	r19
    127c:	2f 91       	pop	r18
    127e:	0f 90       	pop	r0
    1280:	0f be       	out	0x3f, r0	; 63
    1282:	0f 90       	pop	r0
    1284:	1f 90       	pop	r1
    1286:	18 95       	reti

00001288 <__vector_2>:

//ISR for external interrupt 1
ISR(INT1_vect) 
{
    1288:	1f 92       	push	r1
    128a:	0f 92       	push	r0
    128c:	0f b6       	in	r0, 0x3f	; 63
    128e:	0f 92       	push	r0
    1290:	11 24       	eor	r1, r1
    1292:	2f 93       	push	r18
    1294:	3f 93       	push	r19
    1296:	4f 93       	push	r20
    1298:	5f 93       	push	r21
    129a:	6f 93       	push	r22
    129c:	7f 93       	push	r23
    129e:	8f 93       	push	r24
    12a0:	9f 93       	push	r25
    12a2:	af 93       	push	r26
    12a4:	bf 93       	push	r27
    12a6:	ef 93       	push	r30
    12a8:	ff 93       	push	r31
    12aa:	df 93       	push	r29
    12ac:	cf 93       	push	r28
    12ae:	cd b7       	in	r28, 0x3d	; 61
    12b0:	de b7       	in	r29, 0x3e	; 62
	(*User_Func1)();
    12b2:	e0 91 74 00 	lds	r30, 0x0074
    12b6:	f0 91 75 00 	lds	r31, 0x0075
    12ba:	09 95       	icall
}
    12bc:	cf 91       	pop	r28
    12be:	df 91       	pop	r29
    12c0:	ff 91       	pop	r31
    12c2:	ef 91       	pop	r30
    12c4:	bf 91       	pop	r27
    12c6:	af 91       	pop	r26
    12c8:	9f 91       	pop	r25
    12ca:	8f 91       	pop	r24
    12cc:	7f 91       	pop	r23
    12ce:	6f 91       	pop	r22
    12d0:	5f 91       	pop	r21
    12d2:	4f 91       	pop	r20
    12d4:	3f 91       	pop	r19
    12d6:	2f 91       	pop	r18
    12d8:	0f 90       	pop	r0
    12da:	0f be       	out	0x3f, r0	; 63
    12dc:	0f 90       	pop	r0
    12de:	1f 90       	pop	r1
    12e0:	18 95       	reti

000012e2 <__vector_18>:
//ISR for external interrupt 2
ISR( INT2_vect)
{
    12e2:	1f 92       	push	r1
    12e4:	0f 92       	push	r0
    12e6:	0f b6       	in	r0, 0x3f	; 63
    12e8:	0f 92       	push	r0
    12ea:	11 24       	eor	r1, r1
    12ec:	2f 93       	push	r18
    12ee:	3f 93       	push	r19
    12f0:	4f 93       	push	r20
    12f2:	5f 93       	push	r21
    12f4:	6f 93       	push	r22
    12f6:	7f 93       	push	r23
    12f8:	8f 93       	push	r24
    12fa:	9f 93       	push	r25
    12fc:	af 93       	push	r26
    12fe:	bf 93       	push	r27
    1300:	ef 93       	push	r30
    1302:	ff 93       	push	r31
    1304:	df 93       	push	r29
    1306:	cf 93       	push	r28
    1308:	cd b7       	in	r28, 0x3d	; 61
    130a:	de b7       	in	r29, 0x3e	; 62
	(*User_Func2)();
    130c:	e0 91 76 00 	lds	r30, 0x0076
    1310:	f0 91 77 00 	lds	r31, 0x0077
    1314:	09 95       	icall
}
    1316:	cf 91       	pop	r28
    1318:	df 91       	pop	r29
    131a:	ff 91       	pop	r31
    131c:	ef 91       	pop	r30
    131e:	bf 91       	pop	r27
    1320:	af 91       	pop	r26
    1322:	9f 91       	pop	r25
    1324:	8f 91       	pop	r24
    1326:	7f 91       	pop	r23
    1328:	6f 91       	pop	r22
    132a:	5f 91       	pop	r21
    132c:	4f 91       	pop	r20
    132e:	3f 91       	pop	r19
    1330:	2f 91       	pop	r18
    1332:	0f 90       	pop	r0
    1334:	0f be       	out	0x3f, r0	; 63
    1336:	0f 90       	pop	r0
    1338:	1f 90       	pop	r1
    133a:	18 95       	reti

0000133c <EXTI_u8Int0Init>:

// initializaing the External Interrupt 0
u8 EXTI_u8Int0Init(u8 ExtInt_SenseControl)
{
    133c:	df 93       	push	r29
    133e:	cf 93       	push	r28
    1340:	00 d0       	rcall	.+0      	; 0x1342 <EXTI_u8Int0Init+0x6>
    1342:	00 d0       	rcall	.+0      	; 0x1344 <EXTI_u8Int0Init+0x8>
    1344:	cd b7       	in	r28, 0x3d	; 61
    1346:	de b7       	in	r29, 0x3e	; 62
    1348:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8ErrorState=0;
    134a:	19 82       	std	Y+1, r1	; 0x01

    //Enable external interrupt 0
    SET_BIT(GICR,GICR_INT0);
    134c:	ab e5       	ldi	r26, 0x5B	; 91
    134e:	b0 e0       	ldi	r27, 0x00	; 0
    1350:	eb e5       	ldi	r30, 0x5B	; 91
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	80 64       	ori	r24, 0x40	; 64
    1358:	8c 93       	st	X, r24

    switch(ExtInt_SenseControl)
    135a:	8a 81       	ldd	r24, Y+2	; 0x02
    135c:	28 2f       	mov	r18, r24
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	3c 83       	std	Y+4, r19	; 0x04
    1362:	2b 83       	std	Y+3, r18	; 0x03
    1364:	8b 81       	ldd	r24, Y+3	; 0x03
    1366:	9c 81       	ldd	r25, Y+4	; 0x04
    1368:	00 97       	sbiw	r24, 0x00	; 0
    136a:	31 f0       	breq	.+12     	; 0x1378 <EXTI_u8Int0Init+0x3c>
    136c:	2b 81       	ldd	r18, Y+3	; 0x03
    136e:	3c 81       	ldd	r19, Y+4	; 0x04
    1370:	21 30       	cpi	r18, 0x01	; 1
    1372:	31 05       	cpc	r19, r1
    1374:	81 f0       	breq	.+32     	; 0x1396 <EXTI_u8Int0Init+0x5a>
    1376:	1e c0       	rjmp	.+60     	; 0x13b4 <EXTI_u8Int0Init+0x78>
    {
        case EXTI_FALLING_EDGE:
            SET_BIT(MCUCR,MCUCR_ISC01);
    1378:	a5 e5       	ldi	r26, 0x55	; 85
    137a:	b0 e0       	ldi	r27, 0x00	; 0
    137c:	e5 e5       	ldi	r30, 0x55	; 85
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	80 81       	ld	r24, Z
    1382:	82 60       	ori	r24, 0x02	; 2
    1384:	8c 93       	st	X, r24
            CLR_BIT(MCUCR,MCUCR_ISC00);
    1386:	a5 e5       	ldi	r26, 0x55	; 85
    1388:	b0 e0       	ldi	r27, 0x00	; 0
    138a:	e5 e5       	ldi	r30, 0x55	; 85
    138c:	f0 e0       	ldi	r31, 0x00	; 0
    138e:	80 81       	ld	r24, Z
    1390:	8e 7f       	andi	r24, 0xFE	; 254
    1392:	8c 93       	st	X, r24
    1394:	11 c0       	rjmp	.+34     	; 0x13b8 <EXTI_u8Int0Init+0x7c>
            break;
        case EXTI_RISING_EDGE:
            SET_BIT(MCUCR,MCUCR_ISC00);
    1396:	a5 e5       	ldi	r26, 0x55	; 85
    1398:	b0 e0       	ldi	r27, 0x00	; 0
    139a:	e5 e5       	ldi	r30, 0x55	; 85
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	80 81       	ld	r24, Z
    13a0:	81 60       	ori	r24, 0x01	; 1
    13a2:	8c 93       	st	X, r24
            SET_BIT(MCUCR,MCUCR_ISC01);
    13a4:	a5 e5       	ldi	r26, 0x55	; 85
    13a6:	b0 e0       	ldi	r27, 0x00	; 0
    13a8:	e5 e5       	ldi	r30, 0x55	; 85
    13aa:	f0 e0       	ldi	r31, 0x00	; 0
    13ac:	80 81       	ld	r24, Z
    13ae:	82 60       	ori	r24, 0x02	; 2
    13b0:	8c 93       	st	X, r24
    13b2:	02 c0       	rjmp	.+4      	; 0x13b8 <EXTI_u8Int0Init+0x7c>
            break;
        default:
            Local_u8ErrorState=1;
    13b4:	81 e0       	ldi	r24, 0x01	; 1
    13b6:	89 83       	std	Y+1, r24	; 0x01
            break;
    }
    return Local_u8ErrorState;
    13b8:	89 81       	ldd	r24, Y+1	; 0x01
}
    13ba:	0f 90       	pop	r0
    13bc:	0f 90       	pop	r0
    13be:	0f 90       	pop	r0
    13c0:	0f 90       	pop	r0
    13c2:	cf 91       	pop	r28
    13c4:	df 91       	pop	r29
    13c6:	08 95       	ret

000013c8 <INT0_voidCallBack>:

//set user function to be executed on ISR
void INT0_voidCallBack(void*(func_Ptr)(void))
{
    13c8:	df 93       	push	r29
    13ca:	cf 93       	push	r28
    13cc:	00 d0       	rcall	.+0      	; 0x13ce <INT0_voidCallBack+0x6>
    13ce:	cd b7       	in	r28, 0x3d	; 61
    13d0:	de b7       	in	r29, 0x3e	; 62
    13d2:	9a 83       	std	Y+2, r25	; 0x02
    13d4:	89 83       	std	Y+1, r24	; 0x01
    User_Func0=func_Ptr;
    13d6:	89 81       	ldd	r24, Y+1	; 0x01
    13d8:	9a 81       	ldd	r25, Y+2	; 0x02
    13da:	90 93 73 00 	sts	0x0073, r25
    13de:	80 93 72 00 	sts	0x0072, r24
}
    13e2:	0f 90       	pop	r0
    13e4:	0f 90       	pop	r0
    13e6:	cf 91       	pop	r28
    13e8:	df 91       	pop	r29
    13ea:	08 95       	ret

000013ec <EXTI_u8Int1Init>:

// initializaing the External Interrupt 1
u8 EXTI_u8Int1Init(u8 ExtInt_SenseControl)
{
    13ec:	df 93       	push	r29
    13ee:	cf 93       	push	r28
    13f0:	00 d0       	rcall	.+0      	; 0x13f2 <EXTI_u8Int1Init+0x6>
    13f2:	00 d0       	rcall	.+0      	; 0x13f4 <EXTI_u8Int1Init+0x8>
    13f4:	cd b7       	in	r28, 0x3d	; 61
    13f6:	de b7       	in	r29, 0x3e	; 62
    13f8:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8ErrorState=0;
    13fa:	19 82       	std	Y+1, r1	; 0x01

    //Enable external interrupt 1
    SET_BIT(GICR,GICR_INT1);
    13fc:	ab e5       	ldi	r26, 0x5B	; 91
    13fe:	b0 e0       	ldi	r27, 0x00	; 0
    1400:	eb e5       	ldi	r30, 0x5B	; 91
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	80 81       	ld	r24, Z
    1406:	80 68       	ori	r24, 0x80	; 128
    1408:	8c 93       	st	X, r24

    switch(ExtInt_SenseControl)
    140a:	8a 81       	ldd	r24, Y+2	; 0x02
    140c:	28 2f       	mov	r18, r24
    140e:	30 e0       	ldi	r19, 0x00	; 0
    1410:	3c 83       	std	Y+4, r19	; 0x04
    1412:	2b 83       	std	Y+3, r18	; 0x03
    1414:	8b 81       	ldd	r24, Y+3	; 0x03
    1416:	9c 81       	ldd	r25, Y+4	; 0x04
    1418:	00 97       	sbiw	r24, 0x00	; 0
    141a:	31 f0       	breq	.+12     	; 0x1428 <EXTI_u8Int1Init+0x3c>
    141c:	2b 81       	ldd	r18, Y+3	; 0x03
    141e:	3c 81       	ldd	r19, Y+4	; 0x04
    1420:	21 30       	cpi	r18, 0x01	; 1
    1422:	31 05       	cpc	r19, r1
    1424:	81 f0       	breq	.+32     	; 0x1446 <EXTI_u8Int1Init+0x5a>
    1426:	1e c0       	rjmp	.+60     	; 0x1464 <EXTI_u8Int1Init+0x78>
    {
        case EXTI_FALLING_EDGE:
            SET_BIT(MCUCR,MCUCR_ISC11);
    1428:	a5 e5       	ldi	r26, 0x55	; 85
    142a:	b0 e0       	ldi	r27, 0x00	; 0
    142c:	e5 e5       	ldi	r30, 0x55	; 85
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	80 81       	ld	r24, Z
    1432:	88 60       	ori	r24, 0x08	; 8
    1434:	8c 93       	st	X, r24
            CLR_BIT(MCUCR,MCUCR_ISC10);
    1436:	a5 e5       	ldi	r26, 0x55	; 85
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	e5 e5       	ldi	r30, 0x55	; 85
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	80 81       	ld	r24, Z
    1440:	8b 7f       	andi	r24, 0xFB	; 251
    1442:	8c 93       	st	X, r24
    1444:	11 c0       	rjmp	.+34     	; 0x1468 <EXTI_u8Int1Init+0x7c>
            break;
        case EXTI_RISING_EDGE:
            SET_BIT(MCUCR,MCUCR_ISC10);
    1446:	a5 e5       	ldi	r26, 0x55	; 85
    1448:	b0 e0       	ldi	r27, 0x00	; 0
    144a:	e5 e5       	ldi	r30, 0x55	; 85
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	80 81       	ld	r24, Z
    1450:	84 60       	ori	r24, 0x04	; 4
    1452:	8c 93       	st	X, r24
            SET_BIT(MCUCR,MCUCR_ISC11);
    1454:	a5 e5       	ldi	r26, 0x55	; 85
    1456:	b0 e0       	ldi	r27, 0x00	; 0
    1458:	e5 e5       	ldi	r30, 0x55	; 85
    145a:	f0 e0       	ldi	r31, 0x00	; 0
    145c:	80 81       	ld	r24, Z
    145e:	88 60       	ori	r24, 0x08	; 8
    1460:	8c 93       	st	X, r24
    1462:	02 c0       	rjmp	.+4      	; 0x1468 <EXTI_u8Int1Init+0x7c>
            break;
        default:
            Local_u8ErrorState=1;
    1464:	81 e0       	ldi	r24, 0x01	; 1
    1466:	89 83       	std	Y+1, r24	; 0x01
            break;
    }
    return Local_u8ErrorState;
    1468:	89 81       	ldd	r24, Y+1	; 0x01
}
    146a:	0f 90       	pop	r0
    146c:	0f 90       	pop	r0
    146e:	0f 90       	pop	r0
    1470:	0f 90       	pop	r0
    1472:	cf 91       	pop	r28
    1474:	df 91       	pop	r29
    1476:	08 95       	ret

00001478 <INT1_voidCallBack>:

//set user function to be executed on ISR
void INT1_voidCallBack(void*(func_Ptr)(void))
{
    1478:	df 93       	push	r29
    147a:	cf 93       	push	r28
    147c:	00 d0       	rcall	.+0      	; 0x147e <INT1_voidCallBack+0x6>
    147e:	cd b7       	in	r28, 0x3d	; 61
    1480:	de b7       	in	r29, 0x3e	; 62
    1482:	9a 83       	std	Y+2, r25	; 0x02
    1484:	89 83       	std	Y+1, r24	; 0x01
    User_Func1=func_Ptr;
    1486:	89 81       	ldd	r24, Y+1	; 0x01
    1488:	9a 81       	ldd	r25, Y+2	; 0x02
    148a:	90 93 75 00 	sts	0x0075, r25
    148e:	80 93 74 00 	sts	0x0074, r24
}
    1492:	0f 90       	pop	r0
    1494:	0f 90       	pop	r0
    1496:	cf 91       	pop	r28
    1498:	df 91       	pop	r29
    149a:	08 95       	ret

0000149c <EXTI_u8Int2Init>:

// initializaing the External Interrupt 2
u8 EXTI_u8Int2Init(u8 ExtInt_SenseControl)
{
    149c:	df 93       	push	r29
    149e:	cf 93       	push	r28
    14a0:	00 d0       	rcall	.+0      	; 0x14a2 <EXTI_u8Int2Init+0x6>
    14a2:	00 d0       	rcall	.+0      	; 0x14a4 <EXTI_u8Int2Init+0x8>
    14a4:	cd b7       	in	r28, 0x3d	; 61
    14a6:	de b7       	in	r29, 0x3e	; 62
    14a8:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8ErrorState=0;
    14aa:	19 82       	std	Y+1, r1	; 0x01

    //Enable external interrupt 2
    SET_BIT(GICR,GICR_INT2);
    14ac:	ab e5       	ldi	r26, 0x5B	; 91
    14ae:	b0 e0       	ldi	r27, 0x00	; 0
    14b0:	eb e5       	ldi	r30, 0x5B	; 91
    14b2:	f0 e0       	ldi	r31, 0x00	; 0
    14b4:	80 81       	ld	r24, Z
    14b6:	80 62       	ori	r24, 0x20	; 32
    14b8:	8c 93       	st	X, r24

    switch(ExtInt_SenseControl)
    14ba:	8a 81       	ldd	r24, Y+2	; 0x02
    14bc:	28 2f       	mov	r18, r24
    14be:	30 e0       	ldi	r19, 0x00	; 0
    14c0:	3c 83       	std	Y+4, r19	; 0x04
    14c2:	2b 83       	std	Y+3, r18	; 0x03
    14c4:	8b 81       	ldd	r24, Y+3	; 0x03
    14c6:	9c 81       	ldd	r25, Y+4	; 0x04
    14c8:	00 97       	sbiw	r24, 0x00	; 0
    14ca:	31 f0       	breq	.+12     	; 0x14d8 <EXTI_u8Int2Init+0x3c>
    14cc:	2b 81       	ldd	r18, Y+3	; 0x03
    14ce:	3c 81       	ldd	r19, Y+4	; 0x04
    14d0:	21 30       	cpi	r18, 0x01	; 1
    14d2:	31 05       	cpc	r19, r1
    14d4:	49 f0       	breq	.+18     	; 0x14e8 <EXTI_u8Int2Init+0x4c>
    14d6:	10 c0       	rjmp	.+32     	; 0x14f8 <EXTI_u8Int2Init+0x5c>
    {
        case EXTI_FALLING_EDGE:
            CLR_BIT(MCUSCR,MCUSCR_ISC2);
    14d8:	a4 e5       	ldi	r26, 0x54	; 84
    14da:	b0 e0       	ldi	r27, 0x00	; 0
    14dc:	e4 e5       	ldi	r30, 0x54	; 84
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	80 81       	ld	r24, Z
    14e2:	8f 7b       	andi	r24, 0xBF	; 191
    14e4:	8c 93       	st	X, r24
    14e6:	0a c0       	rjmp	.+20     	; 0x14fc <EXTI_u8Int2Init+0x60>
            break;
        case EXTI_RISING_EDGE:
            SET_BIT(MCUSCR,MCUSCR_ISC2);
    14e8:	a4 e5       	ldi	r26, 0x54	; 84
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	e4 e5       	ldi	r30, 0x54	; 84
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	80 64       	ori	r24, 0x40	; 64
    14f4:	8c 93       	st	X, r24
    14f6:	02 c0       	rjmp	.+4      	; 0x14fc <EXTI_u8Int2Init+0x60>
            break;
        default:
            Local_u8ErrorState=1;
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	89 83       	std	Y+1, r24	; 0x01
            break;
    }
    return Local_u8ErrorState;
    14fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    14fe:	0f 90       	pop	r0
    1500:	0f 90       	pop	r0
    1502:	0f 90       	pop	r0
    1504:	0f 90       	pop	r0
    1506:	cf 91       	pop	r28
    1508:	df 91       	pop	r29
    150a:	08 95       	ret

0000150c <INT2_voidCallBack>:

//set user function to be executed on ISR
void INT2_voidCallBack(void*(func_Ptr)(void))
{
    150c:	df 93       	push	r29
    150e:	cf 93       	push	r28
    1510:	00 d0       	rcall	.+0      	; 0x1512 <INT2_voidCallBack+0x6>
    1512:	cd b7       	in	r28, 0x3d	; 61
    1514:	de b7       	in	r29, 0x3e	; 62
    1516:	9a 83       	std	Y+2, r25	; 0x02
    1518:	89 83       	std	Y+1, r24	; 0x01
    User_Func2=func_Ptr;
    151a:	89 81       	ldd	r24, Y+1	; 0x01
    151c:	9a 81       	ldd	r25, Y+2	; 0x02
    151e:	90 93 77 00 	sts	0x0077, r25
    1522:	80 93 76 00 	sts	0x0076, r24
}
    1526:	0f 90       	pop	r0
    1528:	0f 90       	pop	r0
    152a:	cf 91       	pop	r28
    152c:	df 91       	pop	r29
    152e:	08 95       	ret

00001530 <GIE_voidEnable>:

#include "GIE_interface.h"
#include "GIE_register.h"

void GIE_voidEnable(void)
{
    1530:	df 93       	push	r29
    1532:	cf 93       	push	r28
    1534:	cd b7       	in	r28, 0x3d	; 61
    1536:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(SREG,SREG_I);
    1538:	af e5       	ldi	r26, 0x5F	; 95
    153a:	b0 e0       	ldi	r27, 0x00	; 0
    153c:	ef e5       	ldi	r30, 0x5F	; 95
    153e:	f0 e0       	ldi	r31, 0x00	; 0
    1540:	80 81       	ld	r24, Z
    1542:	80 68       	ori	r24, 0x80	; 128
    1544:	8c 93       	st	X, r24
}
    1546:	cf 91       	pop	r28
    1548:	df 91       	pop	r29
    154a:	08 95       	ret

0000154c <GIE_voidDisable>:

void GIE_voidDisable(void)
{
    154c:	df 93       	push	r29
    154e:	cf 93       	push	r28
    1550:	cd b7       	in	r28, 0x3d	; 61
    1552:	de b7       	in	r29, 0x3e	; 62
    CLR_BIT(SREG,SREG_I);   
    1554:	af e5       	ldi	r26, 0x5F	; 95
    1556:	b0 e0       	ldi	r27, 0x00	; 0
    1558:	ef e5       	ldi	r30, 0x5F	; 95
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	80 81       	ld	r24, Z
    155e:	8f 77       	andi	r24, 0x7F	; 127
    1560:	8c 93       	st	X, r24
    1562:	cf 91       	pop	r28
    1564:	df 91       	pop	r29
    1566:	08 95       	ret

00001568 <main>:
void Stop_StopWatch(void);

u8 x,i,j,k,l,z;

int main()
{
    1568:	df 93       	push	r29
    156a:	cf 93       	push	r28
    156c:	cd b7       	in	r28, 0x3d	; 61
    156e:	de b7       	in	r29, 0x3e	; 62
    1570:	ee 97       	sbiw	r28, 0x3e	; 62
    1572:	0f b6       	in	r0, 0x3f	; 63
    1574:	f8 94       	cli
    1576:	de bf       	out	0x3e, r29	; 62
    1578:	0f be       	out	0x3f, r0	; 63
    157a:	cd bf       	out	0x3d, r28	; 61

	/*Define new  7-Segment */
	SSD_t SSD1={Cathode,DIO_u8PORTB,DIO_u8PORTC,DIO_u8PIN4};
    157c:	1b ae       	std	Y+59, r1	; 0x3b
    157e:	81 e0       	ldi	r24, 0x01	; 1
    1580:	8c af       	std	Y+60, r24	; 0x3c
    1582:	82 e0       	ldi	r24, 0x02	; 2
    1584:	8d af       	std	Y+61, r24	; 0x3d
    1586:	84 e0       	ldi	r24, 0x04	; 4
    1588:	8e af       	std	Y+62, r24	; 0x3e

	/*Define pointer to the struct*/
	SSD_t*ptr1=&SSD1;
    158a:	ce 01       	movw	r24, r28
    158c:	cb 96       	adiw	r24, 0x3b	; 59
    158e:	9a af       	std	Y+58, r25	; 0x3a
    1590:	89 af       	std	Y+57, r24	; 0x39

	/*Define the Start button*/
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN0,DIO_u8PIN_INPUT);
    1592:	83 e0       	ldi	r24, 0x03	; 3
    1594:	60 e0       	ldi	r22, 0x00	; 0
    1596:	40 e0       	ldi	r20, 0x00	; 0
    1598:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_u8SetPinDirection>
	DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN0,DIO_u8PIN_HIGH);
    159c:	83 e0       	ldi	r24, 0x03	; 3
    159e:	60 e0       	ldi	r22, 0x00	; 0
    15a0:	41 e0       	ldi	r20, 0x01	; 1
    15a2:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>

	/*Define the Reset button*/
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN1,DIO_u8PIN_INPUT);
    15a6:	83 e0       	ldi	r24, 0x03	; 3
    15a8:	61 e0       	ldi	r22, 0x01	; 1
    15aa:	40 e0       	ldi	r20, 0x00	; 0
    15ac:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_u8SetPinDirection>
	DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN1,DIO_u8PIN_HIGH);
    15b0:	83 e0       	ldi	r24, 0x03	; 3
    15b2:	61 e0       	ldi	r22, 0x01	; 1
    15b4:	41 e0       	ldi	r20, 0x01	; 1
    15b6:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>

	/*Define the Stop button*/
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN2,DIO_u8PIN_INPUT);
    15ba:	83 e0       	ldi	r24, 0x03	; 3
    15bc:	62 e0       	ldi	r22, 0x02	; 2
    15be:	40 e0       	ldi	r20, 0x00	; 0
    15c0:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_u8SetPinDirection>
	DIO_u8SetPinValue(DIO_u8PORTD,DIO_u8PIN2,DIO_u8PIN_HIGH);
    15c4:	83 e0       	ldi	r24, 0x03	; 3
    15c6:	62 e0       	ldi	r22, 0x02	; 2
    15c8:	41 e0       	ldi	r20, 0x01	; 1
    15ca:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>

	EXTI_u8Int0Init(EXTI_FALLING_EDGE);
    15ce:	80 e0       	ldi	r24, 0x00	; 0
    15d0:	0e 94 9e 09 	call	0x133c	; 0x133c <EXTI_u8Int0Init>
	GIE_voidEnable();
    15d4:	0e 94 98 0a 	call	0x1530	; 0x1530 <GIE_voidEnable>
	INT0_voidCallBack(Stop_StopWatch);
    15d8:	87 e3       	ldi	r24, 0x37	; 55
    15da:	9d e0       	ldi	r25, 0x0D	; 13
    15dc:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <INT0_voidCallBack>

	SSD_DEMUX_Init(ptr1);
    15e0:	89 ad       	ldd	r24, Y+57	; 0x39
    15e2:	9a ad       	ldd	r25, Y+58	; 0x3a
    15e4:	0e 94 54 10 	call	0x20a8	; 0x20a8 <SSD_DEMUX_Init>

	while(1)
	{
		if(GET_BIT(PIND,0)==0)
    15e8:	e0 e3       	ldi	r30, 0x30	; 48
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	88 2f       	mov	r24, r24
    15f0:	90 e0       	ldi	r25, 0x00	; 0
    15f2:	81 70       	andi	r24, 0x01	; 1
    15f4:	90 70       	andi	r25, 0x00	; 0
    15f6:	00 97       	sbiw	r24, 0x00	; 0
    15f8:	b9 f7       	brne	.-18     	; 0x15e8 <main+0x80>
		{
			for(l=0;l<10;l++)
    15fa:	10 92 7a 00 	sts	0x007A, r1
    15fe:	31 c2       	rjmp	.+1122   	; 0x1a62 <main+0x4fa>
			{
				for(k=0;k<10;k++)
    1600:	10 92 7b 00 	sts	0x007B, r1
    1604:	24 c2       	rjmp	.+1096   	; 0x1a4e <main+0x4e6>
				{
					for(j=0;j<6;j++)
    1606:	10 92 78 00 	sts	0x0078, r1
    160a:	17 c2       	rjmp	.+1070   	; 0x1a3a <main+0x4d2>
					{
						for(i=0;i<10;i++)
    160c:	10 92 7d 00 	sts	0x007D, r1
    1610:	0a c2       	rjmp	.+1044   	; 0x1a26 <main+0x4be>
						{
							for(x=0;x<50;x++)
    1612:	10 92 79 00 	sts	0x0079, r1
    1616:	fd c1       	rjmp	.+1018   	; 0x1a12 <main+0x4aa>
							{
								if(GET_BIT(PIND,1)==0)
    1618:	e0 e3       	ldi	r30, 0x30	; 48
    161a:	f0 e0       	ldi	r31, 0x00	; 0
    161c:	80 81       	ld	r24, Z
    161e:	86 95       	lsr	r24
    1620:	88 2f       	mov	r24, r24
    1622:	90 e0       	ldi	r25, 0x00	; 0
    1624:	81 70       	andi	r24, 0x01	; 1
    1626:	90 70       	andi	r25, 0x00	; 0
    1628:	00 97       	sbiw	r24, 0x00	; 0
    162a:	51 f4       	brne	.+20     	; 0x1640 <main+0xd8>
								{
									x=0;i=0;j=0;k=0;l=0;
    162c:	10 92 79 00 	sts	0x0079, r1
    1630:	10 92 7d 00 	sts	0x007D, r1
    1634:	10 92 78 00 	sts	0x0078, r1
    1638:	10 92 7b 00 	sts	0x007B, r1
    163c:	10 92 7a 00 	sts	0x007A, r1
								}
								SSD_Switching_BY_DEMUX(SSD_1);
    1640:	80 e0       	ldi	r24, 0x00	; 0
    1642:	0e 94 7e 10 	call	0x20fc	; 0x20fc <SSD_Switching_BY_DEMUX>
								SSD_DEMUX_Set_Number(i);
    1646:	80 91 7d 00 	lds	r24, 0x007D
    164a:	0e 94 d5 10 	call	0x21aa	; 0x21aa <SSD_DEMUX_Set_Number>
    164e:	80 e0       	ldi	r24, 0x00	; 0
    1650:	90 e0       	ldi	r25, 0x00	; 0
    1652:	a0 ea       	ldi	r26, 0xA0	; 160
    1654:	b0 e4       	ldi	r27, 0x40	; 64
    1656:	8d ab       	std	Y+53, r24	; 0x35
    1658:	9e ab       	std	Y+54, r25	; 0x36
    165a:	af ab       	std	Y+55, r26	; 0x37
    165c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    165e:	6d a9       	ldd	r22, Y+53	; 0x35
    1660:	7e a9       	ldd	r23, Y+54	; 0x36
    1662:	8f a9       	ldd	r24, Y+55	; 0x37
    1664:	98 ad       	ldd	r25, Y+56	; 0x38
    1666:	20 e0       	ldi	r18, 0x00	; 0
    1668:	30 e0       	ldi	r19, 0x00	; 0
    166a:	4a ef       	ldi	r20, 0xFA	; 250
    166c:	54 e4       	ldi	r21, 0x44	; 68
    166e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1672:	dc 01       	movw	r26, r24
    1674:	cb 01       	movw	r24, r22
    1676:	89 ab       	std	Y+49, r24	; 0x31
    1678:	9a ab       	std	Y+50, r25	; 0x32
    167a:	ab ab       	std	Y+51, r26	; 0x33
    167c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    167e:	69 a9       	ldd	r22, Y+49	; 0x31
    1680:	7a a9       	ldd	r23, Y+50	; 0x32
    1682:	8b a9       	ldd	r24, Y+51	; 0x33
    1684:	9c a9       	ldd	r25, Y+52	; 0x34
    1686:	20 e0       	ldi	r18, 0x00	; 0
    1688:	30 e0       	ldi	r19, 0x00	; 0
    168a:	40 e8       	ldi	r20, 0x80	; 128
    168c:	5f e3       	ldi	r21, 0x3F	; 63
    168e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1692:	88 23       	and	r24, r24
    1694:	2c f4       	brge	.+10     	; 0x16a0 <main+0x138>
		__ticks = 1;
    1696:	81 e0       	ldi	r24, 0x01	; 1
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	98 ab       	std	Y+48, r25	; 0x30
    169c:	8f a7       	std	Y+47, r24	; 0x2f
    169e:	3f c0       	rjmp	.+126    	; 0x171e <main+0x1b6>
	else if (__tmp > 65535)
    16a0:	69 a9       	ldd	r22, Y+49	; 0x31
    16a2:	7a a9       	ldd	r23, Y+50	; 0x32
    16a4:	8b a9       	ldd	r24, Y+51	; 0x33
    16a6:	9c a9       	ldd	r25, Y+52	; 0x34
    16a8:	20 e0       	ldi	r18, 0x00	; 0
    16aa:	3f ef       	ldi	r19, 0xFF	; 255
    16ac:	4f e7       	ldi	r20, 0x7F	; 127
    16ae:	57 e4       	ldi	r21, 0x47	; 71
    16b0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    16b4:	18 16       	cp	r1, r24
    16b6:	4c f5       	brge	.+82     	; 0x170a <main+0x1a2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16b8:	6d a9       	ldd	r22, Y+53	; 0x35
    16ba:	7e a9       	ldd	r23, Y+54	; 0x36
    16bc:	8f a9       	ldd	r24, Y+55	; 0x37
    16be:	98 ad       	ldd	r25, Y+56	; 0x38
    16c0:	20 e0       	ldi	r18, 0x00	; 0
    16c2:	30 e0       	ldi	r19, 0x00	; 0
    16c4:	40 e2       	ldi	r20, 0x20	; 32
    16c6:	51 e4       	ldi	r21, 0x41	; 65
    16c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16cc:	dc 01       	movw	r26, r24
    16ce:	cb 01       	movw	r24, r22
    16d0:	bc 01       	movw	r22, r24
    16d2:	cd 01       	movw	r24, r26
    16d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16d8:	dc 01       	movw	r26, r24
    16da:	cb 01       	movw	r24, r22
    16dc:	98 ab       	std	Y+48, r25	; 0x30
    16de:	8f a7       	std	Y+47, r24	; 0x2f
    16e0:	0f c0       	rjmp	.+30     	; 0x1700 <main+0x198>
    16e2:	88 ec       	ldi	r24, 0xC8	; 200
    16e4:	90 e0       	ldi	r25, 0x00	; 0
    16e6:	9e a7       	std	Y+46, r25	; 0x2e
    16e8:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    16ea:	8d a5       	ldd	r24, Y+45	; 0x2d
    16ec:	9e a5       	ldd	r25, Y+46	; 0x2e
    16ee:	01 97       	sbiw	r24, 0x01	; 1
    16f0:	f1 f7       	brne	.-4      	; 0x16ee <main+0x186>
    16f2:	9e a7       	std	Y+46, r25	; 0x2e
    16f4:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16f6:	8f a5       	ldd	r24, Y+47	; 0x2f
    16f8:	98 a9       	ldd	r25, Y+48	; 0x30
    16fa:	01 97       	sbiw	r24, 0x01	; 1
    16fc:	98 ab       	std	Y+48, r25	; 0x30
    16fe:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1700:	8f a5       	ldd	r24, Y+47	; 0x2f
    1702:	98 a9       	ldd	r25, Y+48	; 0x30
    1704:	00 97       	sbiw	r24, 0x00	; 0
    1706:	69 f7       	brne	.-38     	; 0x16e2 <main+0x17a>
    1708:	14 c0       	rjmp	.+40     	; 0x1732 <main+0x1ca>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    170a:	69 a9       	ldd	r22, Y+49	; 0x31
    170c:	7a a9       	ldd	r23, Y+50	; 0x32
    170e:	8b a9       	ldd	r24, Y+51	; 0x33
    1710:	9c a9       	ldd	r25, Y+52	; 0x34
    1712:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1716:	dc 01       	movw	r26, r24
    1718:	cb 01       	movw	r24, r22
    171a:	98 ab       	std	Y+48, r25	; 0x30
    171c:	8f a7       	std	Y+47, r24	; 0x2f
    171e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1720:	98 a9       	ldd	r25, Y+48	; 0x30
    1722:	9c a7       	std	Y+44, r25	; 0x2c
    1724:	8b a7       	std	Y+43, r24	; 0x2b
    1726:	8b a5       	ldd	r24, Y+43	; 0x2b
    1728:	9c a5       	ldd	r25, Y+44	; 0x2c
    172a:	01 97       	sbiw	r24, 0x01	; 1
    172c:	f1 f7       	brne	.-4      	; 0x172a <main+0x1c2>
    172e:	9c a7       	std	Y+44, r25	; 0x2c
    1730:	8b a7       	std	Y+43, r24	; 0x2b
								_delay_ms(5);
								SSD_Switching_BY_DEMUX(SSD_2);
    1732:	81 e0       	ldi	r24, 0x01	; 1
    1734:	0e 94 7e 10 	call	0x20fc	; 0x20fc <SSD_Switching_BY_DEMUX>
								SSD_DEMUX_Set_Number(j);
    1738:	80 91 78 00 	lds	r24, 0x0078
    173c:	0e 94 d5 10 	call	0x21aa	; 0x21aa <SSD_DEMUX_Set_Number>
    1740:	80 e0       	ldi	r24, 0x00	; 0
    1742:	90 e0       	ldi	r25, 0x00	; 0
    1744:	a0 ea       	ldi	r26, 0xA0	; 160
    1746:	b0 e4       	ldi	r27, 0x40	; 64
    1748:	8f a3       	std	Y+39, r24	; 0x27
    174a:	98 a7       	std	Y+40, r25	; 0x28
    174c:	a9 a7       	std	Y+41, r26	; 0x29
    174e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1750:	6f a1       	ldd	r22, Y+39	; 0x27
    1752:	78 a5       	ldd	r23, Y+40	; 0x28
    1754:	89 a5       	ldd	r24, Y+41	; 0x29
    1756:	9a a5       	ldd	r25, Y+42	; 0x2a
    1758:	20 e0       	ldi	r18, 0x00	; 0
    175a:	30 e0       	ldi	r19, 0x00	; 0
    175c:	4a ef       	ldi	r20, 0xFA	; 250
    175e:	54 e4       	ldi	r21, 0x44	; 68
    1760:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1764:	dc 01       	movw	r26, r24
    1766:	cb 01       	movw	r24, r22
    1768:	8b a3       	std	Y+35, r24	; 0x23
    176a:	9c a3       	std	Y+36, r25	; 0x24
    176c:	ad a3       	std	Y+37, r26	; 0x25
    176e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1770:	6b a1       	ldd	r22, Y+35	; 0x23
    1772:	7c a1       	ldd	r23, Y+36	; 0x24
    1774:	8d a1       	ldd	r24, Y+37	; 0x25
    1776:	9e a1       	ldd	r25, Y+38	; 0x26
    1778:	20 e0       	ldi	r18, 0x00	; 0
    177a:	30 e0       	ldi	r19, 0x00	; 0
    177c:	40 e8       	ldi	r20, 0x80	; 128
    177e:	5f e3       	ldi	r21, 0x3F	; 63
    1780:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1784:	88 23       	and	r24, r24
    1786:	2c f4       	brge	.+10     	; 0x1792 <main+0x22a>
		__ticks = 1;
    1788:	81 e0       	ldi	r24, 0x01	; 1
    178a:	90 e0       	ldi	r25, 0x00	; 0
    178c:	9a a3       	std	Y+34, r25	; 0x22
    178e:	89 a3       	std	Y+33, r24	; 0x21
    1790:	3f c0       	rjmp	.+126    	; 0x1810 <main+0x2a8>
	else if (__tmp > 65535)
    1792:	6b a1       	ldd	r22, Y+35	; 0x23
    1794:	7c a1       	ldd	r23, Y+36	; 0x24
    1796:	8d a1       	ldd	r24, Y+37	; 0x25
    1798:	9e a1       	ldd	r25, Y+38	; 0x26
    179a:	20 e0       	ldi	r18, 0x00	; 0
    179c:	3f ef       	ldi	r19, 0xFF	; 255
    179e:	4f e7       	ldi	r20, 0x7F	; 127
    17a0:	57 e4       	ldi	r21, 0x47	; 71
    17a2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    17a6:	18 16       	cp	r1, r24
    17a8:	4c f5       	brge	.+82     	; 0x17fc <main+0x294>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17aa:	6f a1       	ldd	r22, Y+39	; 0x27
    17ac:	78 a5       	ldd	r23, Y+40	; 0x28
    17ae:	89 a5       	ldd	r24, Y+41	; 0x29
    17b0:	9a a5       	ldd	r25, Y+42	; 0x2a
    17b2:	20 e0       	ldi	r18, 0x00	; 0
    17b4:	30 e0       	ldi	r19, 0x00	; 0
    17b6:	40 e2       	ldi	r20, 0x20	; 32
    17b8:	51 e4       	ldi	r21, 0x41	; 65
    17ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17be:	dc 01       	movw	r26, r24
    17c0:	cb 01       	movw	r24, r22
    17c2:	bc 01       	movw	r22, r24
    17c4:	cd 01       	movw	r24, r26
    17c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17ca:	dc 01       	movw	r26, r24
    17cc:	cb 01       	movw	r24, r22
    17ce:	9a a3       	std	Y+34, r25	; 0x22
    17d0:	89 a3       	std	Y+33, r24	; 0x21
    17d2:	0f c0       	rjmp	.+30     	; 0x17f2 <main+0x28a>
    17d4:	88 ec       	ldi	r24, 0xC8	; 200
    17d6:	90 e0       	ldi	r25, 0x00	; 0
    17d8:	98 a3       	std	Y+32, r25	; 0x20
    17da:	8f 8f       	std	Y+31, r24	; 0x1f
    17dc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    17de:	98 a1       	ldd	r25, Y+32	; 0x20
    17e0:	01 97       	sbiw	r24, 0x01	; 1
    17e2:	f1 f7       	brne	.-4      	; 0x17e0 <main+0x278>
    17e4:	98 a3       	std	Y+32, r25	; 0x20
    17e6:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17e8:	89 a1       	ldd	r24, Y+33	; 0x21
    17ea:	9a a1       	ldd	r25, Y+34	; 0x22
    17ec:	01 97       	sbiw	r24, 0x01	; 1
    17ee:	9a a3       	std	Y+34, r25	; 0x22
    17f0:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17f2:	89 a1       	ldd	r24, Y+33	; 0x21
    17f4:	9a a1       	ldd	r25, Y+34	; 0x22
    17f6:	00 97       	sbiw	r24, 0x00	; 0
    17f8:	69 f7       	brne	.-38     	; 0x17d4 <main+0x26c>
    17fa:	14 c0       	rjmp	.+40     	; 0x1824 <main+0x2bc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17fc:	6b a1       	ldd	r22, Y+35	; 0x23
    17fe:	7c a1       	ldd	r23, Y+36	; 0x24
    1800:	8d a1       	ldd	r24, Y+37	; 0x25
    1802:	9e a1       	ldd	r25, Y+38	; 0x26
    1804:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1808:	dc 01       	movw	r26, r24
    180a:	cb 01       	movw	r24, r22
    180c:	9a a3       	std	Y+34, r25	; 0x22
    180e:	89 a3       	std	Y+33, r24	; 0x21
    1810:	89 a1       	ldd	r24, Y+33	; 0x21
    1812:	9a a1       	ldd	r25, Y+34	; 0x22
    1814:	9e 8f       	std	Y+30, r25	; 0x1e
    1816:	8d 8f       	std	Y+29, r24	; 0x1d
    1818:	8d 8d       	ldd	r24, Y+29	; 0x1d
    181a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    181c:	01 97       	sbiw	r24, 0x01	; 1
    181e:	f1 f7       	brne	.-4      	; 0x181c <main+0x2b4>
    1820:	9e 8f       	std	Y+30, r25	; 0x1e
    1822:	8d 8f       	std	Y+29, r24	; 0x1d
								_delay_ms(5);
								SSD_Switching_BY_DEMUX(SSD_3);
    1824:	82 e0       	ldi	r24, 0x02	; 2
    1826:	0e 94 7e 10 	call	0x20fc	; 0x20fc <SSD_Switching_BY_DEMUX>
								SSD_DEMUX_Set_Number(k);
    182a:	80 91 7b 00 	lds	r24, 0x007B
    182e:	0e 94 d5 10 	call	0x21aa	; 0x21aa <SSD_DEMUX_Set_Number>
    1832:	80 e0       	ldi	r24, 0x00	; 0
    1834:	90 e0       	ldi	r25, 0x00	; 0
    1836:	a0 ea       	ldi	r26, 0xA0	; 160
    1838:	b0 e4       	ldi	r27, 0x40	; 64
    183a:	89 8f       	std	Y+25, r24	; 0x19
    183c:	9a 8f       	std	Y+26, r25	; 0x1a
    183e:	ab 8f       	std	Y+27, r26	; 0x1b
    1840:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1842:	69 8d       	ldd	r22, Y+25	; 0x19
    1844:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1846:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1848:	9c 8d       	ldd	r25, Y+28	; 0x1c
    184a:	20 e0       	ldi	r18, 0x00	; 0
    184c:	30 e0       	ldi	r19, 0x00	; 0
    184e:	4a ef       	ldi	r20, 0xFA	; 250
    1850:	54 e4       	ldi	r21, 0x44	; 68
    1852:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1856:	dc 01       	movw	r26, r24
    1858:	cb 01       	movw	r24, r22
    185a:	8d 8b       	std	Y+21, r24	; 0x15
    185c:	9e 8b       	std	Y+22, r25	; 0x16
    185e:	af 8b       	std	Y+23, r26	; 0x17
    1860:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1862:	6d 89       	ldd	r22, Y+21	; 0x15
    1864:	7e 89       	ldd	r23, Y+22	; 0x16
    1866:	8f 89       	ldd	r24, Y+23	; 0x17
    1868:	98 8d       	ldd	r25, Y+24	; 0x18
    186a:	20 e0       	ldi	r18, 0x00	; 0
    186c:	30 e0       	ldi	r19, 0x00	; 0
    186e:	40 e8       	ldi	r20, 0x80	; 128
    1870:	5f e3       	ldi	r21, 0x3F	; 63
    1872:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1876:	88 23       	and	r24, r24
    1878:	2c f4       	brge	.+10     	; 0x1884 <main+0x31c>
		__ticks = 1;
    187a:	81 e0       	ldi	r24, 0x01	; 1
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	9c 8b       	std	Y+20, r25	; 0x14
    1880:	8b 8b       	std	Y+19, r24	; 0x13
    1882:	3f c0       	rjmp	.+126    	; 0x1902 <main+0x39a>
	else if (__tmp > 65535)
    1884:	6d 89       	ldd	r22, Y+21	; 0x15
    1886:	7e 89       	ldd	r23, Y+22	; 0x16
    1888:	8f 89       	ldd	r24, Y+23	; 0x17
    188a:	98 8d       	ldd	r25, Y+24	; 0x18
    188c:	20 e0       	ldi	r18, 0x00	; 0
    188e:	3f ef       	ldi	r19, 0xFF	; 255
    1890:	4f e7       	ldi	r20, 0x7F	; 127
    1892:	57 e4       	ldi	r21, 0x47	; 71
    1894:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1898:	18 16       	cp	r1, r24
    189a:	4c f5       	brge	.+82     	; 0x18ee <main+0x386>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    189c:	69 8d       	ldd	r22, Y+25	; 0x19
    189e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    18a0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    18a2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    18a4:	20 e0       	ldi	r18, 0x00	; 0
    18a6:	30 e0       	ldi	r19, 0x00	; 0
    18a8:	40 e2       	ldi	r20, 0x20	; 32
    18aa:	51 e4       	ldi	r21, 0x41	; 65
    18ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18b0:	dc 01       	movw	r26, r24
    18b2:	cb 01       	movw	r24, r22
    18b4:	bc 01       	movw	r22, r24
    18b6:	cd 01       	movw	r24, r26
    18b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18bc:	dc 01       	movw	r26, r24
    18be:	cb 01       	movw	r24, r22
    18c0:	9c 8b       	std	Y+20, r25	; 0x14
    18c2:	8b 8b       	std	Y+19, r24	; 0x13
    18c4:	0f c0       	rjmp	.+30     	; 0x18e4 <main+0x37c>
    18c6:	88 ec       	ldi	r24, 0xC8	; 200
    18c8:	90 e0       	ldi	r25, 0x00	; 0
    18ca:	9a 8b       	std	Y+18, r25	; 0x12
    18cc:	89 8b       	std	Y+17, r24	; 0x11
    18ce:	89 89       	ldd	r24, Y+17	; 0x11
    18d0:	9a 89       	ldd	r25, Y+18	; 0x12
    18d2:	01 97       	sbiw	r24, 0x01	; 1
    18d4:	f1 f7       	brne	.-4      	; 0x18d2 <main+0x36a>
    18d6:	9a 8b       	std	Y+18, r25	; 0x12
    18d8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18da:	8b 89       	ldd	r24, Y+19	; 0x13
    18dc:	9c 89       	ldd	r25, Y+20	; 0x14
    18de:	01 97       	sbiw	r24, 0x01	; 1
    18e0:	9c 8b       	std	Y+20, r25	; 0x14
    18e2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18e4:	8b 89       	ldd	r24, Y+19	; 0x13
    18e6:	9c 89       	ldd	r25, Y+20	; 0x14
    18e8:	00 97       	sbiw	r24, 0x00	; 0
    18ea:	69 f7       	brne	.-38     	; 0x18c6 <main+0x35e>
    18ec:	14 c0       	rjmp	.+40     	; 0x1916 <main+0x3ae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18ee:	6d 89       	ldd	r22, Y+21	; 0x15
    18f0:	7e 89       	ldd	r23, Y+22	; 0x16
    18f2:	8f 89       	ldd	r24, Y+23	; 0x17
    18f4:	98 8d       	ldd	r25, Y+24	; 0x18
    18f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18fa:	dc 01       	movw	r26, r24
    18fc:	cb 01       	movw	r24, r22
    18fe:	9c 8b       	std	Y+20, r25	; 0x14
    1900:	8b 8b       	std	Y+19, r24	; 0x13
    1902:	8b 89       	ldd	r24, Y+19	; 0x13
    1904:	9c 89       	ldd	r25, Y+20	; 0x14
    1906:	98 8b       	std	Y+16, r25	; 0x10
    1908:	8f 87       	std	Y+15, r24	; 0x0f
    190a:	8f 85       	ldd	r24, Y+15	; 0x0f
    190c:	98 89       	ldd	r25, Y+16	; 0x10
    190e:	01 97       	sbiw	r24, 0x01	; 1
    1910:	f1 f7       	brne	.-4      	; 0x190e <main+0x3a6>
    1912:	98 8b       	std	Y+16, r25	; 0x10
    1914:	8f 87       	std	Y+15, r24	; 0x0f
								_delay_ms(5);
								SSD_Switching_BY_DEMUX(SSD_4);
    1916:	83 e0       	ldi	r24, 0x03	; 3
    1918:	0e 94 7e 10 	call	0x20fc	; 0x20fc <SSD_Switching_BY_DEMUX>
								SSD_DEMUX_Set_Number(l);
    191c:	80 91 7a 00 	lds	r24, 0x007A
    1920:	0e 94 d5 10 	call	0x21aa	; 0x21aa <SSD_DEMUX_Set_Number>
    1924:	80 e0       	ldi	r24, 0x00	; 0
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	a0 ea       	ldi	r26, 0xA0	; 160
    192a:	b0 e4       	ldi	r27, 0x40	; 64
    192c:	8b 87       	std	Y+11, r24	; 0x0b
    192e:	9c 87       	std	Y+12, r25	; 0x0c
    1930:	ad 87       	std	Y+13, r26	; 0x0d
    1932:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1934:	6b 85       	ldd	r22, Y+11	; 0x0b
    1936:	7c 85       	ldd	r23, Y+12	; 0x0c
    1938:	8d 85       	ldd	r24, Y+13	; 0x0d
    193a:	9e 85       	ldd	r25, Y+14	; 0x0e
    193c:	20 e0       	ldi	r18, 0x00	; 0
    193e:	30 e0       	ldi	r19, 0x00	; 0
    1940:	4a ef       	ldi	r20, 0xFA	; 250
    1942:	54 e4       	ldi	r21, 0x44	; 68
    1944:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1948:	dc 01       	movw	r26, r24
    194a:	cb 01       	movw	r24, r22
    194c:	8f 83       	std	Y+7, r24	; 0x07
    194e:	98 87       	std	Y+8, r25	; 0x08
    1950:	a9 87       	std	Y+9, r26	; 0x09
    1952:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1954:	6f 81       	ldd	r22, Y+7	; 0x07
    1956:	78 85       	ldd	r23, Y+8	; 0x08
    1958:	89 85       	ldd	r24, Y+9	; 0x09
    195a:	9a 85       	ldd	r25, Y+10	; 0x0a
    195c:	20 e0       	ldi	r18, 0x00	; 0
    195e:	30 e0       	ldi	r19, 0x00	; 0
    1960:	40 e8       	ldi	r20, 0x80	; 128
    1962:	5f e3       	ldi	r21, 0x3F	; 63
    1964:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1968:	88 23       	and	r24, r24
    196a:	2c f4       	brge	.+10     	; 0x1976 <main+0x40e>
		__ticks = 1;
    196c:	81 e0       	ldi	r24, 0x01	; 1
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	9e 83       	std	Y+6, r25	; 0x06
    1972:	8d 83       	std	Y+5, r24	; 0x05
    1974:	3f c0       	rjmp	.+126    	; 0x19f4 <main+0x48c>
	else if (__tmp > 65535)
    1976:	6f 81       	ldd	r22, Y+7	; 0x07
    1978:	78 85       	ldd	r23, Y+8	; 0x08
    197a:	89 85       	ldd	r24, Y+9	; 0x09
    197c:	9a 85       	ldd	r25, Y+10	; 0x0a
    197e:	20 e0       	ldi	r18, 0x00	; 0
    1980:	3f ef       	ldi	r19, 0xFF	; 255
    1982:	4f e7       	ldi	r20, 0x7F	; 127
    1984:	57 e4       	ldi	r21, 0x47	; 71
    1986:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    198a:	18 16       	cp	r1, r24
    198c:	4c f5       	brge	.+82     	; 0x19e0 <main+0x478>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    198e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1990:	7c 85       	ldd	r23, Y+12	; 0x0c
    1992:	8d 85       	ldd	r24, Y+13	; 0x0d
    1994:	9e 85       	ldd	r25, Y+14	; 0x0e
    1996:	20 e0       	ldi	r18, 0x00	; 0
    1998:	30 e0       	ldi	r19, 0x00	; 0
    199a:	40 e2       	ldi	r20, 0x20	; 32
    199c:	51 e4       	ldi	r21, 0x41	; 65
    199e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19a2:	dc 01       	movw	r26, r24
    19a4:	cb 01       	movw	r24, r22
    19a6:	bc 01       	movw	r22, r24
    19a8:	cd 01       	movw	r24, r26
    19aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19ae:	dc 01       	movw	r26, r24
    19b0:	cb 01       	movw	r24, r22
    19b2:	9e 83       	std	Y+6, r25	; 0x06
    19b4:	8d 83       	std	Y+5, r24	; 0x05
    19b6:	0f c0       	rjmp	.+30     	; 0x19d6 <main+0x46e>
    19b8:	88 ec       	ldi	r24, 0xC8	; 200
    19ba:	90 e0       	ldi	r25, 0x00	; 0
    19bc:	9c 83       	std	Y+4, r25	; 0x04
    19be:	8b 83       	std	Y+3, r24	; 0x03
    19c0:	8b 81       	ldd	r24, Y+3	; 0x03
    19c2:	9c 81       	ldd	r25, Y+4	; 0x04
    19c4:	01 97       	sbiw	r24, 0x01	; 1
    19c6:	f1 f7       	brne	.-4      	; 0x19c4 <main+0x45c>
    19c8:	9c 83       	std	Y+4, r25	; 0x04
    19ca:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19cc:	8d 81       	ldd	r24, Y+5	; 0x05
    19ce:	9e 81       	ldd	r25, Y+6	; 0x06
    19d0:	01 97       	sbiw	r24, 0x01	; 1
    19d2:	9e 83       	std	Y+6, r25	; 0x06
    19d4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19d6:	8d 81       	ldd	r24, Y+5	; 0x05
    19d8:	9e 81       	ldd	r25, Y+6	; 0x06
    19da:	00 97       	sbiw	r24, 0x00	; 0
    19dc:	69 f7       	brne	.-38     	; 0x19b8 <main+0x450>
    19de:	14 c0       	rjmp	.+40     	; 0x1a08 <main+0x4a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19e0:	6f 81       	ldd	r22, Y+7	; 0x07
    19e2:	78 85       	ldd	r23, Y+8	; 0x08
    19e4:	89 85       	ldd	r24, Y+9	; 0x09
    19e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    19e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19ec:	dc 01       	movw	r26, r24
    19ee:	cb 01       	movw	r24, r22
    19f0:	9e 83       	std	Y+6, r25	; 0x06
    19f2:	8d 83       	std	Y+5, r24	; 0x05
    19f4:	8d 81       	ldd	r24, Y+5	; 0x05
    19f6:	9e 81       	ldd	r25, Y+6	; 0x06
    19f8:	9a 83       	std	Y+2, r25	; 0x02
    19fa:	89 83       	std	Y+1, r24	; 0x01
    19fc:	89 81       	ldd	r24, Y+1	; 0x01
    19fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1a00:	01 97       	sbiw	r24, 0x01	; 1
    1a02:	f1 f7       	brne	.-4      	; 0x1a00 <main+0x498>
    1a04:	9a 83       	std	Y+2, r25	; 0x02
    1a06:	89 83       	std	Y+1, r24	; 0x01
				{
					for(j=0;j<6;j++)
					{
						for(i=0;i<10;i++)
						{
							for(x=0;x<50;x++)
    1a08:	80 91 79 00 	lds	r24, 0x0079
    1a0c:	8f 5f       	subi	r24, 0xFF	; 255
    1a0e:	80 93 79 00 	sts	0x0079, r24
    1a12:	80 91 79 00 	lds	r24, 0x0079
    1a16:	82 33       	cpi	r24, 0x32	; 50
    1a18:	08 f4       	brcc	.+2      	; 0x1a1c <main+0x4b4>
    1a1a:	fe cd       	rjmp	.-1028   	; 0x1618 <main+0xb0>
			{
				for(k=0;k<10;k++)
				{
					for(j=0;j<6;j++)
					{
						for(i=0;i<10;i++)
    1a1c:	80 91 7d 00 	lds	r24, 0x007D
    1a20:	8f 5f       	subi	r24, 0xFF	; 255
    1a22:	80 93 7d 00 	sts	0x007D, r24
    1a26:	80 91 7d 00 	lds	r24, 0x007D
    1a2a:	8a 30       	cpi	r24, 0x0A	; 10
    1a2c:	08 f4       	brcc	.+2      	; 0x1a30 <main+0x4c8>
    1a2e:	f1 cd       	rjmp	.-1054   	; 0x1612 <main+0xaa>
		{
			for(l=0;l<10;l++)
			{
				for(k=0;k<10;k++)
				{
					for(j=0;j<6;j++)
    1a30:	80 91 78 00 	lds	r24, 0x0078
    1a34:	8f 5f       	subi	r24, 0xFF	; 255
    1a36:	80 93 78 00 	sts	0x0078, r24
    1a3a:	80 91 78 00 	lds	r24, 0x0078
    1a3e:	86 30       	cpi	r24, 0x06	; 6
    1a40:	08 f4       	brcc	.+2      	; 0x1a44 <main+0x4dc>
    1a42:	e4 cd       	rjmp	.-1080   	; 0x160c <main+0xa4>
	{
		if(GET_BIT(PIND,0)==0)
		{
			for(l=0;l<10;l++)
			{
				for(k=0;k<10;k++)
    1a44:	80 91 7b 00 	lds	r24, 0x007B
    1a48:	8f 5f       	subi	r24, 0xFF	; 255
    1a4a:	80 93 7b 00 	sts	0x007B, r24
    1a4e:	80 91 7b 00 	lds	r24, 0x007B
    1a52:	8a 30       	cpi	r24, 0x0A	; 10
    1a54:	08 f4       	brcc	.+2      	; 0x1a58 <main+0x4f0>
    1a56:	d7 cd       	rjmp	.-1106   	; 0x1606 <main+0x9e>

	while(1)
	{
		if(GET_BIT(PIND,0)==0)
		{
			for(l=0;l<10;l++)
    1a58:	80 91 7a 00 	lds	r24, 0x007A
    1a5c:	8f 5f       	subi	r24, 0xFF	; 255
    1a5e:	80 93 7a 00 	sts	0x007A, r24
    1a62:	80 91 7a 00 	lds	r24, 0x007A
    1a66:	8a 30       	cpi	r24, 0x0A	; 10
    1a68:	08 f4       	brcc	.+2      	; 0x1a6c <main+0x504>
    1a6a:	ca cd       	rjmp	.-1132   	; 0x1600 <main+0x98>
    1a6c:	bd cd       	rjmp	.-1158   	; 0x15e8 <main+0x80>

00001a6e <Stop_StopWatch>:
		}
	}
}*/

void Stop_StopWatch(void)
{
    1a6e:	df 93       	push	r29
    1a70:	cf 93       	push	r28
    1a72:	cd b7       	in	r28, 0x3d	; 61
    1a74:	de b7       	in	r29, 0x3e	; 62
    1a76:	e8 97       	sbiw	r28, 0x38	; 56
    1a78:	0f b6       	in	r0, 0x3f	; 63
    1a7a:	f8 94       	cli
    1a7c:	de bf       	out	0x3e, r29	; 62
    1a7e:	0f be       	out	0x3f, r0	; 63
    1a80:	cd bf       	out	0x3d, r28	; 61
	while(1)
	{
		do
		{
			z=GET_BIT(PIND,DIO_u8PIN2);
    1a82:	e0 e3       	ldi	r30, 0x30	; 48
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	80 81       	ld	r24, Z
    1a88:	86 95       	lsr	r24
    1a8a:	86 95       	lsr	r24
    1a8c:	81 70       	andi	r24, 0x01	; 1
    1a8e:	80 93 7c 00 	sts	0x007C, r24
			SSD_Switching_BY_DEMUX(SSD_1);
    1a92:	80 e0       	ldi	r24, 0x00	; 0
    1a94:	0e 94 7e 10 	call	0x20fc	; 0x20fc <SSD_Switching_BY_DEMUX>
			SSD_DEMUX_Set_Number(i);
    1a98:	80 91 7d 00 	lds	r24, 0x007D
    1a9c:	0e 94 d5 10 	call	0x21aa	; 0x21aa <SSD_DEMUX_Set_Number>
    1aa0:	80 e0       	ldi	r24, 0x00	; 0
    1aa2:	90 e0       	ldi	r25, 0x00	; 0
    1aa4:	a0 ea       	ldi	r26, 0xA0	; 160
    1aa6:	b0 e4       	ldi	r27, 0x40	; 64
    1aa8:	8d ab       	std	Y+53, r24	; 0x35
    1aaa:	9e ab       	std	Y+54, r25	; 0x36
    1aac:	af ab       	std	Y+55, r26	; 0x37
    1aae:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ab0:	6d a9       	ldd	r22, Y+53	; 0x35
    1ab2:	7e a9       	ldd	r23, Y+54	; 0x36
    1ab4:	8f a9       	ldd	r24, Y+55	; 0x37
    1ab6:	98 ad       	ldd	r25, Y+56	; 0x38
    1ab8:	20 e0       	ldi	r18, 0x00	; 0
    1aba:	30 e0       	ldi	r19, 0x00	; 0
    1abc:	4a ef       	ldi	r20, 0xFA	; 250
    1abe:	54 e4       	ldi	r21, 0x44	; 68
    1ac0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ac4:	dc 01       	movw	r26, r24
    1ac6:	cb 01       	movw	r24, r22
    1ac8:	89 ab       	std	Y+49, r24	; 0x31
    1aca:	9a ab       	std	Y+50, r25	; 0x32
    1acc:	ab ab       	std	Y+51, r26	; 0x33
    1ace:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1ad0:	69 a9       	ldd	r22, Y+49	; 0x31
    1ad2:	7a a9       	ldd	r23, Y+50	; 0x32
    1ad4:	8b a9       	ldd	r24, Y+51	; 0x33
    1ad6:	9c a9       	ldd	r25, Y+52	; 0x34
    1ad8:	20 e0       	ldi	r18, 0x00	; 0
    1ada:	30 e0       	ldi	r19, 0x00	; 0
    1adc:	40 e8       	ldi	r20, 0x80	; 128
    1ade:	5f e3       	ldi	r21, 0x3F	; 63
    1ae0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1ae4:	88 23       	and	r24, r24
    1ae6:	2c f4       	brge	.+10     	; 0x1af2 <Stop_StopWatch+0x84>
		__ticks = 1;
    1ae8:	81 e0       	ldi	r24, 0x01	; 1
    1aea:	90 e0       	ldi	r25, 0x00	; 0
    1aec:	98 ab       	std	Y+48, r25	; 0x30
    1aee:	8f a7       	std	Y+47, r24	; 0x2f
    1af0:	3f c0       	rjmp	.+126    	; 0x1b70 <Stop_StopWatch+0x102>
	else if (__tmp > 65535)
    1af2:	69 a9       	ldd	r22, Y+49	; 0x31
    1af4:	7a a9       	ldd	r23, Y+50	; 0x32
    1af6:	8b a9       	ldd	r24, Y+51	; 0x33
    1af8:	9c a9       	ldd	r25, Y+52	; 0x34
    1afa:	20 e0       	ldi	r18, 0x00	; 0
    1afc:	3f ef       	ldi	r19, 0xFF	; 255
    1afe:	4f e7       	ldi	r20, 0x7F	; 127
    1b00:	57 e4       	ldi	r21, 0x47	; 71
    1b02:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b06:	18 16       	cp	r1, r24
    1b08:	4c f5       	brge	.+82     	; 0x1b5c <Stop_StopWatch+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b0a:	6d a9       	ldd	r22, Y+53	; 0x35
    1b0c:	7e a9       	ldd	r23, Y+54	; 0x36
    1b0e:	8f a9       	ldd	r24, Y+55	; 0x37
    1b10:	98 ad       	ldd	r25, Y+56	; 0x38
    1b12:	20 e0       	ldi	r18, 0x00	; 0
    1b14:	30 e0       	ldi	r19, 0x00	; 0
    1b16:	40 e2       	ldi	r20, 0x20	; 32
    1b18:	51 e4       	ldi	r21, 0x41	; 65
    1b1a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b1e:	dc 01       	movw	r26, r24
    1b20:	cb 01       	movw	r24, r22
    1b22:	bc 01       	movw	r22, r24
    1b24:	cd 01       	movw	r24, r26
    1b26:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b2a:	dc 01       	movw	r26, r24
    1b2c:	cb 01       	movw	r24, r22
    1b2e:	98 ab       	std	Y+48, r25	; 0x30
    1b30:	8f a7       	std	Y+47, r24	; 0x2f
    1b32:	0f c0       	rjmp	.+30     	; 0x1b52 <Stop_StopWatch+0xe4>
    1b34:	88 ec       	ldi	r24, 0xC8	; 200
    1b36:	90 e0       	ldi	r25, 0x00	; 0
    1b38:	9e a7       	std	Y+46, r25	; 0x2e
    1b3a:	8d a7       	std	Y+45, r24	; 0x2d
    1b3c:	8d a5       	ldd	r24, Y+45	; 0x2d
    1b3e:	9e a5       	ldd	r25, Y+46	; 0x2e
    1b40:	01 97       	sbiw	r24, 0x01	; 1
    1b42:	f1 f7       	brne	.-4      	; 0x1b40 <Stop_StopWatch+0xd2>
    1b44:	9e a7       	std	Y+46, r25	; 0x2e
    1b46:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b48:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b4a:	98 a9       	ldd	r25, Y+48	; 0x30
    1b4c:	01 97       	sbiw	r24, 0x01	; 1
    1b4e:	98 ab       	std	Y+48, r25	; 0x30
    1b50:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b52:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b54:	98 a9       	ldd	r25, Y+48	; 0x30
    1b56:	00 97       	sbiw	r24, 0x00	; 0
    1b58:	69 f7       	brne	.-38     	; 0x1b34 <Stop_StopWatch+0xc6>
    1b5a:	14 c0       	rjmp	.+40     	; 0x1b84 <Stop_StopWatch+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b5c:	69 a9       	ldd	r22, Y+49	; 0x31
    1b5e:	7a a9       	ldd	r23, Y+50	; 0x32
    1b60:	8b a9       	ldd	r24, Y+51	; 0x33
    1b62:	9c a9       	ldd	r25, Y+52	; 0x34
    1b64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b68:	dc 01       	movw	r26, r24
    1b6a:	cb 01       	movw	r24, r22
    1b6c:	98 ab       	std	Y+48, r25	; 0x30
    1b6e:	8f a7       	std	Y+47, r24	; 0x2f
    1b70:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b72:	98 a9       	ldd	r25, Y+48	; 0x30
    1b74:	9c a7       	std	Y+44, r25	; 0x2c
    1b76:	8b a7       	std	Y+43, r24	; 0x2b
    1b78:	8b a5       	ldd	r24, Y+43	; 0x2b
    1b7a:	9c a5       	ldd	r25, Y+44	; 0x2c
    1b7c:	01 97       	sbiw	r24, 0x01	; 1
    1b7e:	f1 f7       	brne	.-4      	; 0x1b7c <Stop_StopWatch+0x10e>
    1b80:	9c a7       	std	Y+44, r25	; 0x2c
    1b82:	8b a7       	std	Y+43, r24	; 0x2b
			_delay_ms(5);
			SSD_Switching_BY_DEMUX(SSD_2);
    1b84:	81 e0       	ldi	r24, 0x01	; 1
    1b86:	0e 94 7e 10 	call	0x20fc	; 0x20fc <SSD_Switching_BY_DEMUX>
			SSD_DEMUX_Set_Number(j);
    1b8a:	80 91 78 00 	lds	r24, 0x0078
    1b8e:	0e 94 d5 10 	call	0x21aa	; 0x21aa <SSD_DEMUX_Set_Number>
    1b92:	80 e0       	ldi	r24, 0x00	; 0
    1b94:	90 e0       	ldi	r25, 0x00	; 0
    1b96:	a0 ea       	ldi	r26, 0xA0	; 160
    1b98:	b0 e4       	ldi	r27, 0x40	; 64
    1b9a:	8f a3       	std	Y+39, r24	; 0x27
    1b9c:	98 a7       	std	Y+40, r25	; 0x28
    1b9e:	a9 a7       	std	Y+41, r26	; 0x29
    1ba0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ba2:	6f a1       	ldd	r22, Y+39	; 0x27
    1ba4:	78 a5       	ldd	r23, Y+40	; 0x28
    1ba6:	89 a5       	ldd	r24, Y+41	; 0x29
    1ba8:	9a a5       	ldd	r25, Y+42	; 0x2a
    1baa:	20 e0       	ldi	r18, 0x00	; 0
    1bac:	30 e0       	ldi	r19, 0x00	; 0
    1bae:	4a ef       	ldi	r20, 0xFA	; 250
    1bb0:	54 e4       	ldi	r21, 0x44	; 68
    1bb2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bb6:	dc 01       	movw	r26, r24
    1bb8:	cb 01       	movw	r24, r22
    1bba:	8b a3       	std	Y+35, r24	; 0x23
    1bbc:	9c a3       	std	Y+36, r25	; 0x24
    1bbe:	ad a3       	std	Y+37, r26	; 0x25
    1bc0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1bc2:	6b a1       	ldd	r22, Y+35	; 0x23
    1bc4:	7c a1       	ldd	r23, Y+36	; 0x24
    1bc6:	8d a1       	ldd	r24, Y+37	; 0x25
    1bc8:	9e a1       	ldd	r25, Y+38	; 0x26
    1bca:	20 e0       	ldi	r18, 0x00	; 0
    1bcc:	30 e0       	ldi	r19, 0x00	; 0
    1bce:	40 e8       	ldi	r20, 0x80	; 128
    1bd0:	5f e3       	ldi	r21, 0x3F	; 63
    1bd2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1bd6:	88 23       	and	r24, r24
    1bd8:	2c f4       	brge	.+10     	; 0x1be4 <Stop_StopWatch+0x176>
		__ticks = 1;
    1bda:	81 e0       	ldi	r24, 0x01	; 1
    1bdc:	90 e0       	ldi	r25, 0x00	; 0
    1bde:	9a a3       	std	Y+34, r25	; 0x22
    1be0:	89 a3       	std	Y+33, r24	; 0x21
    1be2:	3f c0       	rjmp	.+126    	; 0x1c62 <Stop_StopWatch+0x1f4>
	else if (__tmp > 65535)
    1be4:	6b a1       	ldd	r22, Y+35	; 0x23
    1be6:	7c a1       	ldd	r23, Y+36	; 0x24
    1be8:	8d a1       	ldd	r24, Y+37	; 0x25
    1bea:	9e a1       	ldd	r25, Y+38	; 0x26
    1bec:	20 e0       	ldi	r18, 0x00	; 0
    1bee:	3f ef       	ldi	r19, 0xFF	; 255
    1bf0:	4f e7       	ldi	r20, 0x7F	; 127
    1bf2:	57 e4       	ldi	r21, 0x47	; 71
    1bf4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1bf8:	18 16       	cp	r1, r24
    1bfa:	4c f5       	brge	.+82     	; 0x1c4e <Stop_StopWatch+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bfc:	6f a1       	ldd	r22, Y+39	; 0x27
    1bfe:	78 a5       	ldd	r23, Y+40	; 0x28
    1c00:	89 a5       	ldd	r24, Y+41	; 0x29
    1c02:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c04:	20 e0       	ldi	r18, 0x00	; 0
    1c06:	30 e0       	ldi	r19, 0x00	; 0
    1c08:	40 e2       	ldi	r20, 0x20	; 32
    1c0a:	51 e4       	ldi	r21, 0x41	; 65
    1c0c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c10:	dc 01       	movw	r26, r24
    1c12:	cb 01       	movw	r24, r22
    1c14:	bc 01       	movw	r22, r24
    1c16:	cd 01       	movw	r24, r26
    1c18:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c1c:	dc 01       	movw	r26, r24
    1c1e:	cb 01       	movw	r24, r22
    1c20:	9a a3       	std	Y+34, r25	; 0x22
    1c22:	89 a3       	std	Y+33, r24	; 0x21
    1c24:	0f c0       	rjmp	.+30     	; 0x1c44 <Stop_StopWatch+0x1d6>
    1c26:	88 ec       	ldi	r24, 0xC8	; 200
    1c28:	90 e0       	ldi	r25, 0x00	; 0
    1c2a:	98 a3       	std	Y+32, r25	; 0x20
    1c2c:	8f 8f       	std	Y+31, r24	; 0x1f
    1c2e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1c30:	98 a1       	ldd	r25, Y+32	; 0x20
    1c32:	01 97       	sbiw	r24, 0x01	; 1
    1c34:	f1 f7       	brne	.-4      	; 0x1c32 <Stop_StopWatch+0x1c4>
    1c36:	98 a3       	std	Y+32, r25	; 0x20
    1c38:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c3a:	89 a1       	ldd	r24, Y+33	; 0x21
    1c3c:	9a a1       	ldd	r25, Y+34	; 0x22
    1c3e:	01 97       	sbiw	r24, 0x01	; 1
    1c40:	9a a3       	std	Y+34, r25	; 0x22
    1c42:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c44:	89 a1       	ldd	r24, Y+33	; 0x21
    1c46:	9a a1       	ldd	r25, Y+34	; 0x22
    1c48:	00 97       	sbiw	r24, 0x00	; 0
    1c4a:	69 f7       	brne	.-38     	; 0x1c26 <Stop_StopWatch+0x1b8>
    1c4c:	14 c0       	rjmp	.+40     	; 0x1c76 <Stop_StopWatch+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c4e:	6b a1       	ldd	r22, Y+35	; 0x23
    1c50:	7c a1       	ldd	r23, Y+36	; 0x24
    1c52:	8d a1       	ldd	r24, Y+37	; 0x25
    1c54:	9e a1       	ldd	r25, Y+38	; 0x26
    1c56:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c5a:	dc 01       	movw	r26, r24
    1c5c:	cb 01       	movw	r24, r22
    1c5e:	9a a3       	std	Y+34, r25	; 0x22
    1c60:	89 a3       	std	Y+33, r24	; 0x21
    1c62:	89 a1       	ldd	r24, Y+33	; 0x21
    1c64:	9a a1       	ldd	r25, Y+34	; 0x22
    1c66:	9e 8f       	std	Y+30, r25	; 0x1e
    1c68:	8d 8f       	std	Y+29, r24	; 0x1d
    1c6a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1c6c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1c6e:	01 97       	sbiw	r24, 0x01	; 1
    1c70:	f1 f7       	brne	.-4      	; 0x1c6e <Stop_StopWatch+0x200>
    1c72:	9e 8f       	std	Y+30, r25	; 0x1e
    1c74:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(5);
			SSD_Switching_BY_DEMUX(SSD_3);
    1c76:	82 e0       	ldi	r24, 0x02	; 2
    1c78:	0e 94 7e 10 	call	0x20fc	; 0x20fc <SSD_Switching_BY_DEMUX>
			SSD_DEMUX_Set_Number(k);
    1c7c:	80 91 7b 00 	lds	r24, 0x007B
    1c80:	0e 94 d5 10 	call	0x21aa	; 0x21aa <SSD_DEMUX_Set_Number>
    1c84:	80 e0       	ldi	r24, 0x00	; 0
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	a0 ea       	ldi	r26, 0xA0	; 160
    1c8a:	b0 e4       	ldi	r27, 0x40	; 64
    1c8c:	89 8f       	std	Y+25, r24	; 0x19
    1c8e:	9a 8f       	std	Y+26, r25	; 0x1a
    1c90:	ab 8f       	std	Y+27, r26	; 0x1b
    1c92:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c94:	69 8d       	ldd	r22, Y+25	; 0x19
    1c96:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c98:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c9a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c9c:	20 e0       	ldi	r18, 0x00	; 0
    1c9e:	30 e0       	ldi	r19, 0x00	; 0
    1ca0:	4a ef       	ldi	r20, 0xFA	; 250
    1ca2:	54 e4       	ldi	r21, 0x44	; 68
    1ca4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ca8:	dc 01       	movw	r26, r24
    1caa:	cb 01       	movw	r24, r22
    1cac:	8d 8b       	std	Y+21, r24	; 0x15
    1cae:	9e 8b       	std	Y+22, r25	; 0x16
    1cb0:	af 8b       	std	Y+23, r26	; 0x17
    1cb2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1cb4:	6d 89       	ldd	r22, Y+21	; 0x15
    1cb6:	7e 89       	ldd	r23, Y+22	; 0x16
    1cb8:	8f 89       	ldd	r24, Y+23	; 0x17
    1cba:	98 8d       	ldd	r25, Y+24	; 0x18
    1cbc:	20 e0       	ldi	r18, 0x00	; 0
    1cbe:	30 e0       	ldi	r19, 0x00	; 0
    1cc0:	40 e8       	ldi	r20, 0x80	; 128
    1cc2:	5f e3       	ldi	r21, 0x3F	; 63
    1cc4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1cc8:	88 23       	and	r24, r24
    1cca:	2c f4       	brge	.+10     	; 0x1cd6 <Stop_StopWatch+0x268>
		__ticks = 1;
    1ccc:	81 e0       	ldi	r24, 0x01	; 1
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	9c 8b       	std	Y+20, r25	; 0x14
    1cd2:	8b 8b       	std	Y+19, r24	; 0x13
    1cd4:	3f c0       	rjmp	.+126    	; 0x1d54 <Stop_StopWatch+0x2e6>
	else if (__tmp > 65535)
    1cd6:	6d 89       	ldd	r22, Y+21	; 0x15
    1cd8:	7e 89       	ldd	r23, Y+22	; 0x16
    1cda:	8f 89       	ldd	r24, Y+23	; 0x17
    1cdc:	98 8d       	ldd	r25, Y+24	; 0x18
    1cde:	20 e0       	ldi	r18, 0x00	; 0
    1ce0:	3f ef       	ldi	r19, 0xFF	; 255
    1ce2:	4f e7       	ldi	r20, 0x7F	; 127
    1ce4:	57 e4       	ldi	r21, 0x47	; 71
    1ce6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1cea:	18 16       	cp	r1, r24
    1cec:	4c f5       	brge	.+82     	; 0x1d40 <Stop_StopWatch+0x2d2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cee:	69 8d       	ldd	r22, Y+25	; 0x19
    1cf0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1cf2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1cf4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1cf6:	20 e0       	ldi	r18, 0x00	; 0
    1cf8:	30 e0       	ldi	r19, 0x00	; 0
    1cfa:	40 e2       	ldi	r20, 0x20	; 32
    1cfc:	51 e4       	ldi	r21, 0x41	; 65
    1cfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d02:	dc 01       	movw	r26, r24
    1d04:	cb 01       	movw	r24, r22
    1d06:	bc 01       	movw	r22, r24
    1d08:	cd 01       	movw	r24, r26
    1d0a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d0e:	dc 01       	movw	r26, r24
    1d10:	cb 01       	movw	r24, r22
    1d12:	9c 8b       	std	Y+20, r25	; 0x14
    1d14:	8b 8b       	std	Y+19, r24	; 0x13
    1d16:	0f c0       	rjmp	.+30     	; 0x1d36 <Stop_StopWatch+0x2c8>
    1d18:	88 ec       	ldi	r24, 0xC8	; 200
    1d1a:	90 e0       	ldi	r25, 0x00	; 0
    1d1c:	9a 8b       	std	Y+18, r25	; 0x12
    1d1e:	89 8b       	std	Y+17, r24	; 0x11
    1d20:	89 89       	ldd	r24, Y+17	; 0x11
    1d22:	9a 89       	ldd	r25, Y+18	; 0x12
    1d24:	01 97       	sbiw	r24, 0x01	; 1
    1d26:	f1 f7       	brne	.-4      	; 0x1d24 <Stop_StopWatch+0x2b6>
    1d28:	9a 8b       	std	Y+18, r25	; 0x12
    1d2a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d2c:	8b 89       	ldd	r24, Y+19	; 0x13
    1d2e:	9c 89       	ldd	r25, Y+20	; 0x14
    1d30:	01 97       	sbiw	r24, 0x01	; 1
    1d32:	9c 8b       	std	Y+20, r25	; 0x14
    1d34:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d36:	8b 89       	ldd	r24, Y+19	; 0x13
    1d38:	9c 89       	ldd	r25, Y+20	; 0x14
    1d3a:	00 97       	sbiw	r24, 0x00	; 0
    1d3c:	69 f7       	brne	.-38     	; 0x1d18 <Stop_StopWatch+0x2aa>
    1d3e:	14 c0       	rjmp	.+40     	; 0x1d68 <Stop_StopWatch+0x2fa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d40:	6d 89       	ldd	r22, Y+21	; 0x15
    1d42:	7e 89       	ldd	r23, Y+22	; 0x16
    1d44:	8f 89       	ldd	r24, Y+23	; 0x17
    1d46:	98 8d       	ldd	r25, Y+24	; 0x18
    1d48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d4c:	dc 01       	movw	r26, r24
    1d4e:	cb 01       	movw	r24, r22
    1d50:	9c 8b       	std	Y+20, r25	; 0x14
    1d52:	8b 8b       	std	Y+19, r24	; 0x13
    1d54:	8b 89       	ldd	r24, Y+19	; 0x13
    1d56:	9c 89       	ldd	r25, Y+20	; 0x14
    1d58:	98 8b       	std	Y+16, r25	; 0x10
    1d5a:	8f 87       	std	Y+15, r24	; 0x0f
    1d5c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d5e:	98 89       	ldd	r25, Y+16	; 0x10
    1d60:	01 97       	sbiw	r24, 0x01	; 1
    1d62:	f1 f7       	brne	.-4      	; 0x1d60 <Stop_StopWatch+0x2f2>
    1d64:	98 8b       	std	Y+16, r25	; 0x10
    1d66:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(5);
			SSD_Switching_BY_DEMUX(SSD_4);
    1d68:	83 e0       	ldi	r24, 0x03	; 3
    1d6a:	0e 94 7e 10 	call	0x20fc	; 0x20fc <SSD_Switching_BY_DEMUX>
			SSD_DEMUX_Set_Number(l);
    1d6e:	80 91 7a 00 	lds	r24, 0x007A
    1d72:	0e 94 d5 10 	call	0x21aa	; 0x21aa <SSD_DEMUX_Set_Number>
    1d76:	80 e0       	ldi	r24, 0x00	; 0
    1d78:	90 e0       	ldi	r25, 0x00	; 0
    1d7a:	a0 ea       	ldi	r26, 0xA0	; 160
    1d7c:	b0 e4       	ldi	r27, 0x40	; 64
    1d7e:	8b 87       	std	Y+11, r24	; 0x0b
    1d80:	9c 87       	std	Y+12, r25	; 0x0c
    1d82:	ad 87       	std	Y+13, r26	; 0x0d
    1d84:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d86:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d88:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d8a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d8c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d8e:	20 e0       	ldi	r18, 0x00	; 0
    1d90:	30 e0       	ldi	r19, 0x00	; 0
    1d92:	4a ef       	ldi	r20, 0xFA	; 250
    1d94:	54 e4       	ldi	r21, 0x44	; 68
    1d96:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d9a:	dc 01       	movw	r26, r24
    1d9c:	cb 01       	movw	r24, r22
    1d9e:	8f 83       	std	Y+7, r24	; 0x07
    1da0:	98 87       	std	Y+8, r25	; 0x08
    1da2:	a9 87       	std	Y+9, r26	; 0x09
    1da4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1da6:	6f 81       	ldd	r22, Y+7	; 0x07
    1da8:	78 85       	ldd	r23, Y+8	; 0x08
    1daa:	89 85       	ldd	r24, Y+9	; 0x09
    1dac:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dae:	20 e0       	ldi	r18, 0x00	; 0
    1db0:	30 e0       	ldi	r19, 0x00	; 0
    1db2:	40 e8       	ldi	r20, 0x80	; 128
    1db4:	5f e3       	ldi	r21, 0x3F	; 63
    1db6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1dba:	88 23       	and	r24, r24
    1dbc:	2c f4       	brge	.+10     	; 0x1dc8 <Stop_StopWatch+0x35a>
		__ticks = 1;
    1dbe:	81 e0       	ldi	r24, 0x01	; 1
    1dc0:	90 e0       	ldi	r25, 0x00	; 0
    1dc2:	9e 83       	std	Y+6, r25	; 0x06
    1dc4:	8d 83       	std	Y+5, r24	; 0x05
    1dc6:	3f c0       	rjmp	.+126    	; 0x1e46 <Stop_StopWatch+0x3d8>
	else if (__tmp > 65535)
    1dc8:	6f 81       	ldd	r22, Y+7	; 0x07
    1dca:	78 85       	ldd	r23, Y+8	; 0x08
    1dcc:	89 85       	ldd	r24, Y+9	; 0x09
    1dce:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dd0:	20 e0       	ldi	r18, 0x00	; 0
    1dd2:	3f ef       	ldi	r19, 0xFF	; 255
    1dd4:	4f e7       	ldi	r20, 0x7F	; 127
    1dd6:	57 e4       	ldi	r21, 0x47	; 71
    1dd8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ddc:	18 16       	cp	r1, r24
    1dde:	4c f5       	brge	.+82     	; 0x1e32 <Stop_StopWatch+0x3c4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1de0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1de2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1de4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1de6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1de8:	20 e0       	ldi	r18, 0x00	; 0
    1dea:	30 e0       	ldi	r19, 0x00	; 0
    1dec:	40 e2       	ldi	r20, 0x20	; 32
    1dee:	51 e4       	ldi	r21, 0x41	; 65
    1df0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1df4:	dc 01       	movw	r26, r24
    1df6:	cb 01       	movw	r24, r22
    1df8:	bc 01       	movw	r22, r24
    1dfa:	cd 01       	movw	r24, r26
    1dfc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e00:	dc 01       	movw	r26, r24
    1e02:	cb 01       	movw	r24, r22
    1e04:	9e 83       	std	Y+6, r25	; 0x06
    1e06:	8d 83       	std	Y+5, r24	; 0x05
    1e08:	0f c0       	rjmp	.+30     	; 0x1e28 <Stop_StopWatch+0x3ba>
    1e0a:	88 ec       	ldi	r24, 0xC8	; 200
    1e0c:	90 e0       	ldi	r25, 0x00	; 0
    1e0e:	9c 83       	std	Y+4, r25	; 0x04
    1e10:	8b 83       	std	Y+3, r24	; 0x03
    1e12:	8b 81       	ldd	r24, Y+3	; 0x03
    1e14:	9c 81       	ldd	r25, Y+4	; 0x04
    1e16:	01 97       	sbiw	r24, 0x01	; 1
    1e18:	f1 f7       	brne	.-4      	; 0x1e16 <Stop_StopWatch+0x3a8>
    1e1a:	9c 83       	std	Y+4, r25	; 0x04
    1e1c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e1e:	8d 81       	ldd	r24, Y+5	; 0x05
    1e20:	9e 81       	ldd	r25, Y+6	; 0x06
    1e22:	01 97       	sbiw	r24, 0x01	; 1
    1e24:	9e 83       	std	Y+6, r25	; 0x06
    1e26:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e28:	8d 81       	ldd	r24, Y+5	; 0x05
    1e2a:	9e 81       	ldd	r25, Y+6	; 0x06
    1e2c:	00 97       	sbiw	r24, 0x00	; 0
    1e2e:	69 f7       	brne	.-38     	; 0x1e0a <Stop_StopWatch+0x39c>
    1e30:	14 c0       	rjmp	.+40     	; 0x1e5a <Stop_StopWatch+0x3ec>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e32:	6f 81       	ldd	r22, Y+7	; 0x07
    1e34:	78 85       	ldd	r23, Y+8	; 0x08
    1e36:	89 85       	ldd	r24, Y+9	; 0x09
    1e38:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e3e:	dc 01       	movw	r26, r24
    1e40:	cb 01       	movw	r24, r22
    1e42:	9e 83       	std	Y+6, r25	; 0x06
    1e44:	8d 83       	std	Y+5, r24	; 0x05
    1e46:	8d 81       	ldd	r24, Y+5	; 0x05
    1e48:	9e 81       	ldd	r25, Y+6	; 0x06
    1e4a:	9a 83       	std	Y+2, r25	; 0x02
    1e4c:	89 83       	std	Y+1, r24	; 0x01
    1e4e:	89 81       	ldd	r24, Y+1	; 0x01
    1e50:	9a 81       	ldd	r25, Y+2	; 0x02
    1e52:	01 97       	sbiw	r24, 0x01	; 1
    1e54:	f1 f7       	brne	.-4      	; 0x1e52 <Stop_StopWatch+0x3e4>
    1e56:	9a 83       	std	Y+2, r25	; 0x02
    1e58:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(5);
			if(GET_BIT(PIND,DIO_u8PIN0)==0)
    1e5a:	e0 e3       	ldi	r30, 0x30	; 48
    1e5c:	f0 e0       	ldi	r31, 0x00	; 0
    1e5e:	80 81       	ld	r24, Z
    1e60:	88 2f       	mov	r24, r24
    1e62:	90 e0       	ldi	r25, 0x00	; 0
    1e64:	81 70       	andi	r24, 0x01	; 1
    1e66:	90 70       	andi	r25, 0x00	; 0
    1e68:	00 97       	sbiw	r24, 0x00	; 0
    1e6a:	19 f4       	brne	.+6      	; 0x1e72 <Stop_StopWatch+0x404>
				z=5;
    1e6c:	85 e0       	ldi	r24, 0x05	; 5
    1e6e:	80 93 7c 00 	sts	0x007C, r24
		}
		while(z==1);
    1e72:	80 91 7c 00 	lds	r24, 0x007C
    1e76:	81 30       	cpi	r24, 0x01	; 1
    1e78:	09 f4       	brne	.+2      	; 0x1e7c <Stop_StopWatch+0x40e>
    1e7a:	03 ce       	rjmp	.-1018   	; 0x1a82 <Stop_StopWatch+0x14>
		if(z==5)
    1e7c:	80 91 7c 00 	lds	r24, 0x007C
    1e80:	85 30       	cpi	r24, 0x05	; 5
    1e82:	09 f0       	breq	.+2      	; 0x1e86 <Stop_StopWatch+0x418>
    1e84:	fe cd       	rjmp	.-1028   	; 0x1a82 <Stop_StopWatch+0x14>
			break;
	}

}
    1e86:	e8 96       	adiw	r28, 0x38	; 56
    1e88:	0f b6       	in	r0, 0x3f	; 63
    1e8a:	f8 94       	cli
    1e8c:	de bf       	out	0x3e, r29	; 62
    1e8e:	0f be       	out	0x3f, r0	; 63
    1e90:	cd bf       	out	0x3d, r28	; 61
    1e92:	cf 91       	pop	r28
    1e94:	df 91       	pop	r29
    1e96:	08 95       	ret

00001e98 <SSD_voidInit>:
#include "DIO_interface.h"
#include "SSD_interface.h"
#include "SSD_config.h"

void SSD_voidInit(SSD_t*SSD)
{
    1e98:	df 93       	push	r29
    1e9a:	cf 93       	push	r28
    1e9c:	00 d0       	rcall	.+0      	; 0x1e9e <SSD_voidInit+0x6>
    1e9e:	cd b7       	in	r28, 0x3d	; 61
    1ea0:	de b7       	in	r29, 0x3e	; 62
    1ea2:	9a 83       	std	Y+2, r25	; 0x02
    1ea4:	89 83       	std	Y+1, r24	; 0x01
	DIO_u8SetPinDirection(SSD->EnablePort,SSD->EnablePin,DIO_u8PIN_OUTPUT);
    1ea6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ea8:	fa 81       	ldd	r31, Y+2	; 0x02
    1eaa:	82 81       	ldd	r24, Z+2	; 0x02
    1eac:	e9 81       	ldd	r30, Y+1	; 0x01
    1eae:	fa 81       	ldd	r31, Y+2	; 0x02
    1eb0:	93 81       	ldd	r25, Z+3	; 0x03
    1eb2:	69 2f       	mov	r22, r25
    1eb4:	41 e0       	ldi	r20, 0x01	; 1
    1eb6:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_u8SetPinDirection>
	DIO_u8SetPortDirection(SSD->PORT,DIO_u8PORT_OUTPUT);
    1eba:	e9 81       	ldd	r30, Y+1	; 0x01
    1ebc:	fa 81       	ldd	r31, Y+2	; 0x02
    1ebe:	81 81       	ldd	r24, Z+1	; 0x01
    1ec0:	6f ef       	ldi	r22, 0xFF	; 255
    1ec2:	0e 94 b5 06 	call	0xd6a	; 0xd6a <DIO_u8SetPortDirection>

}
    1ec6:	0f 90       	pop	r0
    1ec8:	0f 90       	pop	r0
    1eca:	cf 91       	pop	r28
    1ecc:	df 91       	pop	r29
    1ece:	08 95       	ret

00001ed0 <SSD_Set_Number>:

u8 SSD_Set_Number(u8 Number, SSD_t*SSD)
{
    1ed0:	df 93       	push	r29
    1ed2:	cf 93       	push	r28
    1ed4:	cd b7       	in	r28, 0x3d	; 61
    1ed6:	de b7       	in	r29, 0x3e	; 62
    1ed8:	63 97       	sbiw	r28, 0x13	; 19
    1eda:	0f b6       	in	r0, 0x3f	; 63
    1edc:	f8 94       	cli
    1ede:	de bf       	out	0x3e, r29	; 62
    1ee0:	0f be       	out	0x3f, r0	; 63
    1ee2:	cd bf       	out	0x3d, r28	; 61
    1ee4:	8c 87       	std	Y+12, r24	; 0x0c
    1ee6:	7e 87       	std	Y+14, r23	; 0x0e
    1ee8:	6d 87       	std	Y+13, r22	; 0x0d
	u8 sevenSeg[10]={Digit_0,Digit_1,Digit_2,Digit_3,Digit_4,Digit_5,Digit_6,Digit_7,Digit_8,Digit_9};
    1eea:	ce 01       	movw	r24, r28
    1eec:	02 96       	adiw	r24, 0x02	; 2
    1eee:	98 8b       	std	Y+16, r25	; 0x10
    1ef0:	8f 87       	std	Y+15, r24	; 0x0f
    1ef2:	e8 e6       	ldi	r30, 0x68	; 104
    1ef4:	f0 e0       	ldi	r31, 0x00	; 0
    1ef6:	fa 8b       	std	Y+18, r31	; 0x12
    1ef8:	e9 8b       	std	Y+17, r30	; 0x11
    1efa:	fa e0       	ldi	r31, 0x0A	; 10
    1efc:	fb 8b       	std	Y+19, r31	; 0x13
    1efe:	e9 89       	ldd	r30, Y+17	; 0x11
    1f00:	fa 89       	ldd	r31, Y+18	; 0x12
    1f02:	00 80       	ld	r0, Z
    1f04:	89 89       	ldd	r24, Y+17	; 0x11
    1f06:	9a 89       	ldd	r25, Y+18	; 0x12
    1f08:	01 96       	adiw	r24, 0x01	; 1
    1f0a:	9a 8b       	std	Y+18, r25	; 0x12
    1f0c:	89 8b       	std	Y+17, r24	; 0x11
    1f0e:	ef 85       	ldd	r30, Y+15	; 0x0f
    1f10:	f8 89       	ldd	r31, Y+16	; 0x10
    1f12:	00 82       	st	Z, r0
    1f14:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f16:	98 89       	ldd	r25, Y+16	; 0x10
    1f18:	01 96       	adiw	r24, 0x01	; 1
    1f1a:	98 8b       	std	Y+16, r25	; 0x10
    1f1c:	8f 87       	std	Y+15, r24	; 0x0f
    1f1e:	9b 89       	ldd	r25, Y+19	; 0x13
    1f20:	91 50       	subi	r25, 0x01	; 1
    1f22:	9b 8b       	std	Y+19, r25	; 0x13
    1f24:	eb 89       	ldd	r30, Y+19	; 0x13
    1f26:	ee 23       	and	r30, r30
    1f28:	51 f7       	brne	.-44     	; 0x1efe <SSD_Set_Number+0x2e>
	u8 Local_u8ErrorState=0;
    1f2a:	19 82       	std	Y+1, r1	; 0x01
	if(SSD!=NULL)
    1f2c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f2e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f30:	00 97       	sbiw	r24, 0x00	; 0
    1f32:	09 f4       	brne	.+2      	; 0x1f36 <SSD_Set_Number+0x66>
    1f34:	49 c0       	rjmp	.+146    	; 0x1fc8 <SSD_Set_Number+0xf8>
	{
		if(Number<=9&&Number>=0)
    1f36:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f38:	8a 30       	cpi	r24, 0x0A	; 10
    1f3a:	08 f0       	brcs	.+2      	; 0x1f3e <SSD_Set_Number+0x6e>
    1f3c:	42 c0       	rjmp	.+132    	; 0x1fc2 <SSD_Set_Number+0xf2>
		{
			if(SSD->COM_TYPE==Anode)
    1f3e:	ed 85       	ldd	r30, Y+13	; 0x0d
    1f40:	fe 85       	ldd	r31, Y+14	; 0x0e
    1f42:	80 81       	ld	r24, Z
    1f44:	81 30       	cpi	r24, 0x01	; 1
    1f46:	e9 f4       	brne	.+58     	; 0x1f82 <SSD_Set_Number+0xb2>
			{
				DIO_u8SetPinValue(SSD->EnablePort,SSD->EnablePin,DIO_u8PIN_HIGH);
    1f48:	ed 85       	ldd	r30, Y+13	; 0x0d
    1f4a:	fe 85       	ldd	r31, Y+14	; 0x0e
    1f4c:	82 81       	ldd	r24, Z+2	; 0x02
    1f4e:	ed 85       	ldd	r30, Y+13	; 0x0d
    1f50:	fe 85       	ldd	r31, Y+14	; 0x0e
    1f52:	93 81       	ldd	r25, Z+3	; 0x03
    1f54:	69 2f       	mov	r22, r25
    1f56:	41 e0       	ldi	r20, 0x01	; 1
    1f58:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
				DIO_u8SetPortValue(SSD->PORT,~sevenSeg[Number]);
    1f5c:	ed 85       	ldd	r30, Y+13	; 0x0d
    1f5e:	fe 85       	ldd	r31, Y+14	; 0x0e
    1f60:	41 81       	ldd	r20, Z+1	; 0x01
    1f62:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f64:	28 2f       	mov	r18, r24
    1f66:	30 e0       	ldi	r19, 0x00	; 0
    1f68:	ce 01       	movw	r24, r28
    1f6a:	02 96       	adiw	r24, 0x02	; 2
    1f6c:	fc 01       	movw	r30, r24
    1f6e:	e2 0f       	add	r30, r18
    1f70:	f3 1f       	adc	r31, r19
    1f72:	80 81       	ld	r24, Z
    1f74:	98 2f       	mov	r25, r24
    1f76:	90 95       	com	r25
    1f78:	84 2f       	mov	r24, r20
    1f7a:	69 2f       	mov	r22, r25
    1f7c:	0e 94 0f 08 	call	0x101e	; 0x101e <DIO_u8SetPortValue>
    1f80:	25 c0       	rjmp	.+74     	; 0x1fcc <SSD_Set_Number+0xfc>
			}
			else if(SSD->COM_TYPE==Cathode)
    1f82:	ed 85       	ldd	r30, Y+13	; 0x0d
    1f84:	fe 85       	ldd	r31, Y+14	; 0x0e
    1f86:	80 81       	ld	r24, Z
    1f88:	88 23       	and	r24, r24
    1f8a:	01 f5       	brne	.+64     	; 0x1fcc <SSD_Set_Number+0xfc>
			{
				DIO_u8SetPinValue(SSD->EnablePort,SSD->EnablePin,DIO_u8PIN_LOW);
    1f8c:	ed 85       	ldd	r30, Y+13	; 0x0d
    1f8e:	fe 85       	ldd	r31, Y+14	; 0x0e
    1f90:	82 81       	ldd	r24, Z+2	; 0x02
    1f92:	ed 85       	ldd	r30, Y+13	; 0x0d
    1f94:	fe 85       	ldd	r31, Y+14	; 0x0e
    1f96:	93 81       	ldd	r25, Z+3	; 0x03
    1f98:	69 2f       	mov	r22, r25
    1f9a:	40 e0       	ldi	r20, 0x00	; 0
    1f9c:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
				DIO_u8SetPortValue(SSD->PORT,sevenSeg[Number]);
    1fa0:	ed 85       	ldd	r30, Y+13	; 0x0d
    1fa2:	fe 85       	ldd	r31, Y+14	; 0x0e
    1fa4:	41 81       	ldd	r20, Z+1	; 0x01
    1fa6:	8c 85       	ldd	r24, Y+12	; 0x0c
    1fa8:	28 2f       	mov	r18, r24
    1faa:	30 e0       	ldi	r19, 0x00	; 0
    1fac:	ce 01       	movw	r24, r28
    1fae:	02 96       	adiw	r24, 0x02	; 2
    1fb0:	fc 01       	movw	r30, r24
    1fb2:	e2 0f       	add	r30, r18
    1fb4:	f3 1f       	adc	r31, r19
    1fb6:	90 81       	ld	r25, Z
    1fb8:	84 2f       	mov	r24, r20
    1fba:	69 2f       	mov	r22, r25
    1fbc:	0e 94 0f 08 	call	0x101e	; 0x101e <DIO_u8SetPortValue>
    1fc0:	05 c0       	rjmp	.+10     	; 0x1fcc <SSD_Set_Number+0xfc>
			}
		}
		else
		{
			Local_u8ErrorState=1;
    1fc2:	81 e0       	ldi	r24, 0x01	; 1
    1fc4:	89 83       	std	Y+1, r24	; 0x01
    1fc6:	02 c0       	rjmp	.+4      	; 0x1fcc <SSD_Set_Number+0xfc>
		}

	}
	else
	{
		Local_u8ErrorState=1;
    1fc8:	81 e0       	ldi	r24, 0x01	; 1
    1fca:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    1fcc:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fce:	63 96       	adiw	r28, 0x13	; 19
    1fd0:	0f b6       	in	r0, 0x3f	; 63
    1fd2:	f8 94       	cli
    1fd4:	de bf       	out	0x3e, r29	; 62
    1fd6:	0f be       	out	0x3f, r0	; 63
    1fd8:	cd bf       	out	0x3d, r28	; 61
    1fda:	cf 91       	pop	r28
    1fdc:	df 91       	pop	r29
    1fde:	08 95       	ret

00001fe0 <SSD_Enable>:
u8 SSD_Enable(SSD_t*SSD)
{
    1fe0:	df 93       	push	r29
    1fe2:	cf 93       	push	r28
    1fe4:	00 d0       	rcall	.+0      	; 0x1fe6 <SSD_Enable+0x6>
    1fe6:	0f 92       	push	r0
    1fe8:	cd b7       	in	r28, 0x3d	; 61
    1fea:	de b7       	in	r29, 0x3e	; 62
    1fec:	9b 83       	std	Y+3, r25	; 0x03
    1fee:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState=0;
    1ff0:	19 82       	std	Y+1, r1	; 0x01
	if(SSD->COM_TYPE==Anode)
    1ff2:	ea 81       	ldd	r30, Y+2	; 0x02
    1ff4:	fb 81       	ldd	r31, Y+3	; 0x03
    1ff6:	80 81       	ld	r24, Z
    1ff8:	81 30       	cpi	r24, 0x01	; 1
    1ffa:	59 f4       	brne	.+22     	; 0x2012 <SSD_Enable+0x32>
	{
		DIO_u8SetPinValue(SSD->EnablePort,SSD->EnablePin,DIO_u8PIN_HIGH);
    1ffc:	ea 81       	ldd	r30, Y+2	; 0x02
    1ffe:	fb 81       	ldd	r31, Y+3	; 0x03
    2000:	82 81       	ldd	r24, Z+2	; 0x02
    2002:	ea 81       	ldd	r30, Y+2	; 0x02
    2004:	fb 81       	ldd	r31, Y+3	; 0x03
    2006:	93 81       	ldd	r25, Z+3	; 0x03
    2008:	69 2f       	mov	r22, r25
    200a:	41 e0       	ldi	r20, 0x01	; 1
    200c:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    2010:	12 c0       	rjmp	.+36     	; 0x2036 <SSD_Enable+0x56>
	}
	else if(SSD->COM_TYPE==Cathode)
    2012:	ea 81       	ldd	r30, Y+2	; 0x02
    2014:	fb 81       	ldd	r31, Y+3	; 0x03
    2016:	80 81       	ld	r24, Z
    2018:	88 23       	and	r24, r24
    201a:	59 f4       	brne	.+22     	; 0x2032 <SSD_Enable+0x52>
	{
		DIO_u8SetPinValue(SSD->EnablePort,SSD->EnablePin,DIO_u8PIN_LOW);
    201c:	ea 81       	ldd	r30, Y+2	; 0x02
    201e:	fb 81       	ldd	r31, Y+3	; 0x03
    2020:	82 81       	ldd	r24, Z+2	; 0x02
    2022:	ea 81       	ldd	r30, Y+2	; 0x02
    2024:	fb 81       	ldd	r31, Y+3	; 0x03
    2026:	93 81       	ldd	r25, Z+3	; 0x03
    2028:	69 2f       	mov	r22, r25
    202a:	40 e0       	ldi	r20, 0x00	; 0
    202c:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    2030:	02 c0       	rjmp	.+4      	; 0x2036 <SSD_Enable+0x56>
	}
	else
	{
		Local_u8ErrorState=1;
    2032:	81 e0       	ldi	r24, 0x01	; 1
    2034:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    2036:	89 81       	ldd	r24, Y+1	; 0x01
}
    2038:	0f 90       	pop	r0
    203a:	0f 90       	pop	r0
    203c:	0f 90       	pop	r0
    203e:	cf 91       	pop	r28
    2040:	df 91       	pop	r29
    2042:	08 95       	ret

00002044 <SSD_Disable>:
u8 SSD_Disable(SSD_t*SSD)
{
    2044:	df 93       	push	r29
    2046:	cf 93       	push	r28
    2048:	00 d0       	rcall	.+0      	; 0x204a <SSD_Disable+0x6>
    204a:	0f 92       	push	r0
    204c:	cd b7       	in	r28, 0x3d	; 61
    204e:	de b7       	in	r29, 0x3e	; 62
    2050:	9b 83       	std	Y+3, r25	; 0x03
    2052:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState=0;
    2054:	19 82       	std	Y+1, r1	; 0x01
	if(SSD->COM_TYPE==Anode)
    2056:	ea 81       	ldd	r30, Y+2	; 0x02
    2058:	fb 81       	ldd	r31, Y+3	; 0x03
    205a:	80 81       	ld	r24, Z
    205c:	81 30       	cpi	r24, 0x01	; 1
    205e:	59 f4       	brne	.+22     	; 0x2076 <SSD_Disable+0x32>
	{
		DIO_u8SetPinValue(SSD->EnablePort,SSD->EnablePin,DIO_u8PIN_LOW);
    2060:	ea 81       	ldd	r30, Y+2	; 0x02
    2062:	fb 81       	ldd	r31, Y+3	; 0x03
    2064:	82 81       	ldd	r24, Z+2	; 0x02
    2066:	ea 81       	ldd	r30, Y+2	; 0x02
    2068:	fb 81       	ldd	r31, Y+3	; 0x03
    206a:	93 81       	ldd	r25, Z+3	; 0x03
    206c:	69 2f       	mov	r22, r25
    206e:	40 e0       	ldi	r20, 0x00	; 0
    2070:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    2074:	12 c0       	rjmp	.+36     	; 0x209a <SSD_Disable+0x56>
	}
	else if(SSD->COM_TYPE==Cathode)
    2076:	ea 81       	ldd	r30, Y+2	; 0x02
    2078:	fb 81       	ldd	r31, Y+3	; 0x03
    207a:	80 81       	ld	r24, Z
    207c:	88 23       	and	r24, r24
    207e:	59 f4       	brne	.+22     	; 0x2096 <SSD_Disable+0x52>
	{
		DIO_u8SetPinValue(SSD->EnablePort,SSD->EnablePin,DIO_u8PIN_HIGH);
    2080:	ea 81       	ldd	r30, Y+2	; 0x02
    2082:	fb 81       	ldd	r31, Y+3	; 0x03
    2084:	82 81       	ldd	r24, Z+2	; 0x02
    2086:	ea 81       	ldd	r30, Y+2	; 0x02
    2088:	fb 81       	ldd	r31, Y+3	; 0x03
    208a:	93 81       	ldd	r25, Z+3	; 0x03
    208c:	69 2f       	mov	r22, r25
    208e:	41 e0       	ldi	r20, 0x01	; 1
    2090:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    2094:	02 c0       	rjmp	.+4      	; 0x209a <SSD_Disable+0x56>
	}
	else
	{
		Local_u8ErrorState=1;
    2096:	81 e0       	ldi	r24, 0x01	; 1
    2098:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    209a:	89 81       	ldd	r24, Y+1	; 0x01
}
    209c:	0f 90       	pop	r0
    209e:	0f 90       	pop	r0
    20a0:	0f 90       	pop	r0
    20a2:	cf 91       	pop	r28
    20a4:	df 91       	pop	r29
    20a6:	08 95       	ret

000020a8 <SSD_DEMUX_Init>:

void SSD_DEMUX_Init(SSD_t*SSD)
{
    20a8:	df 93       	push	r29
    20aa:	cf 93       	push	r28
    20ac:	00 d0       	rcall	.+0      	; 0x20ae <SSD_DEMUX_Init+0x6>
    20ae:	cd b7       	in	r28, 0x3d	; 61
    20b0:	de b7       	in	r29, 0x3e	; 62
    20b2:	9a 83       	std	Y+2, r25	; 0x02
    20b4:	89 83       	std	Y+1, r24	; 0x01
	DIO_u8SetPinDirection(DEMUX_PORT,DEMUX_Selector_Pin1,DIO_u8PIN_OUTPUT);
    20b6:	82 e0       	ldi	r24, 0x02	; 2
    20b8:	64 e0       	ldi	r22, 0x04	; 4
    20ba:	41 e0       	ldi	r20, 0x01	; 1
    20bc:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DEMUX_PORT,DEMUX_Selector_Pin2,DIO_u8PIN_OUTPUT);
    20c0:	82 e0       	ldi	r24, 0x02	; 2
    20c2:	65 e0       	ldi	r22, 0x05	; 5
    20c4:	41 e0       	ldi	r20, 0x01	; 1
    20c6:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(Data_PORT,Data_PIN0,DIO_u8PIN_OUTPUT);
    20ca:	82 e0       	ldi	r24, 0x02	; 2
    20cc:	60 e0       	ldi	r22, 0x00	; 0
    20ce:	41 e0       	ldi	r20, 0x01	; 1
    20d0:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(Data_PORT,Data_PIN1,DIO_u8PIN_OUTPUT);
    20d4:	82 e0       	ldi	r24, 0x02	; 2
    20d6:	61 e0       	ldi	r22, 0x01	; 1
    20d8:	41 e0       	ldi	r20, 0x01	; 1
    20da:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(Data_PORT,Data_PIN2,DIO_u8PIN_OUTPUT);
    20de:	82 e0       	ldi	r24, 0x02	; 2
    20e0:	62 e0       	ldi	r22, 0x02	; 2
    20e2:	41 e0       	ldi	r20, 0x01	; 1
    20e4:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(Data_PORT,Data_PIN3,DIO_u8PIN_OUTPUT);
    20e8:	82 e0       	ldi	r24, 0x02	; 2
    20ea:	63 e0       	ldi	r22, 0x03	; 3
    20ec:	41 e0       	ldi	r20, 0x01	; 1
    20ee:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_u8SetPinDirection>

}
    20f2:	0f 90       	pop	r0
    20f4:	0f 90       	pop	r0
    20f6:	cf 91       	pop	r28
    20f8:	df 91       	pop	r29
    20fa:	08 95       	ret

000020fc <SSD_Switching_BY_DEMUX>:

void SSD_Switching_BY_DEMUX(u8 SSD_Number)
{
    20fc:	df 93       	push	r29
    20fe:	cf 93       	push	r28
    2100:	00 d0       	rcall	.+0      	; 0x2102 <SSD_Switching_BY_DEMUX+0x6>
    2102:	0f 92       	push	r0
    2104:	cd b7       	in	r28, 0x3d	; 61
    2106:	de b7       	in	r29, 0x3e	; 62
    2108:	89 83       	std	Y+1, r24	; 0x01
	switch(SSD_Number)
    210a:	89 81       	ldd	r24, Y+1	; 0x01
    210c:	28 2f       	mov	r18, r24
    210e:	30 e0       	ldi	r19, 0x00	; 0
    2110:	3b 83       	std	Y+3, r19	; 0x03
    2112:	2a 83       	std	Y+2, r18	; 0x02
    2114:	8a 81       	ldd	r24, Y+2	; 0x02
    2116:	9b 81       	ldd	r25, Y+3	; 0x03
    2118:	81 30       	cpi	r24, 0x01	; 1
    211a:	91 05       	cpc	r25, r1
    211c:	01 f1       	breq	.+64     	; 0x215e <SSD_Switching_BY_DEMUX+0x62>
    211e:	2a 81       	ldd	r18, Y+2	; 0x02
    2120:	3b 81       	ldd	r19, Y+3	; 0x03
    2122:	22 30       	cpi	r18, 0x02	; 2
    2124:	31 05       	cpc	r19, r1
    2126:	2c f4       	brge	.+10     	; 0x2132 <SSD_Switching_BY_DEMUX+0x36>
    2128:	8a 81       	ldd	r24, Y+2	; 0x02
    212a:	9b 81       	ldd	r25, Y+3	; 0x03
    212c:	00 97       	sbiw	r24, 0x00	; 0
    212e:	61 f0       	breq	.+24     	; 0x2148 <SSD_Switching_BY_DEMUX+0x4c>
    2130:	36 c0       	rjmp	.+108    	; 0x219e <SSD_Switching_BY_DEMUX+0xa2>
    2132:	2a 81       	ldd	r18, Y+2	; 0x02
    2134:	3b 81       	ldd	r19, Y+3	; 0x03
    2136:	22 30       	cpi	r18, 0x02	; 2
    2138:	31 05       	cpc	r19, r1
    213a:	e1 f0       	breq	.+56     	; 0x2174 <SSD_Switching_BY_DEMUX+0x78>
    213c:	8a 81       	ldd	r24, Y+2	; 0x02
    213e:	9b 81       	ldd	r25, Y+3	; 0x03
    2140:	83 30       	cpi	r24, 0x03	; 3
    2142:	91 05       	cpc	r25, r1
    2144:	11 f1       	breq	.+68     	; 0x218a <SSD_Switching_BY_DEMUX+0x8e>
    2146:	2b c0       	rjmp	.+86     	; 0x219e <SSD_Switching_BY_DEMUX+0xa2>
	{
		case SSD_1:
			DIO_u8SetPinValue(DEMUX_PORT,DEMUX_Selector_Pin1,DIO_u8PIN_LOW);
    2148:	82 e0       	ldi	r24, 0x02	; 2
    214a:	64 e0       	ldi	r22, 0x04	; 4
    214c:	40 e0       	ldi	r20, 0x00	; 0
    214e:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(DEMUX_PORT,DEMUX_Selector_Pin2,DIO_u8PIN_LOW);
    2152:	82 e0       	ldi	r24, 0x02	; 2
    2154:	65 e0       	ldi	r22, 0x05	; 5
    2156:	40 e0       	ldi	r20, 0x00	; 0
    2158:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    215c:	20 c0       	rjmp	.+64     	; 0x219e <SSD_Switching_BY_DEMUX+0xa2>
			break;
		case SSD_2:
			DIO_u8SetPinValue(DEMUX_PORT,DEMUX_Selector_Pin1,DIO_u8PIN_HIGH);
    215e:	82 e0       	ldi	r24, 0x02	; 2
    2160:	64 e0       	ldi	r22, 0x04	; 4
    2162:	41 e0       	ldi	r20, 0x01	; 1
    2164:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(DEMUX_PORT,DEMUX_Selector_Pin2,DIO_u8PIN_LOW);
    2168:	82 e0       	ldi	r24, 0x02	; 2
    216a:	65 e0       	ldi	r22, 0x05	; 5
    216c:	40 e0       	ldi	r20, 0x00	; 0
    216e:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    2172:	15 c0       	rjmp	.+42     	; 0x219e <SSD_Switching_BY_DEMUX+0xa2>
			break;
		case SSD_3:
			DIO_u8SetPinValue(DEMUX_PORT,DEMUX_Selector_Pin1,DIO_u8PIN_LOW);
    2174:	82 e0       	ldi	r24, 0x02	; 2
    2176:	64 e0       	ldi	r22, 0x04	; 4
    2178:	40 e0       	ldi	r20, 0x00	; 0
    217a:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(DEMUX_PORT,DEMUX_Selector_Pin2,DIO_u8PIN_HIGH);
    217e:	82 e0       	ldi	r24, 0x02	; 2
    2180:	65 e0       	ldi	r22, 0x05	; 5
    2182:	41 e0       	ldi	r20, 0x01	; 1
    2184:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    2188:	0a c0       	rjmp	.+20     	; 0x219e <SSD_Switching_BY_DEMUX+0xa2>
			break;
		case SSD_4:
			DIO_u8SetPinValue(DEMUX_PORT,DEMUX_Selector_Pin1,DIO_u8PIN_HIGH);
    218a:	82 e0       	ldi	r24, 0x02	; 2
    218c:	64 e0       	ldi	r22, 0x04	; 4
    218e:	41 e0       	ldi	r20, 0x01	; 1
    2190:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(DEMUX_PORT,DEMUX_Selector_Pin2,DIO_u8PIN_HIGH);
    2194:	82 e0       	ldi	r24, 0x02	; 2
    2196:	65 e0       	ldi	r22, 0x05	; 5
    2198:	41 e0       	ldi	r20, 0x01	; 1
    219a:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			break;

	}
}
    219e:	0f 90       	pop	r0
    21a0:	0f 90       	pop	r0
    21a2:	0f 90       	pop	r0
    21a4:	cf 91       	pop	r28
    21a6:	df 91       	pop	r29
    21a8:	08 95       	ret

000021aa <SSD_DEMUX_Set_Number>:

u8 SSD_DEMUX_Set_Number(u8 Number)
{
    21aa:	df 93       	push	r29
    21ac:	cf 93       	push	r28
    21ae:	00 d0       	rcall	.+0      	; 0x21b0 <SSD_DEMUX_Set_Number+0x6>
    21b0:	00 d0       	rcall	.+0      	; 0x21b2 <SSD_DEMUX_Set_Number+0x8>
    21b2:	cd b7       	in	r28, 0x3d	; 61
    21b4:	de b7       	in	r29, 0x3e	; 62
    21b6:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState=0;
    21b8:	19 82       	std	Y+1, r1	; 0x01

		switch(Number)
    21ba:	8a 81       	ldd	r24, Y+2	; 0x02
    21bc:	28 2f       	mov	r18, r24
    21be:	30 e0       	ldi	r19, 0x00	; 0
    21c0:	3c 83       	std	Y+4, r19	; 0x04
    21c2:	2b 83       	std	Y+3, r18	; 0x03
    21c4:	8b 81       	ldd	r24, Y+3	; 0x03
    21c6:	9c 81       	ldd	r25, Y+4	; 0x04
    21c8:	84 30       	cpi	r24, 0x04	; 4
    21ca:	91 05       	cpc	r25, r1
    21cc:	09 f4       	brne	.+2      	; 0x21d0 <SSD_DEMUX_Set_Number+0x26>
    21ce:	9b c0       	rjmp	.+310    	; 0x2306 <SSD_DEMUX_Set_Number+0x15c>
    21d0:	2b 81       	ldd	r18, Y+3	; 0x03
    21d2:	3c 81       	ldd	r19, Y+4	; 0x04
    21d4:	25 30       	cpi	r18, 0x05	; 5
    21d6:	31 05       	cpc	r19, r1
    21d8:	ec f4       	brge	.+58     	; 0x2214 <SSD_DEMUX_Set_Number+0x6a>
    21da:	8b 81       	ldd	r24, Y+3	; 0x03
    21dc:	9c 81       	ldd	r25, Y+4	; 0x04
    21de:	81 30       	cpi	r24, 0x01	; 1
    21e0:	91 05       	cpc	r25, r1
    21e2:	09 f4       	brne	.+2      	; 0x21e6 <SSD_DEMUX_Set_Number+0x3c>
    21e4:	51 c0       	rjmp	.+162    	; 0x2288 <SSD_DEMUX_Set_Number+0xde>
    21e6:	2b 81       	ldd	r18, Y+3	; 0x03
    21e8:	3c 81       	ldd	r19, Y+4	; 0x04
    21ea:	22 30       	cpi	r18, 0x02	; 2
    21ec:	31 05       	cpc	r19, r1
    21ee:	2c f4       	brge	.+10     	; 0x21fa <SSD_DEMUX_Set_Number+0x50>
    21f0:	8b 81       	ldd	r24, Y+3	; 0x03
    21f2:	9c 81       	ldd	r25, Y+4	; 0x04
    21f4:	00 97       	sbiw	r24, 0x00	; 0
    21f6:	99 f1       	breq	.+102    	; 0x225e <SSD_DEMUX_Set_Number+0xb4>
    21f8:	03 c1       	rjmp	.+518    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
    21fa:	2b 81       	ldd	r18, Y+3	; 0x03
    21fc:	3c 81       	ldd	r19, Y+4	; 0x04
    21fe:	22 30       	cpi	r18, 0x02	; 2
    2200:	31 05       	cpc	r19, r1
    2202:	09 f4       	brne	.+2      	; 0x2206 <SSD_DEMUX_Set_Number+0x5c>
    2204:	56 c0       	rjmp	.+172    	; 0x22b2 <SSD_DEMUX_Set_Number+0x108>
    2206:	8b 81       	ldd	r24, Y+3	; 0x03
    2208:	9c 81       	ldd	r25, Y+4	; 0x04
    220a:	83 30       	cpi	r24, 0x03	; 3
    220c:	91 05       	cpc	r25, r1
    220e:	09 f4       	brne	.+2      	; 0x2212 <SSD_DEMUX_Set_Number+0x68>
    2210:	65 c0       	rjmp	.+202    	; 0x22dc <SSD_DEMUX_Set_Number+0x132>
    2212:	f6 c0       	rjmp	.+492    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
    2214:	2b 81       	ldd	r18, Y+3	; 0x03
    2216:	3c 81       	ldd	r19, Y+4	; 0x04
    2218:	27 30       	cpi	r18, 0x07	; 7
    221a:	31 05       	cpc	r19, r1
    221c:	09 f4       	brne	.+2      	; 0x2220 <SSD_DEMUX_Set_Number+0x76>
    221e:	b2 c0       	rjmp	.+356    	; 0x2384 <SSD_DEMUX_Set_Number+0x1da>
    2220:	8b 81       	ldd	r24, Y+3	; 0x03
    2222:	9c 81       	ldd	r25, Y+4	; 0x04
    2224:	88 30       	cpi	r24, 0x08	; 8
    2226:	91 05       	cpc	r25, r1
    2228:	6c f4       	brge	.+26     	; 0x2244 <SSD_DEMUX_Set_Number+0x9a>
    222a:	2b 81       	ldd	r18, Y+3	; 0x03
    222c:	3c 81       	ldd	r19, Y+4	; 0x04
    222e:	25 30       	cpi	r18, 0x05	; 5
    2230:	31 05       	cpc	r19, r1
    2232:	09 f4       	brne	.+2      	; 0x2236 <SSD_DEMUX_Set_Number+0x8c>
    2234:	7d c0       	rjmp	.+250    	; 0x2330 <SSD_DEMUX_Set_Number+0x186>
    2236:	8b 81       	ldd	r24, Y+3	; 0x03
    2238:	9c 81       	ldd	r25, Y+4	; 0x04
    223a:	86 30       	cpi	r24, 0x06	; 6
    223c:	91 05       	cpc	r25, r1
    223e:	09 f4       	brne	.+2      	; 0x2242 <SSD_DEMUX_Set_Number+0x98>
    2240:	8c c0       	rjmp	.+280    	; 0x235a <SSD_DEMUX_Set_Number+0x1b0>
    2242:	de c0       	rjmp	.+444    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
    2244:	2b 81       	ldd	r18, Y+3	; 0x03
    2246:	3c 81       	ldd	r19, Y+4	; 0x04
    2248:	28 30       	cpi	r18, 0x08	; 8
    224a:	31 05       	cpc	r19, r1
    224c:	09 f4       	brne	.+2      	; 0x2250 <SSD_DEMUX_Set_Number+0xa6>
    224e:	af c0       	rjmp	.+350    	; 0x23ae <SSD_DEMUX_Set_Number+0x204>
    2250:	8b 81       	ldd	r24, Y+3	; 0x03
    2252:	9c 81       	ldd	r25, Y+4	; 0x04
    2254:	89 30       	cpi	r24, 0x09	; 9
    2256:	91 05       	cpc	r25, r1
    2258:	09 f4       	brne	.+2      	; 0x225c <SSD_DEMUX_Set_Number+0xb2>
    225a:	be c0       	rjmp	.+380    	; 0x23d8 <SSD_DEMUX_Set_Number+0x22e>
    225c:	d1 c0       	rjmp	.+418    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
		{
		case 0:
			DIO_u8SetPinValue(Data_PORT,Data_PIN0,DIO_u8PIN_LOW);
    225e:	82 e0       	ldi	r24, 0x02	; 2
    2260:	60 e0       	ldi	r22, 0x00	; 0
    2262:	40 e0       	ldi	r20, 0x00	; 0
    2264:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN1,DIO_u8PIN_LOW);
    2268:	82 e0       	ldi	r24, 0x02	; 2
    226a:	61 e0       	ldi	r22, 0x01	; 1
    226c:	40 e0       	ldi	r20, 0x00	; 0
    226e:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN2,DIO_u8PIN_LOW);
    2272:	82 e0       	ldi	r24, 0x02	; 2
    2274:	62 e0       	ldi	r22, 0x02	; 2
    2276:	40 e0       	ldi	r20, 0x00	; 0
    2278:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN3,DIO_u8PIN_LOW);
    227c:	82 e0       	ldi	r24, 0x02	; 2
    227e:	63 e0       	ldi	r22, 0x03	; 3
    2280:	40 e0       	ldi	r20, 0x00	; 0
    2282:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    2286:	bc c0       	rjmp	.+376    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
			break;

		case 1:
			DIO_u8SetPinValue(Data_PORT,Data_PIN0,DIO_u8PIN_HIGH);
    2288:	82 e0       	ldi	r24, 0x02	; 2
    228a:	60 e0       	ldi	r22, 0x00	; 0
    228c:	41 e0       	ldi	r20, 0x01	; 1
    228e:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN1,DIO_u8PIN_LOW);
    2292:	82 e0       	ldi	r24, 0x02	; 2
    2294:	61 e0       	ldi	r22, 0x01	; 1
    2296:	40 e0       	ldi	r20, 0x00	; 0
    2298:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN2,DIO_u8PIN_LOW);
    229c:	82 e0       	ldi	r24, 0x02	; 2
    229e:	62 e0       	ldi	r22, 0x02	; 2
    22a0:	40 e0       	ldi	r20, 0x00	; 0
    22a2:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN3,DIO_u8PIN_LOW);
    22a6:	82 e0       	ldi	r24, 0x02	; 2
    22a8:	63 e0       	ldi	r22, 0x03	; 3
    22aa:	40 e0       	ldi	r20, 0x00	; 0
    22ac:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    22b0:	a7 c0       	rjmp	.+334    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
			break;

		case 2:
			DIO_u8SetPinValue(Data_PORT,Data_PIN0,DIO_u8PIN_LOW);
    22b2:	82 e0       	ldi	r24, 0x02	; 2
    22b4:	60 e0       	ldi	r22, 0x00	; 0
    22b6:	40 e0       	ldi	r20, 0x00	; 0
    22b8:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN1,DIO_u8PIN_HIGH);
    22bc:	82 e0       	ldi	r24, 0x02	; 2
    22be:	61 e0       	ldi	r22, 0x01	; 1
    22c0:	41 e0       	ldi	r20, 0x01	; 1
    22c2:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN2,DIO_u8PIN_LOW);
    22c6:	82 e0       	ldi	r24, 0x02	; 2
    22c8:	62 e0       	ldi	r22, 0x02	; 2
    22ca:	40 e0       	ldi	r20, 0x00	; 0
    22cc:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN3,DIO_u8PIN_LOW);
    22d0:	82 e0       	ldi	r24, 0x02	; 2
    22d2:	63 e0       	ldi	r22, 0x03	; 3
    22d4:	40 e0       	ldi	r20, 0x00	; 0
    22d6:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    22da:	92 c0       	rjmp	.+292    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
			break;

		case 3:
			DIO_u8SetPinValue(Data_PORT,Data_PIN0,DIO_u8PIN_HIGH);
    22dc:	82 e0       	ldi	r24, 0x02	; 2
    22de:	60 e0       	ldi	r22, 0x00	; 0
    22e0:	41 e0       	ldi	r20, 0x01	; 1
    22e2:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN1,DIO_u8PIN_HIGH);
    22e6:	82 e0       	ldi	r24, 0x02	; 2
    22e8:	61 e0       	ldi	r22, 0x01	; 1
    22ea:	41 e0       	ldi	r20, 0x01	; 1
    22ec:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN2,DIO_u8PIN_LOW);
    22f0:	82 e0       	ldi	r24, 0x02	; 2
    22f2:	62 e0       	ldi	r22, 0x02	; 2
    22f4:	40 e0       	ldi	r20, 0x00	; 0
    22f6:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN3,DIO_u8PIN_LOW);
    22fa:	82 e0       	ldi	r24, 0x02	; 2
    22fc:	63 e0       	ldi	r22, 0x03	; 3
    22fe:	40 e0       	ldi	r20, 0x00	; 0
    2300:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    2304:	7d c0       	rjmp	.+250    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
			break;

		case 4:
			DIO_u8SetPinValue(Data_PORT,Data_PIN0,DIO_u8PIN_LOW);
    2306:	82 e0       	ldi	r24, 0x02	; 2
    2308:	60 e0       	ldi	r22, 0x00	; 0
    230a:	40 e0       	ldi	r20, 0x00	; 0
    230c:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN1,DIO_u8PIN_LOW);
    2310:	82 e0       	ldi	r24, 0x02	; 2
    2312:	61 e0       	ldi	r22, 0x01	; 1
    2314:	40 e0       	ldi	r20, 0x00	; 0
    2316:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN2,DIO_u8PIN_HIGH);
    231a:	82 e0       	ldi	r24, 0x02	; 2
    231c:	62 e0       	ldi	r22, 0x02	; 2
    231e:	41 e0       	ldi	r20, 0x01	; 1
    2320:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN3,DIO_u8PIN_LOW);
    2324:	82 e0       	ldi	r24, 0x02	; 2
    2326:	63 e0       	ldi	r22, 0x03	; 3
    2328:	40 e0       	ldi	r20, 0x00	; 0
    232a:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    232e:	68 c0       	rjmp	.+208    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
			break;

		case 5:
			DIO_u8SetPinValue(Data_PORT,Data_PIN0,DIO_u8PIN_HIGH);
    2330:	82 e0       	ldi	r24, 0x02	; 2
    2332:	60 e0       	ldi	r22, 0x00	; 0
    2334:	41 e0       	ldi	r20, 0x01	; 1
    2336:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN1,DIO_u8PIN_LOW);
    233a:	82 e0       	ldi	r24, 0x02	; 2
    233c:	61 e0       	ldi	r22, 0x01	; 1
    233e:	40 e0       	ldi	r20, 0x00	; 0
    2340:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN2,DIO_u8PIN_HIGH);
    2344:	82 e0       	ldi	r24, 0x02	; 2
    2346:	62 e0       	ldi	r22, 0x02	; 2
    2348:	41 e0       	ldi	r20, 0x01	; 1
    234a:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN3,DIO_u8PIN_LOW);
    234e:	82 e0       	ldi	r24, 0x02	; 2
    2350:	63 e0       	ldi	r22, 0x03	; 3
    2352:	40 e0       	ldi	r20, 0x00	; 0
    2354:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    2358:	53 c0       	rjmp	.+166    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
			break;

		case 6:
			DIO_u8SetPinValue(Data_PORT,Data_PIN0,DIO_u8PIN_LOW);
    235a:	82 e0       	ldi	r24, 0x02	; 2
    235c:	60 e0       	ldi	r22, 0x00	; 0
    235e:	40 e0       	ldi	r20, 0x00	; 0
    2360:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN1,DIO_u8PIN_HIGH);
    2364:	82 e0       	ldi	r24, 0x02	; 2
    2366:	61 e0       	ldi	r22, 0x01	; 1
    2368:	41 e0       	ldi	r20, 0x01	; 1
    236a:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN2,DIO_u8PIN_HIGH);
    236e:	82 e0       	ldi	r24, 0x02	; 2
    2370:	62 e0       	ldi	r22, 0x02	; 2
    2372:	41 e0       	ldi	r20, 0x01	; 1
    2374:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN3,DIO_u8PIN_LOW);
    2378:	82 e0       	ldi	r24, 0x02	; 2
    237a:	63 e0       	ldi	r22, 0x03	; 3
    237c:	40 e0       	ldi	r20, 0x00	; 0
    237e:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    2382:	3e c0       	rjmp	.+124    	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
			break;

		case 7:
			DIO_u8SetPinValue(Data_PORT,Data_PIN0,DIO_u8PIN_HIGH);
    2384:	82 e0       	ldi	r24, 0x02	; 2
    2386:	60 e0       	ldi	r22, 0x00	; 0
    2388:	41 e0       	ldi	r20, 0x01	; 1
    238a:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN1,DIO_u8PIN_HIGH);
    238e:	82 e0       	ldi	r24, 0x02	; 2
    2390:	61 e0       	ldi	r22, 0x01	; 1
    2392:	41 e0       	ldi	r20, 0x01	; 1
    2394:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN2,DIO_u8PIN_HIGH);
    2398:	82 e0       	ldi	r24, 0x02	; 2
    239a:	62 e0       	ldi	r22, 0x02	; 2
    239c:	41 e0       	ldi	r20, 0x01	; 1
    239e:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN3,DIO_u8PIN_LOW);
    23a2:	82 e0       	ldi	r24, 0x02	; 2
    23a4:	63 e0       	ldi	r22, 0x03	; 3
    23a6:	40 e0       	ldi	r20, 0x00	; 0
    23a8:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    23ac:	29 c0       	rjmp	.+82     	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
			break;

		case 8:
			DIO_u8SetPinValue(Data_PORT,Data_PIN0,DIO_u8PIN_LOW);
    23ae:	82 e0       	ldi	r24, 0x02	; 2
    23b0:	60 e0       	ldi	r22, 0x00	; 0
    23b2:	40 e0       	ldi	r20, 0x00	; 0
    23b4:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN1,DIO_u8PIN_LOW);
    23b8:	82 e0       	ldi	r24, 0x02	; 2
    23ba:	61 e0       	ldi	r22, 0x01	; 1
    23bc:	40 e0       	ldi	r20, 0x00	; 0
    23be:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN2,DIO_u8PIN_LOW);
    23c2:	82 e0       	ldi	r24, 0x02	; 2
    23c4:	62 e0       	ldi	r22, 0x02	; 2
    23c6:	40 e0       	ldi	r20, 0x00	; 0
    23c8:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN3,DIO_u8PIN_HIGH);
    23cc:	82 e0       	ldi	r24, 0x02	; 2
    23ce:	63 e0       	ldi	r22, 0x03	; 3
    23d0:	41 e0       	ldi	r20, 0x01	; 1
    23d2:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
    23d6:	14 c0       	rjmp	.+40     	; 0x2400 <SSD_DEMUX_Set_Number+0x256>
			break;

		case 9:
			DIO_u8SetPinValue(Data_PORT,Data_PIN0,DIO_u8PIN_HIGH);
    23d8:	82 e0       	ldi	r24, 0x02	; 2
    23da:	60 e0       	ldi	r22, 0x00	; 0
    23dc:	41 e0       	ldi	r20, 0x01	; 1
    23de:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN1,DIO_u8PIN_LOW);
    23e2:	82 e0       	ldi	r24, 0x02	; 2
    23e4:	61 e0       	ldi	r22, 0x01	; 1
    23e6:	40 e0       	ldi	r20, 0x00	; 0
    23e8:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN2,DIO_u8PIN_LOW);
    23ec:	82 e0       	ldi	r24, 0x02	; 2
    23ee:	62 e0       	ldi	r22, 0x02	; 2
    23f0:	40 e0       	ldi	r20, 0x00	; 0
    23f2:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			DIO_u8SetPinValue(Data_PORT,Data_PIN3,DIO_u8PIN_HIGH);
    23f6:	82 e0       	ldi	r24, 0x02	; 2
    23f8:	63 e0       	ldi	r22, 0x03	; 3
    23fa:	41 e0       	ldi	r20, 0x01	; 1
    23fc:	0e 94 fd 06 	call	0xdfa	; 0xdfa <DIO_u8SetPinValue>
			break;
		}
	return Local_u8ErrorState;
    2400:	89 81       	ldd	r24, Y+1	; 0x01
}
    2402:	0f 90       	pop	r0
    2404:	0f 90       	pop	r0
    2406:	0f 90       	pop	r0
    2408:	0f 90       	pop	r0
    240a:	cf 91       	pop	r28
    240c:	df 91       	pop	r29
    240e:	08 95       	ret

00002410 <__prologue_saves__>:
    2410:	2f 92       	push	r2
    2412:	3f 92       	push	r3
    2414:	4f 92       	push	r4
    2416:	5f 92       	push	r5
    2418:	6f 92       	push	r6
    241a:	7f 92       	push	r7
    241c:	8f 92       	push	r8
    241e:	9f 92       	push	r9
    2420:	af 92       	push	r10
    2422:	bf 92       	push	r11
    2424:	cf 92       	push	r12
    2426:	df 92       	push	r13
    2428:	ef 92       	push	r14
    242a:	ff 92       	push	r15
    242c:	0f 93       	push	r16
    242e:	1f 93       	push	r17
    2430:	cf 93       	push	r28
    2432:	df 93       	push	r29
    2434:	cd b7       	in	r28, 0x3d	; 61
    2436:	de b7       	in	r29, 0x3e	; 62
    2438:	ca 1b       	sub	r28, r26
    243a:	db 0b       	sbc	r29, r27
    243c:	0f b6       	in	r0, 0x3f	; 63
    243e:	f8 94       	cli
    2440:	de bf       	out	0x3e, r29	; 62
    2442:	0f be       	out	0x3f, r0	; 63
    2444:	cd bf       	out	0x3d, r28	; 61
    2446:	09 94       	ijmp

00002448 <__epilogue_restores__>:
    2448:	2a 88       	ldd	r2, Y+18	; 0x12
    244a:	39 88       	ldd	r3, Y+17	; 0x11
    244c:	48 88       	ldd	r4, Y+16	; 0x10
    244e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2450:	6e 84       	ldd	r6, Y+14	; 0x0e
    2452:	7d 84       	ldd	r7, Y+13	; 0x0d
    2454:	8c 84       	ldd	r8, Y+12	; 0x0c
    2456:	9b 84       	ldd	r9, Y+11	; 0x0b
    2458:	aa 84       	ldd	r10, Y+10	; 0x0a
    245a:	b9 84       	ldd	r11, Y+9	; 0x09
    245c:	c8 84       	ldd	r12, Y+8	; 0x08
    245e:	df 80       	ldd	r13, Y+7	; 0x07
    2460:	ee 80       	ldd	r14, Y+6	; 0x06
    2462:	fd 80       	ldd	r15, Y+5	; 0x05
    2464:	0c 81       	ldd	r16, Y+4	; 0x04
    2466:	1b 81       	ldd	r17, Y+3	; 0x03
    2468:	aa 81       	ldd	r26, Y+2	; 0x02
    246a:	b9 81       	ldd	r27, Y+1	; 0x01
    246c:	ce 0f       	add	r28, r30
    246e:	d1 1d       	adc	r29, r1
    2470:	0f b6       	in	r0, 0x3f	; 63
    2472:	f8 94       	cli
    2474:	de bf       	out	0x3e, r29	; 62
    2476:	0f be       	out	0x3f, r0	; 63
    2478:	cd bf       	out	0x3d, r28	; 61
    247a:	ed 01       	movw	r28, r26
    247c:	08 95       	ret

0000247e <_exit>:
    247e:	f8 94       	cli

00002480 <__stop_program>:
    2480:	ff cf       	rjmp	.-2      	; 0x2480 <__stop_program>
