<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf527 › include › mach › portmux.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>portmux.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MACH_PORTMUX_H_</span>
<span class="cp">#define _MACH_PORTMUX_H_</span>

<span class="cp">#define MAX_RESOURCES	MAX_BLACKFIN_GPIOS</span>

<span class="cp">#define P_PPI0_D0	(P_DEFINED | P_IDENT(GPIO_PF0) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D1	(P_DEFINED | P_IDENT(GPIO_PF1) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D2	(P_DEFINED | P_IDENT(GPIO_PF2) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D3	(P_DEFINED | P_IDENT(GPIO_PF3) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D4	(P_DEFINED | P_IDENT(GPIO_PF4) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D5	(P_DEFINED | P_IDENT(GPIO_PF5) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D6	(P_DEFINED | P_IDENT(GPIO_PF6) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D7	(P_DEFINED | P_IDENT(GPIO_PF7) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D8	(P_DEFINED | P_IDENT(GPIO_PF8) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D9	(P_DEFINED | P_IDENT(GPIO_PF9) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D10	(P_DEFINED | P_IDENT(GPIO_PF10) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D11	(P_DEFINED | P_IDENT(GPIO_PF11) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D12	(P_DEFINED | P_IDENT(GPIO_PF12) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D13	(P_DEFINED | P_IDENT(GPIO_PF13) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D14	(P_DEFINED | P_IDENT(GPIO_PF14) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_D15	(P_DEFINED | P_IDENT(GPIO_PF15) | P_FUNCT(0))</span>

<span class="cp">#if defined(CONFIG_BF527_SPORT0_PORTF)</span>
<span class="cp">#define P_SPORT0_DRPRI	(P_DEFINED | P_IDENT(GPIO_PF0) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_RFS	(P_DEFINED | P_IDENT(GPIO_PF1) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_RSCLK	(P_DEFINED | P_IDENT(GPIO_PF2) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_DTPRI	(P_DEFINED | P_IDENT(GPIO_PF3) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_TFS	(P_DEFINED | P_IDENT(GPIO_PF4) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_TSCLK	(P_DEFINED | P_IDENT(GPIO_PF5) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_DTSEC	(P_DEFINED | P_IDENT(GPIO_PF6) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_DRSEC	(P_DEFINED | P_IDENT(GPIO_PF7) | P_FUNCT(1))</span>
<span class="cp">#elif defined(CONFIG_BF527_SPORT0_PORTG)</span>
<span class="cp">#define P_SPORT0_DTPRI	(P_DEFINED | P_IDENT(GPIO_PG6) | P_FUNCT(0))</span>
<span class="cp">#define P_SPORT0_DRSEC	(P_DEFINED | P_IDENT(GPIO_PG3) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_DTSEC	(P_DEFINED | P_IDENT(GPIO_PG4) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_DRPRI	(P_DEFINED | P_IDENT(GPIO_PG7) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_RFS	(P_DEFINED | P_IDENT(GPIO_PG8) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT0_RSCLK	(P_DEFINED | P_IDENT(GPIO_PG9) | P_FUNCT(1))</span>
<span class="cp">#if defined(CONFIG_BF527_SPORT0_TSCLK_PG10)</span>
<span class="cp">#define P_SPORT0_TSCLK	(P_DEFINED | P_IDENT(GPIO_PG10) | P_FUNCT(1))</span>
<span class="cp">#elif defined(CONFIG_BF527_SPORT0_TSCLK_PG14)</span>
<span class="cp">#define P_SPORT0_TSCLK	(P_DEFINED | P_IDENT(GPIO_PG14) | P_FUNCT(0))</span>
<span class="cp">#endif</span>
<span class="cp">#define P_SPORT0_TFS	(P_DEFINED | P_IDENT(GPIO_PG15) | P_FUNCT(0))</span>
<span class="cp">#endif</span>

<span class="cp">#define P_SPORT1_DRPRI	(P_DEFINED | P_IDENT(GPIO_PF8) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT1_RSCLK	(P_DEFINED | P_IDENT(GPIO_PF9) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT1_RFS	(P_DEFINED | P_IDENT(GPIO_PF10) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT1_TFS	(P_DEFINED | P_IDENT(GPIO_PF11) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT1_DTPRI	(P_DEFINED | P_IDENT(GPIO_PF12) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT1_TSCLK	(P_DEFINED | P_IDENT(GPIO_PF13) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT1_DTSEC	(P_DEFINED | P_IDENT(GPIO_PF14) | P_FUNCT(1))</span>
<span class="cp">#define P_SPORT1_DRSEC	(P_DEFINED | P_IDENT(GPIO_PF15) | P_FUNCT(1))</span>

<span class="cp">#define P_SPI0_SSEL6	(P_DEFINED | P_IDENT(GPIO_PF9) | P_FUNCT(2))</span>
<span class="cp">#define P_SPI0_SSEL7	(P_DEFINED | P_IDENT(GPIO_PF10) | P_FUNCT(2))</span>

<span class="cp">#define P_SPI0_SSEL2	(P_DEFINED | P_IDENT(GPIO_PF12) | P_FUNCT(2))</span>
<span class="cp">#define P_SPI0_SSEL3	(P_DEFINED | P_IDENT(GPIO_PF13) | P_FUNCT(2))</span>

<span class="cp">#if defined(CONFIG_BF527_UART1_PORTF)</span>
<span class="cp">#define P_UART1_TX	(P_DEFINED | P_IDENT(GPIO_PF14) | P_FUNCT(2))</span>
<span class="cp">#define P_UART1_RX	(P_DEFINED | P_IDENT(GPIO_PF15) | P_FUNCT(2))</span>
<span class="cp">#elif defined(CONFIG_BF527_UART1_PORTG)</span>
<span class="cp">#define P_UART1_TX	(P_DEFINED | P_IDENT(GPIO_PG12) | P_FUNCT(1))</span>
<span class="cp">#define P_UART1_RX	(P_DEFINED | P_IDENT(GPIO_PG13) | P_FUNCT(1))</span>
<span class="cp">#endif</span>

<span class="cp">#define P_CNT_CZM	(P_DEFINED | P_IDENT(GPIO_PF11) | P_FUNCT(3))</span>
<span class="cp">#define P_CNT_CDG	(P_DEFINED | P_IDENT(GPIO_PF12) | P_FUNCT(3))</span>
<span class="cp">#define P_CNT_CUD	(P_DEFINED | P_IDENT(GPIO_PF13) | P_FUNCT(3))</span>

<span class="cp">#define P_HWAIT		(P_DONTCARE)</span>

<span class="cp">#define GPIO_DEFAULT_BOOT_SPI_CS GPIO_PG1</span>
<span class="cp">#define P_DEFAULT_BOOT_SPI_CS P_SPI0_SSEL1</span>

<span class="cp">#define P_SPI0_SS	(P_DEFINED | P_IDENT(GPIO_PG1) | P_FUNCT(0))</span>
<span class="cp">#define P_SPI0_SSEL1	(P_DEFINED | P_IDENT(GPIO_PG1) | P_FUNCT(2))</span>
<span class="cp">#define P_SPI0_SCK	(P_DEFINED | P_IDENT(GPIO_PG2) | P_FUNCT(2))</span>
<span class="cp">#define P_SPI0_MISO	(P_DEFINED | P_IDENT(GPIO_PG3) | P_FUNCT(2))</span>
<span class="cp">#define P_SPI0_MOSI	(P_DEFINED | P_IDENT(GPIO_PG4) | P_FUNCT(2))</span>
<span class="cp">#define P_TMR1		(P_DEFINED | P_IDENT(GPIO_PG5) | P_FUNCT(0))</span>
<span class="cp">#define P_PPI0_FS2	(P_DEFINED | P_IDENT(GPIO_PG5) | P_FUNCT(0))</span>
<span class="cp">#define P_TMR3		(P_DEFINED | P_IDENT(GPIO_PG7) | P_FUNCT(0))</span>
<span class="cp">#define P_TMR4		(P_DEFINED | P_IDENT(GPIO_PG8) | P_FUNCT(0))</span>
<span class="cp">#define P_TMR5		(P_DEFINED | P_IDENT(GPIO_PG9) | P_FUNCT(0))</span>
<span class="cp">#define P_TMR6		(P_DEFINED | P_IDENT(GPIO_PG10) | P_FUNCT(0))</span>
<span class="cm">/* #define P_TMR7		(P_DEFINED | P_IDENT(GPIO_PG11) | P_FUNCT(0)) */</span>
<span class="cp">#define P_DMAR1		(P_DEFINED | P_IDENT(GPIO_PG12) | P_FUNCT(0))</span>
<span class="cp">#define P_DMAR0		(P_DEFINED | P_IDENT(GPIO_PG13) | P_FUNCT(0))</span>
<span class="cp">#define P_TMR2		(P_DEFINED | P_IDENT(GPIO_PG6) | P_FUNCT(1))</span>
<span class="cp">#define P_TMR7		(P_DEFINED | P_IDENT(GPIO_PG11) | P_FUNCT(1))</span>
<span class="cp">#define P_MDC		(P_DEFINED | P_IDENT(GPIO_PG14) | P_FUNCT(1))</span>
<span class="cp">#define P_RMII0_MDINT	(P_DEFINED | P_IDENT(GPIO_PG15) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_PHYINT	(P_DEFINED | P_IDENT(GPIO_PG15) | P_FUNCT(1))</span>

<span class="cp">#define P_PPI0_FS3	(P_DEFINED | P_IDENT(GPIO_PG6) | P_FUNCT(2))</span>
<span class="cp">#define P_UART0_TX	(P_DEFINED | P_IDENT(GPIO_PG7) | P_FUNCT(2))</span>
<span class="cp">#define P_UART0_RX	(P_DEFINED | P_IDENT(GPIO_PG8) | P_FUNCT(2))</span>

<span class="cp">#define P_HOST_WR	(P_DEFINED | P_IDENT(GPIO_PG11) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_ACK	(P_DEFINED | P_IDENT(GPIO_PG12) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_ADDR	(P_DEFINED | P_IDENT(GPIO_PG13) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_RD	(P_DEFINED | P_IDENT(GPIO_PG14) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_CE	(P_DEFINED | P_IDENT(GPIO_PG15) | P_FUNCT(2))</span>

<span class="cp">#if defined(CONFIG_BF527_NAND_D_PORTF)</span>
<span class="cp">#define P_NAND_D0	(P_DEFINED | P_IDENT(GPIO_PF0) | P_FUNCT(2))</span>
<span class="cp">#define P_NAND_D1	(P_DEFINED | P_IDENT(GPIO_PF1) | P_FUNCT(2))</span>
<span class="cp">#define P_NAND_D2	(P_DEFINED | P_IDENT(GPIO_PF2) | P_FUNCT(2))</span>
<span class="cp">#define P_NAND_D3	(P_DEFINED | P_IDENT(GPIO_PF3) | P_FUNCT(2))</span>
<span class="cp">#define P_NAND_D4	(P_DEFINED | P_IDENT(GPIO_PF4) | P_FUNCT(2))</span>
<span class="cp">#define P_NAND_D5	(P_DEFINED | P_IDENT(GPIO_PF5) | P_FUNCT(2))</span>
<span class="cp">#define P_NAND_D6	(P_DEFINED | P_IDENT(GPIO_PF6) | P_FUNCT(2))</span>
<span class="cp">#define P_NAND_D7	(P_DEFINED | P_IDENT(GPIO_PF7) | P_FUNCT(2))</span>
<span class="cp">#elif defined(CONFIG_BF527_NAND_D_PORTH)</span>
<span class="cp">#define P_NAND_D0	(P_DEFINED | P_IDENT(GPIO_PH0) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_D1	(P_DEFINED | P_IDENT(GPIO_PH1) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_D2	(P_DEFINED | P_IDENT(GPIO_PH2) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_D3	(P_DEFINED | P_IDENT(GPIO_PH3) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_D4	(P_DEFINED | P_IDENT(GPIO_PH4) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_D5	(P_DEFINED | P_IDENT(GPIO_PH5) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_D6	(P_DEFINED | P_IDENT(GPIO_PH6) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_D7	(P_DEFINED | P_IDENT(GPIO_PH7) | P_FUNCT(0))</span>
<span class="cp">#endif</span>

<span class="cp">#define P_SPI0_SSEL4	(P_DEFINED | P_IDENT(GPIO_PH8) | P_FUNCT(0))</span>
<span class="cp">#define P_SPI0_SSEL5	(P_DEFINED | P_IDENT(GPIO_PH9) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_CE	(P_DEFINED | P_IDENT(GPIO_PH10) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_WE	(P_DEFINED | P_IDENT(GPIO_PH11) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_RE	(P_DEFINED | P_IDENT(GPIO_PH12) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_RB	(P_DEFINED | P_IDENT(GPIO_PH13) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_CLE	(P_DEFINED | P_IDENT(GPIO_PH14) | P_FUNCT(0))</span>
<span class="cp">#define P_NAND_ALE	(P_DEFINED | P_IDENT(GPIO_PH15) | P_FUNCT(0))</span>

<span class="cp">#define P_HOST_D0	(P_DEFINED | P_IDENT(GPIO_PH0) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D1	(P_DEFINED | P_IDENT(GPIO_PH1) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D2	(P_DEFINED | P_IDENT(GPIO_PH2) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D3	(P_DEFINED | P_IDENT(GPIO_PH3) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D4	(P_DEFINED | P_IDENT(GPIO_PH4) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D5	(P_DEFINED | P_IDENT(GPIO_PH5) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D6	(P_DEFINED | P_IDENT(GPIO_PH6) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D7	(P_DEFINED | P_IDENT(GPIO_PH7) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D8	(P_DEFINED | P_IDENT(GPIO_PH8) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D9	(P_DEFINED | P_IDENT(GPIO_PH9) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D10	(P_DEFINED | P_IDENT(GPIO_PH10) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D11	(P_DEFINED | P_IDENT(GPIO_PH11) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D12	(P_DEFINED | P_IDENT(GPIO_PH12) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D13	(P_DEFINED | P_IDENT(GPIO_PH13) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D14	(P_DEFINED | P_IDENT(GPIO_PH14) | P_FUNCT(2))</span>
<span class="cp">#define P_HOST_D15	(P_DEFINED | P_IDENT(GPIO_PH15) | P_FUNCT(2))</span>

<span class="cp">#define P_MII0_ETxD0	(P_DEFINED | P_IDENT(GPIO_PH5) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ETxD1	(P_DEFINED | P_IDENT(GPIO_PH7) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ETxD2	(P_DEFINED | P_IDENT(GPIO_PH9) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ETxD3	(P_DEFINED | P_IDENT(GPIO_PH11) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ETxEN	(P_DEFINED | P_IDENT(GPIO_PH3) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_TxCLK	(P_DEFINED | P_IDENT(GPIO_PH4) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_COL	(P_DEFINED | P_IDENT(GPIO_PH15) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ERxD0	(P_DEFINED | P_IDENT(GPIO_PH6) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ERxD1	(P_DEFINED | P_IDENT(GPIO_PH8) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ERxD2	(P_DEFINED | P_IDENT(GPIO_PH10) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ERxD3	(P_DEFINED | P_IDENT(GPIO_PH12) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ERxDV	(P_DEFINED | P_IDENT(GPIO_PH14) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ERxCLK	(P_DEFINED | P_IDENT(GPIO_PH13) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_ERxER	(P_DEFINED | P_IDENT(GPIO_PH1) | P_FUNCT(1))</span>
<span class="cp">#define P_MII0_CRS	(P_DEFINED | P_IDENT(GPIO_PH0) | P_FUNCT(1))</span>
<span class="cp">#define P_RMII0_REF_CLK	(P_DEFINED | P_IDENT(GPIO_PH4) | P_FUNCT(1))</span>
<span class="cp">#define P_RMII0_CRS_DV	(P_DEFINED | P_IDENT(GPIO_PH0) | P_FUNCT(1))</span>
<span class="cp">#define P_MDIO		(P_DEFINED | P_IDENT(GPIO_PH2) | P_FUNCT(1))</span>

<span class="cp">#define P_TWI0_SCL	(P_DONTCARE)</span>
<span class="cp">#define P_TWI0_SDA	(P_DONTCARE)</span>
<span class="cp">#define P_PPI0_FS1	(P_DONTCARE)</span>
<span class="cp">#define P_TMR0		(P_DONTCARE)</span>
<span class="cp">#define P_TMRCLK	(P_DONTCARE)</span>
<span class="cp">#define P_PPI0_CLK	(P_DONTCARE)</span>

<span class="cp">#define P_MII0 {\</span>
<span class="cp">	P_MII0_ETxD0, \</span>
<span class="cp">	P_MII0_ETxD1, \</span>
<span class="cp">	P_MII0_ETxD2, \</span>
<span class="cp">	P_MII0_ETxD3, \</span>
<span class="cp">	P_MII0_ETxEN, \</span>
<span class="cp">	P_MII0_TxCLK, \</span>
<span class="cp">	P_MII0_PHYINT, \</span>
<span class="cp">	P_MII0_COL, \</span>
<span class="cp">	P_MII0_ERxD0, \</span>
<span class="cp">	P_MII0_ERxD1, \</span>
<span class="cp">	P_MII0_ERxD2, \</span>
<span class="cp">	P_MII0_ERxD3, \</span>
<span class="cp">	P_MII0_ERxDV, \</span>
<span class="cp">	P_MII0_ERxCLK, \</span>
<span class="cp">	P_MII0_ERxER, \</span>
<span class="cp">	P_MII0_CRS, \</span>
<span class="cp">	P_MDC, \</span>
<span class="cp">	P_MDIO, 0}</span>

<span class="cp">#define P_RMII0 {\</span>
<span class="cp">	P_MII0_ETxD0, \</span>
<span class="cp">	P_MII0_ETxD1, \</span>
<span class="cp">	P_MII0_ETxEN, \</span>
<span class="cp">	P_MII0_ERxD0, \</span>
<span class="cp">	P_MII0_ERxD1, \</span>
<span class="cp">	P_MII0_ERxER, \</span>
<span class="cp">	P_RMII0_REF_CLK, \</span>
<span class="cp">	P_RMII0_MDINT, \</span>
<span class="cp">	P_RMII0_CRS_DV, \</span>
<span class="cp">	P_MDC, \</span>
<span class="cp">	P_MDIO, 0}</span>

<span class="cp">#endif				</span><span class="cm">/* _MACH_PORTMUX_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
