$comment
	File created using the following command:
		vcd file Aula5.msim.vcd -direction
$end
$date
	Wed Sep 15 11:12:47 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 SW [9] $end
$var wire 1 1 SW [8] $end
$var wire 1 2 SW [7] $end
$var wire 1 3 SW [6] $end
$var wire 1 4 SW [5] $end
$var wire 1 5 SW [4] $end
$var wire 1 6 SW [3] $end
$var wire 1 7 SW [2] $end
$var wire 1 8 SW [1] $end
$var wire 1 9 SW [0] $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var wire 1 = devoe $end
$var wire 1 > devclrn $end
$var wire 1 ? devpor $end
$var wire 1 @ ww_devoe $end
$var wire 1 A ww_devclrn $end
$var wire 1 B ww_devpor $end
$var wire 1 C ww_CLOCK_50 $end
$var wire 1 D ww_KEY [3] $end
$var wire 1 E ww_KEY [2] $end
$var wire 1 F ww_KEY [1] $end
$var wire 1 G ww_KEY [0] $end
$var wire 1 H ww_SW [9] $end
$var wire 1 I ww_SW [8] $end
$var wire 1 J ww_SW [7] $end
$var wire 1 K ww_SW [6] $end
$var wire 1 L ww_SW [5] $end
$var wire 1 M ww_SW [4] $end
$var wire 1 N ww_SW [3] $end
$var wire 1 O ww_SW [2] $end
$var wire 1 P ww_SW [1] $end
$var wire 1 Q ww_SW [0] $end
$var wire 1 R ww_LEDR [9] $end
$var wire 1 S ww_LEDR [8] $end
$var wire 1 T ww_LEDR [7] $end
$var wire 1 U ww_LEDR [6] $end
$var wire 1 V ww_LEDR [5] $end
$var wire 1 W ww_LEDR [4] $end
$var wire 1 X ww_LEDR [3] $end
$var wire 1 Y ww_LEDR [2] $end
$var wire 1 Z ww_LEDR [1] $end
$var wire 1 [ ww_LEDR [0] $end
$var wire 1 \ \CLOCK_50~input_o\ $end
$var wire 1 ] \KEY[1]~input_o\ $end
$var wire 1 ^ \KEY[2]~input_o\ $end
$var wire 1 _ \KEY[3]~input_o\ $end
$var wire 1 ` \SW[0]~input_o\ $end
$var wire 1 a \SW[1]~input_o\ $end
$var wire 1 b \SW[2]~input_o\ $end
$var wire 1 c \SW[3]~input_o\ $end
$var wire 1 d \SW[4]~input_o\ $end
$var wire 1 e \SW[5]~input_o\ $end
$var wire 1 f \SW[6]~input_o\ $end
$var wire 1 g \SW[7]~input_o\ $end
$var wire 1 h \SW[8]~input_o\ $end
$var wire 1 i \SW[9]~input_o\ $end
$var wire 1 j \LEDR[0]~output_o\ $end
$var wire 1 k \LEDR[1]~output_o\ $end
$var wire 1 l \LEDR[2]~output_o\ $end
$var wire 1 m \LEDR[3]~output_o\ $end
$var wire 1 n \LEDR[4]~output_o\ $end
$var wire 1 o \LEDR[5]~output_o\ $end
$var wire 1 p \LEDR[6]~output_o\ $end
$var wire 1 q \LEDR[7]~output_o\ $end
$var wire 1 r \LEDR[8]~output_o\ $end
$var wire 1 s \LEDR[9]~output_o\ $end
$var wire 1 t \KEY[0]~input_o\ $end
$var wire 1 u \ROM|memROM~13_combout\ $end
$var wire 1 v \ROM|memROM~14_combout\ $end
$var wire 1 w \ROM|memROM~3_combout\ $end
$var wire 1 x \ROM|memROM~4_combout\ $end
$var wire 1 y \SOM|Add0~22\ $end
$var wire 1 z \SOM|Add0~30\ $end
$var wire 1 { \SOM|Add0~34\ $end
$var wire 1 | \SOM|Add0~18\ $end
$var wire 1 } \SOM|Add0~26\ $end
$var wire 1 ~ \SOM|Add0~13_sumout\ $end
$var wire 1 !! \ROM|memROM~8_combout\ $end
$var wire 1 "! \DEC|saidaDecoder~3_combout\ $end
$var wire 1 #! \MUX4|saida_MUX[5]~4_combout\ $end
$var wire 1 $! \SOM|Add0~14\ $end
$var wire 1 %! \SOM|Add0~9_sumout\ $end
$var wire 1 &! \MUX4|saida_MUX[6]~3_combout\ $end
$var wire 1 '! \SOM|Add0~10\ $end
$var wire 1 (! \SOM|Add0~5_sumout\ $end
$var wire 1 )! \MUX4|saida_MUX[7]~2_combout\ $end
$var wire 1 *! \ROM|memROM~6_combout\ $end
$var wire 1 +! \ROM|memROM~7_combout\ $end
$var wire 1 ,! \DEC|Equal10~0_combout\ $end
$var wire 1 -! \DEC|saidaDecoder[3]~5_combout\ $end
$var wire 1 .! \MUX|saida_MUX[4]~4_combout\ $end
$var wire 1 /! \ULA|Equal0~0_combout\ $end
$var wire 1 0! \ULA|saida[4]~4_combout\ $end
$var wire 1 1! \DEC|saidaDecoder[2]~4_combout\ $end
$var wire 1 2! \MEM|process_0~0_combout\ $end
$var wire 1 3! \MEM|process_0~1_combout\ $end
$var wire 1 4! \MEM|ram~185_combout\ $end
$var wire 1 5! \MEM|ram~133_q\ $end
$var wire 1 6! \ROM|memROM~9_combout\ $end
$var wire 1 7! \MEM|ram~186_combout\ $end
$var wire 1 8! \MEM|ram~187_combout\ $end
$var wire 1 9! \MEM|ram~141_q\ $end
$var wire 1 :! \MEM|ram~188_combout\ $end
$var wire 1 ;! \MEM|ram~117_q\ $end
$var wire 1 <! \MEM|ram~189_combout\ $end
$var wire 1 =! \MEM|ram~125_q\ $end
$var wire 1 >! \MEM|ram~165_combout\ $end
$var wire 1 ?! \MEM|ram~190_combout\ $end
$var wire 1 @! \MEM|ram~101_q\ $end
$var wire 1 A! \MEM|ram~191_combout\ $end
$var wire 1 B! \MEM|ram~109_q\ $end
$var wire 1 C! \MEM|ram~192_combout\ $end
$var wire 1 D! \MEM|ram~85_q\ $end
$var wire 1 E! \MEM|ram~193_combout\ $end
$var wire 1 F! \MEM|ram~93_q\ $end
$var wire 1 G! \MEM|ram~166_combout\ $end
$var wire 1 H! \MEM|ram~194_combout\ $end
$var wire 1 I! \MEM|ram~69_q\ $end
$var wire 1 J! \MEM|ram~195_combout\ $end
$var wire 1 K! \MEM|ram~77_q\ $end
$var wire 1 L! \MEM|ram~196_combout\ $end
$var wire 1 M! \MEM|ram~53_q\ $end
$var wire 1 N! \MEM|ram~197_combout\ $end
$var wire 1 O! \MEM|ram~61_q\ $end
$var wire 1 P! \MEM|ram~167_combout\ $end
$var wire 1 Q! \MEM|ram~198_combout\ $end
$var wire 1 R! \MEM|ram~37_q\ $end
$var wire 1 S! \MEM|ram~199_combout\ $end
$var wire 1 T! \MEM|ram~45_q\ $end
$var wire 1 U! \MEM|ram~200_combout\ $end
$var wire 1 V! \MEM|ram~21_q\ $end
$var wire 1 W! \MEM|ram~201_combout\ $end
$var wire 1 X! \MEM|ram~29_q\ $end
$var wire 1 Y! \MEM|ram~168_combout\ $end
$var wire 1 Z! \MEM|ram~169_combout\ $end
$var wire 1 [! \MUX|saida_MUX[3]~3_combout\ $end
$var wire 1 \! \ROM|memROM~18_combout\ $end
$var wire 1 ]! \MUX|saida_MUX[2]~2_combout\ $end
$var wire 1 ^! \ROM|memROM~17_combout\ $end
$var wire 1 _! \MUX|saida_MUX[1]~1_combout\ $end
$var wire 1 `! \ROM|memROM~16_combout\ $end
$var wire 1 a! \ULA|Add1~34_cout\ $end
$var wire 1 b! \ULA|Add1~17_sumout\ $end
$var wire 1 c! \ULA|saida[0]~0_combout\ $end
$var wire 1 d! \MEM|ram~129_q\ $end
$var wire 1 e! \MEM|ram~137_q\ $end
$var wire 1 f! \MEM|ram~113_q\ $end
$var wire 1 g! \MEM|ram~121_q\ $end
$var wire 1 h! \MEM|ram~145_combout\ $end
$var wire 1 i! \MEM|ram~97_q\ $end
$var wire 1 j! \MEM|ram~105_q\ $end
$var wire 1 k! \MEM|ram~81_q\ $end
$var wire 1 l! \MEM|ram~89_q\ $end
$var wire 1 m! \MEM|ram~146_combout\ $end
$var wire 1 n! \MEM|ram~65_q\ $end
$var wire 1 o! \MEM|ram~73_q\ $end
$var wire 1 p! \MEM|ram~49_q\ $end
$var wire 1 q! \MEM|ram~57_q\ $end
$var wire 1 r! \MEM|ram~147_combout\ $end
$var wire 1 s! \MEM|ram~33_q\ $end
$var wire 1 t! \MEM|ram~41_q\ $end
$var wire 1 u! \MEM|ram~17_q\ $end
$var wire 1 v! \MEM|ram~25_q\ $end
$var wire 1 w! \MEM|ram~148_combout\ $end
$var wire 1 x! \MEM|ram~149_combout\ $end
$var wire 1 y! \ULA|Add1~18\ $end
$var wire 1 z! \ULA|Add1~21_sumout\ $end
$var wire 1 {! \ULA|saida[1]~1_combout\ $end
$var wire 1 |! \MEM|ram~130_q\ $end
$var wire 1 }! \MEM|ram~98_q\ $end
$var wire 1 ~! \MEM|ram~66_q\ $end
$var wire 1 !" \MEM|ram~34_q\ $end
$var wire 1 "" \MEM|ram~150_combout\ $end
$var wire 1 #" \MEM|ram~138_q\ $end
$var wire 1 $" \MEM|ram~106_q\ $end
$var wire 1 %" \MEM|ram~74_q\ $end
$var wire 1 &" \MEM|ram~42_q\ $end
$var wire 1 '" \MEM|ram~151_combout\ $end
$var wire 1 (" \MEM|ram~114_q\ $end
$var wire 1 )" \MEM|ram~82_q\ $end
$var wire 1 *" \MEM|ram~50_q\ $end
$var wire 1 +" \MEM|ram~18_q\ $end
$var wire 1 ," \MEM|ram~152_combout\ $end
$var wire 1 -" \MEM|ram~122_q\ $end
$var wire 1 ." \MEM|ram~90_q\ $end
$var wire 1 /" \MEM|ram~58_q\ $end
$var wire 1 0" \MEM|ram~26_q\ $end
$var wire 1 1" \MEM|ram~153_combout\ $end
$var wire 1 2" \MEM|ram~154_combout\ $end
$var wire 1 3" \ULA|Add1~22\ $end
$var wire 1 4" \ULA|Add1~25_sumout\ $end
$var wire 1 5" \ULA|saida[2]~2_combout\ $end
$var wire 1 6" \MEM|ram~131_q\ $end
$var wire 1 7" \MEM|ram~139_q\ $end
$var wire 1 8" \MEM|ram~115_q\ $end
$var wire 1 9" \MEM|ram~123_q\ $end
$var wire 1 :" \MEM|ram~155_combout\ $end
$var wire 1 ;" \MEM|ram~99_q\ $end
$var wire 1 <" \MEM|ram~107_q\ $end
$var wire 1 =" \MEM|ram~83_q\ $end
$var wire 1 >" \MEM|ram~91_q\ $end
$var wire 1 ?" \MEM|ram~156_combout\ $end
$var wire 1 @" \MEM|ram~67_q\ $end
$var wire 1 A" \MEM|ram~75_q\ $end
$var wire 1 B" \MEM|ram~51_q\ $end
$var wire 1 C" \MEM|ram~59_q\ $end
$var wire 1 D" \MEM|ram~157_combout\ $end
$var wire 1 E" \MEM|ram~35_q\ $end
$var wire 1 F" \MEM|ram~43_q\ $end
$var wire 1 G" \MEM|ram~19_q\ $end
$var wire 1 H" \MEM|ram~27_q\ $end
$var wire 1 I" \MEM|ram~158_combout\ $end
$var wire 1 J" \MEM|ram~159_combout\ $end
$var wire 1 K" \ULA|Add1~26\ $end
$var wire 1 L" \ULA|Add1~29_sumout\ $end
$var wire 1 M" \ULA|saida[3]~3_combout\ $end
$var wire 1 N" \MEM|ram~132_q\ $end
$var wire 1 O" \MEM|ram~100_q\ $end
$var wire 1 P" \MEM|ram~68_q\ $end
$var wire 1 Q" \MEM|ram~36_q\ $end
$var wire 1 R" \MEM|ram~160_combout\ $end
$var wire 1 S" \MEM|ram~140_q\ $end
$var wire 1 T" \MEM|ram~108_q\ $end
$var wire 1 U" \MEM|ram~76_q\ $end
$var wire 1 V" \MEM|ram~44_q\ $end
$var wire 1 W" \MEM|ram~161_combout\ $end
$var wire 1 X" \MEM|ram~116_q\ $end
$var wire 1 Y" \MEM|ram~84_q\ $end
$var wire 1 Z" \MEM|ram~52_q\ $end
$var wire 1 [" \MEM|ram~20_q\ $end
$var wire 1 \" \MEM|ram~162_combout\ $end
$var wire 1 ]" \MEM|ram~124_q\ $end
$var wire 1 ^" \MEM|ram~92_q\ $end
$var wire 1 _" \MEM|ram~60_q\ $end
$var wire 1 `" \MEM|ram~28_q\ $end
$var wire 1 a" \MEM|ram~163_combout\ $end
$var wire 1 b" \MEM|ram~164_combout\ $end
$var wire 1 c" \ULA|Add1~30\ $end
$var wire 1 d" \ULA|Add1~1_sumout\ $end
$var wire 1 e" \MUX|saida_MUX[5]~5_combout\ $end
$var wire 1 f" \ULA|saida[5]~5_combout\ $end
$var wire 1 g" \MEM|ram~134_q\ $end
$var wire 1 h" \MEM|ram~102_q\ $end
$var wire 1 i" \MEM|ram~70_q\ $end
$var wire 1 j" \MEM|ram~38_q\ $end
$var wire 1 k" \MEM|ram~170_combout\ $end
$var wire 1 l" \MEM|ram~142_q\ $end
$var wire 1 m" \MEM|ram~110_q\ $end
$var wire 1 n" \MEM|ram~78_q\ $end
$var wire 1 o" \MEM|ram~46_q\ $end
$var wire 1 p" \MEM|ram~171_combout\ $end
$var wire 1 q" \MEM|ram~118_q\ $end
$var wire 1 r" \MEM|ram~86_q\ $end
$var wire 1 s" \MEM|ram~54_q\ $end
$var wire 1 t" \MEM|ram~22_q\ $end
$var wire 1 u" \MEM|ram~172_combout\ $end
$var wire 1 v" \MEM|ram~126_q\ $end
$var wire 1 w" \MEM|ram~94_q\ $end
$var wire 1 x" \MEM|ram~62_q\ $end
$var wire 1 y" \MEM|ram~30_q\ $end
$var wire 1 z" \MEM|ram~173_combout\ $end
$var wire 1 {" \MEM|ram~174_combout\ $end
$var wire 1 |" \DEC|Equal9~0_combout\ $end
$var wire 1 }" \ULA|Add1~2\ $end
$var wire 1 ~" \ULA|Add1~5_sumout\ $end
$var wire 1 !# \MUX|saida_MUX[6]~6_combout\ $end
$var wire 1 "# \ULA|saida[6]~6_combout\ $end
$var wire 1 ## \MEM|ram~135_q\ $end
$var wire 1 $# \MEM|ram~143_q\ $end
$var wire 1 %# \MEM|ram~119_q\ $end
$var wire 1 &# \MEM|ram~127_q\ $end
$var wire 1 '# \MEM|ram~175_combout\ $end
$var wire 1 (# \MEM|ram~103_q\ $end
$var wire 1 )# \MEM|ram~111_q\ $end
$var wire 1 *# \MEM|ram~87_q\ $end
$var wire 1 +# \MEM|ram~95_q\ $end
$var wire 1 ,# \MEM|ram~176_combout\ $end
$var wire 1 -# \MEM|ram~71_q\ $end
$var wire 1 .# \MEM|ram~79_q\ $end
$var wire 1 /# \MEM|ram~55_q\ $end
$var wire 1 0# \MEM|ram~63_q\ $end
$var wire 1 1# \MEM|ram~177_combout\ $end
$var wire 1 2# \MEM|ram~39_q\ $end
$var wire 1 3# \MEM|ram~47_q\ $end
$var wire 1 4# \MEM|ram~23_q\ $end
$var wire 1 5# \MEM|ram~31_q\ $end
$var wire 1 6# \MEM|ram~178_combout\ $end
$var wire 1 7# \MEM|ram~179_combout\ $end
$var wire 1 8# \ULA|Add1~6\ $end
$var wire 1 9# \ULA|Add1~9_sumout\ $end
$var wire 1 :# \MUX|saida_MUX[7]~7_combout\ $end
$var wire 1 ;# \ULA|saida[7]~7_combout\ $end
$var wire 1 <# \MEM|ram~136_q\ $end
$var wire 1 =# \MEM|ram~104_q\ $end
$var wire 1 ># \MEM|ram~72_q\ $end
$var wire 1 ?# \MEM|ram~40_q\ $end
$var wire 1 @# \MEM|ram~180_combout\ $end
$var wire 1 A# \MEM|ram~144_q\ $end
$var wire 1 B# \MEM|ram~112_q\ $end
$var wire 1 C# \MEM|ram~80_q\ $end
$var wire 1 D# \MEM|ram~48_q\ $end
$var wire 1 E# \MEM|ram~181_combout\ $end
$var wire 1 F# \MEM|ram~120_q\ $end
$var wire 1 G# \MEM|ram~88_q\ $end
$var wire 1 H# \MEM|ram~56_q\ $end
$var wire 1 I# \MEM|ram~24_q\ $end
$var wire 1 J# \MEM|ram~182_combout\ $end
$var wire 1 K# \MEM|ram~128_q\ $end
$var wire 1 L# \MEM|ram~96_q\ $end
$var wire 1 M# \MEM|ram~64_q\ $end
$var wire 1 N# \MEM|ram~32_q\ $end
$var wire 1 O# \MEM|ram~183_combout\ $end
$var wire 1 P# \MEM|ram~184_combout\ $end
$var wire 1 Q# \ULA|Add1~10\ $end
$var wire 1 R# \ULA|Add1~13_sumout\ $end
$var wire 1 S# \FREG|DOUT~1_combout\ $end
$var wire 1 T# \FREG|DOUT~2_combout\ $end
$var wire 1 U# \FREG|DOUT~0_combout\ $end
$var wire 1 V# \FREG|DOUT~q\ $end
$var wire 1 W# \MUX4|saida_MUX[7]~0_combout\ $end
$var wire 1 X# \SOM|Add0~33_sumout\ $end
$var wire 1 Y# \MUX4|saida_MUX[2]~9_combout\ $end
$var wire 1 Z# \ROM|memROM~11_combout\ $end
$var wire 1 [# \ROM|memROM~12_combout\ $end
$var wire 1 \# \SOM|Add0~29_sumout\ $end
$var wire 1 ]# \MUX4|saida_MUX[1]~8_combout\ $end
$var wire 1 ^# \ROM|memROM~2_combout\ $end
$var wire 1 _# \DEC|saidaDecoder~0_combout\ $end
$var wire 1 `# \DEC|saidaDecoder~2_combout\ $end
$var wire 1 a# \SOM|Add0~25_sumout\ $end
$var wire 1 b# \MUX4|saida_MUX[4]~7_combout\ $end
$var wire 1 c# \ROM|memROM~5_combout\ $end
$var wire 1 d# \ROM|memROM~10_combout\ $end
$var wire 1 e# \SOM|Add0~21_sumout\ $end
$var wire 1 f# \MUX4|saida_MUX[0]~6_combout\ $end
$var wire 1 g# \ROM|memROM~15_combout\ $end
$var wire 1 h# \SOM|Add0~17_sumout\ $end
$var wire 1 i# \MUX4|saida_MUX[3]~5_combout\ $end
$var wire 1 j# \ROM|memROM~0_combout\ $end
$var wire 1 k# \PC|DOUT[0]~0_combout\ $end
$var wire 1 l# \SOM|Add0~6\ $end
$var wire 1 m# \SOM|Add0~1_sumout\ $end
$var wire 1 n# \MUX4|saida_MUX[8]~1_combout\ $end
$var wire 1 o# \LOG|saidaLogica~0_combout\ $end
$var wire 1 p# \ROM|memROM~1_combout\ $end
$var wire 1 q# \DEC|saidaDecoder[3]~1_combout\ $end
$var wire 1 r# \MUX|saida_MUX[0]~0_combout\ $end
$var wire 1 s# \ACU|DOUT\ [7] $end
$var wire 1 t# \ACU|DOUT\ [6] $end
$var wire 1 u# \ACU|DOUT\ [5] $end
$var wire 1 v# \ACU|DOUT\ [4] $end
$var wire 1 w# \ACU|DOUT\ [3] $end
$var wire 1 x# \ACU|DOUT\ [2] $end
$var wire 1 y# \ACU|DOUT\ [1] $end
$var wire 1 z# \ACU|DOUT\ [0] $end
$var wire 1 {# \PC|DOUT\ [8] $end
$var wire 1 |# \PC|DOUT\ [7] $end
$var wire 1 }# \PC|DOUT\ [6] $end
$var wire 1 ~# \PC|DOUT\ [5] $end
$var wire 1 !$ \PC|DOUT\ [4] $end
$var wire 1 "$ \PC|DOUT\ [3] $end
$var wire 1 #$ \PC|DOUT\ [2] $end
$var wire 1 $$ \PC|DOUT\ [1] $end
$var wire 1 %$ \PC|DOUT\ [0] $end
$var wire 1 &$ \RREG|DOUT\ [8] $end
$var wire 1 '$ \RREG|DOUT\ [7] $end
$var wire 1 ($ \RREG|DOUT\ [6] $end
$var wire 1 )$ \RREG|DOUT\ [5] $end
$var wire 1 *$ \RREG|DOUT\ [4] $end
$var wire 1 +$ \RREG|DOUT\ [3] $end
$var wire 1 ,$ \RREG|DOUT\ [2] $end
$var wire 1 -$ \RREG|DOUT\ [1] $end
$var wire 1 .$ \RREG|DOUT\ [0] $end
$var wire 1 /$ \FREG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 0$ \FREG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 1$ \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 2$ \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 3$ \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 4$ \DEC|ALT_INV_Equal9~0_combout\ $end
$var wire 1 5$ \DEC|ALT_INV_saidaDecoder[3]~5_combout\ $end
$var wire 1 6$ \DEC|ALT_INV_Equal10~0_combout\ $end
$var wire 1 7$ \ULA|ALT_INV_Equal0~0_combout\ $end
$var wire 1 8$ \MEM|ALT_INV_ram~186_combout\ $end
$var wire 1 9$ \MEM|ALT_INV_process_0~1_combout\ $end
$var wire 1 :$ \MEM|ALT_INV_process_0~0_combout\ $end
$var wire 1 ;$ \RREG|ALT_INV_DOUT\ [8] $end
$var wire 1 <$ \RREG|ALT_INV_DOUT\ [7] $end
$var wire 1 =$ \RREG|ALT_INV_DOUT\ [6] $end
$var wire 1 >$ \RREG|ALT_INV_DOUT\ [5] $end
$var wire 1 ?$ \RREG|ALT_INV_DOUT\ [4] $end
$var wire 1 @$ \RREG|ALT_INV_DOUT\ [3] $end
$var wire 1 A$ \RREG|ALT_INV_DOUT\ [2] $end
$var wire 1 B$ \RREG|ALT_INV_DOUT\ [1] $end
$var wire 1 C$ \RREG|ALT_INV_DOUT\ [0] $end
$var wire 1 D$ \DEC|ALT_INV_saidaDecoder~2_combout\ $end
$var wire 1 E$ \MUX4|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 F$ \PC|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 G$ \FREG|ALT_INV_DOUT~q\ $end
$var wire 1 H$ \MUX|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 I$ \MEM|ALT_INV_ram~184_combout\ $end
$var wire 1 J$ \MEM|ALT_INV_ram~183_combout\ $end
$var wire 1 K$ \MEM|ALT_INV_ram~32_q\ $end
$var wire 1 L$ \MEM|ALT_INV_ram~64_q\ $end
$var wire 1 M$ \MEM|ALT_INV_ram~96_q\ $end
$var wire 1 N$ \MEM|ALT_INV_ram~128_q\ $end
$var wire 1 O$ \MEM|ALT_INV_ram~182_combout\ $end
$var wire 1 P$ \MEM|ALT_INV_ram~24_q\ $end
$var wire 1 Q$ \MEM|ALT_INV_ram~56_q\ $end
$var wire 1 R$ \MEM|ALT_INV_ram~88_q\ $end
$var wire 1 S$ \MEM|ALT_INV_ram~120_q\ $end
$var wire 1 T$ \MEM|ALT_INV_ram~181_combout\ $end
$var wire 1 U$ \MEM|ALT_INV_ram~48_q\ $end
$var wire 1 V$ \MEM|ALT_INV_ram~80_q\ $end
$var wire 1 W$ \MEM|ALT_INV_ram~112_q\ $end
$var wire 1 X$ \MEM|ALT_INV_ram~144_q\ $end
$var wire 1 Y$ \MEM|ALT_INV_ram~180_combout\ $end
$var wire 1 Z$ \MEM|ALT_INV_ram~40_q\ $end
$var wire 1 [$ \MEM|ALT_INV_ram~72_q\ $end
$var wire 1 \$ \MEM|ALT_INV_ram~104_q\ $end
$var wire 1 ]$ \MEM|ALT_INV_ram~136_q\ $end
$var wire 1 ^$ \MUX|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 _$ \MEM|ALT_INV_ram~179_combout\ $end
$var wire 1 `$ \MEM|ALT_INV_ram~178_combout\ $end
$var wire 1 a$ \MEM|ALT_INV_ram~31_q\ $end
$var wire 1 b$ \MEM|ALT_INV_ram~23_q\ $end
$var wire 1 c$ \MEM|ALT_INV_ram~47_q\ $end
$var wire 1 d$ \MEM|ALT_INV_ram~39_q\ $end
$var wire 1 e$ \MEM|ALT_INV_ram~177_combout\ $end
$var wire 1 f$ \MEM|ALT_INV_ram~63_q\ $end
$var wire 1 g$ \MEM|ALT_INV_ram~55_q\ $end
$var wire 1 h$ \MEM|ALT_INV_ram~148_combout\ $end
$var wire 1 i$ \MEM|ALT_INV_ram~25_q\ $end
$var wire 1 j$ \MEM|ALT_INV_ram~17_q\ $end
$var wire 1 k$ \MEM|ALT_INV_ram~41_q\ $end
$var wire 1 l$ \MEM|ALT_INV_ram~33_q\ $end
$var wire 1 m$ \MEM|ALT_INV_ram~147_combout\ $end
$var wire 1 n$ \MEM|ALT_INV_ram~57_q\ $end
$var wire 1 o$ \MEM|ALT_INV_ram~49_q\ $end
$var wire 1 p$ \MEM|ALT_INV_ram~73_q\ $end
$var wire 1 q$ \MEM|ALT_INV_ram~65_q\ $end
$var wire 1 r$ \MEM|ALT_INV_ram~146_combout\ $end
$var wire 1 s$ \MEM|ALT_INV_ram~89_q\ $end
$var wire 1 t$ \MEM|ALT_INV_ram~81_q\ $end
$var wire 1 u$ \MEM|ALT_INV_ram~105_q\ $end
$var wire 1 v$ \MEM|ALT_INV_ram~97_q\ $end
$var wire 1 w$ \MEM|ALT_INV_ram~145_combout\ $end
$var wire 1 x$ \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 y$ \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 z$ \MEM|ALT_INV_ram~121_q\ $end
$var wire 1 {$ \MEM|ALT_INV_ram~113_q\ $end
$var wire 1 |$ \MEM|ALT_INV_ram~137_q\ $end
$var wire 1 }$ \MEM|ALT_INV_ram~129_q\ $end
$var wire 1 ~$ \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 !% \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 "% \DEC|ALT_INV_saidaDecoder[3]~1_combout\ $end
$var wire 1 #% \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 $% \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 %% \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 &% \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 '% \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 (% \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 )% \DEC|ALT_INV_saidaDecoder~0_combout\ $end
$var wire 1 *% \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 +% \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 ,% \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 -% \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 .% \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 /% \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 0% \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 1% \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 2% \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 3% \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 4% \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 5% \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 6% \LOG|ALT_INV_saidaLogica~0_combout\ $end
$var wire 1 7% \ULA|ALT_INV_Add1~29_sumout\ $end
$var wire 1 8% \ULA|ALT_INV_Add1~25_sumout\ $end
$var wire 1 9% \ULA|ALT_INV_Add1~21_sumout\ $end
$var wire 1 :% \ULA|ALT_INV_Add1~17_sumout\ $end
$var wire 1 ;% \ULA|ALT_INV_Add1~13_sumout\ $end
$var wire 1 <% \ULA|ALT_INV_Add1~9_sumout\ $end
$var wire 1 =% \ULA|ALT_INV_Add1~5_sumout\ $end
$var wire 1 >% \ULA|ALT_INV_Add1~1_sumout\ $end
$var wire 1 ?% \ACU|ALT_INV_DOUT\ [7] $end
$var wire 1 @% \ACU|ALT_INV_DOUT\ [6] $end
$var wire 1 A% \ACU|ALT_INV_DOUT\ [5] $end
$var wire 1 B% \ACU|ALT_INV_DOUT\ [4] $end
$var wire 1 C% \ACU|ALT_INV_DOUT\ [3] $end
$var wire 1 D% \ACU|ALT_INV_DOUT\ [2] $end
$var wire 1 E% \ACU|ALT_INV_DOUT\ [1] $end
$var wire 1 F% \ACU|ALT_INV_DOUT\ [0] $end
$var wire 1 G% \SOM|ALT_INV_Add0~33_sumout\ $end
$var wire 1 H% \SOM|ALT_INV_Add0~29_sumout\ $end
$var wire 1 I% \SOM|ALT_INV_Add0~25_sumout\ $end
$var wire 1 J% \SOM|ALT_INV_Add0~21_sumout\ $end
$var wire 1 K% \SOM|ALT_INV_Add0~17_sumout\ $end
$var wire 1 L% \SOM|ALT_INV_Add0~13_sumout\ $end
$var wire 1 M% \SOM|ALT_INV_Add0~9_sumout\ $end
$var wire 1 N% \SOM|ALT_INV_Add0~5_sumout\ $end
$var wire 1 O% \SOM|ALT_INV_Add0~1_sumout\ $end
$var wire 1 P% \MEM|ALT_INV_ram~79_q\ $end
$var wire 1 Q% \MEM|ALT_INV_ram~71_q\ $end
$var wire 1 R% \MEM|ALT_INV_ram~176_combout\ $end
$var wire 1 S% \MEM|ALT_INV_ram~95_q\ $end
$var wire 1 T% \MEM|ALT_INV_ram~87_q\ $end
$var wire 1 U% \MEM|ALT_INV_ram~111_q\ $end
$var wire 1 V% \MEM|ALT_INV_ram~103_q\ $end
$var wire 1 W% \MEM|ALT_INV_ram~175_combout\ $end
$var wire 1 X% \MEM|ALT_INV_ram~127_q\ $end
$var wire 1 Y% \MEM|ALT_INV_ram~119_q\ $end
$var wire 1 Z% \MEM|ALT_INV_ram~143_q\ $end
$var wire 1 [% \MEM|ALT_INV_ram~135_q\ $end
$var wire 1 \% \MUX|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 ]% \MEM|ALT_INV_ram~174_combout\ $end
$var wire 1 ^% \MEM|ALT_INV_ram~173_combout\ $end
$var wire 1 _% \MEM|ALT_INV_ram~30_q\ $end
$var wire 1 `% \MEM|ALT_INV_ram~62_q\ $end
$var wire 1 a% \MEM|ALT_INV_ram~94_q\ $end
$var wire 1 b% \MEM|ALT_INV_ram~126_q\ $end
$var wire 1 c% \MEM|ALT_INV_ram~172_combout\ $end
$var wire 1 d% \MEM|ALT_INV_ram~22_q\ $end
$var wire 1 e% \MEM|ALT_INV_ram~54_q\ $end
$var wire 1 f% \MEM|ALT_INV_ram~86_q\ $end
$var wire 1 g% \MEM|ALT_INV_ram~118_q\ $end
$var wire 1 h% \MEM|ALT_INV_ram~171_combout\ $end
$var wire 1 i% \MEM|ALT_INV_ram~46_q\ $end
$var wire 1 j% \MEM|ALT_INV_ram~78_q\ $end
$var wire 1 k% \MEM|ALT_INV_ram~110_q\ $end
$var wire 1 l% \MEM|ALT_INV_ram~142_q\ $end
$var wire 1 m% \MEM|ALT_INV_ram~170_combout\ $end
$var wire 1 n% \MEM|ALT_INV_ram~38_q\ $end
$var wire 1 o% \MEM|ALT_INV_ram~70_q\ $end
$var wire 1 p% \MEM|ALT_INV_ram~102_q\ $end
$var wire 1 q% \MEM|ALT_INV_ram~134_q\ $end
$var wire 1 r% \MUX|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 s% \MEM|ALT_INV_ram~169_combout\ $end
$var wire 1 t% \MEM|ALT_INV_ram~168_combout\ $end
$var wire 1 u% \MEM|ALT_INV_ram~29_q\ $end
$var wire 1 v% \MEM|ALT_INV_ram~21_q\ $end
$var wire 1 w% \MEM|ALT_INV_ram~45_q\ $end
$var wire 1 x% \MEM|ALT_INV_ram~37_q\ $end
$var wire 1 y% \MEM|ALT_INV_ram~167_combout\ $end
$var wire 1 z% \MEM|ALT_INV_ram~61_q\ $end
$var wire 1 {% \MEM|ALT_INV_ram~53_q\ $end
$var wire 1 |% \MEM|ALT_INV_ram~77_q\ $end
$var wire 1 }% \MEM|ALT_INV_ram~69_q\ $end
$var wire 1 ~% \MEM|ALT_INV_ram~166_combout\ $end
$var wire 1 !& \MEM|ALT_INV_ram~93_q\ $end
$var wire 1 "& \MEM|ALT_INV_ram~85_q\ $end
$var wire 1 #& \MEM|ALT_INV_ram~109_q\ $end
$var wire 1 $& \MEM|ALT_INV_ram~101_q\ $end
$var wire 1 %& \MEM|ALT_INV_ram~165_combout\ $end
$var wire 1 && \MEM|ALT_INV_ram~125_q\ $end
$var wire 1 '& \MEM|ALT_INV_ram~117_q\ $end
$var wire 1 (& \MEM|ALT_INV_ram~141_q\ $end
$var wire 1 )& \MEM|ALT_INV_ram~133_q\ $end
$var wire 1 *& \MUX|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 +& \MEM|ALT_INV_ram~164_combout\ $end
$var wire 1 ,& \MEM|ALT_INV_ram~163_combout\ $end
$var wire 1 -& \MEM|ALT_INV_ram~28_q\ $end
$var wire 1 .& \MEM|ALT_INV_ram~60_q\ $end
$var wire 1 /& \MEM|ALT_INV_ram~92_q\ $end
$var wire 1 0& \MEM|ALT_INV_ram~124_q\ $end
$var wire 1 1& \MEM|ALT_INV_ram~162_combout\ $end
$var wire 1 2& \MEM|ALT_INV_ram~20_q\ $end
$var wire 1 3& \MEM|ALT_INV_ram~52_q\ $end
$var wire 1 4& \MEM|ALT_INV_ram~84_q\ $end
$var wire 1 5& \MEM|ALT_INV_ram~116_q\ $end
$var wire 1 6& \MEM|ALT_INV_ram~161_combout\ $end
$var wire 1 7& \MEM|ALT_INV_ram~44_q\ $end
$var wire 1 8& \MEM|ALT_INV_ram~76_q\ $end
$var wire 1 9& \MEM|ALT_INV_ram~108_q\ $end
$var wire 1 :& \MEM|ALT_INV_ram~140_q\ $end
$var wire 1 ;& \MEM|ALT_INV_ram~160_combout\ $end
$var wire 1 <& \MEM|ALT_INV_ram~36_q\ $end
$var wire 1 =& \MEM|ALT_INV_ram~68_q\ $end
$var wire 1 >& \MEM|ALT_INV_ram~100_q\ $end
$var wire 1 ?& \MEM|ALT_INV_ram~132_q\ $end
$var wire 1 @& \MUX|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 A& \MEM|ALT_INV_ram~159_combout\ $end
$var wire 1 B& \MEM|ALT_INV_ram~158_combout\ $end
$var wire 1 C& \MEM|ALT_INV_ram~27_q\ $end
$var wire 1 D& \MEM|ALT_INV_ram~19_q\ $end
$var wire 1 E& \MEM|ALT_INV_ram~43_q\ $end
$var wire 1 F& \MEM|ALT_INV_ram~35_q\ $end
$var wire 1 G& \MEM|ALT_INV_ram~157_combout\ $end
$var wire 1 H& \MEM|ALT_INV_ram~59_q\ $end
$var wire 1 I& \MEM|ALT_INV_ram~51_q\ $end
$var wire 1 J& \MEM|ALT_INV_ram~75_q\ $end
$var wire 1 K& \MEM|ALT_INV_ram~67_q\ $end
$var wire 1 L& \MEM|ALT_INV_ram~156_combout\ $end
$var wire 1 M& \MEM|ALT_INV_ram~91_q\ $end
$var wire 1 N& \MEM|ALT_INV_ram~83_q\ $end
$var wire 1 O& \MEM|ALT_INV_ram~107_q\ $end
$var wire 1 P& \MEM|ALT_INV_ram~99_q\ $end
$var wire 1 Q& \MEM|ALT_INV_ram~155_combout\ $end
$var wire 1 R& \MEM|ALT_INV_ram~123_q\ $end
$var wire 1 S& \MEM|ALT_INV_ram~115_q\ $end
$var wire 1 T& \MEM|ALT_INV_ram~139_q\ $end
$var wire 1 U& \MEM|ALT_INV_ram~131_q\ $end
$var wire 1 V& \MUX|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 W& \MEM|ALT_INV_ram~154_combout\ $end
$var wire 1 X& \MEM|ALT_INV_ram~153_combout\ $end
$var wire 1 Y& \MEM|ALT_INV_ram~26_q\ $end
$var wire 1 Z& \MEM|ALT_INV_ram~58_q\ $end
$var wire 1 [& \MEM|ALT_INV_ram~90_q\ $end
$var wire 1 \& \MEM|ALT_INV_ram~122_q\ $end
$var wire 1 ]& \MEM|ALT_INV_ram~152_combout\ $end
$var wire 1 ^& \MEM|ALT_INV_ram~18_q\ $end
$var wire 1 _& \MEM|ALT_INV_ram~50_q\ $end
$var wire 1 `& \MEM|ALT_INV_ram~82_q\ $end
$var wire 1 a& \MEM|ALT_INV_ram~114_q\ $end
$var wire 1 b& \MEM|ALT_INV_ram~151_combout\ $end
$var wire 1 c& \MEM|ALT_INV_ram~42_q\ $end
$var wire 1 d& \MEM|ALT_INV_ram~74_q\ $end
$var wire 1 e& \MEM|ALT_INV_ram~106_q\ $end
$var wire 1 f& \MEM|ALT_INV_ram~138_q\ $end
$var wire 1 g& \MEM|ALT_INV_ram~150_combout\ $end
$var wire 1 h& \MEM|ALT_INV_ram~34_q\ $end
$var wire 1 i& \MEM|ALT_INV_ram~66_q\ $end
$var wire 1 j& \MEM|ALT_INV_ram~98_q\ $end
$var wire 1 k& \MEM|ALT_INV_ram~130_q\ $end
$var wire 1 l& \MUX|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 m& \MEM|ALT_INV_ram~149_combout\ $end
$var wire 1 n& \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 o& \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 p& \ROM|ALT_INV_memROM~13_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0:
1;
x<
1=
1>
1?
1@
1A
1B
xC
x\
x]
x^
1_
x`
xa
xb
xc
xd
xe
xf
xg
xh
xi
0j
1k
1l
1m
0n
0o
0p
0q
0r
0s
0t
1u
1v
1w
1x
0y
0z
0{
0|
0}
0~
0!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
1[!
0\!
1]!
0^!
1_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
1y!
1z!
1{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
1d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
1~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
19#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
1R#
0S#
0T#
0U#
0V#
1W#
0X#
1Y#
1Z#
1[#
0\#
1]#
1^#
1_#
0`#
0a#
0b#
1c#
0d#
1e#
0f#
0g#
0h#
1i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
1q#
0r#
1/$
10$
11$
12$
13$
14$
05$
16$
17$
18$
19$
1:$
1D$
0E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
0x$
0y$
1z$
1{$
1|$
1}$
1~$
1!%
0"%
1#%
0$%
1%%
0&%
0'%
0(%
0)%
0*%
1+%
1,%
06%
17%
18%
09%
1:%
0;%
0<%
0=%
0>%
1G%
1H%
1I%
0J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
0*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
0@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
0V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
0o&
0p&
1"
x#
x$
0%
1D
xE
xF
0G
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
0R
0S
0T
0U
0V
0W
1X
1Y
1Z
0[
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
0&
0'
0(
0)
0*
0+
1,
1-
1.
0/
x0
x1
x2
x3
x4
x5
x6
x7
x8
x9
$end
#10000
1%
1G
1t
1#$
1$$
1.$
1"$
02%
0C$
04%
03%
1X#
1\#
0u
0w
0x
1h#
0^#
1g#
1j#
0,%
0n&
1*%
0K%
1'%
1(%
1p&
0H%
0G%
0v
1\!
0+!
0_#
0[!
1L"
0i#
0W#
1p#
0+%
1E$
07%
1*&
1)%
1$%
01$
1o&
0]!
14"
0M"
1f#
1i#
0"!
11!
08%
1@&
0m
05"
0X
0,
0l
0Y
0-
#20000
0%
0G
0t
#30000
1%
1G
1t
1y#
1%$
05%
0E%
0z!
13"
1x
0e#
1y
12!
0Z#
1y$
0:$
1J%
0'%
19%
0\#
1z
04"
1K"
1+!
0f#
13!
1^!
0[#
18%
1H%
0L"
1c"
0X#
1{
1x$
02$
09$
0$%
0]#
1G%
17%
0-!
01!
0q#
1z!
1U!
0_!
0h#
1|
0d"
1}"
0Y#
1>%
1K%
1V&
09%
1"%
15$
0~"
18#
1a#
0{!
0i#
0I%
1=%
09#
1Q#
0k
1b#
1<%
0R#
0Z
1;%
0.
#40000
0%
0G
0t
#50000
1%
1G
1t
1+"
0#$
0$$
1!$
0%$
0"$
12%
15%
01%
14%
13%
0^&
1,"
1X#
0{
1\#
0z
0a#
1}
0c#
1e#
0y
1u
1w
1h#
0|
02!
1Z#
0y$
1:$
0K%
0(%
0p&
0J%
1&%
1I%
0H%
0G%
0]&
1a#
0}
0\#
1~
0X#
0h#
12"
1Y#
1]#
0b#
1f#
0+!
1i#
03!
1K%
1G%
0L%
1H%
0I%
0~
19$
1$%
0W&
1b#
0]#
1#!
0Y#
0i#
1L%
1_!
0z!
1-!
11!
1q#
0U!
0#!
0"%
05$
19%
0V&
1{!
0_!
1z!
09%
1V&
1k
0{!
1Z
1.
0k
0Z
0.
#60000
0%
0G
0t
#70000
1%
1G
1t
0y#
1%$
05%
1E%
0z!
0x
0e#
1y
1*!
16!
0Z#
0j#
1,%
1y$
0!%
0%%
1J%
1'%
19%
1\#
0f#
1+!
0p#
0H%
1+%
0$%
1]#
0-!
1|"
0q#
1"%
04$
15$
1_!
1z!
03"
09%
0V&
14"
0K"
1{!
08%
1L"
0c"
1k
07%
1d"
0}"
1Z
0>%
1.
1~"
08#
0=%
19#
0Q#
0<%
1R#
0;%
#80000
0%
0G
0t
#90000
1%
1G
1t
1y#
1$$
0%$
15%
04%
0E%
0z!
13"
0w
0\#
1z
0u
1x
1e#
0y
1!!
0*!
1^#
0*%
1%%
0#%
0J%
0'%
1p&
1H%
1(%
19%
1\#
0z
1X#
04"
1K"
0]#
1f#
1-!
0|"
1q#
0+!
1_#
18%
0G%
0H%
0L"
1c"
0X#
0)%
1$%
0"%
14$
05$
1]#
1Y#
1G%
17%
0_!
1z!
1k#
01!
1`#
0d"
1}"
0Y#
1>%
0D$
0F$
09%
1V&
0~"
18#
0{!
0]#
0b#
1=%
09#
1Q#
0k
1<%
0R#
0Z
1;%
0.
#100000
0%
0G
0t
#110000
1%
1G
1t
0$$
0!$
1%$
05%
11%
14%
1w
0\#
0a#
1c#
1u
0x
0e#
1y
0^#
1j#
0,%
1*%
1J%
1'%
0p&
0&%
1I%
1H%
0(%
1\#
1`!
1d#
1v
0\!
0_#
1W#
0k#
1p#
0H%
0+%
1F$
0E$
1)%
11$
0o&
0~$
03$
1b!
0y!
02"
1r#
1]!
0,"
14"
0K"
1Y#
0`#
1D$
08%
1]&
0@&
0l&
1W&
0:%
1L"
0c"
0z!
1c!
15"
19%
07%
1d"
0}"
1l
1j
0>%
1~"
08#
1Y
1[
0=%
1/
1-
19#
0Q#
0<%
1R#
0;%
#120000
0%
0G
0t
#130000
1%
1G
1t
1#$
03%
0w
1X#
0!!
1#%
0G%
1(%
11!
0W#
1E$
1]#
0f#
#140000
0%
0G
0t
#150000
1%
1G
1t
1z#
0y#
1x#
1$$
0%$
15%
04%
0D%
1E%
0F%
0b!
1y!
1z!
03"
04"
1K"
0\#
1z
0u
1x
1e#
0y
12!
06!
1!%
0:$
0J%
0'%
1p&
1H%
18%
09%
1:%
1\#
0z
0X#
1{
0L"
1c"
14"
0K"
0z!
13"
0]#
0v
1\!
1+!
1f#
13!
0`!
0d#
19%
08%
17%
1G%
0H%
04"
1K"
1L"
0c"
0d"
1}"
1h#
1X#
0{
1~$
13$
09$
0$%
01$
1o&
1]#
0Y#
0G%
0K%
1>%
07%
18%
0]!
1,"
14"
0-!
01!
0q#
1b!
1U!
0r#
0h#
0~"
18#
1d"
0}"
0L"
1c"
1i#
1Y#
17%
0>%
1=%
1K%
1l&
0:%
1"%
15$
08%
0]&
1@&
0d"
1}"
1~"
08#
09#
1Q#
12"
05"
0c!
0i#
1<%
0=%
1>%
0R#
19#
0Q#
0~"
18#
0W&
0j
0l
1=%
0<%
1;%
1_!
1z!
03"
09#
1Q#
1R#
0[
0Y
0;%
1<%
09%
0V&
0/
0-
0R#
04"
1{!
18%
1;%
1k
1Z
1.
#160000
0%
0G
0t
#170000
1%
1G
1t
1u!
0+"
1G"
1%$
05%
0D&
1^&
0j$
1w!
0,"
1I"
0x
0e#
1y
02!
1^#
0j#
1,%
0*%
1:$
1J%
1'%
0B&
1]&
0h$
0\#
1z
1x!
02"
1J"
0+!
0f#
03!
1_#
1W#
0p#
1H%
0X#
1{
1+%
0E$
0)%
19$
1$%
0A&
1W&
0m&
0]#
1G%
0b!
1r#
0_!
0z!
13"
1]!
14"
0K"
0W#
0U!
0Y#
1/!
1S#
1h#
0K%
00$
07$
1E$
08%
0@&
19%
1V&
0l&
1:%
1L"
0c"
04"
1K"
0{!
15"
1i#
18%
07%
0L"
1c"
1d"
0}"
1l
0k
1j
1M"
05"
0>%
17%
1~"
08#
0d"
1}"
1Y
0Z
1[
0M"
1T#
10!
1>%
0=%
1/
0.
1-
0~"
18#
19#
0Q#
0/$
1f"
00!
0<%
1=%
1R#
09#
1Q#
0f"
1"#
1<%
0;%
0R#
1;#
0"#
1;%
0;#
1U#
#180000
0%
0G
0t
#190000
1%
1G
1t
1V#
0#$
0$$
0%$
1"$
02%
15%
14%
13%
0G$
1X#
0{
1\#
0z
1e#
0y
0h#
1|
1!!
1Z#
0^#
1j#
0,%
1*%
0y$
0#%
1K%
0J%
0H%
0G%
1s
1a#
0\#
0X#
1h#
0|
1Y#
1]#
1f#
0i#
1-!
0/!
0S#
1`#
1q#
0^!
1[#
0_#
1W#
1p#
0K%
1G%
1H%
0I%
1R
0a#
0+%
0E$
1)%
0x$
12$
0"%
0D$
10$
17$
05$
1&
1b#
0]#
0Y#
1i#
1I%
1c!
15"
0]!
1b!
14"
0r#
1z!
03"
1_!
0w!
0I"
1]#
0b#
0f#
0i#
0`#
1D$
1B&
1h$
0V&
09%
1l&
08%
0:%
1@&
04"
05"
0c!
1{!
0x!
0J"
18%
1A&
1m&
1k
0j
0l
1Z
0[
0Y
0/
1.
0-
#200000
0%
0G
0t
#210000
1%
1G
1t
1$$
0"$
12%
04%
1\#
1x
0h#
16!
0Z#
0g#
1n&
1y$
0!%
1K%
0'%
0H%
1+!
1`!
1d#
1^!
0[#
1[!
1L"
0c"
1i#
07%
0*&
1x$
02$
0~$
03$
0$%
1d"
0}"
0b!
1f#
1r#
0z!
13"
0_!
0]#
1M"
0>%
1~"
08#
1V&
19%
0l&
1:%
1m
14"
0=%
1c!
0{!
19#
0Q#
08%
1X
0<%
1,
0k
1j
1R#
0;%
0Z
1[
1/
0.
#220000
0%
0G
0t
#230000
1%
1G
1t
0$$
1%$
1"$
02%
05%
14%
0\#
0e#
1y
0x
1h#
0!!
06!
1g#
0j#
1,%
0n&
1!%
1#%
0K%
1'%
1J%
1H%
1\#
0+!
0-!
0q#
0`!
0d#
0[!
0L"
1c"
0i#
0W#
0p#
0H%
1+%
1E$
17%
1*&
1~$
13$
1"%
15$
1$%
0d"
1}"
1b!
1w!
1I"
0r#
0M"
1]#
0f#
1i#
1,!
1q#
1>%
0~"
18#
0"%
06$
1l&
0B&
0h$
0:%
0m
1=%
1x!
1J"
0c!
09#
1Q#
0X
1<%
0A&
0m&
0,
0j
0R#
1;%
0[
0/
#240000
0%
0G
0t
#250000
1%
1G
1t
1$$
0%$
15%
04%
0\#
1z
1u
1e#
0y
1j#
0,%
0J%
0p&
1H%
1\#
0z
1X#
0]#
1v
0\!
1f#
1p#
0G%
0H%
0X#
0+%
11$
0o&
1]#
1Y#
1G%
1]!
0x!
0J"
04"
0,!
1-!
11!
0Y#
05$
16$
18%
1A&
1m&
0@&
15"
1l
1Y
1-
#260000
0%
0G
0t
#270000
1%
1G
1t
0z#
1%$
05%
1F%
0b!
0u
0e#
1y
1^#
0j#
1,%
0*%
1J%
1p&
1:%
0\#
1z
0v
1\!
0f#
1_#
0p#
1H%
1X#
1+%
0)%
01$
1o&
0]#
0G%
0]!
1x!
1J"
14"
0-!
1/!
01!
1S#
0q#
1Y#
1"%
00$
07$
15$
08%
0A&
0m&
1@&
0T#
1]!
1b!
0y!
04"
1r#
0l&
18%
0:%
0@&
1/$
0l
1z!
03"
0U#
05"
1c!
09%
0Y
14"
0K"
0-
1j
1l
1{!
08%
1L"
0c"
1[
1Y
15"
07%
1/
1-
1d"
0}"
1M"
0>%
1~"
08#
10!
0=%
19#
0Q#
1f"
0<%
1R#
1"#
0;%
1;#
#280000
0%
0G
0t
#290000
1%
1G
1t
0V#
1#$
0$$
0%$
15%
14%
03%
1G$
0X#
1{
1\#
0z
1x
1e#
0y
1!!
16!
1Z#
0^#
1j#
0,%
1*%
0y$
0!%
0#%
0J%
0'%
0H%
1G%
0s
0\#
1X#
0{
0h#
1|
0Y#
1]#
1+!
1f#
1-!
0/!
0S#
1`#
1q#
1`!
1d#
0^!
1[#
0_#
1W#
1p#
1K%
0G%
1H%
0R
1a#
1h#
0|
0+%
0E$
1)%
0x$
12$
0~$
03$
0"%
0D$
10$
17$
05$
0$%
0&
0]#
1Y#
0i#
0K%
0I%
0W#
00!
0{!
0M"
0f"
0"#
0;#
0]!
04"
1K"
0z!
1_!
0w!
0I"
0Y#
1]#
0`#
0a#
1I%
1D$
1B&
1h$
0V&
19%
18%
1@&
1E$
0L"
1c"
1Y#
0]#
1i#
05"
1{!
0x!
0J"
17%
0d"
1}"
1A&
1m&
1k
0l
1>%
0~"
18#
1Z
0Y
1=%
1.
0-
09#
1Q#
1<%
0R#
1;%
#300000
