

================================================================
== Vitis HLS Report for 'GIN_compute_one_graph'
================================================================
* Date:           Thu Apr 15 14:30:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45959|    45959|  0.460 ms|  0.460 ms|  45960|  45960|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_468_2  |    43940|    43940|      8788|          -|          -|     5|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%task_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %task_r" [GIN_compute.cpp:399]   --->   Operation 8 'read' 'task_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%edge_attr_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %edge_attr_in" [GIN_compute.cpp:399]   --->   Operation 9 'read' 'edge_attr_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%edge_list_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %edge_list_in" [GIN_compute.cpp:399]   --->   Operation 10 'read' 'edge_list_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%node_feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %node_feature_in" [GIN_compute.cpp:399]   --->   Operation 11 'read' 'node_feature_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 12 [2/2] (7.30ns)   --->   "%call_ln460 = call void @load_graph, i32 %mem, i64 %node_feature_in_read, i64 %edge_list_in_read, i64 %edge_attr_in_read, i32 %node_feature, i32 %edge_list, i32 %edge_attr_0, i32 %edge_attr_1, i32 %edge_attr_2" [GIN_compute.cpp:460]   --->   Operation 12 'call' 'call_ln460' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln465 = call void @compute_node_embedding, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99" [GIN_compute.cpp:465]   --->   Operation 13 'call' 'call_ln465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 100000, void @empty_24, void @empty_6, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %node_feature_in, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_3, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %node_feature_in, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_list_in, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_10, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_list_in, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_attr_in, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_attr_in, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_attr, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_20, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_attr, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %task_r, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_23, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %task_r, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_weights_fixed, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_1, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_weights_fixed, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_bias_fixed, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_17, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_bias_fixed, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_weights_fixed, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_18, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_weights_fixed, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_bias_fixed, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_28, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_bias_fixed, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_embedding_fixed, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_19, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_embedding_fixed, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_edge_embedding_fixed, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_edge_embedding_fixed, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_weight_fixed, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_21, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_weight_fixed, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_bias_fixed, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_16, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_bias_fixed, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %eps_fixed, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %eps_fixed, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln410 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:410]   --->   Operation 46 'specmemcore' 'specmemcore_ln410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln428 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr_0, i32 %edge_attr_1, i32 %edge_attr_2, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:428]   --->   Operation 47 'specmemcore' 'specmemcore_ln428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln429 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:429]   --->   Operation 48 'specmemcore' 'specmemcore_ln429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln430 = specmemcore void @_ssdm_op_SpecMemCore, i28 %mlp_in_V_0, i28 %mlp_in_V_1, i28 %mlp_in_V_2, i28 %mlp_in_V_3, i28 %mlp_in_V_4, i28 %mlp_in_V_5, i28 %mlp_in_V_6, i28 %mlp_in_V_7, i28 %mlp_in_V_8, i28 %mlp_in_V_9, i28 %mlp_in_V_10, i28 %mlp_in_V_11, i28 %mlp_in_V_12, i28 %mlp_in_V_13, i28 %mlp_in_V_14, i28 %mlp_in_V_15, i28 %mlp_in_V_16, i28 %mlp_in_V_17, i28 %mlp_in_V_18, i28 %mlp_in_V_19, i28 %mlp_in_V_20, i28 %mlp_in_V_21, i28 %mlp_in_V_22, i28 %mlp_in_V_23, i28 %mlp_in_V_24, i28 %mlp_in_V_25, i28 %mlp_in_V_26, i28 %mlp_in_V_27, i28 %mlp_in_V_28, i28 %mlp_in_V_29, i28 %mlp_in_V_30, i28 %mlp_in_V_31, i28 %mlp_in_V_32, i28 %mlp_in_V_33, i28 %mlp_in_V_34, i28 %mlp_in_V_35, i28 %mlp_in_V_36, i28 %mlp_in_V_37, i28 %mlp_in_V_38, i28 %mlp_in_V_39, i28 %mlp_in_V_40, i28 %mlp_in_V_41, i28 %mlp_in_V_42, i28 %mlp_in_V_43, i28 %mlp_in_V_44, i28 %mlp_in_V_45, i28 %mlp_in_V_46, i28 %mlp_in_V_47, i28 %mlp_in_V_48, i28 %mlp_in_V_49, i28 %mlp_in_V_50, i28 %mlp_in_V_51, i28 %mlp_in_V_52, i28 %mlp_in_V_53, i28 %mlp_in_V_54, i28 %mlp_in_V_55, i28 %mlp_in_V_56, i28 %mlp_in_V_57, i28 %mlp_in_V_58, i28 %mlp_in_V_59, i28 %mlp_in_V_60, i28 %mlp_in_V_61, i28 %mlp_in_V_62, i28 %mlp_in_V_63, i28 %mlp_in_V_64, i28 %mlp_in_V_65, i28 %mlp_in_V_66, i28 %mlp_in_V_67, i28 %mlp_in_V_68, i28 %mlp_in_V_69, i28 %mlp_in_V_70, i28 %mlp_in_V_71, i28 %mlp_in_V_72, i28 %mlp_in_V_73, i28 %mlp_in_V_74, i28 %mlp_in_V_75, i28 %mlp_in_V_76, i28 %mlp_in_V_77, i28 %mlp_in_V_78, i28 %mlp_in_V_79, i28 %mlp_in_V_80, i28 %mlp_in_V_81, i28 %mlp_in_V_82, i28 %mlp_in_V_83, i28 %mlp_in_V_84, i28 %mlp_in_V_85, i28 %mlp_in_V_86, i28 %mlp_in_V_87, i28 %mlp_in_V_88, i28 %mlp_in_V_89, i28 %mlp_in_V_90, i28 %mlp_in_V_91, i28 %mlp_in_V_92, i28 %mlp_in_V_93, i28 %mlp_in_V_94, i28 %mlp_in_V_95, i28 %mlp_in_V_96, i28 %mlp_in_V_97, i28 %mlp_in_V_98, i28 %mlp_in_V_99, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:430]   --->   Operation 49 'specmemcore' 'specmemcore_ln430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln431 = specmemcore void @_ssdm_op_SpecMemCore, i28 %graph_embedding_V, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:431]   --->   Operation 50 'specmemcore' 'specmemcore_ln431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln433 = specmemcore void @_ssdm_op_SpecMemCore, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:433]   --->   Operation 51 'specmemcore' 'specmemcore_ln433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln435 = specmemcore void @_ssdm_op_SpecMemCore, void @node_embedding_table_V, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:435]   --->   Operation 52 'specmemcore' 'specmemcore_ln435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln436 = specmemcore void @_ssdm_op_SpecMemCore, void @edge_embedding_table_V_0, void @edge_embedding_table_V_1, void @edge_embedding_table_V_2, void @edge_embedding_table_V_3, void @edge_embedding_table_V_4, void @edge_embedding_table_V_5, void @edge_embedding_table_V_6, void @edge_embedding_table_V_7, void @edge_embedding_table_V_8, void @edge_embedding_table_V_9, void @edge_embedding_table_V_10, void @edge_embedding_table_V_11, void @edge_embedding_table_V_12, void @edge_embedding_table_V_13, void @edge_embedding_table_V_14, void @edge_embedding_table_V_15, void @edge_embedding_table_V_16, void @edge_embedding_table_V_17, void @edge_embedding_table_V_18, void @edge_embedding_table_V_19, void @edge_embedding_table_V_20, void @edge_embedding_table_V_21, void @edge_embedding_table_V_22, void @edge_embedding_table_V_23, void @edge_embedding_table_V_24, void @edge_embedding_table_V_25, void @edge_embedding_table_V_26, void @edge_embedding_table_V_27, void @edge_embedding_table_V_28, void @edge_embedding_table_V_29, void @edge_embedding_table_V_30, void @edge_embedding_table_V_31, void @edge_embedding_table_V_32, void @edge_embedding_table_V_33, void @edge_embedding_table_V_34, void @edge_embedding_table_V_35, void @edge_embedding_table_V_36, void @edge_embedding_table_V_37, void @edge_embedding_table_V_38, void @edge_embedding_table_V_39, void @edge_embedding_table_V_40, void @edge_embedding_table_V_41, void @edge_embedding_table_V_42, void @edge_embedding_table_V_43, void @edge_embedding_table_V_44, void @edge_embedding_table_V_45, void @edge_embedding_table_V_46, void @edge_embedding_table_V_47, void @edge_embedding_table_V_48, void @edge_embedding_table_V_49, void @edge_embedding_table_V_50, void @edge_embedding_table_V_51, void @edge_embedding_table_V_52, void @edge_embedding_table_V_53, void @edge_embedding_table_V_54, void @edge_embedding_table_V_55, void @edge_embedding_table_V_56, void @edge_embedding_table_V_57, void @edge_embedding_table_V_58, void @edge_embedding_table_V_59, void @edge_embedding_table_V_60, void @edge_embedding_table_V_61, void @edge_embedding_table_V_62, void @edge_embedding_table_V_63, void @edge_embedding_table_V_64, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:436]   --->   Operation 53 'specmemcore' 'specmemcore_ln436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln437 = specmemcore void @_ssdm_op_SpecMemCore, i28 %message_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:437]   --->   Operation 54 'specmemcore' 'specmemcore_ln437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln460 = call void @load_graph, i32 %mem, i64 %node_feature_in_read, i64 %edge_list_in_read, i64 %edge_attr_in_read, i32 %node_feature, i32 %edge_list, i32 %edge_attr_0, i32 %edge_attr_1, i32 %edge_attr_2" [GIN_compute.cpp:460]   --->   Operation 55 'call' 'call_ln460' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln465 = call void @compute_node_embedding, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99" [GIN_compute.cpp:465]   --->   Operation 56 'call' 'call_ln465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln468 = br void" [GIN_compute.cpp:468]   --->   Operation 57 'br' 'br_ln468' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.57>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%layer = phi i3 0, void, i3 %layer_1, void %.split"   --->   Operation 58 'phi' 'layer' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.57ns)   --->   "%layer_1 = add i3 %layer, i3 1" [GIN_compute.cpp:468]   --->   Operation 59 'add' 'layer_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.49ns)   --->   "%icmp_ln468 = icmp_eq  i3 %layer, i3 5" [GIN_compute.cpp:468]   --->   Operation 60 'icmp' 'icmp_ln468' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468, void %.split, void" [GIN_compute.cpp:468]   --->   Operation 62 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln469 = call void @compute_CONV_layer, i3 %layer, i28 %message_V, i32 %edge_list, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99, i28 %mlp_in_V_1, i28 %mlp_in_V_3, i28 %mlp_in_V_5, i28 %mlp_in_V_7, i28 %mlp_in_V_9, i28 %mlp_in_V_11, i28 %mlp_in_V_13, i28 %mlp_in_V_15, i28 %mlp_in_V_17, i28 %mlp_in_V_19, i28 %mlp_in_V_21, i28 %mlp_in_V_23, i28 %mlp_in_V_25, i28 %mlp_in_V_27, i28 %mlp_in_V_29, i28 %mlp_in_V_31, i28 %mlp_in_V_33, i28 %mlp_in_V_35, i28 %mlp_in_V_37, i28 %mlp_in_V_39, i28 %mlp_in_V_41, i28 %mlp_in_V_43, i28 %mlp_in_V_45, i28 %mlp_in_V_47, i28 %mlp_in_V_49, i28 %mlp_in_V_51, i28 %mlp_in_V_53, i28 %mlp_in_V_55, i28 %mlp_in_V_57, i28 %mlp_in_V_59, i28 %mlp_in_V_61, i28 %mlp_in_V_63, i28 %mlp_in_V_65, i28 %mlp_in_V_67, i28 %mlp_in_V_69, i28 %mlp_in_V_71, i28 %mlp_in_V_73, i28 %mlp_in_V_75, i28 %mlp_in_V_77, i28 %mlp_in_V_79, i28 %mlp_in_V_81, i28 %mlp_in_V_83, i28 %mlp_in_V_85, i28 %mlp_in_V_87, i28 %mlp_in_V_89, i28 %mlp_in_V_91, i28 %mlp_in_V_93, i28 %mlp_in_V_95, i28 %mlp_in_V_97, i28 %mlp_in_V_99, i28 %mlp_in_V_0, i28 %mlp_in_V_2, i28 %mlp_in_V_4, i28 %mlp_in_V_6, i28 %mlp_in_V_8, i28 %mlp_in_V_10, i28 %mlp_in_V_12, i28 %mlp_in_V_14, i28 %mlp_in_V_16, i28 %mlp_in_V_18, i28 %mlp_in_V_20, i28 %mlp_in_V_22, i28 %mlp_in_V_24, i28 %mlp_in_V_26, i28 %mlp_in_V_28, i28 %mlp_in_V_30, i28 %mlp_in_V_32, i28 %mlp_in_V_34, i28 %mlp_in_V_36, i28 %mlp_in_V_38, i28 %mlp_in_V_40, i28 %mlp_in_V_42, i28 %mlp_in_V_44, i28 %mlp_in_V_46, i28 %mlp_in_V_48, i28 %mlp_in_V_50, i28 %mlp_in_V_52, i28 %mlp_in_V_54, i28 %mlp_in_V_56, i28 %mlp_in_V_58, i28 %mlp_in_V_60, i28 %mlp_in_V_62, i28 %mlp_in_V_64, i28 %mlp_in_V_66, i28 %mlp_in_V_68, i28 %mlp_in_V_70, i28 %mlp_in_V_72, i28 %mlp_in_V_74, i28 %mlp_in_V_76, i28 %mlp_in_V_78, i28 %mlp_in_V_80, i28 %mlp_in_V_82, i28 %mlp_in_V_84, i28 %mlp_in_V_86, i28 %mlp_in_V_88, i28 %mlp_in_V_90, i28 %mlp_in_V_92, i28 %mlp_in_V_94, i28 %mlp_in_V_96, i28 %mlp_in_V_98" [GIN_compute.cpp:469]   --->   Operation 63 'call' 'call_ln469' <Predicate = (!icmp_ln468)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln468 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [GIN_compute.cpp:468]   --->   Operation 64 'specloopname' 'specloopname_ln468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln469 = call void @compute_CONV_layer, i3 %layer, i28 %message_V, i32 %edge_list, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99, i28 %mlp_in_V_1, i28 %mlp_in_V_3, i28 %mlp_in_V_5, i28 %mlp_in_V_7, i28 %mlp_in_V_9, i28 %mlp_in_V_11, i28 %mlp_in_V_13, i28 %mlp_in_V_15, i28 %mlp_in_V_17, i28 %mlp_in_V_19, i28 %mlp_in_V_21, i28 %mlp_in_V_23, i28 %mlp_in_V_25, i28 %mlp_in_V_27, i28 %mlp_in_V_29, i28 %mlp_in_V_31, i28 %mlp_in_V_33, i28 %mlp_in_V_35, i28 %mlp_in_V_37, i28 %mlp_in_V_39, i28 %mlp_in_V_41, i28 %mlp_in_V_43, i28 %mlp_in_V_45, i28 %mlp_in_V_47, i28 %mlp_in_V_49, i28 %mlp_in_V_51, i28 %mlp_in_V_53, i28 %mlp_in_V_55, i28 %mlp_in_V_57, i28 %mlp_in_V_59, i28 %mlp_in_V_61, i28 %mlp_in_V_63, i28 %mlp_in_V_65, i28 %mlp_in_V_67, i28 %mlp_in_V_69, i28 %mlp_in_V_71, i28 %mlp_in_V_73, i28 %mlp_in_V_75, i28 %mlp_in_V_77, i28 %mlp_in_V_79, i28 %mlp_in_V_81, i28 %mlp_in_V_83, i28 %mlp_in_V_85, i28 %mlp_in_V_87, i28 %mlp_in_V_89, i28 %mlp_in_V_91, i28 %mlp_in_V_93, i28 %mlp_in_V_95, i28 %mlp_in_V_97, i28 %mlp_in_V_99, i28 %mlp_in_V_0, i28 %mlp_in_V_2, i28 %mlp_in_V_4, i28 %mlp_in_V_6, i28 %mlp_in_V_8, i28 %mlp_in_V_10, i28 %mlp_in_V_12, i28 %mlp_in_V_14, i28 %mlp_in_V_16, i28 %mlp_in_V_18, i28 %mlp_in_V_20, i28 %mlp_in_V_22, i28 %mlp_in_V_24, i28 %mlp_in_V_26, i28 %mlp_in_V_28, i28 %mlp_in_V_30, i28 %mlp_in_V_32, i28 %mlp_in_V_34, i28 %mlp_in_V_36, i28 %mlp_in_V_38, i28 %mlp_in_V_40, i28 %mlp_in_V_42, i28 %mlp_in_V_44, i28 %mlp_in_V_46, i28 %mlp_in_V_48, i28 %mlp_in_V_50, i28 %mlp_in_V_52, i28 %mlp_in_V_54, i28 %mlp_in_V_56, i28 %mlp_in_V_58, i28 %mlp_in_V_60, i28 %mlp_in_V_62, i28 %mlp_in_V_64, i28 %mlp_in_V_66, i28 %mlp_in_V_68, i28 %mlp_in_V_70, i28 %mlp_in_V_72, i28 %mlp_in_V_74, i28 %mlp_in_V_76, i28 %mlp_in_V_78, i28 %mlp_in_V_80, i28 %mlp_in_V_82, i28 %mlp_in_V_84, i28 %mlp_in_V_86, i28 %mlp_in_V_88, i28 %mlp_in_V_90, i28 %mlp_in_V_92, i28 %mlp_in_V_94, i28 %mlp_in_V_96, i28 %mlp_in_V_98" [GIN_compute.cpp:469]   --->   Operation 65 'call' 'call_ln469' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln473 = call void @global_mean_pooling, i28 %graph_embedding_V, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99" [GIN_compute.cpp:473]   --->   Operation 67 'call' 'call_ln473' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 68 [2/2] (7.30ns)   --->   "%call_ln476 = call void @global_graph_prediction, i32 %mem, i64 %task_read" [GIN_compute.cpp:476]   --->   Operation 68 'call' 'call_ln476' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln473 = call void @global_mean_pooling, i28 %graph_embedding_V, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99" [GIN_compute.cpp:473]   --->   Operation 69 'call' 'call_ln473' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln476 = call void @global_graph_prediction, i32 %mem, i64 %task_read" [GIN_compute.cpp:476]   --->   Operation 70 'call' 'call_ln476' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln485 = ret" [GIN_compute.cpp:485]   --->   Operation 71 'ret' 'ret_ln485' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'task_r' (GIN_compute.cpp:399) [261]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln460', GIN_compute.cpp:460) to 'load_graph' [274]  (7.3 ns)

 <State 3>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('layer') with incoming values : ('layer', GIN_compute.cpp:468) [278]  (0.387 ns)

 <State 4>: 0.572ns
The critical path consists of the following:
	'phi' operation ('layer') with incoming values : ('layer', GIN_compute.cpp:468) [278]  (0 ns)
	'add' operation ('layer', GIN_compute.cpp:468) [279]  (0.572 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln476', GIN_compute.cpp:476) to 'global_graph_prediction' [289]  (7.3 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
